Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Oct 28 10:46:55 2020
| Host         : pc running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file factor_timing_summary_routed.rpt -pb factor_timing_summary_routed.pb -rpx factor_timing_summary_routed.rpx -warn_on_violation
| Design       : factor
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: ad9850_inst/sclk_t_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: dac_fd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lr_dat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 237 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 6 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.453     -832.093                    976                21708        0.051        0.000                      0                21632        2.625        0.000                       0                  9402  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
pll_dac1/inst/clk_in1  {0.000 10.000}         20.000          50.000          
  clk_out1_pll_dac_1   {0.000 20.348}         40.697          24.572          
  clkfbout_pll_dac_1   {0.000 30.000}         60.000          16.667          
sys_clk                {0.000 10.000}         20.000          50.000          
  clk_out1_pll         {0.000 3.125}          6.250           160.000         
  clk_out2_pll         {0.000 4.000}          8.000           125.000         
  clk_out3_pll         {0.000 10.000}         20.000          50.000          
  clk_out4_pll         {0.000 50.000}         100.000         10.000          
  clkfbout_pll         {0.000 10.000}         20.000          50.000          
ts_PHY_GTXC            {0.000 4.000}          8.000           125.000         
ts_PHY_RXC             {0.000 4.000}          8.000           125.000         
ts_clk125              {0.000 4.000}          8.000           125.000         
ts_clk160              {0.000 3.125}          6.250           160.000         
ts_clk_adc_o           {0.000 3.125}          6.250           160.000         
ts_conv_o              {0.000 2500.000}       5000.000        0.200           
ts_ser1_rse            {0.000 2500.000}       5000.000        0.200           
ts_ser1_rx             {0.000 2500.000}       5000.000        0.200           
ts_ser1_tx             {0.000 2500.000}       5000.000        0.200           
ts_ser2_rse            {0.000 2500.000}       5000.000        0.200           
ts_ser2_rx             {0.000 2500.000}       5000.000        0.200           
ts_ser2_tx             {0.000 2500.000}       5000.000        0.200           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll_dac1/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_pll_dac_1        38.456        0.000                      0                    8        0.198        0.000                      0                    8       19.848        0.000                       0                    10  
  clkfbout_pll_dac_1                                                                                                                                                    40.000        0.000                       0                     3  
sys_clk                                                                                                                                                                  7.000        0.000                       0                     1  
  clk_out1_pll                                                                                                                                                           4.658        0.000                       0                     2  
  clk_out2_pll                                                                                                                                                           6.408        0.000                       0                     2  
  clk_out3_pll              14.398        0.000                      0                 1008        0.108        0.000                      0                 1008        9.146        0.000                       0                   516  
  clk_out4_pll              95.703        0.000                      0                  925        0.153        0.000                      0                  925       49.500        0.000                       0                   946  
  clkfbout_pll                                                                                                                                                          18.408        0.000                       0                     3  
ts_PHY_RXC                   0.269        0.000                      0                 2637        0.119        0.000                      0                 2637        2.870        0.000                       0                   660  
ts_clk125                   -1.855      -46.209                     34                15094        0.051        0.000                      0                15094        2.870        0.000                       0                  5791  
ts_clk160                   -0.884     -167.424                    625                 1541        0.266        0.000                      0                 1541        2.625        0.000                       0                  1467  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ts_PHY_RXC    clk_out3_pll        6.950        0.000                      0                   10                                                                        
ts_clk125     clk_out3_pll        6.930        0.000                      0                   20                                                                        
ts_ser1_rx    clk_out3_pll       12.752        0.000                      0                   39        1.976        0.000                      0                   39  
ts_ser2_rx    clk_out3_pll       14.514        0.000                      0                   14        1.446        0.000                      0                   14  
ts_clk160     clk_out4_pll        0.509        0.000                      0                   35        2.084        0.000                      0                   35  
clk_out3_pll  ts_PHY_RXC         18.941        0.000                      0                   10                                                                        
ts_clk125     ts_PHY_RXC          7.061        0.000                      0                    8                                                                        
clk_out3_pll  ts_clk125          -1.234      -29.686                     36                  113        0.318        0.000                      0                   93  
clk_out4_pll  ts_clk125          -2.354      -85.106                     60                   60        0.125        0.000                      0                   60  
ts_PHY_RXC    ts_clk125          -2.073      -96.118                    152                  163        0.671        0.000                      0                  155  
ts_clk160     ts_clk125          -6.453     -274.883                     70                   70        0.064        0.000                      0                   70  
ts_clk125     ts_clk160          -2.156     -197.654                     97                   97        0.162        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  ts_PHY_RXC         ts_PHY_RXC               6.122        0.000                      0                   35        0.397        0.000                      0                   35  
**async_default**  ts_clk125          ts_clk125                6.011        0.000                      0                   69        0.409        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll_dac1/inst/clk_in1
  To Clock:  pll_dac1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac1/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_dac1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_dac_1
  To Clock:  clk_out1_pll_dac_1

Setup :            0  Failing Endpoints,  Worst Slack       38.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.456ns  (required time - arrival time)
  Source:                 dac_bit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.695ns (33.777%)  route 1.363ns (66.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 41.943 - 40.697 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.355     1.355    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.348     1.703 r  dac_bit_reg[1]/Q
                         net (fo=8, routed)           0.816     2.520    dac_bit[1]
    SLICE_X57Y100        LUT6 (Prop_lut6_I2_O)        0.242     2.762 r  dac_r_i_3/O
                         net (fo=1, routed)           0.546     3.308    dac_r_i_3_n_0
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.105     3.413 r  dac_r_i_1/O
                         net (fo=1, routed)           0.000     3.413    dac_r_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  dac_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.246    41.943    bclk_OBUF
    SLICE_X57Y100        FDRE                                         r  dac_r_reg/C
                         clock pessimism              0.066    42.009    
                         clock uncertainty           -0.172    41.837    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)        0.032    41.869    dac_r_reg
  -------------------------------------------------------------------
                         required time                         41.869    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 38.456    

Slack (MET) :             38.710ns  (required time - arrival time)
  Source:                 dac_bit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.590ns (33.840%)  route 1.153ns (66.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 41.941 - 40.697 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.355     1.355    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.348     1.703 r  dac_bit_reg[1]/Q
                         net (fo=8, routed)           0.718     2.422    dac_bit[1]
    SLICE_X53Y100        LUT5 (Prop_lut5_I2_O)        0.242     2.664 r  dac_bit[4]_i_1/O
                         net (fo=1, routed)           0.435     3.099    dac_bit[4]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  dac_bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.244    41.941    bclk_OBUF
    SLICE_X52Y100        FDRE                                         r  dac_bit_reg[4]/C
                         clock pessimism              0.087    42.028    
                         clock uncertainty           -0.172    41.856    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)       -0.047    41.809    dac_bit_reg[4]
  -------------------------------------------------------------------
                         required time                         41.809    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                 38.710    

Slack (MET) :             38.733ns  (required time - arrival time)
  Source:                 dac_bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            lr_dat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.879ns (49.438%)  route 0.899ns (50.562%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 41.941 - 40.697 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.356     1.356    bclk_OBUF
    SLICE_X57Y100        FDRE                                         r  dac_bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.348     1.704 f  dac_bit_reg[3]/Q
                         net (fo=5, routed)           0.692     2.397    dac_bit[3]
    SLICE_X53Y100        LUT5 (Prop_lut5_I3_O)        0.256     2.653 r  lr_dat_i_2/O
                         net (fo=1, routed)           0.206     2.859    lr_dat_i_2_n_0
    SLICE_X53Y100        LUT3 (Prop_lut3_I1_O)        0.275     3.134 r  lr_dat_i_1/O
                         net (fo=1, routed)           0.000     3.134    lr_dat_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  lr_dat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.244    41.941    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  lr_dat_reg/C
                         clock pessimism              0.066    42.007    
                         clock uncertainty           -0.172    41.835    
    SLICE_X53Y100        FDRE (Setup_fdre_C_D)        0.033    41.868    lr_dat_reg
  -------------------------------------------------------------------
                         required time                         41.868    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                 38.733    

Slack (MET) :             39.246ns  (required time - arrival time)
  Source:                 dac_bit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.590ns (45.035%)  route 0.720ns (54.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 41.941 - 40.697 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.355     1.355    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.348     1.703 r  dac_bit_reg[1]/Q
                         net (fo=8, routed)           0.720     2.423    dac_bit[1]
    SLICE_X53Y100        LUT6 (Prop_lut6_I4_O)        0.242     2.665 r  dac_bit[5]_i_1/O
                         net (fo=1, routed)           0.000     2.665    dac_bit[5]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.244    41.941    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[5]/C
                         clock pessimism              0.111    42.052    
                         clock uncertainty           -0.172    41.880    
    SLICE_X53Y100        FDRE (Setup_fdre_C_D)        0.032    41.912    dac_bit_reg[5]
  -------------------------------------------------------------------
                         required time                         41.912    
                         arrival time                          -2.665    
  -------------------------------------------------------------------
                         slack                                 39.246    

Slack (MET) :             39.270ns  (required time - arrival time)
  Source:                 dac_bit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.484ns (38.980%)  route 0.758ns (61.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 41.943 - 40.697 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.355     1.355    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.379     1.734 r  dac_bit_reg[0]/Q
                         net (fo=9, routed)           0.758     2.492    dac_bit[0]
    SLICE_X57Y100        LUT3 (Prop_lut3_I2_O)        0.105     2.597 r  dac_bit[2]_i_1/O
                         net (fo=1, routed)           0.000     2.597    dac_bit[2]_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  dac_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.246    41.943    bclk_OBUF
    SLICE_X57Y100        FDRE                                         r  dac_bit_reg[2]/C
                         clock pessimism              0.066    42.009    
                         clock uncertainty           -0.172    41.837    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)        0.030    41.867    dac_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         41.867    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 39.270    

Slack (MET) :             39.275ns  (required time - arrival time)
  Source:                 dac_bit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.600ns (45.514%)  route 0.718ns (54.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 41.941 - 40.697 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.355     1.355    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.348     1.703 r  dac_bit_reg[1]/Q
                         net (fo=8, routed)           0.718     2.422    dac_bit[1]
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.252     2.674 r  dac_bit[1]_i_1/O
                         net (fo=1, routed)           0.000     2.674    dac_bit[1]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.244    41.941    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[1]/C
                         clock pessimism              0.111    42.052    
                         clock uncertainty           -0.172    41.880    
    SLICE_X53Y100        FDRE (Setup_fdre_C_D)        0.069    41.949    dac_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         41.949    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 39.275    

Slack (MET) :             39.285ns  (required time - arrival time)
  Source:                 dac_bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.600ns (45.846%)  route 0.709ns (54.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 41.943 - 40.697 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.356     1.356    bclk_OBUF
    SLICE_X57Y100        FDRE                                         r  dac_bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.348     1.704 r  dac_bit_reg[3]/Q
                         net (fo=5, routed)           0.709     2.413    dac_bit[3]
    SLICE_X57Y100        LUT4 (Prop_lut4_I0_O)        0.252     2.665 r  dac_bit[3]_i_1/O
                         net (fo=1, routed)           0.000     2.665    dac_bit[3]_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  dac_bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.246    41.943    bclk_OBUF
    SLICE_X57Y100        FDRE                                         r  dac_bit_reg[3]/C
                         clock pessimism              0.110    42.053    
                         clock uncertainty           -0.172    41.881    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)        0.069    41.950    dac_bit_reg[3]
  -------------------------------------------------------------------
                         required time                         41.950    
                         arrival time                          -2.665    
  -------------------------------------------------------------------
                         slack                                 39.285    

Slack (MET) :             39.653ns  (required time - arrival time)
  Source:                 dac_bit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.697ns  (clk_out1_pll_dac_1 rise@40.697ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.484ns (53.690%)  route 0.417ns (46.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 41.941 - 40.697 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.405     1.405    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.926    -1.522 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -0.081    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.355     1.355    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.379     1.734 f  dac_bit_reg[0]/Q
                         net (fo=9, routed)           0.417     2.152    dac_bit[0]
    SLICE_X53Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.257 r  dac_bit[0]_i_1/O
                         net (fo=1, routed)           0.000     2.257    dac_bit[0]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                     40.697    40.697 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.697 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.300    41.997    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.750    39.246 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    40.620    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.697 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           1.244    41.941    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[0]/C
                         clock pessimism              0.111    42.052    
                         clock uncertainty           -0.172    41.880    
    SLICE_X53Y100        FDRE (Setup_fdre_C_D)        0.030    41.910    dac_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         41.910    
                         arrival time                          -2.257    
  -------------------------------------------------------------------
                         slack                                 39.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dac_bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.268%)  route 0.139ns (42.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.562     0.562    bclk_OBUF
    SLICE_X57Y100        FDRE                                         r  dac_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  dac_bit_reg[2]/Q
                         net (fo=6, routed)           0.139     0.841    dac_bit[2]
    SLICE_X53Y100        LUT6 (Prop_lut6_I5_O)        0.045     0.886 r  dac_bit[5]_i_1/O
                         net (fo=1, routed)           0.000     0.886    dac_bit[5]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.830     0.830    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[5]/C
                         clock pessimism             -0.234     0.597    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.092     0.689    dac_bit_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dac_bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.778%)  route 0.177ns (49.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.562     0.562    bclk_OBUF
    SLICE_X57Y100        FDRE                                         r  dac_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  dac_bit_reg[2]/Q
                         net (fo=6, routed)           0.177     0.880    dac_bit[2]
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.042     0.922 r  dac_bit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.922    dac_bit[3]_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  dac_bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.832     0.831    bclk_OBUF
    SLICE_X57Y100        FDRE                                         r  dac_bit_reg[3]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.107     0.669    dac_bit_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dac_bit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561     0.561    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dac_bit_reg[0]/Q
                         net (fo=9, routed)           0.177     0.879    dac_bit[0]
    SLICE_X53Y100        LUT2 (Prop_lut2_I0_O)        0.042     0.921 r  dac_bit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.921    dac_bit[1]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.830     0.830    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[1]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.107     0.668    dac_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 lr_dat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            lr_dat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.377%)  route 0.169ns (47.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561     0.561    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  lr_dat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  lr_dat_reg/Q
                         net (fo=3, routed)           0.169     0.871    lrck_OBUF
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.045     0.916 r  lr_dat_i_1/O
                         net (fo=1, routed)           0.000     0.916    lr_dat_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  lr_dat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.830     0.830    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  lr_dat_reg/C
                         clock pessimism             -0.270     0.561    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.092     0.653    lr_dat_reg
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dac_bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.185%)  route 0.177ns (48.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.562     0.562    bclk_OBUF
    SLICE_X57Y100        FDRE                                         r  dac_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  dac_bit_reg[2]/Q
                         net (fo=6, routed)           0.177     0.880    dac_bit[2]
    SLICE_X57Y100        LUT3 (Prop_lut3_I0_O)        0.045     0.925 r  dac_bit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.925    dac_bit[2]_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  dac_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.832     0.831    bclk_OBUF
    SLICE_X57Y100        FDRE                                         r  dac_bit_reg[2]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.091     0.653    dac_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dac_bit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.172%)  route 0.177ns (48.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561     0.561    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     0.702 f  dac_bit_reg[0]/Q
                         net (fo=9, routed)           0.177     0.879    dac_bit[0]
    SLICE_X53Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.924 r  dac_bit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.924    dac_bit[0]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.830     0.830    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[0]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.091     0.652    dac_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dac_bit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.949%)  route 0.247ns (57.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561     0.561    bclk_OBUF
    SLICE_X53Y100        FDRE                                         r  dac_bit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     0.702 f  dac_bit_reg[5]/Q
                         net (fo=3, routed)           0.247     0.949    dac_bit[5]
    SLICE_X57Y100        LUT6 (Prop_lut6_I3_O)        0.045     0.994 r  dac_r_i_1/O
                         net (fo=1, routed)           0.000     0.994    dac_r_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  dac_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.832     0.831    bclk_OBUF
    SLICE_X57Y100        FDRE                                         r  dac_r_reg/C
                         clock pessimism             -0.234     0.598    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.092     0.690    dac_r_reg
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dac_bit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Destination:            dac_bit_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_dac_1  {rise@0.000ns fall@20.348ns period=40.697ns})
  Path Group:             clk_out1_pll_dac_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_dac_1 rise@0.000ns - clk_out1_pll_dac_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.396%)  route 0.286ns (60.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.556     0.556    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561     0.561    bclk_OBUF
    SLICE_X52Y100        FDRE                                         r  dac_bit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dac_bit_reg[4]/Q
                         net (fo=4, routed)           0.108     0.810    dac_bit[4]
    SLICE_X53Y100        LUT5 (Prop_lut5_I0_O)        0.045     0.855 r  dac_bit[4]_i_1/O
                         net (fo=1, routed)           0.178     1.033    dac_bit[4]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  dac_bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_dac_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.826     0.826    pll_dac1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    pll_dac1/inst/clk_out1_pll_dac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll_dac1/inst/clkout1_buf/O
                         net (fo=9, routed)           0.830     0.830    bclk_OBUF
    SLICE_X52Y100        FDRE                                         r  dac_bit_reg[4]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.070     0.631    dac_bit_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.402    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_dac_1
Waveform(ns):       { 0.000 20.348 }
Period(ns):         40.697
Sources:            { pll_dac1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.697      39.104     BUFGCTRL_X0Y0    pll_dac1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.697      39.448     MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X53Y100    lr_dat_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X53Y100    dac_bit_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X53Y100    dac_bit_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X57Y100    dac_bit_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X57Y100    dac_bit_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X52Y100    dac_bit_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X53Y100    dac_bit_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.697      39.697     SLICE_X57Y100    dac_r_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.697      172.663    MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X57Y100    dac_bit_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X57Y100    dac_bit_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X57Y100    dac_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X53Y100    lr_dat_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X53Y100    dac_bit_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X53Y100    dac_bit_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X52Y100    dac_bit_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X53Y100    dac_bit_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X53Y100    lr_dat_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X53Y100    dac_bit_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X53Y100    lr_dat_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X53Y100    dac_bit_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X53Y100    dac_bit_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X57Y100    dac_bit_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X57Y100    dac_bit_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X52Y100    dac_bit_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X53Y100    dac_bit_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X57Y100    dac_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X53Y100    lr_dat_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.348      19.848     SLICE_X53Y100    dac_bit_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_dac_1
  To Clock:  clkfbout_pll_dac_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_dac_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { pll_dac1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         60.000      58.408     BUFGCTRL_X0Y7    pll_dac1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X0Y1  pll_dac1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         6.250       4.658      BUFGCTRL_X0Y2    pll_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1    pll_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack       14.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.398ns  (required time - arrival time)
  Source:                 rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/tx/uart_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.870ns (16.385%)  route 4.440ns (83.615%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 19.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.452    -0.498    rs485_skp_inst/baud_rate_gen_inst/clk_out3
    SLICE_X87Y81         FDRE                                         r  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.119 f  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/Q
                         net (fo=5, routed)           1.087     0.968    rs485_skp_inst/baud_rate_gen_inst/tx_acc[5]
    SLICE_X89Y81         LUT6 (Prop_lut6_I1_O)        0.105     1.073 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5/O
                         net (fo=1, routed)           0.652     1.725    rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5_n_0
    SLICE_X87Y81         LUT5 (Prop_lut5_I0_O)        0.118     1.843 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_3/O
                         net (fo=4, routed)           1.159     3.002    rs485_skp_inst/baud_rate_gen_inst/txclk_en
    SLICE_X88Y92         LUT3 (Prop_lut3_I0_O)        0.268     3.270 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_1/O
                         net (fo=80, routed)          1.542     4.812    rs485_skp_inst/tx/uart_data_addr_reg[1]_0
    SLICE_X89Y85         FDRE                                         r  rs485_skp_inst/tx/uart_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.347    19.059    rs485_skp_inst/tx/clk_out3
    SLICE_X89Y85         FDRE                                         r  rs485_skp_inst/tx/uart_shift_reg[0]/C
                         clock pessimism              0.421    19.480    
                         clock uncertainty           -0.102    19.378    
    SLICE_X89Y85         FDRE (Setup_fdre_C_CE)      -0.168    19.210    rs485_skp_inst/tx/uart_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         19.210    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 14.398    

Slack (MET) :             14.595ns  (required time - arrival time)
  Source:                 rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/tx/uart_data_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.892ns (18.767%)  route 3.861ns (81.233%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.452    -0.498    rs485_skp_inst/baud_rate_gen_inst/clk_out3
    SLICE_X87Y81         FDRE                                         r  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.119 f  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/Q
                         net (fo=5, routed)           1.087     0.968    rs485_skp_inst/baud_rate_gen_inst/tx_acc[5]
    SLICE_X89Y81         LUT6 (Prop_lut6_I1_O)        0.105     1.073 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5/O
                         net (fo=1, routed)           0.652     1.725    rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5_n_0
    SLICE_X87Y81         LUT5 (Prop_lut5_I0_O)        0.118     1.843 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_3/O
                         net (fo=4, routed)           1.159     3.002    rs485_skp_inst/tx/txclk_en
    SLICE_X88Y92         LUT4 (Prop_lut4_I0_O)        0.290     3.292 r  rs485_skp_inst/tx/uart_data_addr[0]_i_1/O
                         net (fo=68, routed)          0.963     4.255    rs485_skp_inst/tx/uart_data_addr[0]_i_1_n_0
    SLICE_X89Y99         FDRE                                         r  rs485_skp_inst/tx/uart_data_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.352    19.064    rs485_skp_inst/tx/clk_out3
    SLICE_X89Y99         FDRE                                         r  rs485_skp_inst/tx/uart_data_addr_reg[0]/C
                         clock pessimism              0.421    19.485    
                         clock uncertainty           -0.102    19.383    
    SLICE_X89Y99         FDRE (Setup_fdre_C_R)       -0.533    18.850    rs485_skp_inst/tx/uart_data_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         18.850    
                         arrival time                          -4.255    
  -------------------------------------------------------------------
                         slack                                 14.595    

Slack (MET) :             14.644ns  (required time - arrival time)
  Source:                 rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/tx/uart_shift_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.892ns (19.254%)  route 3.741ns (80.746%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.452    -0.498    rs485_skp_inst/baud_rate_gen_inst/clk_out3
    SLICE_X87Y81         FDRE                                         r  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.119 f  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/Q
                         net (fo=5, routed)           1.087     0.968    rs485_skp_inst/baud_rate_gen_inst/tx_acc[5]
    SLICE_X89Y81         LUT6 (Prop_lut6_I1_O)        0.105     1.073 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5/O
                         net (fo=1, routed)           0.652     1.725    rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5_n_0
    SLICE_X87Y81         LUT5 (Prop_lut5_I0_O)        0.118     1.843 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_3/O
                         net (fo=4, routed)           1.159     3.002    rs485_skp_inst/tx/txclk_en
    SLICE_X88Y92         LUT4 (Prop_lut4_I0_O)        0.290     3.292 r  rs485_skp_inst/tx/uart_data_addr[0]_i_1/O
                         net (fo=68, routed)          0.843     4.135    rs485_skp_inst/tx/uart_data_addr[0]_i_1_n_0
    SLICE_X88Y97         FDRE                                         r  rs485_skp_inst/tx/uart_shift_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.352    19.064    rs485_skp_inst/tx/clk_out3
    SLICE_X88Y97         FDRE                                         r  rs485_skp_inst/tx/uart_shift_reg[21]/C
                         clock pessimism              0.421    19.485    
                         clock uncertainty           -0.102    19.383    
    SLICE_X88Y97         FDRE (Setup_fdre_C_R)       -0.604    18.779    rs485_skp_inst/tx/uart_shift_reg[21]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 14.644    

Slack (MET) :             14.644ns  (required time - arrival time)
  Source:                 rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/tx/uart_shift_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.892ns (19.254%)  route 3.741ns (80.746%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.452    -0.498    rs485_skp_inst/baud_rate_gen_inst/clk_out3
    SLICE_X87Y81         FDRE                                         r  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.119 f  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/Q
                         net (fo=5, routed)           1.087     0.968    rs485_skp_inst/baud_rate_gen_inst/tx_acc[5]
    SLICE_X89Y81         LUT6 (Prop_lut6_I1_O)        0.105     1.073 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5/O
                         net (fo=1, routed)           0.652     1.725    rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5_n_0
    SLICE_X87Y81         LUT5 (Prop_lut5_I0_O)        0.118     1.843 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_3/O
                         net (fo=4, routed)           1.159     3.002    rs485_skp_inst/tx/txclk_en
    SLICE_X88Y92         LUT4 (Prop_lut4_I0_O)        0.290     3.292 r  rs485_skp_inst/tx/uart_data_addr[0]_i_1/O
                         net (fo=68, routed)          0.843     4.135    rs485_skp_inst/tx/uart_data_addr[0]_i_1_n_0
    SLICE_X88Y97         FDSE                                         r  rs485_skp_inst/tx/uart_shift_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.352    19.064    rs485_skp_inst/tx/clk_out3
    SLICE_X88Y97         FDSE                                         r  rs485_skp_inst/tx/uart_shift_reg[22]/C
                         clock pessimism              0.421    19.485    
                         clock uncertainty           -0.102    19.383    
    SLICE_X88Y97         FDSE (Setup_fdse_C_S)       -0.604    18.779    rs485_skp_inst/tx/uart_shift_reg[22]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 14.644    

Slack (MET) :             14.644ns  (required time - arrival time)
  Source:                 rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/tx/uart_shift_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.892ns (19.254%)  route 3.741ns (80.746%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.452    -0.498    rs485_skp_inst/baud_rate_gen_inst/clk_out3
    SLICE_X87Y81         FDRE                                         r  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.119 f  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/Q
                         net (fo=5, routed)           1.087     0.968    rs485_skp_inst/baud_rate_gen_inst/tx_acc[5]
    SLICE_X89Y81         LUT6 (Prop_lut6_I1_O)        0.105     1.073 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5/O
                         net (fo=1, routed)           0.652     1.725    rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5_n_0
    SLICE_X87Y81         LUT5 (Prop_lut5_I0_O)        0.118     1.843 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_3/O
                         net (fo=4, routed)           1.159     3.002    rs485_skp_inst/tx/txclk_en
    SLICE_X88Y92         LUT4 (Prop_lut4_I0_O)        0.290     3.292 r  rs485_skp_inst/tx/uart_data_addr[0]_i_1/O
                         net (fo=68, routed)          0.843     4.135    rs485_skp_inst/tx/uart_data_addr[0]_i_1_n_0
    SLICE_X88Y97         FDSE                                         r  rs485_skp_inst/tx/uart_shift_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.352    19.064    rs485_skp_inst/tx/clk_out3
    SLICE_X88Y97         FDSE                                         r  rs485_skp_inst/tx/uart_shift_reg[23]/C
                         clock pessimism              0.421    19.485    
                         clock uncertainty           -0.102    19.383    
    SLICE_X88Y97         FDSE (Setup_fdse_C_S)       -0.604    18.779    rs485_skp_inst/tx/uart_shift_reg[23]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 14.644    

Slack (MET) :             14.644ns  (required time - arrival time)
  Source:                 rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/tx/uart_shift_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.892ns (19.254%)  route 3.741ns (80.746%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.452    -0.498    rs485_skp_inst/baud_rate_gen_inst/clk_out3
    SLICE_X87Y81         FDRE                                         r  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.119 f  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/Q
                         net (fo=5, routed)           1.087     0.968    rs485_skp_inst/baud_rate_gen_inst/tx_acc[5]
    SLICE_X89Y81         LUT6 (Prop_lut6_I1_O)        0.105     1.073 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5/O
                         net (fo=1, routed)           0.652     1.725    rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5_n_0
    SLICE_X87Y81         LUT5 (Prop_lut5_I0_O)        0.118     1.843 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_3/O
                         net (fo=4, routed)           1.159     3.002    rs485_skp_inst/tx/txclk_en
    SLICE_X88Y92         LUT4 (Prop_lut4_I0_O)        0.290     3.292 r  rs485_skp_inst/tx/uart_data_addr[0]_i_1/O
                         net (fo=68, routed)          0.843     4.135    rs485_skp_inst/tx/uart_data_addr[0]_i_1_n_0
    SLICE_X88Y97         FDRE                                         r  rs485_skp_inst/tx/uart_shift_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.352    19.064    rs485_skp_inst/tx/clk_out3
    SLICE_X88Y97         FDRE                                         r  rs485_skp_inst/tx/uart_shift_reg[24]/C
                         clock pessimism              0.421    19.485    
                         clock uncertainty           -0.102    19.383    
    SLICE_X88Y97         FDRE (Setup_fdre_C_R)       -0.604    18.779    rs485_skp_inst/tx/uart_shift_reg[24]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 14.644    

Slack (MET) :             14.644ns  (required time - arrival time)
  Source:                 rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/tx/uart_shift_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.892ns (19.254%)  route 3.741ns (80.746%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.452    -0.498    rs485_skp_inst/baud_rate_gen_inst/clk_out3
    SLICE_X87Y81         FDRE                                         r  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.119 f  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/Q
                         net (fo=5, routed)           1.087     0.968    rs485_skp_inst/baud_rate_gen_inst/tx_acc[5]
    SLICE_X89Y81         LUT6 (Prop_lut6_I1_O)        0.105     1.073 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5/O
                         net (fo=1, routed)           0.652     1.725    rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5_n_0
    SLICE_X87Y81         LUT5 (Prop_lut5_I0_O)        0.118     1.843 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_3/O
                         net (fo=4, routed)           1.159     3.002    rs485_skp_inst/tx/txclk_en
    SLICE_X88Y92         LUT4 (Prop_lut4_I0_O)        0.290     3.292 r  rs485_skp_inst/tx/uart_data_addr[0]_i_1/O
                         net (fo=68, routed)          0.843     4.135    rs485_skp_inst/tx/uart_data_addr[0]_i_1_n_0
    SLICE_X88Y97         FDSE                                         r  rs485_skp_inst/tx/uart_shift_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.352    19.064    rs485_skp_inst/tx/clk_out3
    SLICE_X88Y97         FDSE                                         r  rs485_skp_inst/tx/uart_shift_reg[25]/C
                         clock pessimism              0.421    19.485    
                         clock uncertainty           -0.102    19.383    
    SLICE_X88Y97         FDSE (Setup_fdse_C_S)       -0.604    18.779    rs485_skp_inst/tx/uart_shift_reg[25]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 14.644    

Slack (MET) :             14.647ns  (required time - arrival time)
  Source:                 rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/tx/uart_shift_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 0.870ns (17.187%)  route 4.192ns (82.813%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.452    -0.498    rs485_skp_inst/baud_rate_gen_inst/clk_out3
    SLICE_X87Y81         FDRE                                         r  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.119 f  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/Q
                         net (fo=5, routed)           1.087     0.968    rs485_skp_inst/baud_rate_gen_inst/tx_acc[5]
    SLICE_X89Y81         LUT6 (Prop_lut6_I1_O)        0.105     1.073 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5/O
                         net (fo=1, routed)           0.652     1.725    rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5_n_0
    SLICE_X87Y81         LUT5 (Prop_lut5_I0_O)        0.118     1.843 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_3/O
                         net (fo=4, routed)           1.159     3.002    rs485_skp_inst/baud_rate_gen_inst/txclk_en
    SLICE_X88Y92         LUT3 (Prop_lut3_I0_O)        0.268     3.270 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_1/O
                         net (fo=80, routed)          1.294     4.564    rs485_skp_inst/tx/uart_data_addr_reg[1]_0
    SLICE_X89Y86         FDRE                                         r  rs485_skp_inst/tx/uart_shift_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.348    19.060    rs485_skp_inst/tx/clk_out3
    SLICE_X89Y86         FDRE                                         r  rs485_skp_inst/tx/uart_shift_reg[65]/C
                         clock pessimism              0.421    19.481    
                         clock uncertainty           -0.102    19.379    
    SLICE_X89Y86         FDRE (Setup_fdre_C_CE)      -0.168    19.211    rs485_skp_inst/tx/uart_shift_reg[65]
  -------------------------------------------------------------------
                         required time                         19.211    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                 14.647    

Slack (MET) :             14.647ns  (required time - arrival time)
  Source:                 rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/tx/uart_shift_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 0.870ns (17.187%)  route 4.192ns (82.813%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.452    -0.498    rs485_skp_inst/baud_rate_gen_inst/clk_out3
    SLICE_X87Y81         FDRE                                         r  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.119 f  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/Q
                         net (fo=5, routed)           1.087     0.968    rs485_skp_inst/baud_rate_gen_inst/tx_acc[5]
    SLICE_X89Y81         LUT6 (Prop_lut6_I1_O)        0.105     1.073 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5/O
                         net (fo=1, routed)           0.652     1.725    rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5_n_0
    SLICE_X87Y81         LUT5 (Prop_lut5_I0_O)        0.118     1.843 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_3/O
                         net (fo=4, routed)           1.159     3.002    rs485_skp_inst/baud_rate_gen_inst/txclk_en
    SLICE_X88Y92         LUT3 (Prop_lut3_I0_O)        0.268     3.270 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_1/O
                         net (fo=80, routed)          1.294     4.564    rs485_skp_inst/tx/uart_data_addr_reg[1]_0
    SLICE_X89Y86         FDRE                                         r  rs485_skp_inst/tx/uart_shift_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.348    19.060    rs485_skp_inst/tx/clk_out3
    SLICE_X89Y86         FDRE                                         r  rs485_skp_inst/tx/uart_shift_reg[66]/C
                         clock pessimism              0.421    19.481    
                         clock uncertainty           -0.102    19.379    
    SLICE_X89Y86         FDRE (Setup_fdre_C_CE)      -0.168    19.211    rs485_skp_inst/tx/uart_shift_reg[66]
  -------------------------------------------------------------------
                         required time                         19.211    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                 14.647    

Slack (MET) :             14.647ns  (required time - arrival time)
  Source:                 rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/tx/uart_shift_reg[67]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 0.870ns (17.187%)  route 4.192ns (82.813%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.452    -0.498    rs485_skp_inst/baud_rate_gen_inst/clk_out3
    SLICE_X87Y81         FDRE                                         r  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.119 f  rs485_skp_inst/baud_rate_gen_inst/tx_acc_reg[5]/Q
                         net (fo=5, routed)           1.087     0.968    rs485_skp_inst/baud_rate_gen_inst/tx_acc[5]
    SLICE_X89Y81         LUT6 (Prop_lut6_I1_O)        0.105     1.073 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5/O
                         net (fo=1, routed)           0.652     1.725    rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_5_n_0
    SLICE_X87Y81         LUT5 (Prop_lut5_I0_O)        0.118     1.843 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_3/O
                         net (fo=4, routed)           1.159     3.002    rs485_skp_inst/baud_rate_gen_inst/txclk_en
    SLICE_X88Y92         LUT3 (Prop_lut3_I0_O)        0.268     3.270 r  rs485_skp_inst/baud_rate_gen_inst/uart_data_addr[7]_i_1/O
                         net (fo=80, routed)          1.294     4.564    rs485_skp_inst/tx/uart_data_addr_reg[1]_0
    SLICE_X89Y86         FDSE                                         r  rs485_skp_inst/tx/uart_shift_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.348    19.060    rs485_skp_inst/tx/clk_out3
    SLICE_X89Y86         FDSE                                         r  rs485_skp_inst/tx/uart_shift_reg[67]/C
                         clock pessimism              0.421    19.481    
                         clock uncertainty           -0.102    19.379    
    SLICE_X89Y86         FDSE (Setup_fdse_C_CE)      -0.168    19.211    rs485_skp_inst/tx/uart_shift_reg[67]
  -------------------------------------------------------------------
                         required time                         19.211    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                 14.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rs485_skp_inst/tx/uart_shift_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/tx/uart_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.775%)  route 0.055ns (28.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.603    -0.533    rs485_skp_inst/tx/clk_out3
    SLICE_X89Y88         FDSE                                         r  rs485_skp_inst/tx/uart_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDSE (Prop_fdse_C_Q)         0.141    -0.392 r  rs485_skp_inst/tx/uart_shift_reg[12]/Q
                         net (fo=1, routed)           0.055    -0.336    rs485_skp_inst/tx/uart_shift_reg_n_0_[12]
    SLICE_X88Y88         FDRE                                         r  rs485_skp_inst/tx/uart_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.875    -0.769    rs485_skp_inst/tx/clk_out3
    SLICE_X88Y88         FDRE                                         r  rs485_skp_inst/tx/uart_shift_reg[13]/C
                         clock pessimism              0.249    -0.520    
    SLICE_X88Y88         FDRE (Hold_fdre_C_D)         0.075    -0.445    rs485_skp_inst/tx/uart_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.582    -0.554    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.357    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X73Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.851    -0.792    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.239    -0.554    
    SLICE_X73Y129        FDRE (Hold_fdre_C_D)         0.076    -0.478    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.552    -0.584    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y126        FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.387    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X63Y126        FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.819    -0.824    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y126        FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.241    -0.584    
    SLICE_X63Y126        FDRE (Hold_fdre_C_D)         0.075    -0.509    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.554    -0.582    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y128        FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.385    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X65Y128        FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.824    -0.820    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y128        FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.075    -0.507    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.555    -0.581    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055    -0.384    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X69Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.825    -0.819    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X69Y129        FDRE (Hold_fdre_C_D)         0.075    -0.506    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.601    -0.535    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y108        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055    -0.338    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X83Y108        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.872    -0.771    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y108        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.237    -0.535    
    SLICE_X83Y108        FDRE (Hold_fdre_C_D)         0.075    -0.460    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.601    -0.535    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y109        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055    -0.338    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X83Y109        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.872    -0.771    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y109        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.237    -0.535    
    SLICE_X83Y109        FDRE (Hold_fdre_C_D)         0.075    -0.460    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.554    -0.582    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y128        FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.058    -0.383    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X64Y128        FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.824    -0.820    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y128        FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X64Y128        FDRE (Hold_fdre_C_D)         0.076    -0.506    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.581    -0.555    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X72Y128        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.058    -0.356    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X72Y128        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.850    -0.793    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X72Y128        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.239    -0.555    
    SLICE_X72Y128        FDRE (Hold_fdre_C_D)         0.076    -0.479    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.601    -0.535    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X82Y109        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.058    -0.336    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X82Y109        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.872    -0.771    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X82Y109        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.237    -0.535    
    SLICE_X82Y109        FDRE (Hold_fdre_C_D)         0.076    -0.459    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X1Y52     rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y52     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y44     rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y4    pll_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X73Y133    rs485_dfs_inst/FSM_sequential_fifo_tx_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X73Y133    rs485_dfs_inst/FSM_sequential_fifo_tx_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X73Y133    rs485_dfs_inst/FSM_sequential_fifo_tx_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y127    rs485_dfs_inst/drv_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y125    rs485_dfs_inst/eop_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X88Y96     rs485_skp_inst/tx/uart_shift_reg[33]_srl8___rs485_skp_inst_tx_uart_shift_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X88Y96     rs485_skp_inst/tx/uart_shift_reg[40]_srl4___rs485_skp_inst_tx_uart_shift_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X88Y96     rs485_skp_inst/tx/uart_shift_reg[33]_srl8___rs485_skp_inst_tx_uart_shift_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X88Y96     rs485_skp_inst/tx/uart_shift_reg[40]_srl4___rs485_skp_inst_tx_uart_shift_reg_r_2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y133    rs485_dfs_inst/FSM_sequential_fifo_tx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y133    rs485_dfs_inst/FSM_sequential_fifo_tx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y133    rs485_dfs_inst/FSM_sequential_fifo_tx_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y127    rs485_dfs_inst/drv_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y125    rs485_dfs_inst/eop_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y127    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X88Y96     rs485_skp_inst/tx/uart_shift_reg[33]_srl8___rs485_skp_inst_tx_uart_shift_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X88Y96     rs485_skp_inst/tx/uart_shift_reg[33]_srl8___rs485_skp_inst_tx_uart_shift_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X88Y96     rs485_skp_inst/tx/uart_shift_reg[40]_srl4___rs485_skp_inst_tx_uart_shift_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X88Y96     rs485_skp_inst/tx/uart_shift_reg[40]_srl4___rs485_skp_inst_tx_uart_shift_reg_r_2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y133    rs485_dfs_inst/FSM_sequential_fifo_tx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y133    rs485_dfs_inst/FSM_sequential_fifo_tx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y133    rs485_dfs_inst/FSM_sequential_fifo_tx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y133    rs485_dfs_inst/FSM_sequential_fifo_tx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y133    rs485_dfs_inst/FSM_sequential_fifo_tx_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y133    rs485_dfs_inst/FSM_sequential_fifo_tx_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_pll
  To Clock:  clk_out4_pll

Setup :            0  Failing Endpoints,  Worst Slack       95.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.703ns  (required time - arrival time)
  Source:                 cordic_73k/xyz[13].z_reg[14][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Q_in/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_pll rise@100.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.014ns (26.424%)  route 2.823ns (73.576%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 99.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.351    -0.599    cordic_73k/CLK
    SLICE_X55Y76         FDRE                                         r  cordic_73k/xyz[13].z_reg[14][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  cordic_73k/xyz[13].z_reg[14][31]/Q
                         net (fo=34, routed)          2.224     2.004    cordic_73k/xyz[14].z_sign
    SLICE_X75Y91         LUT3 (Prop_lut3_I2_O)        0.105     2.109 r  cordic_73k/Q_in_i_7/O
                         net (fo=1, routed)           0.000     2.109    cordic_73k/Q_in_i_7_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     2.639 r  cordic_73k/Q_in_i_1/O[3]
                         net (fo=1, routed)           0.600     3.238    cordic_73k_n_16
    DSP48_X2Y36          DSP48E1                                      r  Q_in/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.421    99.134    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
                         clock pessimism              0.404    99.538    
                         clock uncertainty           -0.147    99.390    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.449    98.941    Q_in
  -------------------------------------------------------------------
                         required time                         98.941    
                         arrival time                          -3.238    
  -------------------------------------------------------------------
                         slack                                 95.703    

Slack (MET) :             95.796ns  (required time - arrival time)
  Source:                 cordic_73k/xyz[13].z_reg[14][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Q_in/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_pll rise@100.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.965ns (25.742%)  route 2.784ns (74.258%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 99.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.351    -0.599    cordic_73k/CLK
    SLICE_X55Y76         FDRE                                         r  cordic_73k/xyz[13].z_reg[14][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  cordic_73k/xyz[13].z_reg[14][31]/Q
                         net (fo=34, routed)          2.224     2.004    cordic_73k/xyz[14].z_sign
    SLICE_X75Y91         LUT3 (Prop_lut3_I2_O)        0.105     2.109 r  cordic_73k/Q_in_i_7/O
                         net (fo=1, routed)           0.000     2.109    cordic_73k/Q_in_i_7_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     2.590 r  cordic_73k/Q_in_i_1/O[2]
                         net (fo=1, routed)           0.560     3.150    cordic_73k_n_17
    DSP48_X2Y36          DSP48E1                                      r  Q_in/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.421    99.134    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
                         clock pessimism              0.404    99.538    
                         clock uncertainty           -0.147    99.390    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.445    98.945    Q_in
  -------------------------------------------------------------------
                         required time                         98.945    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 95.796    

Slack (MET) :             95.845ns  (required time - arrival time)
  Source:                 cordic_73k/y_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[0].x_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_pll rise@100.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.746ns (42.819%)  route 2.332ns (57.181%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 99.042 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.359    -0.591    cordic_73k/CLK
    SLICE_X71Y74         FDRE                                         r  cordic_73k/y_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  cordic_73k/y_reg[0][16]/Q
                         net (fo=31, routed)          1.346     1.103    cordic_73k/y_reg[0]_13[16]
    SLICE_X70Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.686     1.789 r  cordic_73k/xyz[0].x_reg[1][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.789    cordic_73k/xyz[0].x_reg[1][3]_i_2_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.889 r  cordic_73k/xyz[0].x_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.889    cordic_73k/xyz[0].x_reg[1][7]_i_2_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.989 r  cordic_73k/xyz[0].x_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.989    cordic_73k/xyz[0].x_reg[1][11]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     2.251 r  cordic_73k/xyz[0].x_reg[1][15]_i_2/O[3]
                         net (fo=2, routed)           0.986     3.236    cordic_73k/xyz[0].x_reg[1][15]_i_2_n_4
    SLICE_X72Y84         LUT3 (Prop_lut3_I0_O)        0.250     3.486 r  cordic_73k/xyz[0].x[1][15]_i_1/O
                         net (fo=1, routed)           0.000     3.486    cordic_73k/xyz[0].x[1][15]_i_1_n_0
    SLICE_X72Y84         FDRE                                         r  cordic_73k/xyz[0].x_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.330    99.042    cordic_73k/CLK
    SLICE_X72Y84         FDRE                                         r  cordic_73k/xyz[0].x_reg[1][15]/C
                         clock pessimism              0.404    99.446    
                         clock uncertainty           -0.147    99.299    
    SLICE_X72Y84         FDRE (Setup_fdre_C_D)        0.033    99.332    cordic_73k/xyz[0].x_reg[1][15]
  -------------------------------------------------------------------
                         required time                         99.332    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                 95.845    

Slack (MET) :             95.867ns  (required time - arrival time)
  Source:                 cordic_73k/y_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[0].y_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_pll rise@100.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 1.760ns (43.015%)  route 2.332ns (56.985%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 99.042 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.359    -0.591    cordic_73k/CLK
    SLICE_X71Y74         FDRE                                         r  cordic_73k/y_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  cordic_73k/y_reg[0][16]/Q
                         net (fo=31, routed)          1.346     1.103    cordic_73k/y_reg[0]_13[16]
    SLICE_X70Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.686     1.789 r  cordic_73k/xyz[0].x_reg[1][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.789    cordic_73k/xyz[0].x_reg[1][3]_i_2_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.889 r  cordic_73k/xyz[0].x_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.889    cordic_73k/xyz[0].x_reg[1][7]_i_2_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.989 r  cordic_73k/xyz[0].x_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.989    cordic_73k/xyz[0].x_reg[1][11]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     2.251 r  cordic_73k/xyz[0].x_reg[1][15]_i_2/O[3]
                         net (fo=2, routed)           0.986     3.236    cordic_73k/xyz[0].x_reg[1][15]_i_2_n_4
    SLICE_X72Y84         LUT3 (Prop_lut3_I1_O)        0.264     3.500 r  cordic_73k/xyz[0].y[1][15]_i_1/O
                         net (fo=1, routed)           0.000     3.500    cordic_73k/xyz[0].y[1][15]_i_1_n_0
    SLICE_X72Y84         FDRE                                         r  cordic_73k/xyz[0].y_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.330    99.042    cordic_73k/CLK
    SLICE_X72Y84         FDRE                                         r  cordic_73k/xyz[0].y_reg[1][15]/C
                         clock pessimism              0.404    99.446    
                         clock uncertainty           -0.147    99.299    
    SLICE_X72Y84         FDRE (Setup_fdre_C_D)        0.069    99.368    cordic_73k/xyz[0].y_reg[1][15]
  -------------------------------------------------------------------
                         required time                         99.368    
                         arrival time                          -3.500    
  -------------------------------------------------------------------
                         slack                                 95.867    

Slack (MET) :             95.941ns  (required time - arrival time)
  Source:                 cordic_73k/y_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[0].x_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_pll rise@100.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.581ns (39.714%)  route 2.400ns (60.286%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 99.042 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.359    -0.591    cordic_73k/CLK
    SLICE_X71Y74         FDRE                                         r  cordic_73k/y_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 f  cordic_73k/y_reg[0][16]/Q
                         net (fo=31, routed)          1.531     1.288    cordic_73k/y_reg[0]_13[16]
    SLICE_X71Y82         LUT1 (Prop_lut1_I0_O)        0.242     1.530 r  cordic_73k/xyz[0].x[1][7]_i_10/O
                         net (fo=1, routed)           0.000     1.530    cordic_73k/xyz[0].x[1][7]_i_10_n_0
    SLICE_X71Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.970 r  cordic_73k/xyz[0].x_reg[1][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.970    cordic_73k/xyz[0].x_reg[1][7]_i_3_n_0
    SLICE_X71Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.068 r  cordic_73k/xyz[0].x_reg[1][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.068    cordic_73k/xyz[0].x_reg[1][11]_i_3_n_0
    SLICE_X71Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.268 r  cordic_73k/xyz[0].x_reg[1][15]_i_3/O[2]
                         net (fo=1, routed)           0.869     3.137    cordic_73k/xyz[0].x_reg[1][15]_i_3_n_5
    SLICE_X72Y84         LUT3 (Prop_lut3_I1_O)        0.253     3.390 r  cordic_73k/xyz[0].x[1][14]_i_1/O
                         net (fo=1, routed)           0.000     3.390    cordic_73k/xyz[0].x[1][14]_i_1_n_0
    SLICE_X72Y84         FDRE                                         r  cordic_73k/xyz[0].x_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.330    99.042    cordic_73k/CLK
    SLICE_X72Y84         FDRE                                         r  cordic_73k/xyz[0].x_reg[1][14]/C
                         clock pessimism              0.404    99.446    
                         clock uncertainty           -0.147    99.299    
    SLICE_X72Y84         FDRE (Setup_fdre_C_D)        0.032    99.331    cordic_73k/xyz[0].x_reg[1][14]
  -------------------------------------------------------------------
                         required time                         99.331    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                 95.941    

Slack (MET) :             95.951ns  (required time - arrival time)
  Source:                 cordic_73k/xyz[13].z_reg[14][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Q_in/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_pll rise@100.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 1.219ns (33.886%)  route 2.378ns (66.114%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 99.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.351    -0.599    cordic_73k/CLK
    SLICE_X55Y76         FDRE                                         r  cordic_73k/xyz[13].z_reg[14][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  cordic_73k/xyz[13].z_reg[14][31]/Q
                         net (fo=34, routed)          1.776     1.556    cordic_73k/xyz[14].z_sign
    SLICE_X75Y89         LUT3 (Prop_lut3_I2_O)        0.105     1.661 r  cordic_73k/Q_in_i_15/O
                         net (fo=1, routed)           0.000     1.661    cordic_73k/Q_in_i_15_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.118 r  cordic_73k/Q_in_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.118    cordic_73k/Q_in_i_3_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.216 r  cordic_73k/Q_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.216    cordic_73k/Q_in_i_2_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.396 r  cordic_73k/Q_in_i_1/O[0]
                         net (fo=1, routed)           0.602     2.998    cordic_73k_n_19
    DSP48_X2Y36          DSP48E1                                      r  Q_in/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.421    99.134    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
                         clock pessimism              0.404    99.538    
                         clock uncertainty           -0.147    99.390    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.441    98.949    Q_in
  -------------------------------------------------------------------
                         required time                         98.949    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                 95.951    

Slack (MET) :             95.982ns  (required time - arrival time)
  Source:                 cordic_73k/y_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[0].x_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_pll rise@100.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.736ns (44.060%)  route 2.204ns (55.940%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 99.042 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.359    -0.591    cordic_73k/CLK
    SLICE_X71Y74         FDRE                                         r  cordic_73k/y_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  cordic_73k/y_reg[0][16]/Q
                         net (fo=31, routed)          1.346     1.103    cordic_73k/y_reg[0]_13[16]
    SLICE_X70Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.686     1.789 r  cordic_73k/xyz[0].x_reg[1][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.789    cordic_73k/xyz[0].x_reg[1][3]_i_2_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.889 r  cordic_73k/xyz[0].x_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.889    cordic_73k/xyz[0].x_reg[1][7]_i_2_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.989 r  cordic_73k/xyz[0].x_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.989    cordic_73k/xyz[0].x_reg[1][11]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.246 r  cordic_73k/xyz[0].x_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.858     3.104    cordic_73k/xyz[0].x_reg[1][15]_i_2_n_6
    SLICE_X72Y84         LUT3 (Prop_lut3_I0_O)        0.245     3.349 r  cordic_73k/xyz[0].x[1][13]_i_1/O
                         net (fo=1, routed)           0.000     3.349    cordic_73k/xyz[0].x[1][13]_i_1_n_0
    SLICE_X72Y84         FDRE                                         r  cordic_73k/xyz[0].x_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.330    99.042    cordic_73k/CLK
    SLICE_X72Y84         FDRE                                         r  cordic_73k/xyz[0].x_reg[1][13]/C
                         clock pessimism              0.404    99.446    
                         clock uncertainty           -0.147    99.299    
    SLICE_X72Y84         FDRE (Setup_fdre_C_D)        0.032    99.331    cordic_73k/xyz[0].x_reg[1][13]
  -------------------------------------------------------------------
                         required time                         99.331    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                 95.982    

Slack (MET) :             95.994ns  (required time - arrival time)
  Source:                 cordic_73k/xyz[13].z_reg[14][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Q_in/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_pll rise@100.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 1.201ns (33.864%)  route 2.346ns (66.136%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 99.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.351    -0.599    cordic_73k/CLK
    SLICE_X55Y76         FDRE                                         r  cordic_73k/xyz[13].z_reg[14][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  cordic_73k/xyz[13].z_reg[14][31]/Q
                         net (fo=34, routed)          1.776     1.556    cordic_73k/xyz[14].z_sign
    SLICE_X75Y89         LUT3 (Prop_lut3_I2_O)        0.105     1.661 r  cordic_73k/Q_in_i_15/O
                         net (fo=1, routed)           0.000     1.661    cordic_73k/Q_in_i_15_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.118 r  cordic_73k/Q_in_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.118    cordic_73k/Q_in_i_3_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.378 r  cordic_73k/Q_in_i_2/O[3]
                         net (fo=1, routed)           0.569     2.947    cordic_73k_n_20
    DSP48_X2Y36          DSP48E1                                      r  Q_in/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.421    99.134    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
                         clock pessimism              0.404    99.538    
                         clock uncertainty           -0.147    99.390    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.449    98.941    Q_in
  -------------------------------------------------------------------
                         required time                         98.941    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                 95.994    

Slack (MET) :             96.008ns  (required time - arrival time)
  Source:                 cordic_73k/y_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[0].x_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_pll rise@100.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 1.374ns (35.816%)  route 2.462ns (64.184%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.359    -0.591    cordic_73k/CLK
    SLICE_X71Y74         FDRE                                         r  cordic_73k/y_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  cordic_73k/y_reg[0][16]/Q
                         net (fo=31, routed)          1.346     1.103    cordic_73k/y_reg[0]_13[16]
    SLICE_X70Y81         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.776     1.879 r  cordic_73k/xyz[0].x_reg[1][3]_i_2/O[3]
                         net (fo=2, routed)           1.116     2.995    cordic_73k/xyz[0].x_reg[1][3]_i_2_n_4
    SLICE_X71Y75         LUT3 (Prop_lut3_I0_O)        0.250     3.245 r  cordic_73k/xyz[0].x[1][3]_i_1/O
                         net (fo=1, routed)           0.000     3.245    cordic_73k/xyz[0].x[1][3]_i_1_n_0
    SLICE_X71Y75         FDRE                                         r  cordic_73k/xyz[0].x_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.252    98.964    cordic_73k/CLK
    SLICE_X71Y75         FDRE                                         r  cordic_73k/xyz[0].x_reg[1][3]/C
                         clock pessimism              0.404    99.368    
                         clock uncertainty           -0.147    99.221    
    SLICE_X71Y75         FDRE (Setup_fdre_C_D)        0.033    99.254    cordic_73k/xyz[0].x_reg[1][3]
  -------------------------------------------------------------------
                         required time                         99.254    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                 96.008    

Slack (MET) :             96.009ns  (required time - arrival time)
  Source:                 cordic_73k/y_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[0].y_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out4_pll rise@100.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 1.746ns (44.202%)  route 2.204ns (55.798%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 99.042 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.359    -0.591    cordic_73k/CLK
    SLICE_X71Y74         FDRE                                         r  cordic_73k/y_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDRE (Prop_fdre_C_Q)         0.348    -0.243 r  cordic_73k/y_reg[0][16]/Q
                         net (fo=31, routed)          1.346     1.103    cordic_73k/y_reg[0]_13[16]
    SLICE_X70Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.686     1.789 r  cordic_73k/xyz[0].x_reg[1][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.789    cordic_73k/xyz[0].x_reg[1][3]_i_2_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.889 r  cordic_73k/xyz[0].x_reg[1][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.889    cordic_73k/xyz[0].x_reg[1][7]_i_2_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.989 r  cordic_73k/xyz[0].x_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.989    cordic_73k/xyz[0].x_reg[1][11]_i_2_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.246 r  cordic_73k/xyz[0].x_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.858     3.104    cordic_73k/xyz[0].x_reg[1][15]_i_2_n_6
    SLICE_X72Y84         LUT3 (Prop_lut3_I1_O)        0.255     3.359 r  cordic_73k/xyz[0].y[1][13]_i_1/O
                         net (fo=1, routed)           0.000     3.359    cordic_73k/xyz[0].y[1][13]_i_1_n_0
    SLICE_X72Y84         FDRE                                         r  cordic_73k/xyz[0].y_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.330    99.042    cordic_73k/CLK
    SLICE_X72Y84         FDRE                                         r  cordic_73k/xyz[0].y_reg[1][13]/C
                         clock pessimism              0.404    99.446    
                         clock uncertainty           -0.147    99.299    
    SLICE_X72Y84         FDRE (Setup_fdre_C_D)        0.069    99.368    cordic_73k/xyz[0].y_reg[1][13]
  -------------------------------------------------------------------
                         required time                         99.368    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 96.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cordic_73k/z_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[0].z_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.354%)  route 0.118ns (45.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.553    -0.583    cordic_73k/CLK
    SLICE_X68Y74         FDRE                                         r  cordic_73k/z_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  cordic_73k/z_reg[0][5]/Q
                         net (fo=1, routed)           0.118    -0.323    cordic_73k/z_reg_n_0_[0][5]
    SLICE_X67Y74         FDRE                                         r  cordic_73k/xyz[0].z_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.822    -0.822    cordic_73k/CLK
    SLICE_X67Y74         FDRE                                         r  cordic_73k/xyz[0].z_reg[1][5]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X67Y74         FDRE (Hold_fdre_C_D)         0.071    -0.477    cordic_73k/xyz[0].z_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 cordic_73k/xyz[11].z_reg[12][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[12].z_reg[13][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.251ns (82.445%)  route 0.053ns (17.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.553    -0.583    cordic_73k/CLK
    SLICE_X57Y71         FDRE                                         r  cordic_73k/xyz[11].z_reg[12][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  cordic_73k/xyz[11].z_reg[12][10]/Q
                         net (fo=1, routed)           0.053    -0.388    cordic_73k/xyz[11].z_reg[12]_11[10]
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.045    -0.343 r  cordic_73k/xyz[12].z[13][11]_i_4/O
                         net (fo=1, routed)           0.000    -0.343    cordic_73k/xyz[12].z[13][11]_i_4_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.278 r  cordic_73k/xyz[12].z_reg[13][11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.278    cordic_73k/xyz[12].z_reg[13][11]_i_1_n_5
    SLICE_X56Y71         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.821    -0.823    cordic_73k/CLK
    SLICE_X56Y71         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][10]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X56Y71         FDRE (Hold_fdre_C_D)         0.134    -0.436    cordic_73k/xyz[12].z_reg[13][10]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 cordic_73k/xyz[11].z_reg[12][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[12].z_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.251ns (82.445%)  route 0.053ns (17.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.555    -0.581    cordic_73k/CLK
    SLICE_X57Y69         FDRE                                         r  cordic_73k/xyz[11].z_reg[12][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cordic_73k/xyz[11].z_reg[12][2]/Q
                         net (fo=1, routed)           0.053    -0.386    cordic_73k/xyz[11].z_reg[12]_11[2]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.045    -0.341 r  cordic_73k/xyz[12].z[13][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.341    cordic_73k/xyz[12].z[13][3]_i_3_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.276 r  cordic_73k/xyz[12].z_reg[13][3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.276    cordic_73k/xyz[12].z_reg[13][3]_i_1_n_5
    SLICE_X56Y69         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.823    -0.821    cordic_73k/CLK
    SLICE_X56Y69         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][2]/C
                         clock pessimism              0.253    -0.568    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.134    -0.434    cordic_73k/xyz[12].z_reg[13][2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cordic_73k/xyz[11].z_reg[12][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[12].z_reg[13][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.250ns (80.156%)  route 0.062ns (19.844%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.551    -0.585    cordic_73k/CLK
    SLICE_X57Y76         FDRE                                         r  cordic_73k/xyz[11].z_reg[12][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  cordic_73k/xyz[11].z_reg[12][30]/Q
                         net (fo=2, routed)           0.062    -0.382    cordic_73k/xyz[11].z_reg[12]_11[30]
    SLICE_X56Y76         LUT2 (Prop_lut2_I0_O)        0.045    -0.337 r  cordic_73k/xyz[12].z[13][31]_i_2/O
                         net (fo=1, routed)           0.000    -0.337    cordic_73k/xyz[12].z[13][31]_i_2_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.273 r  cordic_73k/xyz[12].z_reg[13][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.273    cordic_73k/xyz[12].z_reg[13][31]_i_1_n_4
    SLICE_X56Y76         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.818    -0.826    cordic_73k/CLK
    SLICE_X56Y76         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][31]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.134    -0.438    cordic_73k/xyz[12].z_reg[13][31]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cordic_73k/xyz[11].z_reg[12][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[12].z_reg[13][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.251ns (79.709%)  route 0.064ns (20.290%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.551    -0.585    cordic_73k/CLK
    SLICE_X57Y76         FDRE                                         r  cordic_73k/xyz[11].z_reg[12][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  cordic_73k/xyz[11].z_reg[12][30]/Q
                         net (fo=2, routed)           0.064    -0.380    cordic_73k/xyz[11].z_reg[12]_11[30]
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.045    -0.335 r  cordic_73k/xyz[12].z[13][31]_i_3/O
                         net (fo=1, routed)           0.000    -0.335    cordic_73k/xyz[12].z[13][31]_i_3_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.270 r  cordic_73k/xyz[12].z_reg[13][31]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.270    cordic_73k/xyz[12].z_reg[13][31]_i_1_n_5
    SLICE_X56Y76         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.818    -0.826    cordic_73k/CLK
    SLICE_X56Y76         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][30]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.134    -0.438    cordic_73k/xyz[12].z_reg[13][30]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cordic_73k/z_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[0].z_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.202%)  route 0.057ns (30.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.556    -0.580    cordic_73k/CLK
    SLICE_X67Y77         FDRE                                         r  cordic_73k/z_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.452 r  cordic_73k/z_reg[0][18]/Q
                         net (fo=1, routed)           0.057    -0.395    cordic_73k/z_reg_n_0_[0][18]
    SLICE_X66Y77         FDRE                                         r  cordic_73k/xyz[0].z_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.825    -0.819    cordic_73k/CLK
    SLICE_X66Y77         FDRE                                         r  cordic_73k/xyz[0].z_reg[1][18]/C
                         clock pessimism              0.252    -0.567    
    SLICE_X66Y77         FDRE (Hold_fdre_C_D)         0.000    -0.567    cordic_73k/xyz[0].z_reg[1][18]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cordic_73k/xyz[11].z_reg[12][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[12].z_reg[13][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.250ns (77.599%)  route 0.072ns (22.401%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.554    -0.582    cordic_73k/CLK
    SLICE_X57Y70         FDRE                                         r  cordic_73k/xyz[11].z_reg[12][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cordic_73k/xyz[11].z_reg[12][6]/Q
                         net (fo=3, routed)           0.072    -0.369    cordic_73k/xyz[11].z_reg[12]_11[6]
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.324 r  cordic_73k/xyz[12].z[13][7]_i_3/O
                         net (fo=1, routed)           0.000    -0.324    cordic_73k/xyz[12].z[13][7]_i_3_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.260 r  cordic_73k/xyz[12].z_reg[13][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.260    cordic_73k/xyz[12].z_reg[13][7]_i_1_n_4
    SLICE_X56Y70         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.822    -0.822    cordic_73k/CLK
    SLICE_X56Y70         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][7]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X56Y70         FDRE (Hold_fdre_C_D)         0.134    -0.435    cordic_73k/xyz[12].z_reg[13][7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cordic_73k/xyz[11].z_reg[12][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[12].z_reg[13][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.250ns (77.265%)  route 0.074ns (22.735%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.550    -0.586    cordic_73k/CLK
    SLICE_X57Y74         FDRE                                         r  cordic_73k/xyz[11].z_reg[12][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  cordic_73k/xyz[11].z_reg[12][22]/Q
                         net (fo=3, routed)           0.074    -0.371    cordic_73k/xyz[11].z_reg[12]_11[22]
    SLICE_X56Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.326 r  cordic_73k/xyz[12].z[13][23]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    cordic_73k/xyz[12].z[13][23]_i_2_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.262 r  cordic_73k/xyz[12].z_reg[13][23]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.262    cordic_73k/xyz[12].z_reg[13][23]_i_1_n_4
    SLICE_X56Y74         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.817    -0.827    cordic_73k/CLK
    SLICE_X56Y74         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][23]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.134    -0.439    cordic_73k/xyz[12].z_reg[13][23]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cordic_73k/xyz[11].z_reg[12][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[12].z_reg[13][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.250ns (77.265%)  route 0.074ns (22.735%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.550    -0.586    cordic_73k/CLK
    SLICE_X57Y75         FDRE                                         r  cordic_73k/xyz[11].z_reg[12][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  cordic_73k/xyz[11].z_reg[12][26]/Q
                         net (fo=3, routed)           0.074    -0.371    cordic_73k/xyz[11].z_reg[12]_11[26]
    SLICE_X56Y75         LUT2 (Prop_lut2_I0_O)        0.045    -0.326 r  cordic_73k/xyz[12].z[13][27]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    cordic_73k/xyz[12].z[13][27]_i_2_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.262 r  cordic_73k/xyz[12].z_reg[13][27]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.262    cordic_73k/xyz[12].z_reg[13][27]_i_1_n_4
    SLICE_X56Y75         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.817    -0.827    cordic_73k/CLK
    SLICE_X56Y75         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][27]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.134    -0.439    cordic_73k/xyz[12].z_reg[13][27]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cordic_73k/xyz[11].z_reg[12][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cordic_73k/xyz[12].z_reg[13][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.251ns (77.191%)  route 0.074ns (22.809%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.554    -0.582    cordic_73k/CLK
    SLICE_X57Y70         FDRE                                         r  cordic_73k/xyz[11].z_reg[12][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cordic_73k/xyz[11].z_reg[12][6]/Q
                         net (fo=3, routed)           0.074    -0.367    cordic_73k/xyz[11].z_reg[12]_11[6]
    SLICE_X56Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.322 r  cordic_73k/xyz[12].z[13][7]_i_4/O
                         net (fo=1, routed)           0.000    -0.322    cordic_73k/xyz[12].z[13][7]_i_4_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.257 r  cordic_73k/xyz[12].z_reg[13][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.257    cordic_73k/xyz[12].z_reg[13][7]_i_1_n_5
    SLICE_X56Y70         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.822    -0.822    cordic_73k/CLK
    SLICE_X56Y70         FDRE                                         r  cordic_73k/xyz[12].z_reg[13][6]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X56Y70         FDRE (Hold_fdre_C_D)         0.134    -0.435    cordic_73k/xyz[12].z_reg[13][6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_pll
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y3    pll_inst/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X71Y75     cordic_73k/x_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X71Y75     cordic_73k/xyz[0].x_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X72Y83     cordic_73k/xyz[0].x_reg[1][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X72Y83     cordic_73k/xyz[0].x_reg[1][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X72Y84     cordic_73k/xyz[0].x_reg[1][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X72Y84     cordic_73k/xyz[0].x_reg[1][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X72Y84     cordic_73k/xyz[0].x_reg[1][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X72Y84     cordic_73k/xyz[0].x_reg[1][15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y75     cordic_73k/x_reg[0][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y75     cordic_73k/xyz[0].x_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y75     cordic_73k/xyz[0].x_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X72Y81     cordic_73k/xyz[0].x_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y75     cordic_73k/xyz[0].x_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y75     cordic_73k/xyz[0].y_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y75     cordic_73k/xyz[0].y_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X72Y81     cordic_73k/xyz[0].y_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y75     cordic_73k/xyz[0].y_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X68Y74     cordic_73k/xyz[0].z_reg[1][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y75     cordic_73k/x_reg[0][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y75     cordic_73k/xyz[0].x_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X72Y84     cordic_73k/xyz[0].x_reg[1][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X72Y84     cordic_73k/xyz[0].x_reg[1][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X72Y84     cordic_73k/xyz[0].x_reg[1][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X72Y84     cordic_73k/xyz[0].x_reg[1][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y75     cordic_73k/xyz[0].x_reg[1][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y75     cordic_73k/xyz[0].x_reg[1][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X70Y80     cordic_73k/xyz[0].x_reg[1][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X72Y82     cordic_73k/xyz[0].x_reg[1][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y8    pll_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ts_PHY_RXC
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 sync_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/FSM_sequential_eth_rx_state_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.904ns (25.520%)  route 2.638ns (74.480%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 8.375 - 4.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     3.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.298 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.341     4.639    PHY_RXC_IBUF_BUFG
    SLICE_X51Y127        FDRE                                         r  sync_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDRE (Prop_fdre_C_Q)         0.379     5.018 f  sync_rxd_reg[2]/Q
                         net (fo=31, routed)          0.714     5.732    mac_inst/eth_ARP_IP_src_reg[7]_0[2]
    SLICE_X50Y128        LUT4 (Prop_lut4_I0_O)        0.105     5.837 r  mac_inst/FSM_sequential_eth_rx_state[1]_i_4/O
                         net (fo=3, routed)           0.252     6.088    mac_inst/FSM_sequential_eth_rx_state[1]_i_4_n_0
    SLICE_X50Y129        LUT5 (Prop_lut5_I4_O)        0.105     6.193 r  mac_inst/FSM_sequential_eth_rx_state[0]_i_2/O
                         net (fo=2, routed)           0.391     6.585    mac_inst/FSM_sequential_eth_rx_state[0]_i_2_n_0
    SLICE_X50Y128        LUT5 (Prop_lut5_I4_O)        0.105     6.690 f  mac_inst/eth_rx_alg_state[7]_i_5/O
                         net (fo=2, routed)           0.371     7.061    mac_inst/eth_rx_alg_state[7]_i_5_n_0
    SLICE_X50Y128        LUT6 (Prop_lut6_I1_O)        0.105     7.166 r  mac_inst/FSM_sequential_eth_rx_state[3]_i_6/O
                         net (fo=1, routed)           0.355     7.521    mac_inst/FSM_sequential_eth_rx_state[3]_i_6_n_0
    SLICE_X49Y128        LUT6 (Prop_lut6_I5_O)        0.105     7.626 r  mac_inst/FSM_sequential_eth_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.555     8.181    mac_inst/FSM_sequential_eth_rx_state[3]_i_1_n_0
    SLICE_X50Y130        FDRE                                         r  mac_inst/FSM_sequential_eth_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     5.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628     7.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.237     8.375    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X50Y130        FDRE                                         r  mac_inst/FSM_sequential_eth_rx_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.243     8.618    
                         clock uncertainty           -0.035     8.582    
    SLICE_X50Y130        FDRE (Setup_fdre_C_CE)      -0.132     8.450    mac_inst/FSM_sequential_eth_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 sync_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/FSM_sequential_eth_rx_state_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.904ns (25.520%)  route 2.638ns (74.480%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 8.375 - 4.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     3.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.298 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.341     4.639    PHY_RXC_IBUF_BUFG
    SLICE_X51Y127        FDRE                                         r  sync_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDRE (Prop_fdre_C_Q)         0.379     5.018 f  sync_rxd_reg[2]/Q
                         net (fo=31, routed)          0.714     5.732    mac_inst/eth_ARP_IP_src_reg[7]_0[2]
    SLICE_X50Y128        LUT4 (Prop_lut4_I0_O)        0.105     5.837 r  mac_inst/FSM_sequential_eth_rx_state[1]_i_4/O
                         net (fo=3, routed)           0.252     6.088    mac_inst/FSM_sequential_eth_rx_state[1]_i_4_n_0
    SLICE_X50Y129        LUT5 (Prop_lut5_I4_O)        0.105     6.193 r  mac_inst/FSM_sequential_eth_rx_state[0]_i_2/O
                         net (fo=2, routed)           0.391     6.585    mac_inst/FSM_sequential_eth_rx_state[0]_i_2_n_0
    SLICE_X50Y128        LUT5 (Prop_lut5_I4_O)        0.105     6.690 f  mac_inst/eth_rx_alg_state[7]_i_5/O
                         net (fo=2, routed)           0.371     7.061    mac_inst/eth_rx_alg_state[7]_i_5_n_0
    SLICE_X50Y128        LUT6 (Prop_lut6_I1_O)        0.105     7.166 r  mac_inst/FSM_sequential_eth_rx_state[3]_i_6/O
                         net (fo=1, routed)           0.355     7.521    mac_inst/FSM_sequential_eth_rx_state[3]_i_6_n_0
    SLICE_X49Y128        LUT6 (Prop_lut6_I5_O)        0.105     7.626 r  mac_inst/FSM_sequential_eth_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.555     8.181    mac_inst/FSM_sequential_eth_rx_state[3]_i_1_n_0
    SLICE_X50Y130        FDRE                                         r  mac_inst/FSM_sequential_eth_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     5.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628     7.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.237     8.375    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X50Y130        FDRE                                         r  mac_inst/FSM_sequential_eth_rx_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.243     8.618    
                         clock uncertainty           -0.035     8.582    
    SLICE_X50Y130        FDRE (Setup_fdre_C_CE)      -0.132     8.450    mac_inst/FSM_sequential_eth_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 sync_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/FSM_sequential_eth_rx_state_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.904ns (26.557%)  route 2.500ns (73.443%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 8.376 - 4.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     3.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.298 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.341     4.639    PHY_RXC_IBUF_BUFG
    SLICE_X51Y127        FDRE                                         r  sync_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDRE (Prop_fdre_C_Q)         0.379     5.018 f  sync_rxd_reg[2]/Q
                         net (fo=31, routed)          0.714     5.732    mac_inst/eth_ARP_IP_src_reg[7]_0[2]
    SLICE_X50Y128        LUT4 (Prop_lut4_I0_O)        0.105     5.837 r  mac_inst/FSM_sequential_eth_rx_state[1]_i_4/O
                         net (fo=3, routed)           0.252     6.088    mac_inst/FSM_sequential_eth_rx_state[1]_i_4_n_0
    SLICE_X50Y129        LUT5 (Prop_lut5_I4_O)        0.105     6.193 r  mac_inst/FSM_sequential_eth_rx_state[0]_i_2/O
                         net (fo=2, routed)           0.391     6.585    mac_inst/FSM_sequential_eth_rx_state[0]_i_2_n_0
    SLICE_X50Y128        LUT5 (Prop_lut5_I4_O)        0.105     6.690 f  mac_inst/eth_rx_alg_state[7]_i_5/O
                         net (fo=2, routed)           0.371     7.061    mac_inst/eth_rx_alg_state[7]_i_5_n_0
    SLICE_X50Y128        LUT6 (Prop_lut6_I1_O)        0.105     7.166 r  mac_inst/FSM_sequential_eth_rx_state[3]_i_6/O
                         net (fo=1, routed)           0.355     7.521    mac_inst/FSM_sequential_eth_rx_state[3]_i_6_n_0
    SLICE_X49Y128        LUT6 (Prop_lut6_I5_O)        0.105     7.626 r  mac_inst/FSM_sequential_eth_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.417     8.043    mac_inst/FSM_sequential_eth_rx_state[3]_i_1_n_0
    SLICE_X49Y129        FDRE                                         r  mac_inst/FSM_sequential_eth_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     5.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628     7.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.238     8.376    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X49Y129        FDRE                                         r  mac_inst/FSM_sequential_eth_rx_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.225     8.601    
                         clock uncertainty           -0.035     8.565    
    SLICE_X49Y129        FDRE (Setup_fdre_C_CE)      -0.164     8.401    mac_inst/FSM_sequential_eth_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 sync_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/FSM_sequential_eth_rx_state_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.904ns (26.894%)  route 2.457ns (73.106%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 8.372 - 4.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     3.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.298 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.341     4.639    PHY_RXC_IBUF_BUFG
    SLICE_X51Y127        FDRE                                         r  sync_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDRE (Prop_fdre_C_Q)         0.379     5.018 f  sync_rxd_reg[2]/Q
                         net (fo=31, routed)          0.714     5.732    mac_inst/eth_ARP_IP_src_reg[7]_0[2]
    SLICE_X50Y128        LUT4 (Prop_lut4_I0_O)        0.105     5.837 r  mac_inst/FSM_sequential_eth_rx_state[1]_i_4/O
                         net (fo=3, routed)           0.252     6.088    mac_inst/FSM_sequential_eth_rx_state[1]_i_4_n_0
    SLICE_X50Y129        LUT5 (Prop_lut5_I4_O)        0.105     6.193 r  mac_inst/FSM_sequential_eth_rx_state[0]_i_2/O
                         net (fo=2, routed)           0.391     6.585    mac_inst/FSM_sequential_eth_rx_state[0]_i_2_n_0
    SLICE_X50Y128        LUT5 (Prop_lut5_I4_O)        0.105     6.690 f  mac_inst/eth_rx_alg_state[7]_i_5/O
                         net (fo=2, routed)           0.371     7.061    mac_inst/eth_rx_alg_state[7]_i_5_n_0
    SLICE_X50Y128        LUT6 (Prop_lut6_I1_O)        0.105     7.166 r  mac_inst/FSM_sequential_eth_rx_state[3]_i_6/O
                         net (fo=1, routed)           0.355     7.521    mac_inst/FSM_sequential_eth_rx_state[3]_i_6_n_0
    SLICE_X49Y128        LUT6 (Prop_lut6_I5_O)        0.105     7.626 r  mac_inst/FSM_sequential_eth_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.374     8.000    mac_inst/FSM_sequential_eth_rx_state[3]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  mac_inst/FSM_sequential_eth_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     5.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628     7.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.234     8.372    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X49Y126        FDRE                                         r  mac_inst/FSM_sequential_eth_rx_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.225     8.597    
                         clock uncertainty           -0.035     8.561    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.164     8.397    mac_inst/FSM_sequential_eth_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 mac_inst/varu_wr_addr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_varu/ram_reg_832_895_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        3.457ns  (logic 0.384ns (11.108%)  route 3.073ns (88.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 12.382 - 8.000 ) 
    Source Clock Delay      (SCD):    4.650ns = ( 8.650 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.352     8.650    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  mac_inst/varu_wr_addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.384     9.034 r  mac_inst/varu_wr_addr_reg[3]/Q
                         net (fo=260, routed)         3.073    12.107    ram_varu/ram_reg_832_895_6_6/A3
    SLICE_X56Y107        RAMD64E                                      r  ram_varu/ram_reg_832_895_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.244    12.382    ram_varu/ram_reg_832_895_6_6/WCLK
    SLICE_X56Y107        RAMD64E                                      r  ram_varu/ram_reg_832_895_6_6/DP/CLK
                         clock pessimism              0.225    12.607    
                         clock uncertainty           -0.035    12.571    
    SLICE_X56Y107        RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.067    12.504    ram_varu/ram_reg_832_895_6_6/DP
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 mac_inst/varu_wr_addr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_varu/ram_reg_832_895_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        3.457ns  (logic 0.384ns (11.108%)  route 3.073ns (88.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 12.382 - 8.000 ) 
    Source Clock Delay      (SCD):    4.650ns = ( 8.650 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.352     8.650    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  mac_inst/varu_wr_addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.384     9.034 r  mac_inst/varu_wr_addr_reg[3]/Q
                         net (fo=260, routed)         3.073    12.107    ram_varu/ram_reg_832_895_6_6/A3
    SLICE_X56Y107        RAMD64E                                      r  ram_varu/ram_reg_832_895_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.244    12.382    ram_varu/ram_reg_832_895_6_6/WCLK
    SLICE_X56Y107        RAMD64E                                      r  ram_varu/ram_reg_832_895_6_6/SP/CLK
                         clock pessimism              0.225    12.607    
                         clock uncertainty           -0.035    12.571    
    SLICE_X56Y107        RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.067    12.504    ram_varu/ram_reg_832_895_6_6/SP
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 mac_inst/varu_wr_addr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_varu/ram_reg_832_895_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        3.457ns  (logic 0.384ns (11.108%)  route 3.073ns (88.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 12.382 - 8.000 ) 
    Source Clock Delay      (SCD):    4.650ns = ( 8.650 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.352     8.650    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  mac_inst/varu_wr_addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.384     9.034 r  mac_inst/varu_wr_addr_reg[3]/Q
                         net (fo=260, routed)         3.073    12.107    ram_varu/ram_reg_832_895_7_7/A3
    SLICE_X56Y107        RAMD64E                                      r  ram_varu/ram_reg_832_895_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.244    12.382    ram_varu/ram_reg_832_895_7_7/WCLK
    SLICE_X56Y107        RAMD64E                                      r  ram_varu/ram_reg_832_895_7_7/DP/CLK
                         clock pessimism              0.225    12.607    
                         clock uncertainty           -0.035    12.571    
    SLICE_X56Y107        RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.067    12.504    ram_varu/ram_reg_832_895_7_7/DP
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 mac_inst/varu_wr_addr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_varu/ram_reg_832_895_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        3.457ns  (logic 0.384ns (11.108%)  route 3.073ns (88.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 12.382 - 8.000 ) 
    Source Clock Delay      (SCD):    4.650ns = ( 8.650 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.352     8.650    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  mac_inst/varu_wr_addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.384     9.034 r  mac_inst/varu_wr_addr_reg[3]/Q
                         net (fo=260, routed)         3.073    12.107    ram_varu/ram_reg_832_895_7_7/A3
    SLICE_X56Y107        RAMD64E                                      r  ram_varu/ram_reg_832_895_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.244    12.382    ram_varu/ram_reg_832_895_7_7/WCLK
    SLICE_X56Y107        RAMD64E                                      r  ram_varu/ram_reg_832_895_7_7/SP/CLK
                         clock pessimism              0.225    12.607    
                         clock uncertainty           -0.035    12.571    
    SLICE_X56Y107        RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.067    12.504    ram_varu/ram_reg_832_895_7_7/SP
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 mac_inst/varu_wr_addr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_varu/ram_reg_128_191_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        3.477ns  (logic 0.384ns (11.045%)  route 3.093ns (88.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.650ns = ( 8.650 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.352     8.650    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  mac_inst/varu_wr_addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.384     9.034 r  mac_inst/varu_wr_addr_reg[0]/Q
                         net (fo=263, routed)         3.093    12.127    ram_varu/ram_reg_128_191_6_6/A0
    SLICE_X56Y96         RAMD64E                                      r  ram_varu/ram_reg_128_191_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.262    12.400    ram_varu/ram_reg_128_191_6_6/WCLK
    SLICE_X56Y96         RAMD64E                                      r  ram_varu/ram_reg_128_191_6_6/DP/CLK
                         clock pessimism              0.159    12.559    
                         clock uncertainty           -0.035    12.524    
    SLICE_X56Y96         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.062    12.586    ram_varu/ram_reg_128_191_6_6/DP
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 mac_inst/varu_wr_addr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_varu/ram_reg_128_191_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        3.477ns  (logic 0.384ns (11.045%)  route 3.093ns (88.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.650ns = ( 8.650 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.352     8.650    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  mac_inst/varu_wr_addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.384     9.034 r  mac_inst/varu_wr_addr_reg[0]/Q
                         net (fo=263, routed)         3.093    12.127    ram_varu/ram_reg_128_191_6_6/A0
    SLICE_X56Y96         RAMD64E                                      r  ram_varu/ram_reg_128_191_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.262    12.400    ram_varu/ram_reg_128_191_6_6/WCLK
    SLICE_X56Y96         RAMD64E                                      r  ram_varu/ram_reg_128_191_6_6/SP/CLK
                         clock pessimism              0.159    12.559    
                         clock uncertainty           -0.035    12.524    
    SLICE_X56Y96         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.062    12.586    ram_varu/ram_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  0.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns = ( 6.105 - 4.000 ) 
    Source Clock Delay      (SCD):    1.587ns = ( 5.587 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.582     5.587    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/lopt
    SLICE_X77Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y129        FDRE (Prop_fdre_C_Q)         0.146     5.733 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     5.789    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X77Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.853     6.105    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/lopt
    SLICE_X77Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C  (IS_INVERTED)
                         clock pessimism             -0.517     5.587    
    SLICE_X77Y129        FDRE (Hold_fdre_C_D)         0.082     5.669    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -5.669    
                         arrival time                           5.789    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 6.106 - 4.000 ) 
    Source Clock Delay      (SCD):    1.588ns = ( 5.588 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.583     5.588    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/lopt
    SLICE_X77Y130        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.146     5.734 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     5.790    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X77Y130        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.854     6.106    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/lopt
    SLICE_X77Y130        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C  (IS_INVERTED)
                         clock pessimism             -0.517     5.588    
    SLICE_X77Y130        FDRE (Hold_fdre_C_D)         0.082     5.670    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -5.670    
                         arrival time                           5.790    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.562%)  route 0.058ns (28.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 6.098 - 4.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 5.582 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.577     5.582    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/lopt
    SLICE_X72Y126        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y126        FDRE (Prop_fdre_C_Q)         0.146     5.728 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.058     5.786    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X72Y126        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.845     6.098    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/lopt
    SLICE_X72Y126        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.515     5.582    
    SLICE_X72Y126        FDRE (Hold_fdre_C_D)         0.083     5.665    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -5.665    
                         arrival time                           5.786    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 7.575 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns = ( 6.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.560     6.691    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDPE (Prop_fdpe_C_Q)         0.141     6.832 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     6.887    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X33Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.828     7.575    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.884     6.691    
    SLICE_X33Y118        FDPE (Hold_fdpe_C_D)         0.075     6.766    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.766    
                         arrival time                           6.887    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 7.576 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns = ( 6.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.885ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.560     6.691    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y115        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.141     6.832 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     6.887    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X41Y115        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.830     7.576    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y115        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.885     6.691    
    SLICE_X41Y115        FDRE (Hold_fdre_C_D)         0.075     6.766    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -6.766    
                         arrival time                           6.887    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 7.576 - 4.000 ) 
    Source Clock Delay      (SCD):    2.692ns = ( 6.692 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.561     6.692    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y116        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141     6.833 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     6.888    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X37Y116        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.830     7.576    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y116        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.884     6.692    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.075     6.767    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -6.767    
                         arrival time                           6.888    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.207ns  (logic 0.146ns (70.683%)  route 0.061ns (29.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 6.098 - 4.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 5.582 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.577     5.582    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/lopt
    SLICE_X72Y126        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y126        FDRE (Prop_fdre_C_Q)         0.146     5.728 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.061     5.789    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X72Y126        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.845     6.098    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/lopt
    SLICE_X72Y126        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C  (IS_INVERTED)
                         clock pessimism             -0.515     5.582    
    SLICE_X72Y126        FDRE (Hold_fdre_C_D)         0.085     5.667    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -5.667    
                         arrival time                           5.789    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 6.106 - 4.000 ) 
    Source Clock Delay      (SCD):    1.588ns = ( 5.588 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.583     5.588    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/lopt
    SLICE_X77Y130        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.146     5.734 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     5.790    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X77Y130        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.854     6.106    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/lopt
    SLICE_X77Y130        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C  (IS_INVERTED)
                         clock pessimism             -0.517     5.588    
    SLICE_X77Y130        FDRE (Hold_fdre_C_D)         0.078     5.666    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -5.666    
                         arrival time                           5.790    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.203ns  (logic 0.146ns (71.910%)  route 0.057ns (28.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 6.098 - 4.000 ) 
    Source Clock Delay      (SCD):    1.582ns = ( 5.582 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.577     5.582    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/lopt
    SLICE_X72Y126        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y126        FDRE (Prop_fdre_C_Q)         0.146     5.728 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.057     5.786    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X72Y126        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.845     6.098    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/lopt
    SLICE_X72Y126        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism             -0.515     5.582    
    SLICE_X72Y126        FDRE (Hold_fdre_C_D)         0.078     5.660    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -5.660    
                         arrival time                           5.786    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 7.575 - 4.000 ) 
    Source Clock Delay      (SCD):    2.690ns = ( 6.690 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.885ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.559     6.690    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y116        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     6.831 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.057     6.888    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X40Y116        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.829     7.575    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y116        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.885     6.690    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.071     6.761    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -6.761    
                         arrival time                           6.888    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ts_PHY_RXC
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PHY_RXC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X2Y52    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  PHY_RXC_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17  PHY_RXC_IBUF_BUFG_inst_1/I
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y5   mac_inst/wr_clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X50Y130   mac_inst/FSM_sequential_eth_rx_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X49Y129   mac_inst/FSM_sequential_eth_rx_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X50Y130   mac_inst/FSM_sequential_eth_rx_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X49Y126   mac_inst/FSM_sequential_eth_rx_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X72Y126   rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X72Y126   rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X58Y101   ram_varu/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X58Y101   ram_varu/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X58Y101   ram_varu/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X58Y101   ram_varu/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X58Y101   ram_varu/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X58Y101   ram_varu/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X58Y101   ram_varu/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X58Y101   ram_varu/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X54Y102   ram_varu/ram_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X54Y102   ram_varu/ram_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y115   mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y115   mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y115   mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y115   mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y115   mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y115   mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y115   mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y115   mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X54Y102   ram_varu/ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X54Y102   ram_varu/ram_reg_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  ts_clk125

Setup :           34  Failing Endpoints,  Worst Slack       -1.855ns,  Total Violation      -46.209ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.855ns  (required time - arrival time)
  Source:                 adc_cnt_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 1.136ns (16.590%)  route 5.712ns (83.410%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 9.422 - 8.000 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.374     1.374    clk_125Mhz
    SLICE_X51Y98         FDRE                                         r  adc_cnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.379     1.753 r  adc_cnt_reg[1]_rep/Q
                         net (fo=147, routed)         4.326     6.079    adc_cnt_reg[1]_rep_n_0
    SLICE_X84Y104        LUT6 (Prop_lut6_I2_O)        0.105     6.184 r  mult_I_i_472/O
                         net (fo=1, routed)           0.000     6.184    mult_I_i_472_n_0
    SLICE_X84Y104        MUXF7 (Prop_muxf7_I1_O)      0.206     6.390 r  mult_I_i_249/O
                         net (fo=1, routed)           0.000     6.390    mult_I_i_249_n_0
    SLICE_X84Y104        MUXF8 (Prop_muxf8_I0_O)      0.082     6.472 r  mult_I_i_110/O
                         net (fo=1, routed)           0.950     7.422    mult_I_i_110_n_0
    SLICE_X81Y97         LUT6 (Prop_lut6_I1_O)        0.259     7.681 r  mult_I_i_40/O
                         net (fo=1, routed)           0.112     7.792    mult_I_i_40_n_0
    SLICE_X81Y97         LUT6 (Prop_lut6_I0_O)        0.105     7.897 r  mult_I_i_8/O
                         net (fo=2, routed)           0.324     8.221    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/B[8]
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422     9.422    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.006     9.428    
                         clock uncertainty           -0.082     9.346    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -2.980     6.366    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                 -1.855    

Slack (VIOLATED) :        -1.855ns  (required time - arrival time)
  Source:                 adc_cnt_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 1.136ns (16.590%)  route 5.712ns (83.410%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 9.422 - 8.000 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.374     1.374    clk_125Mhz
    SLICE_X51Y98         FDRE                                         r  adc_cnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.379     1.753 r  adc_cnt_reg[1]_rep/Q
                         net (fo=147, routed)         4.326     6.079    adc_cnt_reg[1]_rep_n_0
    SLICE_X84Y104        LUT6 (Prop_lut6_I2_O)        0.105     6.184 r  mult_I_i_472/O
                         net (fo=1, routed)           0.000     6.184    mult_I_i_472_n_0
    SLICE_X84Y104        MUXF7 (Prop_muxf7_I1_O)      0.206     6.390 r  mult_I_i_249/O
                         net (fo=1, routed)           0.000     6.390    mult_I_i_249_n_0
    SLICE_X84Y104        MUXF8 (Prop_muxf8_I0_O)      0.082     6.472 r  mult_I_i_110/O
                         net (fo=1, routed)           0.950     7.422    mult_I_i_110_n_0
    SLICE_X81Y97         LUT6 (Prop_lut6_I1_O)        0.259     7.681 r  mult_I_i_40/O
                         net (fo=1, routed)           0.112     7.792    mult_I_i_40_n_0
    SLICE_X81Y97         LUT6 (Prop_lut6_I0_O)        0.105     7.897 r  mult_I_i_8/O
                         net (fo=2, routed)           0.324     8.221    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/B[8]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422     9.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.006     9.428    
                         clock uncertainty           -0.082     9.346    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -2.980     6.366    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                 -1.855    

Slack (VIOLATED) :        -1.828ns  (required time - arrival time)
  Source:                 adc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 1.142ns (16.743%)  route 5.679ns (83.257%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 9.422 - 8.000 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.374     1.374    clk_125Mhz
    SLICE_X51Y97         FDRE                                         r  adc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.348     1.722 r  adc_cnt_reg[1]/Q
                         net (fo=147, routed)         4.636     6.358    adc_cnt__0[1]
    SLICE_X85Y93         LUT6 (Prop_lut6_I2_O)        0.239     6.597 r  mult_I_i_232/O
                         net (fo=1, routed)           0.000     6.597    mult_I_i_232_n_0
    SLICE_X85Y93         MUXF7 (Prop_muxf7_I1_O)      0.206     6.803 r  mult_I_i_101/O
                         net (fo=1, routed)           0.000     6.803    mult_I_i_101_n_0
    SLICE_X85Y93         MUXF8 (Prop_muxf8_I0_O)      0.085     6.888 r  mult_I_i_35/O
                         net (fo=1, routed)           0.730     7.618    mult_I_i_35_n_0
    SLICE_X79Y97         LUT6 (Prop_lut6_I1_O)        0.264     7.882 r  mult_I_i_6/O
                         net (fo=2, routed)           0.312     8.194    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/B[10]
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422     9.422    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.006     9.428    
                         clock uncertainty           -0.082     9.346    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -2.980     6.366    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                 -1.828    

Slack (VIOLATED) :        -1.828ns  (required time - arrival time)
  Source:                 adc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 1.142ns (16.743%)  route 5.679ns (83.257%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 9.422 - 8.000 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.374     1.374    clk_125Mhz
    SLICE_X51Y97         FDRE                                         r  adc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.348     1.722 r  adc_cnt_reg[1]/Q
                         net (fo=147, routed)         4.636     6.358    adc_cnt__0[1]
    SLICE_X85Y93         LUT6 (Prop_lut6_I2_O)        0.239     6.597 r  mult_I_i_232/O
                         net (fo=1, routed)           0.000     6.597    mult_I_i_232_n_0
    SLICE_X85Y93         MUXF7 (Prop_muxf7_I1_O)      0.206     6.803 r  mult_I_i_101/O
                         net (fo=1, routed)           0.000     6.803    mult_I_i_101_n_0
    SLICE_X85Y93         MUXF8 (Prop_muxf8_I0_O)      0.085     6.888 r  mult_I_i_35/O
                         net (fo=1, routed)           0.730     7.618    mult_I_i_35_n_0
    SLICE_X79Y97         LUT6 (Prop_lut6_I1_O)        0.264     7.882 r  mult_I_i_6/O
                         net (fo=2, routed)           0.312     8.194    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/B[10]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422     9.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.006     9.428    
                         clock uncertainty           -0.082     9.346    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -2.980     6.366    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                 -1.828    

Slack (VIOLATED) :        -1.815ns  (required time - arrival time)
  Source:                 adc_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 1.183ns (17.379%)  route 5.624ns (82.621%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 9.422 - 8.000 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.374     1.374    clk_125Mhz
    SLICE_X51Y97         FDRE                                         r  adc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.348     1.722 r  adc_cnt_reg[2]/Q
                         net (fo=167, routed)         4.291     6.013    adc_cnt__0[2]
    SLICE_X64Y103        MUXF7 (Prop_muxf7_S_O)       0.381     6.394 r  mult_I_i_193/O
                         net (fo=1, routed)           0.000     6.394    mult_I_i_193_n_0
    SLICE_X64Y103        MUXF8 (Prop_muxf8_I0_O)      0.085     6.479 r  mult_I_i_82/O
                         net (fo=1, routed)           0.383     6.862    mult_I_i_82_n_0
    SLICE_X67Y102        LUT6 (Prop_lut6_I5_O)        0.264     7.126 r  mult_I_i_25/O
                         net (fo=1, routed)           0.113     7.239    mult_I_i_25_n_0
    SLICE_X67Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.344 r  mult_I_i_3/O
                         net (fo=2, routed)           0.837     8.181    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/B[13]
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422     9.422    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.006     9.428    
                         clock uncertainty           -0.082     9.346    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -2.980     6.366    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                 -1.815    

Slack (VIOLATED) :        -1.692ns  (required time - arrival time)
  Source:                 adc_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 1.183ns (17.697%)  route 5.502ns (82.303%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 9.422 - 8.000 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.374     1.374    clk_125Mhz
    SLICE_X51Y97         FDRE                                         r  adc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.348     1.722 r  adc_cnt_reg[2]/Q
                         net (fo=167, routed)         4.291     6.013    adc_cnt__0[2]
    SLICE_X64Y103        MUXF7 (Prop_muxf7_S_O)       0.381     6.394 r  mult_I_i_193/O
                         net (fo=1, routed)           0.000     6.394    mult_I_i_193_n_0
    SLICE_X64Y103        MUXF8 (Prop_muxf8_I0_O)      0.085     6.479 r  mult_I_i_82/O
                         net (fo=1, routed)           0.383     6.862    mult_I_i_82_n_0
    SLICE_X67Y102        LUT6 (Prop_lut6_I5_O)        0.264     7.126 r  mult_I_i_25/O
                         net (fo=1, routed)           0.113     7.239    mult_I_i_25_n_0
    SLICE_X67Y102        LUT6 (Prop_lut6_I0_O)        0.105     7.344 r  mult_I_i_3/O
                         net (fo=2, routed)           0.715     8.059    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/B[13]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422     9.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.006     9.428    
                         clock uncertainty           -0.082     9.346    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -2.980     6.366    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                 -1.692    

Slack (VIOLATED) :        -1.659ns  (required time - arrival time)
  Source:                 adc_cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 1.095ns (16.463%)  route 5.556ns (83.537%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 9.422 - 8.000 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.374     1.374    clk_125Mhz
    SLICE_X51Y97         FDRE                                         r  adc_cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.379     1.753 r  adc_cnt_reg[0]_rep/Q
                         net (fo=101, routed)         4.360     6.113    adc_cnt_reg[0]_rep_n_0
    SLICE_X80Y88         LUT6 (Prop_lut6_I4_O)        0.105     6.218 r  mult_I_i_585/O
                         net (fo=1, routed)           0.000     6.218    mult_I_i_585_n_0
    SLICE_X80Y88         MUXF7 (Prop_muxf7_I0_O)      0.173     6.391 r  mult_I_i_334/O
                         net (fo=1, routed)           0.000     6.391    mult_I_i_334_n_0
    SLICE_X80Y88         MUXF8 (Prop_muxf8_I1_O)      0.074     6.465 r  mult_I_i_152/O
                         net (fo=1, routed)           0.639     7.104    mult_I_i_152_n_0
    SLICE_X80Y95         LUT6 (Prop_lut6_I1_O)        0.259     7.363 r  mult_I_i_61/O
                         net (fo=1, routed)           0.244     7.607    mult_I_i_61_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I0_O)        0.105     7.712 r  mult_I_i_15/O
                         net (fo=2, routed)           0.313     8.025    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/B[1]
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422     9.422    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.006     9.428    
                         clock uncertainty           -0.082     9.346    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -2.980     6.366    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                 -1.659    

Slack (VIOLATED) :        -1.659ns  (required time - arrival time)
  Source:                 adc_cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 1.095ns (16.463%)  route 5.556ns (83.537%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 9.422 - 8.000 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.374     1.374    clk_125Mhz
    SLICE_X51Y97         FDRE                                         r  adc_cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.379     1.753 r  adc_cnt_reg[0]_rep/Q
                         net (fo=101, routed)         4.360     6.113    adc_cnt_reg[0]_rep_n_0
    SLICE_X80Y88         LUT6 (Prop_lut6_I4_O)        0.105     6.218 r  mult_I_i_585/O
                         net (fo=1, routed)           0.000     6.218    mult_I_i_585_n_0
    SLICE_X80Y88         MUXF7 (Prop_muxf7_I0_O)      0.173     6.391 r  mult_I_i_334/O
                         net (fo=1, routed)           0.000     6.391    mult_I_i_334_n_0
    SLICE_X80Y88         MUXF8 (Prop_muxf8_I1_O)      0.074     6.465 r  mult_I_i_152/O
                         net (fo=1, routed)           0.639     7.104    mult_I_i_152_n_0
    SLICE_X80Y95         LUT6 (Prop_lut6_I1_O)        0.259     7.363 r  mult_I_i_61/O
                         net (fo=1, routed)           0.244     7.607    mult_I_i_61_n_0
    SLICE_X79Y95         LUT6 (Prop_lut6_I0_O)        0.105     7.712 r  mult_I_i_15/O
                         net (fo=2, routed)           0.313     8.025    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/B[1]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422     9.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.006     9.428    
                         clock uncertainty           -0.082     9.346    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -2.980     6.366    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                 -1.659    

Slack (VIOLATED) :        -1.604ns  (required time - arrival time)
  Source:                 adc_cnt_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 1.144ns (17.343%)  route 5.452ns (82.657%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 9.422 - 8.000 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.374     1.374    clk_125Mhz
    SLICE_X51Y98         FDRE                                         r  adc_cnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.379     1.753 r  adc_cnt_reg[1]_rep/Q
                         net (fo=147, routed)         4.237     5.989    adc_cnt_reg[1]_rep_n_0
    SLICE_X83Y93         LUT6 (Prop_lut6_I2_O)        0.105     6.094 r  mult_I_i_488/O
                         net (fo=1, routed)           0.000     6.094    mult_I_i_488_n_0
    SLICE_X83Y93         MUXF7 (Prop_muxf7_I1_O)      0.206     6.300 r  mult_I_i_261/O
                         net (fo=1, routed)           0.000     6.300    mult_I_i_261_n_0
    SLICE_X83Y93         MUXF8 (Prop_muxf8_I0_O)      0.085     6.385 r  mult_I_i_116/O
                         net (fo=1, routed)           0.657     7.042    mult_I_i_116_n_0
    SLICE_X81Y93         LUT6 (Prop_lut6_I1_O)        0.264     7.306 r  mult_I_i_43/O
                         net (fo=1, routed)           0.116     7.422    mult_I_i_43_n_0
    SLICE_X81Y93         LUT6 (Prop_lut6_I0_O)        0.105     7.527 r  mult_I_i_9/O
                         net (fo=2, routed)           0.444     7.970    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422     9.422    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.006     9.428    
                         clock uncertainty           -0.082     9.346    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -2.980     6.366    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 -1.604    

Slack (VIOLATED) :        -1.604ns  (required time - arrival time)
  Source:                 adc_cnt_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 1.144ns (17.343%)  route 5.452ns (82.657%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 9.422 - 8.000 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.374     1.374    clk_125Mhz
    SLICE_X51Y98         FDRE                                         r  adc_cnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.379     1.753 r  adc_cnt_reg[1]_rep/Q
                         net (fo=147, routed)         4.237     5.989    adc_cnt_reg[1]_rep_n_0
    SLICE_X83Y93         LUT6 (Prop_lut6_I2_O)        0.105     6.094 r  mult_I_i_488/O
                         net (fo=1, routed)           0.000     6.094    mult_I_i_488_n_0
    SLICE_X83Y93         MUXF7 (Prop_muxf7_I1_O)      0.206     6.300 r  mult_I_i_261/O
                         net (fo=1, routed)           0.000     6.300    mult_I_i_261_n_0
    SLICE_X83Y93         MUXF8 (Prop_muxf8_I0_O)      0.085     6.385 r  mult_I_i_116/O
                         net (fo=1, routed)           0.657     7.042    mult_I_i_116_n_0
    SLICE_X81Y93         LUT6 (Prop_lut6_I1_O)        0.264     7.306 r  mult_I_i_43/O
                         net (fo=1, routed)           0.116     7.422    mult_I_i_43_n_0
    SLICE_X81Y93         LUT6 (Prop_lut6_I0_O)        0.105     7.527 r  mult_I_i_9/O
                         net (fo=2, routed)           0.444     7.970    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422     9.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.006     9.428    
                         clock uncertainty           -0.082     9.346    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -2.980     6.366    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 -1.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[127][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.568     0.568    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X31Y92         FDRE                                         r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/Q
                         net (fo=1, routed)           0.110     0.819    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[12]
    SLICE_X30Y93         SRLC32E                                      r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[127][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.840     0.840    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X30Y93         SRLC32E                                      r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[127][12]_srl32/CLK
                         clock pessimism             -0.255     0.585    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.768    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[127][12]_srl32
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[127][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.573     0.573    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X13Y93         FDRE                                         r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/Q
                         net (fo=1, routed)           0.110     0.824    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[6]
    SLICE_X12Y94         SRLC32E                                      r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[127][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.844     0.844    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X12Y94         SRLC32E                                      r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[127][6]_srl32/CLK
                         clock pessimism             -0.255     0.589    
    SLICE_X12Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.772    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[127][6]_srl32
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mac_inst/fifo_26010_din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.897%)  route 0.263ns (65.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.555     0.555    mac_inst/clk_out2
    SLICE_X63Y120        FDRE                                         r  mac_inst/fifo_26010_din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y120        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  mac_inst/fifo_26010_din_reg[0]/Q
                         net (fo=1, routed)           0.263     0.959    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X1Y46         RAMB18E1                                     r  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.864     0.864    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y46         RAMB18E1                                     r  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.609    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.905    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mac_inst/fifo_26010_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.017%)  route 0.246ns (59.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.555     0.555    mac_inst/clk_out2
    SLICE_X62Y120        FDRE                                         r  mac_inst/fifo_26010_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y120        FDRE (Prop_fdre_C_Q)         0.164     0.719 r  mac_inst/fifo_26010_din_reg[1]/Q
                         net (fo=1, routed)           0.246     0.965    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X1Y46         RAMB18E1                                     r  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.864     0.864    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y46         RAMB18E1                                     r  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.609    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.905    mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[1].address_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.952%)  route 0.319ns (66.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.640     0.640    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/aclk
    SLICE_X8Y47          FDRE                                         r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[1].address_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     0.804 r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[1].address_reg[1][21]/Q
                         net (fo=4, routed)           0.319     1.123    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/ADDR[2]
    RAMB36_X0Y10         RAMB36E1                                     r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.882     0.882    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    RAMB36_X0Y10         RAMB36E1                                     r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_0/CLKARDCLK
                         clock pessimism             -0.005     0.877    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.060    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.041%)  route 0.165ns (53.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.567     0.567    fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/CLK
    SLICE_X63Y52         FDRE                                         r  fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/read_addr_reg[8]/Q
                         net (fo=3, routed)           0.165     0.873    fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/ADDRB[8]
    RAMB18_X1Y20         RAMB18E1                                     r  fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.876     0.876    fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/CLK
    RAMB18_X1Y20         RAMB18E1                                     r  fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.255     0.621    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.804    fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.204ns (46.578%)  route 0.234ns (53.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.600     0.600    fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/CLK
    RAMB18_X1Y20         RAMB18E1                                     r  fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      0.204     0.804 r  fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DOBDO[12]
                         net (fo=1, routed)           0.234     1.038    fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/mem_out[12]
    SLICE_X63Y49         FDRE                                         r  fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.908     0.908    fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/CLK
    SLICE_X63Y49         FDRE                                         r  fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[12]/C
                         clock pessimism             -0.005     0.903    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.066     0.969    fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/mem_out_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.gen_coef_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.566     0.566    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/aclk
    SLICE_X31Y62         FDRE                                         r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.gen_coef_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.gen_coef_addr_reg[4]/Q
                         net (fo=3, routed)           0.066     0.772    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_coef_addr/Q[4]
    SLICE_X30Y62         SRL16E                                       r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.836     0.836    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_coef_addr/aclk
    SLICE_X30Y62         SRL16E                                       r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]_srl2/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X30Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.696    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]_srl2
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cic_I/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cic_I/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.912%)  route 0.160ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.565     0.565    cic_I/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X45Y59         FDRE                                         r  cic_I/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  cic_I/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[8]/Q
                         net (fo=1, routed)           0.160     0.865    cic_I/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[8]
    SLICE_X38Y58         SRLC32E                                      r  cic_I/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.837     0.837    cic_I/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X38Y58         SRLC32E                                      r  cic_I/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][8]_srl32/CLK
                         clock pessimism             -0.234     0.603    
    SLICE_X38Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.786    cic_I/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[1].address_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.155%)  route 0.495ns (77.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.574     0.574    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/aclk
    SLICE_X9Y50          FDRE                                         r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[1].address_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     0.715 r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl[1].address_reg[1][24]/Q
                         net (fo=4, routed)           0.495     1.210    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/ADDR[5]
    RAMB36_X0Y8          RAMB36E1                                     r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.952     0.952    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    RAMB36_X0Y8          RAMB36E1                                     r  fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_3/CLKARDCLK
                         clock pessimism             -0.005     0.947    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.130    fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_3
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ts_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_inst/inst/clkout2_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y21  mac_inst/ram_adc/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y12  fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y5   fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y11  fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y7   fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y12  fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y6   fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y13  fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y4   fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y8   fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_bram.gen_ram.gen_write_first.gen_double_reg.ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y63  cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y63  cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y63  cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_10_10/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y63  cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_10_10/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y63  cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_10_10/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y63  cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_10_10/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y63  cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_10_10/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y63  cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_10_10/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y90  cic_Q/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y90  cic_Q/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_10_10/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y63  cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y63  cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y63  cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X50Y63  cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y95  cic_Q/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_16_16/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y95  cic_Q/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_16_16/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y95  cic_Q/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_16_16/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y95  cic_Q/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_16_16/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y94  cic_Q/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_17_17/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y94  cic_Q/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_17_17/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ts_clk160
  To Clock:  ts_clk160

Setup :          625  Failing Endpoints,  Worst Slack       -0.884ns,  Total Violation     -167.424ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.884ns  (required time - arrival time)
  Source:                 fd_tim_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.926ns (13.603%)  route 5.881ns (86.397%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 7.509 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.365     1.365    clk_160Mhz
    SLICE_X39Y106        FDRE                                         r  fd_tim_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.379     1.744 r  fd_tim_reg[23]/Q
                         net (fo=2, routed)           2.038     3.783    fd_tim[23]
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.888 r  fd_i_10/O
                         net (fo=1, routed)           0.460     4.348    fd_i_10_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.105     4.453 r  fd_i_6/O
                         net (fo=2, routed)           0.397     4.849    fd_i_6_n_0
    SLICE_X86Y99         LUT5 (Prop_lut5_I4_O)        0.105     4.954 f  cs_o[7]_i_4/O
                         net (fo=10, routed)          0.490     5.445    cs_o[7]_i_4_n_0
    SLICE_X86Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.550 f  fd_tim[31]_i_4/O
                         net (fo=31, routed)          0.825     6.375    fd_tim[31]_i_4_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I1_O)        0.127     6.502 r  fd_tim[6]_i_1/O
                         net (fo=1, routed)           1.671     8.173    fd_tim[6]_i_1_n_0
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.259     7.509    clk_160Mhz
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[6]/C
                         clock pessimism              0.066     7.575    
                         clock uncertainty           -0.079     7.496    
    SLICE_X29Y105        FDRE (Setup_fdre_C_D)       -0.207     7.289    fd_tim_reg[6]
  -------------------------------------------------------------------
                         required time                          7.289    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 -0.884    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 fd_tim_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 0.926ns (13.642%)  route 5.862ns (86.358%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 7.509 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.365     1.365    clk_160Mhz
    SLICE_X39Y106        FDRE                                         r  fd_tim_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.379     1.744 r  fd_tim_reg[23]/Q
                         net (fo=2, routed)           2.038     3.783    fd_tim[23]
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.888 r  fd_i_10/O
                         net (fo=1, routed)           0.460     4.348    fd_i_10_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.105     4.453 r  fd_i_6/O
                         net (fo=2, routed)           0.397     4.849    fd_i_6_n_0
    SLICE_X86Y99         LUT5 (Prop_lut5_I4_O)        0.105     4.954 f  cs_o[7]_i_4/O
                         net (fo=10, routed)          0.490     5.445    cs_o[7]_i_4_n_0
    SLICE_X86Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.550 f  fd_tim[31]_i_4/O
                         net (fo=31, routed)          0.843     6.392    fd_tim[31]_i_4_n_0
    SLICE_X88Y102        LUT2 (Prop_lut2_I1_O)        0.127     6.519 r  fd_tim[9]_i_1/O
                         net (fo=1, routed)           1.634     8.153    fd_tim[9]_i_1_n_0
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.259     7.509    clk_160Mhz
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[9]/C
                         clock pessimism              0.066     7.575    
                         clock uncertainty           -0.079     7.496    
    SLICE_X29Y105        FDRE (Setup_fdre_C_D)       -0.213     7.283    fd_tim_reg[9]
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.765ns  (required time - arrival time)
  Source:                 fd_tim_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[42][13]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.923ns (14.135%)  route 5.607ns (85.865%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 7.500 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.365     1.365    clk_160Mhz
    SLICE_X39Y106        FDRE                                         r  fd_tim_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.379     1.744 f  fd_tim_reg[23]/Q
                         net (fo=2, routed)           2.038     3.783    fd_tim[23]
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.888 f  fd_i_10/O
                         net (fo=1, routed)           0.460     4.348    fd_i_10_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.105     4.453 f  fd_i_6/O
                         net (fo=2, routed)           0.397     4.849    fd_i_6_n_0
    SLICE_X86Y99         LUT5 (Prop_lut5_I4_O)        0.105     4.954 r  cs_o[7]_i_4/O
                         net (fo=10, routed)          0.582     5.536    cs_o[7]_i_4_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.641 f  data_adc[1][15]_i_2/O
                         net (fo=13, routed)          0.848     6.489    data_adc[1][15]_i_2_n_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.613 r  data_adc[36][15]_i_1/O
                         net (fo=32, routed)          1.282     7.895    data_adc[36][15]_i_1_n_0
    SLICE_X66Y102        FDRE                                         r  data_adc_reg[42][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.250     7.500    clk_160Mhz
    SLICE_X66Y102        FDRE                                         r  data_adc_reg[42][13]/C
                         clock pessimism              0.007     7.507    
                         clock uncertainty           -0.079     7.428    
    SLICE_X66Y102        FDRE (Setup_fdre_C_CE)      -0.298     7.130    data_adc_reg[42][13]
  -------------------------------------------------------------------
                         required time                          7.130    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                 -0.765    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 fd_tim_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.923ns (13.803%)  route 5.764ns (86.197%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 7.509 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.365     1.365    clk_160Mhz
    SLICE_X39Y106        FDRE                                         r  fd_tim_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.379     1.744 r  fd_tim_reg[23]/Q
                         net (fo=2, routed)           2.038     3.783    fd_tim[23]
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.888 r  fd_i_10/O
                         net (fo=1, routed)           0.460     4.348    fd_i_10_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.105     4.453 r  fd_i_6/O
                         net (fo=2, routed)           0.397     4.849    fd_i_6_n_0
    SLICE_X86Y99         LUT5 (Prop_lut5_I4_O)        0.105     4.954 f  cs_o[7]_i_4/O
                         net (fo=10, routed)          0.490     5.445    cs_o[7]_i_4_n_0
    SLICE_X86Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.550 f  fd_tim[31]_i_4/O
                         net (fo=31, routed)          0.845     6.395    fd_tim[31]_i_4_n_0
    SLICE_X89Y102        LUT2 (Prop_lut2_I1_O)        0.124     6.519 r  fd_tim[30]_i_1/O
                         net (fo=1, routed)           1.533     8.052    fd_tim[30]_i_1_n_0
    SLICE_X29Y107        FDRE                                         r  fd_tim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.259     7.509    clk_160Mhz
    SLICE_X29Y107        FDRE                                         r  fd_tim_reg[30]/C
                         clock pessimism              0.066     7.575    
                         clock uncertainty           -0.079     7.496    
    SLICE_X29Y107        FDRE (Setup_fdre_C_D)       -0.186     7.310    fd_tim_reg[30]
  -------------------------------------------------------------------
                         required time                          7.310    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.684ns  (required time - arrival time)
  Source:                 fd_tim_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[24][15]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 0.904ns (13.740%)  route 5.676ns (86.260%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 7.501 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.365     1.365    clk_160Mhz
    SLICE_X39Y106        FDRE                                         r  fd_tim_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.379     1.744 f  fd_tim_reg[23]/Q
                         net (fo=2, routed)           2.038     3.783    fd_tim[23]
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.888 f  fd_i_10/O
                         net (fo=1, routed)           0.460     4.348    fd_i_10_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.105     4.453 f  fd_i_6/O
                         net (fo=2, routed)           0.397     4.849    fd_i_6_n_0
    SLICE_X86Y99         LUT5 (Prop_lut5_I4_O)        0.105     4.954 r  cs_o[7]_i_4/O
                         net (fo=10, routed)          0.582     5.536    cs_o[7]_i_4_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.641 f  data_adc[1][15]_i_2/O
                         net (fo=13, routed)          0.848     6.489    data_adc[1][15]_i_2_n_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I0_O)        0.105     6.594 r  data_adc[24][15]_i_1/O
                         net (fo=32, routed)          1.351     7.945    data_adc[24][15]_i_1_n_0
    SLICE_X69Y110        FDRE                                         r  data_adc_reg[24][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.251     7.501    clk_160Mhz
    SLICE_X69Y110        FDRE                                         r  data_adc_reg[24][15]/C
                         clock pessimism              0.007     7.508    
                         clock uncertainty           -0.079     7.429    
    SLICE_X69Y110        FDRE (Setup_fdre_C_CE)      -0.168     7.261    data_adc_reg[24][15]
  -------------------------------------------------------------------
                         required time                          7.261    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                 -0.684    

Slack (VIOLATED) :        -0.682ns  (required time - arrival time)
  Source:                 fd_tim_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[36][11]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 0.923ns (14.390%)  route 5.491ns (85.610%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 7.500 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.365     1.365    clk_160Mhz
    SLICE_X39Y106        FDRE                                         r  fd_tim_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.379     1.744 f  fd_tim_reg[23]/Q
                         net (fo=2, routed)           2.038     3.783    fd_tim[23]
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.888 f  fd_i_10/O
                         net (fo=1, routed)           0.460     4.348    fd_i_10_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.105     4.453 f  fd_i_6/O
                         net (fo=2, routed)           0.397     4.849    fd_i_6_n_0
    SLICE_X86Y99         LUT5 (Prop_lut5_I4_O)        0.105     4.954 r  cs_o[7]_i_4/O
                         net (fo=10, routed)          0.582     5.536    cs_o[7]_i_4_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.641 f  data_adc[1][15]_i_2/O
                         net (fo=13, routed)          0.848     6.489    data_adc[1][15]_i_2_n_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.613 r  data_adc[36][15]_i_1/O
                         net (fo=32, routed)          1.166     7.779    data_adc[36][15]_i_1_n_0
    SLICE_X67Y105        FDRE                                         r  data_adc_reg[36][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.250     7.500    clk_160Mhz
    SLICE_X67Y105        FDRE                                         r  data_adc_reg[36][11]/C
                         clock pessimism              0.007     7.507    
                         clock uncertainty           -0.079     7.428    
    SLICE_X67Y105        FDRE (Setup_fdre_C_CE)      -0.330     7.098    data_adc_reg[36][11]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.682ns  (required time - arrival time)
  Source:                 fd_tim_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[36][13]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 0.923ns (14.390%)  route 5.491ns (85.610%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 7.500 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.365     1.365    clk_160Mhz
    SLICE_X39Y106        FDRE                                         r  fd_tim_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.379     1.744 f  fd_tim_reg[23]/Q
                         net (fo=2, routed)           2.038     3.783    fd_tim[23]
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.888 f  fd_i_10/O
                         net (fo=1, routed)           0.460     4.348    fd_i_10_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.105     4.453 f  fd_i_6/O
                         net (fo=2, routed)           0.397     4.849    fd_i_6_n_0
    SLICE_X86Y99         LUT5 (Prop_lut5_I4_O)        0.105     4.954 r  cs_o[7]_i_4/O
                         net (fo=10, routed)          0.582     5.536    cs_o[7]_i_4_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.641 f  data_adc[1][15]_i_2/O
                         net (fo=13, routed)          0.848     6.489    data_adc[1][15]_i_2_n_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.613 r  data_adc[36][15]_i_1/O
                         net (fo=32, routed)          1.166     7.779    data_adc[36][15]_i_1_n_0
    SLICE_X67Y105        FDRE                                         r  data_adc_reg[36][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.250     7.500    clk_160Mhz
    SLICE_X67Y105        FDRE                                         r  data_adc_reg[36][13]/C
                         clock pessimism              0.007     7.507    
                         clock uncertainty           -0.079     7.428    
    SLICE_X67Y105        FDRE (Setup_fdre_C_CE)      -0.330     7.098    data_adc_reg[36][13]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.682ns  (required time - arrival time)
  Source:                 fd_tim_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[36][15]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 0.923ns (14.390%)  route 5.491ns (85.610%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 7.500 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.365     1.365    clk_160Mhz
    SLICE_X39Y106        FDRE                                         r  fd_tim_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.379     1.744 f  fd_tim_reg[23]/Q
                         net (fo=2, routed)           2.038     3.783    fd_tim[23]
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.888 f  fd_i_10/O
                         net (fo=1, routed)           0.460     4.348    fd_i_10_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.105     4.453 f  fd_i_6/O
                         net (fo=2, routed)           0.397     4.849    fd_i_6_n_0
    SLICE_X86Y99         LUT5 (Prop_lut5_I4_O)        0.105     4.954 r  cs_o[7]_i_4/O
                         net (fo=10, routed)          0.582     5.536    cs_o[7]_i_4_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.641 f  data_adc[1][15]_i_2/O
                         net (fo=13, routed)          0.848     6.489    data_adc[1][15]_i_2_n_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.613 r  data_adc[36][15]_i_1/O
                         net (fo=32, routed)          1.166     7.779    data_adc[36][15]_i_1_n_0
    SLICE_X67Y105        FDRE                                         r  data_adc_reg[36][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.250     7.500    clk_160Mhz
    SLICE_X67Y105        FDRE                                         r  data_adc_reg[36][15]/C
                         clock pessimism              0.007     7.507    
                         clock uncertainty           -0.079     7.428    
    SLICE_X67Y105        FDRE (Setup_fdre_C_CE)      -0.330     7.098    data_adc_reg[36][15]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.682ns  (required time - arrival time)
  Source:                 fd_tim_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[42][11]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 0.923ns (14.390%)  route 5.491ns (85.610%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 7.500 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.365     1.365    clk_160Mhz
    SLICE_X39Y106        FDRE                                         r  fd_tim_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.379     1.744 f  fd_tim_reg[23]/Q
                         net (fo=2, routed)           2.038     3.783    fd_tim[23]
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.888 f  fd_i_10/O
                         net (fo=1, routed)           0.460     4.348    fd_i_10_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.105     4.453 f  fd_i_6/O
                         net (fo=2, routed)           0.397     4.849    fd_i_6_n_0
    SLICE_X86Y99         LUT5 (Prop_lut5_I4_O)        0.105     4.954 r  cs_o[7]_i_4/O
                         net (fo=10, routed)          0.582     5.536    cs_o[7]_i_4_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.641 f  data_adc[1][15]_i_2/O
                         net (fo=13, routed)          0.848     6.489    data_adc[1][15]_i_2_n_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.613 r  data_adc[36][15]_i_1/O
                         net (fo=32, routed)          1.166     7.779    data_adc[36][15]_i_1_n_0
    SLICE_X67Y105        FDRE                                         r  data_adc_reg[42][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.250     7.500    clk_160Mhz
    SLICE_X67Y105        FDRE                                         r  data_adc_reg[42][11]/C
                         clock pessimism              0.007     7.507    
                         clock uncertainty           -0.079     7.428    
    SLICE_X67Y105        FDRE (Setup_fdre_C_CE)      -0.330     7.098    data_adc_reg[42][11]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.682ns  (required time - arrival time)
  Source:                 fd_tim_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[42][15]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 0.923ns (14.390%)  route 5.491ns (85.610%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 7.500 - 6.250 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.365     1.365    clk_160Mhz
    SLICE_X39Y106        FDRE                                         r  fd_tim_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.379     1.744 f  fd_tim_reg[23]/Q
                         net (fo=2, routed)           2.038     3.783    fd_tim[23]
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.105     3.888 f  fd_i_10/O
                         net (fo=1, routed)           0.460     4.348    fd_i_10_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.105     4.453 f  fd_i_6/O
                         net (fo=2, routed)           0.397     4.849    fd_i_6_n_0
    SLICE_X86Y99         LUT5 (Prop_lut5_I4_O)        0.105     4.954 r  cs_o[7]_i_4/O
                         net (fo=10, routed)          0.582     5.536    cs_o[7]_i_4_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.641 f  data_adc[1][15]_i_2/O
                         net (fo=13, routed)          0.848     6.489    data_adc[1][15]_i_2_n_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.613 r  data_adc[36][15]_i_1/O
                         net (fo=32, routed)          1.166     7.779    data_adc[36][15]_i_1_n_0
    SLICE_X67Y105        FDRE                                         r  data_adc_reg[42][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.250     7.500    clk_160Mhz
    SLICE_X67Y105        FDRE                                         r  data_adc_reg[42][15]/C
                         clock pessimism              0.007     7.507    
                         clock uncertainty           -0.079     7.428    
    SLICE_X67Y105        FDRE (Setup_fdre_C_CE)      -0.330     7.098    data_adc_reg[42][15]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                 -0.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 time_t_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            time_t_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.532%)  route 0.126ns (31.468%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.562     0.562    clk_160Mhz
    SLICE_X42Y110        FDRE                                         r  time_t_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  time_t_reg[30]/Q
                         net (fo=2, routed)           0.126     0.852    time_t_reg[30]
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.962 r  time_t_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.962    time_t_reg[28]_i_1_n_5
    SLICE_X42Y110        FDRE                                         r  time_t_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.831     0.831    clk_160Mhz
    SLICE_X42Y110        FDRE                                         r  time_t_reg[30]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X42Y110        FDRE (Hold_fdre_C_D)         0.134     0.696    time_t_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 time_t_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            time_t_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.131%)  route 0.126ns (28.869%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.562     0.562    clk_160Mhz
    SLICE_X42Y110        FDRE                                         r  time_t_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  time_t_reg[30]/Q
                         net (fo=2, routed)           0.126     0.852    time_t_reg[30]
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.998 r  time_t_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.998    time_t_reg[28]_i_1_n_4
    SLICE_X42Y110        FDRE                                         r  time_t_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.831     0.831    clk_160Mhz
    SLICE_X42Y110        FDRE                                         r  time_t_reg[31]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X42Y110        FDRE (Hold_fdre_C_D)         0.134     0.696    time_t_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 time_t_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            time_t_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.279ns (61.304%)  route 0.176ns (38.696%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.562     0.562    clk_160Mhz
    SLICE_X42Y110        FDRE                                         r  time_t_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  time_t_reg[28]/Q
                         net (fo=2, routed)           0.176     0.902    time_t_reg[28]
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.017 r  time_t_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.017    time_t_reg[28]_i_1_n_7
    SLICE_X42Y110        FDRE                                         r  time_t_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.831     0.831    clk_160Mhz
    SLICE_X42Y110        FDRE                                         r  time_t_reg[28]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X42Y110        FDRE (Hold_fdre_C_D)         0.134     0.696    time_t_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 time_t_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            time_t_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.275ns (59.851%)  route 0.184ns (40.149%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.562     0.562    clk_160Mhz
    SLICE_X42Y110        FDRE                                         r  time_t_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  time_t_reg[29]/Q
                         net (fo=2, routed)           0.184     0.910    time_t_reg[29]
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.021 r  time_t_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.021    time_t_reg[28]_i_1_n_6
    SLICE_X42Y110        FDRE                                         r  time_t_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.831     0.831    clk_160Mhz
    SLICE_X42Y110        FDRE                                         r  time_t_reg[29]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X42Y110        FDRE (Hold_fdre_C_D)         0.134     0.696    time_t_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 fd_tim_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            angle_73kHz_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (27.997%)  route 0.584ns (72.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.566     0.566    clk_160Mhz
    SLICE_X37Y106        FDRE                                         r  fd_tim_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 f  fd_tim_reg[8]/Q
                         net (fo=22, routed)          0.381     1.075    fd_tim[8]
    SLICE_X37Y114        LUT6 (Prop_lut6_I3_O)        0.099     1.174 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.202     1.377    time_t0
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.831     0.831    clk_160Mhz
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[12]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X33Y115        FDRE (Hold_fdre_C_CE)       -0.039     0.559    angle_73kHz_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 fd_tim_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            angle_73kHz_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (27.997%)  route 0.584ns (72.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.566     0.566    clk_160Mhz
    SLICE_X37Y106        FDRE                                         r  fd_tim_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 f  fd_tim_reg[8]/Q
                         net (fo=22, routed)          0.381     1.075    fd_tim[8]
    SLICE_X37Y114        LUT6 (Prop_lut6_I3_O)        0.099     1.174 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.202     1.377    time_t0
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.831     0.831    clk_160Mhz
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[13]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X33Y115        FDRE (Hold_fdre_C_CE)       -0.039     0.559    angle_73kHz_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 fd_tim_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            angle_73kHz_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (27.997%)  route 0.584ns (72.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.566     0.566    clk_160Mhz
    SLICE_X37Y106        FDRE                                         r  fd_tim_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 f  fd_tim_reg[8]/Q
                         net (fo=22, routed)          0.381     1.075    fd_tim[8]
    SLICE_X37Y114        LUT6 (Prop_lut6_I3_O)        0.099     1.174 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.202     1.377    time_t0
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.831     0.831    clk_160Mhz
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[14]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X33Y115        FDRE (Hold_fdre_C_CE)       -0.039     0.559    angle_73kHz_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 fd_tim_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            angle_73kHz_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (27.997%)  route 0.584ns (72.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.566     0.566    clk_160Mhz
    SLICE_X37Y106        FDRE                                         r  fd_tim_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 f  fd_tim_reg[8]/Q
                         net (fo=22, routed)          0.381     1.075    fd_tim[8]
    SLICE_X37Y114        LUT6 (Prop_lut6_I3_O)        0.099     1.174 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.202     1.377    time_t0
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.831     0.831    clk_160Mhz
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[15]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X33Y115        FDRE (Hold_fdre_C_CE)       -0.039     0.559    angle_73kHz_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 fd_tim_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            angle_73kHz_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (27.997%)  route 0.584ns (72.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.566     0.566    clk_160Mhz
    SLICE_X37Y106        FDRE                                         r  fd_tim_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 f  fd_tim_reg[8]/Q
                         net (fo=22, routed)          0.381     1.075    fd_tim[8]
    SLICE_X37Y114        LUT6 (Prop_lut6_I3_O)        0.099     1.174 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.202     1.377    time_t0
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.831     0.831    clk_160Mhz
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[16]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X33Y115        FDRE (Hold_fdre_C_CE)       -0.039     0.559    angle_73kHz_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 fd_tim_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            angle_73kHz_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (27.997%)  route 0.584ns (72.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.566     0.566    clk_160Mhz
    SLICE_X37Y106        FDRE                                         r  fd_tim_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 f  fd_tim_reg[8]/Q
                         net (fo=22, routed)          0.381     1.075    fd_tim[8]
    SLICE_X37Y114        LUT6 (Prop_lut6_I3_O)        0.099     1.174 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.202     1.377    time_t0
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.831     0.831    clk_160Mhz
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[17]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X33Y115        FDRE (Hold_fdre_C_CE)       -0.039     0.559    angle_73kHz_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.818    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ts_clk160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { pll_inst/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X88Y94   clk_adc_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X37Y117  angle_73kHz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X37Y117  angle_73kHz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X37Y117  angle_73kHz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X33Y115  angle_73kHz_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X33Y115  angle_73kHz_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X33Y115  angle_73kHz_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X33Y115  angle_73kHz_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X33Y115  angle_73kHz_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X33Y115  angle_73kHz_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X85Y85   cs_o_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X85Y85   cs_o_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X82Y85   data_adc_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X76Y100  data_adc_reg[10][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X74Y100  data_adc_reg[10][14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X74Y101  data_adc_reg[11][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X74Y101  data_adc_reg[11][14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X80Y98   data_adc_reg[12][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X80Y98   data_adc_reg[12][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X80Y98   data_adc_reg[12][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X88Y94   clk_adc_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X88Y94   clk_adc_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X37Y117  angle_73kHz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X37Y117  angle_73kHz_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X37Y117  angle_73kHz_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X37Y117  angle_73kHz_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X35Y116  angle_73kHz_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X35Y116  angle_73kHz_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X35Y116  angle_73kHz_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X35Y116  angle_73kHz_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  ts_PHY_RXC
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.950ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.843ns  (logic 0.348ns (41.299%)  route 0.495ns (58.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y129                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y129        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.495     0.843    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X73Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X73Y129        FDRE (Setup_fdre_C_D)       -0.207     7.793    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  6.950    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.809ns  (logic 0.348ns (43.041%)  route 0.461ns (56.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y129                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X71Y129        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.461     0.809    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X70Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X70Y129        FDRE (Setup_fdre_C_D)       -0.163     7.837    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.739ns  (logic 0.348ns (47.093%)  route 0.391ns (52.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y129                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X72Y129        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.391     0.739    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X72Y128        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X72Y128        FDRE (Setup_fdre_C_D)       -0.210     7.790    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.103ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.727ns  (logic 0.348ns (47.839%)  route 0.379ns (52.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y129                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X71Y129        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.379     0.727    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X70Y130        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X70Y130        FDRE (Setup_fdre_C_D)       -0.170     7.830    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  7.103    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.862ns  (logic 0.379ns (43.950%)  route 0.483ns (56.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y129                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X71Y129        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.483     0.862    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X70Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X70Y129        FDRE (Setup_fdre_C_D)       -0.031     7.969    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.848ns  (logic 0.379ns (44.715%)  route 0.469ns (55.285%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y129                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X71Y129        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.469     0.848    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X70Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X70Y129        FDRE (Setup_fdre_C_D)       -0.033     7.967    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.755ns  (logic 0.379ns (50.204%)  route 0.376ns (49.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y129                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X72Y129        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.376     0.755    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X72Y128        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X72Y128        FDRE (Setup_fdre_C_D)       -0.073     7.927    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.739ns  (logic 0.379ns (51.285%)  route 0.360ns (48.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y129                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X72Y129        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.360     0.739    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X72Y128        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X72Y128        FDRE (Setup_fdre_C_D)       -0.072     7.928    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.928    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y131                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X71Y131        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.379     0.758    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X70Y131        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X70Y131        FDRE (Setup_fdre_C_D)       -0.033     7.967    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.715ns  (logic 0.379ns (52.976%)  route 0.336ns (47.024%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y129                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X71Y129        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.336     0.715    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X69Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X69Y129        FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  7.210    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.930ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.900ns  (logic 0.348ns (38.679%)  route 0.552ns (61.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109                                     0.000     0.000 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.552     0.900    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X84Y109        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X84Y109        FDRE (Setup_fdre_C_D)       -0.170     7.830    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             6.940ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.852ns  (logic 0.348ns (40.858%)  route 0.504ns (59.142%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y128                                     0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X63Y128        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.504     0.852    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X64Y128        FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y128        FDRE (Setup_fdre_C_D)       -0.208     7.792    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  6.940    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.807ns  (logic 0.348ns (43.145%)  route 0.459ns (56.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110                                     0.000     0.000 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.459     0.807    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X83Y109        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X83Y109        FDRE (Setup_fdre_C_D)       -0.208     7.792    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             7.000ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.837ns  (logic 0.348ns (41.599%)  route 0.489ns (58.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y128                                     0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X63Y128        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.489     0.837    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X66Y127        FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X66Y127        FDRE (Setup_fdre_C_D)       -0.163     7.837    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  7.000    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.921ns  (logic 0.379ns (41.134%)  route 0.542ns (58.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109                                     0.000     0.000 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.542     0.921    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X82Y109        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y109        FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.914ns  (logic 0.379ns (41.448%)  route 0.535ns (58.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110                                     0.000     0.000 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.535     0.914    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X82Y111        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y111        FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.913ns  (logic 0.379ns (41.502%)  route 0.534ns (58.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110                                     0.000     0.000 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.534     0.913    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X82Y109        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y109        FDRE (Setup_fdre_C_D)       -0.073     7.927    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.768ns  (logic 0.398ns (51.825%)  route 0.370ns (48.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y128                                     0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X62Y128        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.370     0.768    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X65Y128        FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y128        FDRE (Setup_fdre_C_D)       -0.202     7.798    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.728ns  (logic 0.348ns (47.795%)  route 0.380ns (52.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110                                     0.000     0.000 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.380     0.728    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X82Y111        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y111        FDRE (Setup_fdre_C_D)       -0.210     7.790    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.610%)  route 0.383ns (52.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110                                     0.000     0.000 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.383     0.731    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X82Y109        FDRE                                         r  rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y109        FDRE (Setup_fdre_C_D)       -0.206     7.794    rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  7.063    





---------------------------------------------------------------------------------------------------
From Clock:  ts_ser1_rx
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack       12.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.976ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.752ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.632ns (28.268%)  route 4.142ns (71.732%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 18.961 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.930     4.352    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X69Y134        LUT6 (Prop_lut6_I3_O)        0.105     4.457 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.455     4.912    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y133        LUT6 (Prop_lut6_I5_O)        0.105     5.017 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.757     5.774    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X68Y135        FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.248    18.961    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X68Y135        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[12]/C
                         clock pessimism              0.000    18.961    
                         clock uncertainty           -0.267    18.693    
    SLICE_X68Y135        FDRE (Setup_fdre_C_CE)      -0.168    18.525    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -5.774    
  -------------------------------------------------------------------
                         slack                                 12.752    

Slack (MET) :             12.752ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.632ns (28.268%)  route 4.142ns (71.732%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 18.961 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.930     4.352    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X69Y134        LUT6 (Prop_lut6_I3_O)        0.105     4.457 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.455     4.912    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y133        LUT6 (Prop_lut6_I5_O)        0.105     5.017 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.757     5.774    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X68Y135        FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.248    18.961    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X68Y135        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                         clock pessimism              0.000    18.961    
                         clock uncertainty           -0.267    18.693    
    SLICE_X68Y135        FDRE (Setup_fdre_C_CE)      -0.168    18.525    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -5.774    
  -------------------------------------------------------------------
                         slack                                 12.752    

Slack (MET) :             12.752ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.632ns (28.268%)  route 4.142ns (71.732%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 18.961 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.930     4.352    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X69Y134        LUT6 (Prop_lut6_I3_O)        0.105     4.457 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.455     4.912    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y133        LUT6 (Prop_lut6_I5_O)        0.105     5.017 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.757     5.774    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X68Y135        FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.248    18.961    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X68Y135        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[8]/C
                         clock pessimism              0.000    18.961    
                         clock uncertainty           -0.267    18.693    
    SLICE_X68Y135        FDRE (Setup_fdre_C_CE)      -0.168    18.525    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -5.774    
  -------------------------------------------------------------------
                         slack                                 12.752    

Slack (MET) :             12.752ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.632ns (28.268%)  route 4.142ns (71.732%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 18.961 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.930     4.352    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X69Y134        LUT6 (Prop_lut6_I3_O)        0.105     4.457 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.455     4.912    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y133        LUT6 (Prop_lut6_I5_O)        0.105     5.017 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.757     5.774    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X68Y135        FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.248    18.961    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X68Y135        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/C
                         clock pessimism              0.000    18.961    
                         clock uncertainty           -0.267    18.693    
    SLICE_X68Y135        FDRE (Setup_fdre_C_CE)      -0.168    18.525    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -5.774    
  -------------------------------------------------------------------
                         slack                                 12.752    

Slack (MET) :             12.895ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        5.659ns  (logic 1.632ns (28.843%)  route 4.027ns (71.157%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 2518.957 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.930  2504.352    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X69Y134        LUT6 (Prop_lut6_I3_O)        0.105  2504.457 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.455  2504.912    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y133        LUT6 (Prop_lut6_I5_O)        0.105  2505.017 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.641  2505.658    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X66Y134        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.244  2518.957    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X66Y134        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/C
                         clock pessimism              0.000  2518.957    
                         clock uncertainty           -0.267  2518.689    
    SLICE_X66Y134        FDRE (Setup_fdre_C_CE)      -0.136  2518.553    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                       2518.553    
                         arrival time                       -2505.659    
  -------------------------------------------------------------------
                         slack                                 12.895    

Slack (MET) :             12.895ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        5.659ns  (logic 1.632ns (28.843%)  route 4.027ns (71.157%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 2518.957 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.930  2504.352    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X69Y134        LUT6 (Prop_lut6_I3_O)        0.105  2504.457 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.455  2504.912    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y133        LUT6 (Prop_lut6_I5_O)        0.105  2505.017 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.641  2505.658    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X66Y134        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.244  2518.957    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X66Y134        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/C
                         clock pessimism              0.000  2518.957    
                         clock uncertainty           -0.267  2518.689    
    SLICE_X66Y134        FDRE (Setup_fdre_C_CE)      -0.136  2518.553    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                       2518.553    
                         arrival time                       -2505.659    
  -------------------------------------------------------------------
                         slack                                 12.895    

Slack (MET) :             12.895ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        5.659ns  (logic 1.632ns (28.843%)  route 4.027ns (71.157%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 2518.957 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.930  2504.352    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X69Y134        LUT6 (Prop_lut6_I3_O)        0.105  2504.457 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.455  2504.912    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y133        LUT6 (Prop_lut6_I5_O)        0.105  2505.017 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.641  2505.658    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X66Y134        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.244  2518.957    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X66Y134        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]/C
                         clock pessimism              0.000  2518.957    
                         clock uncertainty           -0.267  2518.689    
    SLICE_X66Y134        FDRE (Setup_fdre_C_CE)      -0.136  2518.553    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                       2518.553    
                         arrival time                       -2505.659    
  -------------------------------------------------------------------
                         slack                                 12.895    

Slack (MET) :             12.895ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        5.659ns  (logic 1.632ns (28.843%)  route 4.027ns (71.157%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 2518.957 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.930  2504.352    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X69Y134        LUT6 (Prop_lut6_I3_O)        0.105  2504.457 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.455  2504.912    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y133        LUT6 (Prop_lut6_I5_O)        0.105  2505.017 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.641  2505.658    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X66Y134        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.244  2518.957    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X66Y134        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]/C
                         clock pessimism              0.000  2518.957    
                         clock uncertainty           -0.267  2518.689    
    SLICE_X66Y134        FDRE (Setup_fdre_C_CE)      -0.136  2518.553    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                       2518.553    
                         arrival time                       -2505.659    
  -------------------------------------------------------------------
                         slack                                 12.895    

Slack (MET) :             13.003ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.632ns (29.401%)  route 3.919ns (70.599%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 18.958 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.930     4.352    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X69Y134        LUT6 (Prop_lut6_I3_O)        0.105     4.457 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.455     4.912    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y133        LUT6 (Prop_lut6_I5_O)        0.105     5.017 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.534     5.551    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X66Y135        FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.245    18.958    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X66Y135        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[10]/C
                         clock pessimism              0.000    18.958    
                         clock uncertainty           -0.267    18.690    
    SLICE_X66Y135        FDRE (Setup_fdre_C_CE)      -0.136    18.554    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         18.554    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                 13.003    

Slack (MET) :             13.003ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.632ns (29.401%)  route 3.919ns (70.599%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 18.958 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          2.930     4.352    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X69Y134        LUT6 (Prop_lut6_I3_O)        0.105     4.457 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3/O
                         net (fo=1, routed)           0.455     4.912    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_3_n_0
    SLICE_X68Y133        LUT6 (Prop_lut6_I5_O)        0.105     5.017 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.534     5.551    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X66Y135        FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.245    18.958    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X66Y135        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/C
                         clock pessimism              0.000    18.958    
                         clock uncertainty           -0.267    18.690    
    SLICE_X66Y135        FDRE (Setup_fdre_C_CE)      -0.136    18.554    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         18.554    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                 13.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.976ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.495ns  (logic 0.259ns (17.309%)  route 1.237ns (82.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 2499.182 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          1.237  2501.496    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X64Y130        FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.826  2499.181    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X64Y130        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[5]/C
                         clock pessimism              0.000  2499.181    
                         clock uncertainty            0.267  2499.449    
    SLICE_X64Y130        FDRE (Hold_fdre_C_D)         0.070  2499.519    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                      -2499.519    
                         arrival time                        2501.495    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.032ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.554ns  (logic 0.259ns (16.661%)  route 1.295ns (83.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 2499.184 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          1.295  2501.554    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X64Y132        FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.827  2499.183    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X64Y132        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[3]/C
                         clock pessimism              0.000  2499.183    
                         clock uncertainty            0.267  2499.451    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.070  2499.521    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                      -2499.521    
                         arrival time                        2501.553    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.050ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.593ns  (logic 0.304ns (19.071%)  route 1.290ns (80.940%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 2499.185 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          1.290  2501.548    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X68Y133        LUT6 (Prop_lut6_I1_O)        0.045  2501.593 f  rs485_dfs_inst/uart_rx_dfs/r_RX_DV_i_1/O
                         net (fo=1, routed)           0.000  2501.593    rs485_dfs_inst/uart_rx_dfs/r_RX_DV_i_1_n_0
    SLICE_X68Y133        FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.829  2499.185    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X68Y133        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg/C
                         clock pessimism              0.000  2499.185    
                         clock uncertainty            0.267  2499.452    
    SLICE_X68Y133        FDRE (Hold_fdre_C_D)         0.091  2499.543    rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg
  -------------------------------------------------------------------
                         required time                      -2499.543    
                         arrival time                        2501.593    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.132ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.656ns  (logic 0.259ns (15.635%)  route 1.397ns (84.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 2499.186 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          1.397  2501.656    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X64Y134        FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.830  2499.186    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X64Y134        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[4]/C
                         clock pessimism              0.000  2499.186    
                         clock uncertainty            0.267  2499.453    
    SLICE_X64Y134        FDRE (Hold_fdre_C_D)         0.070  2499.523    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                      -2499.523    
                         arrival time                        2501.656    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.140ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.683ns  (logic 0.304ns (18.051%)  route 1.379ns (81.954%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 2499.185 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          1.379  2501.638    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X65Y133        LUT6 (Prop_lut6_I5_O)        0.045  2501.683 r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000  2501.683    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[2]_i_1_n_0
    SLICE_X65Y133        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.829  2499.185    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X65Y133        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]/C
                         clock pessimism              0.000  2499.185    
                         clock uncertainty            0.267  2499.452    
    SLICE_X65Y133        FDRE (Hold_fdre_C_D)         0.091  2499.543    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                      -2499.543    
                         arrival time                        2501.683    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.228ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.811ns  (logic 0.303ns (16.720%)  route 1.509ns (83.285%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 2499.185 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          1.509  2501.767    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X66Y133        LUT3 (Prop_lut3_I1_O)        0.044  2501.811 f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[4]_i_1/O
                         net (fo=1, routed)           0.000  2501.811    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[4]_i_1_n_0
    SLICE_X66Y133        FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.829  2499.185    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X66Y133        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[4]/C
                         clock pessimism              0.000  2499.185    
                         clock uncertainty            0.267  2499.452    
    SLICE_X66Y133        FDRE (Hold_fdre_C_D)         0.131  2499.583    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[4]
  -------------------------------------------------------------------
                         required time                      -2499.583    
                         arrival time                        2501.811    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.240ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.812ns  (logic 0.304ns (16.767%)  route 1.509ns (83.243%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 2499.185 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          1.509  2501.767    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X66Y133        LUT5 (Prop_lut5_I0_O)        0.045  2501.812 r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000  2501.812    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_1_n_0
    SLICE_X66Y133        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.829  2499.185    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X66Y133        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[0]/C
                         clock pessimism              0.000  2499.185    
                         clock uncertainty            0.267  2499.452    
    SLICE_X66Y133        FDRE (Hold_fdre_C_D)         0.120  2499.572    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                      -2499.572    
                         arrival time                        2501.812    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.308ns (16.884%)  route 1.515ns (83.116%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          1.515     1.774    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X66Y133        LUT4 (Prop_lut4_I0_O)        0.049     1.823 r  rs485_dfs_inst/uart_rx_dfs/r_sync[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    rs485_dfs_inst/uart_rx_dfs/r_sync[0]_i_1_n_0
    SLICE_X66Y133        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.829    -0.815    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X66Y133        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_sync_reg[0]/C
                         clock pessimism              0.000    -0.815    
                         clock uncertainty            0.267    -0.548    
    SLICE_X66Y133        FDRE (Hold_fdre_C_D)         0.131    -0.417    rs485_dfs_inst/uart_rx_dfs/r_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.253ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.775ns  (logic 0.259ns (14.586%)  route 1.516ns (85.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 2499.185 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          1.516  2501.775    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X63Y134        FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.828  2499.185    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X63Y134        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[0]/C
                         clock pessimism              0.000  2499.185    
                         clock uncertainty            0.267  2499.452    
    SLICE_X63Y134        FDRE (Hold_fdre_C_D)         0.070  2499.522    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                      -2499.522    
                         arrival time                        2501.775    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.792ns  (logic 0.259ns (14.441%)  route 1.534ns (85.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns = ( 2499.183 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=16, routed)          1.534  2501.792    rs485_dfs_inst/uart_rx_dfs/ser1_rx_IBUF
    SLICE_X63Y132        FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.826  2499.182    rs485_dfs_inst/uart_rx_dfs/clk_out3
    SLICE_X63Y132        FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[7]/C
                         clock pessimism              0.000  2499.182    
                         clock uncertainty            0.267  2499.450    
    SLICE_X63Y132        FDRE (Hold_fdre_C_D)         0.070  2499.520    rs485_dfs_inst/uart_rx_dfs/r_RX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                      -2499.520    
                         arrival time                        2501.792    
  -------------------------------------------------------------------
                         slack                                  2.272    





---------------------------------------------------------------------------------------------------
From Clock:  ts_ser2_rx
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack       14.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.514ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/uart_period_rx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.538ns (37.233%)  route 2.593ns (62.767%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.048 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433     1.433 r  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           1.819     3.252    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT4 (Prop_lut4_I1_O)        0.105     3.357 r  rs485_skp_inst/uart_period_rx[9]_i_1/O
                         net (fo=10, routed)          0.774     4.131    rs485_skp_inst/uart_period_rx[9]_i_1_n_0
    SLICE_X88Y111        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.335    19.048    rs485_skp_inst/clk_out3
    SLICE_X88Y111        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[4]/C
                         clock pessimism              0.000    19.048    
                         clock uncertainty           -0.267    18.780    
    SLICE_X88Y111        FDRE (Setup_fdre_C_CE)      -0.136    18.644    rs485_skp_inst/uart_period_rx_reg[4]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                 14.514    

Slack (MET) :             14.514ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/uart_period_rx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.538ns (37.233%)  route 2.593ns (62.767%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.048 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433     1.433 r  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           1.819     3.252    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT4 (Prop_lut4_I1_O)        0.105     3.357 r  rs485_skp_inst/uart_period_rx[9]_i_1/O
                         net (fo=10, routed)          0.774     4.131    rs485_skp_inst/uart_period_rx[9]_i_1_n_0
    SLICE_X88Y111        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.335    19.048    rs485_skp_inst/clk_out3
    SLICE_X88Y111        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[5]/C
                         clock pessimism              0.000    19.048    
                         clock uncertainty           -0.267    18.780    
    SLICE_X88Y111        FDRE (Setup_fdre_C_CE)      -0.136    18.644    rs485_skp_inst/uart_period_rx_reg[5]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                 14.514    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/uart_period_rx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.538ns (38.241%)  route 2.484ns (61.759%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.048 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433     1.433 r  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           1.819     3.252    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT4 (Prop_lut4_I1_O)        0.105     3.357 r  rs485_skp_inst/uart_period_rx[9]_i_1/O
                         net (fo=10, routed)          0.665     4.022    rs485_skp_inst/uart_period_rx[9]_i_1_n_0
    SLICE_X88Y112        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.335    19.048    rs485_skp_inst/clk_out3
    SLICE_X88Y112        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[6]/C
                         clock pessimism              0.000    19.048    
                         clock uncertainty           -0.267    18.780    
    SLICE_X88Y112        FDRE (Setup_fdre_C_CE)      -0.136    18.644    rs485_skp_inst/uart_period_rx_reg[6]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -4.022    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/uart_period_rx_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.538ns (38.241%)  route 2.484ns (61.759%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.048 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433     1.433 r  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           1.819     3.252    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT4 (Prop_lut4_I1_O)        0.105     3.357 r  rs485_skp_inst/uart_period_rx[9]_i_1/O
                         net (fo=10, routed)          0.665     4.022    rs485_skp_inst/uart_period_rx[9]_i_1_n_0
    SLICE_X88Y112        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.335    19.048    rs485_skp_inst/clk_out3
    SLICE_X88Y112        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[7]/C
                         clock pessimism              0.000    19.048    
                         clock uncertainty           -0.267    18.780    
    SLICE_X88Y112        FDRE (Setup_fdre_C_CE)      -0.136    18.644    rs485_skp_inst/uart_period_rx_reg[7]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -4.022    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/uart_period_rx_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.538ns (38.241%)  route 2.484ns (61.759%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.048 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433     1.433 r  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           1.819     3.252    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT4 (Prop_lut4_I1_O)        0.105     3.357 r  rs485_skp_inst/uart_period_rx[9]_i_1/O
                         net (fo=10, routed)          0.665     4.022    rs485_skp_inst/uart_period_rx[9]_i_1_n_0
    SLICE_X88Y112        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.335    19.048    rs485_skp_inst/clk_out3
    SLICE_X88Y112        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[8]/C
                         clock pessimism              0.000    19.048    
                         clock uncertainty           -0.267    18.780    
    SLICE_X88Y112        FDRE (Setup_fdre_C_CE)      -0.136    18.644    rs485_skp_inst/uart_period_rx_reg[8]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -4.022    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/uart_period_rx_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.538ns (38.241%)  route 2.484ns (61.759%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.048 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433     1.433 r  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           1.819     3.252    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT4 (Prop_lut4_I1_O)        0.105     3.357 r  rs485_skp_inst/uart_period_rx[9]_i_1/O
                         net (fo=10, routed)          0.665     4.022    rs485_skp_inst/uart_period_rx[9]_i_1_n_0
    SLICE_X88Y112        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.335    19.048    rs485_skp_inst/clk_out3
    SLICE_X88Y112        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[9]/C
                         clock pessimism              0.000    19.048    
                         clock uncertainty           -0.267    18.780    
    SLICE_X88Y112        FDRE (Setup_fdre_C_CE)      -0.136    18.644    rs485_skp_inst/uart_period_rx_reg[9]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -4.022    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.733ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.643ns (40.321%)  route 2.432ns (59.679%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 19.046 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433     1.433 r  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           1.971     3.404    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT6 (Prop_lut6_I2_O)        0.105     3.509 r  rs485_skp_inst/FSM_sequential_rx_state[2]_i_3/O
                         net (fo=3, routed)           0.461     3.970    rs485_skp_inst/tx/FSM_sequential_rx_state_reg[0]_0
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.105     4.075 r  rs485_skp_inst/tx/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.075    rs485_skp_inst/tx_n_2
    SLICE_X87Y114        FDRE                                         r  rs485_skp_inst/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.333    19.046    rs485_skp_inst/clk_out3
    SLICE_X87Y114        FDRE                                         r  rs485_skp_inst/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.000    19.046    
                         clock uncertainty           -0.267    18.778    
    SLICE_X87Y114        FDRE (Setup_fdre_C_D)        0.030    18.808    rs485_skp_inst/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.808    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                 14.733    

Slack (MET) :             14.751ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/FSM_sequential_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.664ns (40.627%)  route 2.432ns (59.373%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 19.046 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433     1.433 r  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           1.971     3.404    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT6 (Prop_lut6_I2_O)        0.105     3.509 r  rs485_skp_inst/FSM_sequential_rx_state[2]_i_3/O
                         net (fo=3, routed)           0.461     3.970    rs485_skp_inst/tx/FSM_sequential_rx_state_reg[0]_0
    SLICE_X87Y114        LUT5 (Prop_lut5_I3_O)        0.126     4.096 r  rs485_skp_inst/tx/FSM_sequential_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.096    rs485_skp_inst/tx_n_3
    SLICE_X87Y114        FDRE                                         r  rs485_skp_inst/FSM_sequential_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.333    19.046    rs485_skp_inst/clk_out3
    SLICE_X87Y114        FDRE                                         r  rs485_skp_inst/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.000    19.046    
                         clock uncertainty           -0.267    18.778    
    SLICE_X87Y114        FDRE (Setup_fdre_C_D)        0.069    18.847    rs485_skp_inst/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.847    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 14.751    

Slack (MET) :             14.872ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/FSM_sequential_rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.643ns (41.724%)  route 2.295ns (58.276%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 19.046 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433     1.433 r  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           1.971     3.404    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT6 (Prop_lut6_I2_O)        0.105     3.509 r  rs485_skp_inst/FSM_sequential_rx_state[2]_i_3/O
                         net (fo=3, routed)           0.324     3.833    rs485_skp_inst/tx/FSM_sequential_rx_state_reg[0]_0
    SLICE_X87Y114        LUT6 (Prop_lut6_I4_O)        0.105     3.938 r  rs485_skp_inst/tx/FSM_sequential_rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.938    rs485_skp_inst/tx_n_4
    SLICE_X87Y114        FDRE                                         r  rs485_skp_inst/FSM_sequential_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.333    19.046    rs485_skp_inst/clk_out3
    SLICE_X87Y114        FDRE                                         r  rs485_skp_inst/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.000    19.046    
                         clock uncertainty           -0.267    18.778    
    SLICE_X87Y114        FDRE (Setup_fdre_C_D)        0.032    18.810    rs485_skp_inst/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                 14.872    

Slack (MET) :             15.025ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/uart_period_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 1.538ns (42.509%)  route 2.080ns (57.491%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 19.047 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433     1.433 r  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           1.819     3.252    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT4 (Prop_lut4_I1_O)        0.105     3.357 r  rs485_skp_inst/uart_period_rx[9]_i_1/O
                         net (fo=10, routed)          0.261     3.618    rs485_skp_inst/uart_period_rx[9]_i_1_n_0
    SLICE_X88Y113        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.334    19.047    rs485_skp_inst/clk_out3
    SLICE_X88Y113        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[0]/C
                         clock pessimism              0.000    19.047    
                         clock uncertainty           -0.267    18.779    
    SLICE_X88Y113        FDRE (Setup_fdre_C_CE)      -0.136    18.643    rs485_skp_inst/uart_period_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         18.643    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                 15.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.446ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        1.016ns  (logic 0.270ns (26.535%)  route 0.747ns (73.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 2499.225 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270  2500.270 f  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           0.747  2501.016    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X85Y113        FDRE                                         f  rs485_skp_inst/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.868  2499.224    rs485_skp_inst/clk_out3
    SLICE_X85Y113        FDRE                                         r  rs485_skp_inst/data_rx_reg[7]/C
                         clock pessimism              0.000  2499.224    
                         clock uncertainty            0.267  2499.492    
    SLICE_X85Y113        FDRE (Hold_fdre_C_D)         0.078  2499.570    rs485_skp_inst/data_rx_reg[7]
  -------------------------------------------------------------------
                         required time                      -2499.570    
                         arrival time                        2501.016    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/uart_period_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        1.292ns  (logic 0.315ns (24.358%)  route 0.977ns (75.640%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 2499.226 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270  2500.270 f  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           0.861  2501.130    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT4 (Prop_lut4_I1_O)        0.045  2501.175 r  rs485_skp_inst/uart_period_rx[9]_i_1/O
                         net (fo=10, routed)          0.116  2501.292    rs485_skp_inst/uart_period_rx[9]_i_1_n_0
    SLICE_X88Y113        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.869  2499.225    rs485_skp_inst/clk_out3
    SLICE_X88Y113        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[0]/C
                         clock pessimism              0.000  2499.225    
                         clock uncertainty            0.267  2499.493    
    SLICE_X88Y113        FDRE (Hold_fdre_C_CE)       -0.016  2499.477    rs485_skp_inst/uart_period_rx_reg[0]
  -------------------------------------------------------------------
                         required time                      -2499.477    
                         arrival time                        2501.292    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/uart_period_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        1.292ns  (logic 0.315ns (24.358%)  route 0.977ns (75.640%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 2499.226 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270  2500.270 f  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           0.861  2501.130    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT4 (Prop_lut4_I1_O)        0.045  2501.175 r  rs485_skp_inst/uart_period_rx[9]_i_1/O
                         net (fo=10, routed)          0.116  2501.292    rs485_skp_inst/uart_period_rx[9]_i_1_n_0
    SLICE_X88Y113        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.869  2499.225    rs485_skp_inst/clk_out3
    SLICE_X88Y113        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[1]/C
                         clock pessimism              0.000  2499.225    
                         clock uncertainty            0.267  2499.493    
    SLICE_X88Y113        FDRE (Hold_fdre_C_CE)       -0.016  2499.477    rs485_skp_inst/uart_period_rx_reg[1]
  -------------------------------------------------------------------
                         required time                      -2499.477    
                         arrival time                        2501.292    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/uart_period_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        1.292ns  (logic 0.315ns (24.358%)  route 0.977ns (75.640%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 2499.226 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270  2500.270 f  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           0.861  2501.130    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT4 (Prop_lut4_I1_O)        0.045  2501.175 r  rs485_skp_inst/uart_period_rx[9]_i_1/O
                         net (fo=10, routed)          0.116  2501.292    rs485_skp_inst/uart_period_rx[9]_i_1_n_0
    SLICE_X88Y113        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.869  2499.225    rs485_skp_inst/clk_out3
    SLICE_X88Y113        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[2]/C
                         clock pessimism              0.000  2499.225    
                         clock uncertainty            0.267  2499.493    
    SLICE_X88Y113        FDRE (Hold_fdre_C_CE)       -0.016  2499.477    rs485_skp_inst/uart_period_rx_reg[2]
  -------------------------------------------------------------------
                         required time                      -2499.477    
                         arrival time                        2501.292    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/uart_period_rx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        1.292ns  (logic 0.315ns (24.358%)  route 0.977ns (75.640%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 2499.226 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270  2500.270 f  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           0.861  2501.130    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT4 (Prop_lut4_I1_O)        0.045  2501.175 r  rs485_skp_inst/uart_period_rx[9]_i_1/O
                         net (fo=10, routed)          0.116  2501.292    rs485_skp_inst/uart_period_rx[9]_i_1_n_0
    SLICE_X88Y113        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.869  2499.225    rs485_skp_inst/clk_out3
    SLICE_X88Y113        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[3]/C
                         clock pessimism              0.000  2499.225    
                         clock uncertainty            0.267  2499.493    
    SLICE_X88Y113        FDRE (Hold_fdre_C_CE)       -0.016  2499.477    rs485_skp_inst/uart_period_rx_reg[3]
  -------------------------------------------------------------------
                         required time                      -2499.477    
                         arrival time                        2501.292    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.841ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/FSM_sequential_rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        1.427ns  (logic 0.360ns (25.210%)  route 1.067ns (74.783%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 2499.226 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270  2500.270 f  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           0.934  2501.204    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT6 (Prop_lut6_I2_O)        0.045  2501.249 r  rs485_skp_inst/FSM_sequential_rx_state[2]_i_3/O
                         net (fo=3, routed)           0.133  2501.381    rs485_skp_inst/tx/FSM_sequential_rx_state_reg[0]_0
    SLICE_X87Y114        LUT6 (Prop_lut6_I4_O)        0.045  2501.426 r  rs485_skp_inst/tx/FSM_sequential_rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000  2501.426    rs485_skp_inst/tx_n_4
    SLICE_X87Y114        FDRE                                         r  rs485_skp_inst/FSM_sequential_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.869  2499.225    rs485_skp_inst/clk_out3
    SLICE_X87Y114        FDRE                                         r  rs485_skp_inst/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.000  2499.225    
                         clock uncertainty            0.267  2499.493    
    SLICE_X87Y114        FDRE (Hold_fdre_C_D)         0.092  2499.585    rs485_skp_inst/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                      -2499.585    
                         arrival time                        2501.427    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.879ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/FSM_sequential_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        1.480ns  (logic 0.361ns (24.375%)  route 1.119ns (75.620%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 2499.226 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270  2500.270 f  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           0.934  2501.204    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT6 (Prop_lut6_I2_O)        0.045  2501.249 r  rs485_skp_inst/FSM_sequential_rx_state[2]_i_3/O
                         net (fo=3, routed)           0.185  2501.433    rs485_skp_inst/tx/FSM_sequential_rx_state_reg[0]_0
    SLICE_X87Y114        LUT5 (Prop_lut5_I3_O)        0.046  2501.479 r  rs485_skp_inst/tx/FSM_sequential_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000  2501.479    rs485_skp_inst/tx_n_3
    SLICE_X87Y114        FDRE                                         r  rs485_skp_inst/FSM_sequential_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.869  2499.225    rs485_skp_inst/clk_out3
    SLICE_X87Y114        FDRE                                         r  rs485_skp_inst/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.000  2499.225    
                         clock uncertainty            0.267  2499.493    
    SLICE_X87Y114        FDRE (Hold_fdre_C_D)         0.107  2499.600    rs485_skp_inst/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                      -2499.600    
                         arrival time                        2501.479    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.894ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.360ns (24.325%)  route 1.119ns (75.675%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           0.934     1.204    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT6 (Prop_lut6_I2_O)        0.045     1.249 r  rs485_skp_inst/FSM_sequential_rx_state[2]_i_3/O
                         net (fo=3, routed)           0.185     1.433    rs485_skp_inst/tx/FSM_sequential_rx_state_reg[0]_0
    SLICE_X87Y114        LUT4 (Prop_lut4_I2_O)        0.045     1.478 r  rs485_skp_inst/tx/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.478    rs485_skp_inst/tx_n_2
    SLICE_X87Y114        FDRE                                         r  rs485_skp_inst/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.869    -0.774    rs485_skp_inst/clk_out3
    SLICE_X87Y114        FDRE                                         r  rs485_skp_inst/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.000    -0.774    
                         clock uncertainty            0.267    -0.507    
    SLICE_X87Y114        FDRE (Hold_fdre_C_D)         0.091    -0.416    rs485_skp_inst/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             2.073ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/uart_period_rx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.315ns (20.292%)  route 1.236ns (79.708%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           0.861     1.130    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT4 (Prop_lut4_I1_O)        0.045     1.175 r  rs485_skp_inst/uart_period_rx[9]_i_1/O
                         net (fo=10, routed)          0.375     1.551    rs485_skp_inst/uart_period_rx[9]_i_1_n_0
    SLICE_X88Y112        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.870    -0.773    rs485_skp_inst/clk_out3
    SLICE_X88Y112        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[6]/C
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.267    -0.506    
    SLICE_X88Y112        FDRE (Hold_fdre_C_CE)       -0.016    -0.522    rs485_skp_inst/uart_period_rx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_skp_inst/uart_period_rx_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.315ns (20.292%)  route 1.236ns (79.708%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=3, routed)           0.861     1.130    rs485_skp_inst/data_rx_reg[7]_0[0]
    SLICE_X88Y114        LUT4 (Prop_lut4_I1_O)        0.045     1.175 r  rs485_skp_inst/uart_period_rx[9]_i_1/O
                         net (fo=10, routed)          0.375     1.551    rs485_skp_inst/uart_period_rx[9]_i_1_n_0
    SLICE_X88Y112        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.870    -0.773    rs485_skp_inst/clk_out3
    SLICE_X88Y112        FDRE                                         r  rs485_skp_inst/uart_period_rx_reg[7]/C
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.267    -0.506    
    SLICE_X88Y112        FDRE (Hold_fdre_C_CE)       -0.016    -0.522    rs485_skp_inst/uart_period_rx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  2.073    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk160
  To Clock:  clk_out4_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 angle_73kHz_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/x_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_pll rise@100.000ns - ts_clk160 rise@93.750ns)
  Data Path Delay:        3.106ns  (logic 0.484ns (15.581%)  route 2.622ns (84.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    1.361ns = ( 95.111 - 93.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                     93.750    93.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    93.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.361    95.111    clk_160Mhz
    SLICE_X32Y115        FDRE                                         r  angle_73kHz_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.379    95.490 r  angle_73kHz_reg[30]/Q
                         net (fo=5, routed)           2.622    98.113    cordic_73k/out[30]
    SLICE_X71Y75         LUT2 (Prop_lut2_I1_O)        0.105    98.218 r  cordic_73k/x[0][14]_i_1/O
                         net (fo=1, routed)           0.000    98.218    cordic_73k/x[0][14]_i_1_n_0
    SLICE_X71Y75         FDRE                                         r  cordic_73k/x_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.252    98.964    cordic_73k/CLK
    SLICE_X71Y75         FDRE                                         r  cordic_73k/x_reg[0][14]/C
                         clock pessimism              0.000    98.964    
                         clock uncertainty           -0.267    98.697    
    SLICE_X71Y75         FDRE (Setup_fdre_C_D)        0.030    98.727    cordic_73k/x_reg[0][14]
  -------------------------------------------------------------------
                         required time                         98.727    
                         arrival time                         -98.218    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 angle_73kHz_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/y_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_pll rise@100.000ns - ts_clk160 rise@93.750ns)
  Data Path Delay:        3.120ns  (logic 0.498ns (15.959%)  route 2.622ns (84.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    1.361ns = ( 95.111 - 93.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                     93.750    93.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    93.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.361    95.111    clk_160Mhz
    SLICE_X32Y115        FDRE                                         r  angle_73kHz_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.379    95.490 r  angle_73kHz_reg[30]/Q
                         net (fo=5, routed)           2.622    98.113    cordic_73k/out[30]
    SLICE_X71Y75         LUT2 (Prop_lut2_I0_O)        0.119    98.232 r  cordic_73k/y[0][0]_i_1/O
                         net (fo=1, routed)           0.000    98.232    cordic_73k/y[0][0]_i_1_n_0
    SLICE_X71Y75         FDRE                                         r  cordic_73k/y_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.252    98.964    cordic_73k/CLK
    SLICE_X71Y75         FDRE                                         r  cordic_73k/y_reg[0][0]/C
                         clock pessimism              0.000    98.964    
                         clock uncertainty           -0.267    98.697    
    SLICE_X71Y75         FDRE (Setup_fdre_C_D)        0.069    98.766    cordic_73k/y_reg[0][0]
  -------------------------------------------------------------------
                         required time                         98.766    
                         arrival time                         -98.232    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 angle_73kHz_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/y_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_pll rise@100.000ns - ts_clk160 rise@93.750ns)
  Data Path Delay:        3.062ns  (logic 0.484ns (15.805%)  route 2.578ns (84.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    1.361ns = ( 95.111 - 93.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                     93.750    93.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    93.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.361    95.111    clk_160Mhz
    SLICE_X32Y115        FDRE                                         r  angle_73kHz_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.379    95.490 f  angle_73kHz_reg[31]/Q
                         net (fo=6, routed)           2.578    98.069    cordic_73k/out[31]
    SLICE_X71Y74         LUT2 (Prop_lut2_I1_O)        0.105    98.174 r  cordic_73k/y[0][14]_i_1/O
                         net (fo=1, routed)           0.000    98.174    cordic_73k/y[0][14]_i_1_n_0
    SLICE_X71Y74         FDRE                                         r  cordic_73k/y_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.252    98.964    cordic_73k/CLK
    SLICE_X71Y74         FDRE                                         r  cordic_73k/y_reg[0][14]/C
                         clock pessimism              0.000    98.964    
                         clock uncertainty           -0.267    98.697    
    SLICE_X71Y74         FDRE (Setup_fdre_C_D)        0.030    98.727    cordic_73k/y_reg[0][14]
  -------------------------------------------------------------------
                         required time                         98.727    
                         arrival time                         -98.174    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 angle_73kHz_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/y_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_pll rise@100.000ns - ts_clk160 rise@93.750ns)
  Data Path Delay:        3.076ns  (logic 0.498ns (16.188%)  route 2.578ns (83.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    1.361ns = ( 95.111 - 93.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                     93.750    93.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    93.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.361    95.111    clk_160Mhz
    SLICE_X32Y115        FDRE                                         r  angle_73kHz_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.379    95.490 r  angle_73kHz_reg[31]/Q
                         net (fo=6, routed)           2.578    98.069    cordic_73k/out[31]
    SLICE_X71Y74         LUT2 (Prop_lut2_I0_O)        0.119    98.188 r  cordic_73k/y[0][16]_i_1/O
                         net (fo=1, routed)           0.000    98.188    cordic_73k/y[0][16]_i_1_n_0
    SLICE_X71Y74         FDRE                                         r  cordic_73k/y_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.252    98.964    cordic_73k/CLK
    SLICE_X71Y74         FDRE                                         r  cordic_73k/y_reg[0][16]/C
                         clock pessimism              0.000    98.964    
                         clock uncertainty           -0.267    98.697    
    SLICE_X71Y74         FDRE (Setup_fdre_C_D)        0.069    98.766    cordic_73k/y_reg[0][16]
  -------------------------------------------------------------------
                         required time                         98.766    
                         arrival time                         -98.188    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 angle_73kHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_pll rise@100.000ns - ts_clk160 rise@93.750ns)
  Data Path Delay:        2.716ns  (logic 0.348ns (12.812%)  route 2.368ns (87.188%))
  Logic Levels:           0  
  Clock Path Skew:        -2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 98.967 - 100.000 ) 
    Source Clock Delay      (SCD):    1.357ns = ( 95.107 - 93.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                     93.750    93.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    93.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.357    95.107    clk_160Mhz
    SLICE_X37Y117        FDRE                                         r  angle_73kHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_fdre_C_Q)         0.348    95.455 r  angle_73kHz_reg[2]/Q
                         net (fo=2, routed)           2.368    97.824    cordic_73k/out[2]
    SLICE_X69Y72         FDRE                                         r  cordic_73k/z_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.255    98.967    cordic_73k/CLK
    SLICE_X69Y72         FDRE                                         r  cordic_73k/z_reg[0][2]/C
                         clock pessimism              0.000    98.967    
                         clock uncertainty           -0.267    98.700    
    SLICE_X69Y72         FDRE (Setup_fdre_C_D)       -0.184    98.516    cordic_73k/z_reg[0][2]
  -------------------------------------------------------------------
                         required time                         98.516    
                         arrival time                         -97.824    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 angle_73kHz_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_pll rise@100.000ns - ts_clk160 rise@93.750ns)
  Data Path Delay:        2.792ns  (logic 0.348ns (12.463%)  route 2.444ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -2.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 99.038 - 100.000 ) 
    Source Clock Delay      (SCD):    1.361ns = ( 95.111 - 93.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                     93.750    93.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    93.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.361    95.111    clk_160Mhz
    SLICE_X32Y115        FDRE                                         r  angle_73kHz_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.348    95.459 r  angle_73kHz_reg[25]/Q
                         net (fo=2, routed)           2.444    97.904    cordic_73k/out[25]
    SLICE_X76Y78         FDRE                                         r  cordic_73k/z_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.326    99.038    cordic_73k/CLK
    SLICE_X76Y78         FDRE                                         r  cordic_73k/z_reg[0][25]/C
                         clock pessimism              0.000    99.038    
                         clock uncertainty           -0.267    98.771    
    SLICE_X76Y78         FDRE (Setup_fdre_C_D)       -0.161    98.610    cordic_73k/z_reg[0][25]
  -------------------------------------------------------------------
                         required time                         98.610    
                         arrival time                         -97.904    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 angle_73kHz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_pll rise@100.000ns - ts_clk160 rise@93.750ns)
  Data Path Delay:        2.591ns  (logic 0.348ns (13.430%)  route 2.243ns (86.570%))
  Logic Levels:           0  
  Clock Path Skew:        -2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    1.361ns = ( 95.111 - 93.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                     93.750    93.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    93.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.361    95.111    clk_160Mhz
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.348    95.459 r  angle_73kHz_reg[12]/Q
                         net (fo=2, routed)           2.243    97.702    cordic_73k/out[12]
    SLICE_X69Y75         FDRE                                         r  cordic_73k/z_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.252    98.964    cordic_73k/CLK
    SLICE_X69Y75         FDRE                                         r  cordic_73k/z_reg[0][12]/C
                         clock pessimism              0.000    98.964    
                         clock uncertainty           -0.267    98.697    
    SLICE_X69Y75         FDRE (Setup_fdre_C_D)       -0.196    98.501    cordic_73k/z_reg[0][12]
  -------------------------------------------------------------------
                         required time                         98.501    
                         arrival time                         -97.702    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 angle_73kHz_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_pll rise@100.000ns - ts_clk160 rise@93.750ns)
  Data Path Delay:        2.723ns  (logic 0.379ns (13.918%)  route 2.344ns (86.082%))
  Logic Levels:           0  
  Clock Path Skew:        -2.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    1.358ns = ( 95.108 - 93.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                     93.750    93.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    93.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.358    95.108    clk_160Mhz
    SLICE_X35Y116        FDRE                                         r  angle_73kHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.379    95.487 r  angle_73kHz_reg[5]/Q
                         net (fo=2, routed)           2.344    97.831    cordic_73k/out[5]
    SLICE_X68Y74         FDRE                                         r  cordic_73k/z_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.252    98.964    cordic_73k/CLK
    SLICE_X68Y74         FDRE                                         r  cordic_73k/z_reg[0][5]/C
                         clock pessimism              0.000    98.964    
                         clock uncertainty           -0.267    98.697    
    SLICE_X68Y74         FDRE (Setup_fdre_C_D)       -0.059    98.638    cordic_73k/z_reg[0][5]
  -------------------------------------------------------------------
                         required time                         98.638    
                         arrival time                         -97.831    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 angle_73kHz_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_pll rise@100.000ns - ts_clk160 rise@93.750ns)
  Data Path Delay:        2.674ns  (logic 0.379ns (14.174%)  route 2.295ns (85.826%))
  Logic Levels:           0  
  Clock Path Skew:        -2.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 98.965 - 100.000 ) 
    Source Clock Delay      (SCD):    1.361ns = ( 95.111 - 93.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                     93.750    93.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    93.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.361    95.111    clk_160Mhz
    SLICE_X32Y115        FDRE                                         r  angle_73kHz_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.379    95.490 r  angle_73kHz_reg[31]/Q
                         net (fo=6, routed)           2.295    97.785    cordic_73k/out[31]
    SLICE_X71Y76         FDRE                                         r  cordic_73k/z_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.253    98.965    cordic_73k/CLK
    SLICE_X71Y76         FDRE                                         r  cordic_73k/z_reg[0][31]/C
                         clock pessimism              0.000    98.965    
                         clock uncertainty           -0.267    98.698    
    SLICE_X71Y76         FDRE (Setup_fdre_C_D)       -0.044    98.654    cordic_73k/z_reg[0][31]
  -------------------------------------------------------------------
                         required time                         98.654    
                         arrival time                         -97.785    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 angle_73kHz_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_pll rise@100.000ns - ts_clk160 rise@93.750ns)
  Data Path Delay:        2.540ns  (logic 0.348ns (13.700%)  route 2.192ns (86.300%))
  Logic Levels:           0  
  Clock Path Skew:        -2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    1.361ns = ( 95.111 - 93.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                     93.750    93.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    93.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.361    95.111    clk_160Mhz
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.348    95.459 r  angle_73kHz_reg[14]/Q
                         net (fo=2, routed)           2.192    97.651    cordic_73k/out[14]
    SLICE_X67Y77         FDRE                                         r  cordic_73k/z_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362   101.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.363    96.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    97.636    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.713 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.252    98.964    cordic_73k/CLK
    SLICE_X67Y77         FDRE                                         r  cordic_73k/z_reg[0][14]/C
                         clock pessimism              0.000    98.964    
                         clock uncertainty           -0.267    98.697    
    SLICE_X67Y77         FDRE (Setup_fdre_C_D)       -0.162    98.535    cordic_73k/z_reg[0][14]
  -------------------------------------------------------------------
                         required time                         98.535    
                         arrival time                         -97.651    
  -------------------------------------------------------------------
                         slack                                  0.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.084ns  (arrival time - required time)
  Source:                 angle_73kHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.128ns (12.832%)  route 0.869ns (87.168%))
  Logic Levels:           0  
  Clock Path Skew:        -1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.560     0.560    clk_160Mhz
    SLICE_X37Y117        FDRE                                         r  angle_73kHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_fdre_C_Q)         0.128     0.688 r  angle_73kHz_reg[1]/Q
                         net (fo=2, routed)           0.869     1.557    cordic_73k/out[1]
    SLICE_X67Y72         FDRE                                         r  cordic_73k/z_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.825    -0.819    cordic_73k/CLK
    SLICE_X67Y72         FDRE                                         r  cordic_73k/z_reg[0][1]/C
                         clock pessimism              0.000    -0.819    
                         clock uncertainty            0.267    -0.552    
    SLICE_X67Y72         FDRE (Hold_fdre_C_D)         0.025    -0.527    cordic_73k/z_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.106ns  (arrival time - required time)
  Source:                 angle_73kHz_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.141ns (13.285%)  route 0.920ns (86.715%))
  Logic Levels:           0  
  Clock Path Skew:        -1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.563     0.563    clk_160Mhz
    SLICE_X32Y115        FDRE                                         r  angle_73kHz_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  angle_73kHz_reg[26]/Q
                         net (fo=2, routed)           0.920     1.624    cordic_73k/out[26]
    SLICE_X62Y84         FDRE                                         r  cordic_73k/z_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.831    -0.813    cordic_73k/CLK
    SLICE_X62Y84         FDRE                                         r  cordic_73k/z_reg[0][26]/C
                         clock pessimism              0.000    -0.813    
                         clock uncertainty            0.267    -0.546    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.064    -0.482    cordic_73k/z_reg[0][26]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.177ns  (arrival time - required time)
  Source:                 angle_73kHz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.141ns (12.454%)  route 0.991ns (87.546%))
  Logic Levels:           0  
  Clock Path Skew:        -1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.563     0.563    clk_160Mhz
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  angle_73kHz_reg[19]/Q
                         net (fo=2, routed)           0.991     1.695    cordic_73k/out[19]
    SLICE_X62Y84         FDRE                                         r  cordic_73k/z_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.831    -0.813    cordic_73k/CLK
    SLICE_X62Y84         FDRE                                         r  cordic_73k/z_reg[0][19]/C
                         clock pessimism              0.000    -0.813    
                         clock uncertainty            0.267    -0.546    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.064    -0.482    cordic_73k/z_reg[0][19]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.197ns  (arrival time - required time)
  Source:                 angle_73kHz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.128ns (11.575%)  route 0.978ns (88.425%))
  Logic Levels:           0  
  Clock Path Skew:        -1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.560     0.560    clk_160Mhz
    SLICE_X37Y117        FDRE                                         r  angle_73kHz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_fdre_C_Q)         0.128     0.688 r  angle_73kHz_reg[10]/Q
                         net (fo=2, routed)           0.978     1.666    cordic_73k/out[10]
    SLICE_X69Y76         FDRE                                         r  cordic_73k/z_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.823    -0.821    cordic_73k/CLK
    SLICE_X69Y76         FDRE                                         r  cordic_73k/z_reg[0][10]/C
                         clock pessimism              0.000    -0.821    
                         clock uncertainty            0.267    -0.554    
    SLICE_X69Y76         FDRE (Hold_fdre_C_D)         0.023    -0.531    cordic_73k/z_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.200ns  (arrival time - required time)
  Source:                 angle_73kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.141ns (12.130%)  route 1.021ns (87.870%))
  Logic Levels:           0  
  Clock Path Skew:        -1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.560     0.560    clk_160Mhz
    SLICE_X37Y117        FDRE                                         r  angle_73kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  angle_73kHz_reg[0]/Q
                         net (fo=2, routed)           1.021     1.722    cordic_73k/out[0]
    SLICE_X67Y73         FDRE                                         r  cordic_73k/z_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.823    -0.821    cordic_73k/CLK
    SLICE_X67Y73         FDRE                                         r  cordic_73k/z_reg[0][0]/C
                         clock pessimism              0.000    -0.821    
                         clock uncertainty            0.267    -0.554    
    SLICE_X67Y73         FDRE (Hold_fdre_C_D)         0.076    -0.478    cordic_73k/z_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.206ns  (arrival time - required time)
  Source:                 angle_73kHz_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.342%)  route 1.001ns (87.658%))
  Logic Levels:           0  
  Clock Path Skew:        -1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.561     0.561    clk_160Mhz
    SLICE_X35Y116        FDRE                                         r  angle_73kHz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  angle_73kHz_reg[20]/Q
                         net (fo=2, routed)           1.001     1.703    cordic_73k/out[20]
    SLICE_X62Y75         FDRE                                         r  cordic_73k/z_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.821    -0.823    cordic_73k/CLK
    SLICE_X62Y75         FDRE                                         r  cordic_73k/z_reg[0][20]/C
                         clock pessimism              0.000    -0.823    
                         clock uncertainty            0.267    -0.556    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.053    -0.503    cordic_73k/z_reg[0][20]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.220ns  (arrival time - required time)
  Source:                 angle_73kHz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.128ns (11.345%)  route 1.000ns (88.655%))
  Logic Levels:           0  
  Clock Path Skew:        -1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.563     0.563    clk_160Mhz
    SLICE_X32Y115        FDRE                                         r  angle_73kHz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        FDRE (Prop_fdre_C_Q)         0.128     0.691 r  angle_73kHz_reg[24]/Q
                         net (fo=2, routed)           1.000     1.691    cordic_73k/out[24]
    SLICE_X63Y84         FDRE                                         r  cordic_73k/z_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.831    -0.813    cordic_73k/CLK
    SLICE_X63Y84         FDRE                                         r  cordic_73k/z_reg[0][24]/C
                         clock pessimism              0.000    -0.813    
                         clock uncertainty            0.267    -0.546    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.017    -0.529    cordic_73k/z_reg[0][24]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.222ns  (arrival time - required time)
  Source:                 angle_73kHz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.141ns (11.950%)  route 1.039ns (88.050%))
  Logic Levels:           0  
  Clock Path Skew:        -1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.563     0.563    clk_160Mhz
    SLICE_X33Y115        FDRE                                         r  angle_73kHz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  angle_73kHz_reg[15]/Q
                         net (fo=2, routed)           1.039     1.743    cordic_73k/out[15]
    SLICE_X67Y75         FDRE                                         r  cordic_73k/z_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.822    -0.822    cordic_73k/CLK
    SLICE_X67Y75         FDRE                                         r  cordic_73k/z_reg[0][15]/C
                         clock pessimism              0.000    -0.822    
                         clock uncertainty            0.267    -0.555    
    SLICE_X67Y75         FDRE (Hold_fdre_C_D)         0.076    -0.479    cordic_73k/z_reg[0][15]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.235ns  (arrival time - required time)
  Source:                 angle_73kHz_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.141ns (11.777%)  route 1.056ns (88.223%))
  Logic Levels:           0  
  Clock Path Skew:        -1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.560     0.560    clk_160Mhz
    SLICE_X37Y117        FDRE                                         r  angle_73kHz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  angle_73kHz_reg[8]/Q
                         net (fo=2, routed)           1.056     1.757    cordic_73k/out[8]
    SLICE_X67Y76         FDRE                                         r  cordic_73k/z_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.823    -0.821    cordic_73k/CLK
    SLICE_X67Y76         FDRE                                         r  cordic_73k/z_reg[0][8]/C
                         clock pessimism              0.000    -0.821    
                         clock uncertainty            0.267    -0.554    
    SLICE_X67Y76         FDRE (Hold_fdre_C_D)         0.076    -0.478    cordic_73k/z_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.245ns  (arrival time - required time)
  Source:                 angle_73kHz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cordic_73k/z_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out4_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.128ns (11.091%)  route 1.026ns (88.909%))
  Logic Levels:           0  
  Clock Path Skew:        -1.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.561     0.561    clk_160Mhz
    SLICE_X35Y116        FDRE                                         r  angle_73kHz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.128     0.689 r  angle_73kHz_reg[7]/Q
                         net (fo=2, routed)           1.026     1.715    cordic_73k/out[7]
    SLICE_X67Y75         FDRE                                         r  cordic_73k/z_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.822    -0.822    cordic_73k/CLK
    SLICE_X67Y75         FDRE                                         r  cordic_73k/z_reg[0][7]/C
                         clock pessimism              0.000    -0.822    
                         clock uncertainty            0.267    -0.555    
    SLICE_X67Y75         FDRE (Hold_fdre_C_D)         0.025    -0.530    cordic_73k/z_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  2.245    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack       18.941ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.941ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.853ns  (logic 0.348ns (40.813%)  route 0.505ns (59.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.505     0.853    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X77Y130        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X77Y130        FDRE (Setup_fdre_C_D)       -0.206    19.794    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.794    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                 18.941    

Slack (MET) :             19.051ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.744ns  (logic 0.348ns (46.797%)  route 0.396ns (53.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y127                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y127        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.396     0.744    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X72Y126        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y126        FDRE (Setup_fdre_C_D)       -0.205    19.795    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.795    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                 19.051    

Slack (MET) :             19.087ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.705ns  (logic 0.348ns (49.355%)  route 0.357ns (50.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X73Y129        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.357     0.705    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X77Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X77Y129        FDRE (Setup_fdre_C_D)       -0.208    19.792    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.792    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                 19.087    

Slack (MET) :             19.105ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.689ns  (logic 0.348ns (50.521%)  route 0.341ns (49.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.341     0.689    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X72Y126        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y126        FDRE (Setup_fdre_C_D)       -0.206    19.794    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.794    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                 19.105    

Slack (MET) :             19.124ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.654%)  route 0.367ns (51.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X73Y129        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.367     0.715    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X74Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X74Y129        FDRE (Setup_fdre_C_D)       -0.161    19.839    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.839    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 19.124    

Slack (MET) :             19.196ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.735ns  (logic 0.379ns (51.564%)  route 0.356ns (48.436%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y127                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X72Y127        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.356     0.735    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X72Y126        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y126        FDRE (Setup_fdre_C_D)       -0.069    19.931    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.931    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 19.196    

Slack (MET) :             19.203ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.726ns  (logic 0.379ns (52.211%)  route 0.347ns (47.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.347     0.726    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X72Y126        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X72Y126        FDRE (Setup_fdre_C_D)       -0.071    19.929    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.929    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 19.203    

Slack (MET) :             19.211ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.718ns  (logic 0.379ns (52.755%)  route 0.339ns (47.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.339     0.718    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X77Y130        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X77Y130        FDRE (Setup_fdre_C_D)       -0.071    19.929    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         19.929    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 19.211    

Slack (MET) :             19.229ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.742ns  (logic 0.379ns (51.089%)  route 0.363ns (48.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X73Y129        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.363     0.742    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X74Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X74Y129        FDRE (Setup_fdre_C_D)       -0.029    19.971    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                 19.229    

Slack (MET) :             19.241ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.734ns  (logic 0.379ns (51.664%)  route 0.355ns (48.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129                                     0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X73Y129        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.355     0.734    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X74Y129        FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X74Y129        FDRE (Setup_fdre_C_D)       -0.025    19.975    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                 19.241    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack        7.061ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.640%)  route 0.382ns (52.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115                                     0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.382     0.730    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X36Y116        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X36Y116        FDRE (Setup_fdre_C_D)       -0.209     7.791    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.705ns  (logic 0.348ns (49.371%)  route 0.357ns (50.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115                                     0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.357     0.705    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X37Y116        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X37Y116        FDRE (Setup_fdre_C_D)       -0.212     7.788    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.709ns  (logic 0.348ns (49.072%)  route 0.361ns (50.928%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115                                     0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.361     0.709    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X40Y116        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y116        FDRE (Setup_fdre_C_D)       -0.207     7.793    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.105ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.862ns  (logic 0.379ns (43.966%)  route 0.483ns (56.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115                                     0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.483     0.862    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y117        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y117        FDRE (Setup_fdre_C_D)       -0.033     7.967    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  7.105    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.928%)  route 0.378ns (52.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115                                     0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.378     0.726    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X38Y117        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y117        FDRE (Setup_fdre_C_D)       -0.166     7.834    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.766ns  (logic 0.379ns (49.456%)  route 0.387ns (50.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115                                     0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.387     0.766    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X36Y117        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X36Y117        FDRE (Setup_fdre_C_D)       -0.075     7.925    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  7.159    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.725ns  (logic 0.379ns (52.283%)  route 0.346ns (47.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115                                     0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.346     0.725    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X40Y116        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y116        FDRE (Setup_fdre_C_D)       -0.075     7.925    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.716ns  (logic 0.379ns (52.902%)  route 0.337ns (47.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115                                     0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.337     0.716    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X41Y115        FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y115        FDRE (Setup_fdre_C_D)       -0.075     7.925    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  7.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  ts_clk125

Setup :           36  Failing Endpoints,  Worst Slack       -1.234ns,  Total Violation      -29.686ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.234ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/FSM_sequential_eth_prepare_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        6.691ns  (logic 0.853ns (12.749%)  route 5.838ns (87.251%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 25.241 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 19.394 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.344    19.394    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.433    19.827 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.689    21.516    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.105    21.621 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           2.001    23.623    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I0_O)        0.105    23.728 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.662    24.390    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I0_O)        0.105    24.495 r  mac_inst/FSM_sequential_eth_prepare[4]_i_4/O
                         net (fo=1, routed)           0.680    25.176    mac_inst/FSM_sequential_eth_prepare[4]_i_4_n_0
    SLICE_X69Y120        LUT6 (Prop_lut6_I1_O)        0.105    25.281 r  mac_inst/FSM_sequential_eth_prepare[4]_i_1/O
                         net (fo=5, routed)           0.805    26.085    mac_inst/FSM_sequential_eth_prepare[4]_i_1_n_0
    SLICE_X68Y122        FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.241    25.241    mac_inst/clk_out2
    SLICE_X68Y122        FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[0]/C
                         clock pessimism              0.000    25.241    
                         clock uncertainty           -0.222    25.019    
    SLICE_X68Y122        FDRE (Setup_fdre_C_CE)      -0.168    24.851    mac_inst/FSM_sequential_eth_prepare_reg[0]
  -------------------------------------------------------------------
                         required time                         24.851    
                         arrival time                         -26.085    
  -------------------------------------------------------------------
                         slack                                 -1.234    

Slack (VIOLATED) :        -1.221ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/FSM_sequential_eth_prepare_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        6.678ns  (logic 0.853ns (12.774%)  route 5.825ns (87.226%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 25.241 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 19.394 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.344    19.394    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.433    19.827 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.689    21.516    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.105    21.621 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           2.001    23.623    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I0_O)        0.105    23.728 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.662    24.390    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I0_O)        0.105    24.495 r  mac_inst/FSM_sequential_eth_prepare[4]_i_4/O
                         net (fo=1, routed)           0.680    25.176    mac_inst/FSM_sequential_eth_prepare[4]_i_4_n_0
    SLICE_X69Y120        LUT6 (Prop_lut6_I1_O)        0.105    25.281 r  mac_inst/FSM_sequential_eth_prepare[4]_i_1/O
                         net (fo=5, routed)           0.791    26.072    mac_inst/FSM_sequential_eth_prepare[4]_i_1_n_0
    SLICE_X68Y121        FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.241    25.241    mac_inst/clk_out2
    SLICE_X68Y121        FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[1]/C
                         clock pessimism              0.000    25.241    
                         clock uncertainty           -0.222    25.019    
    SLICE_X68Y121        FDRE (Setup_fdre_C_CE)      -0.168    24.851    mac_inst/FSM_sequential_eth_prepare_reg[1]
  -------------------------------------------------------------------
                         required time                         24.851    
                         arrival time                         -26.072    
  -------------------------------------------------------------------
                         slack                                 -1.221    

Slack (VIOLATED) :        -1.133ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/FSM_sequential_eth_prepare_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        6.591ns  (logic 0.853ns (12.941%)  route 5.738ns (87.059%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 25.243 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 19.394 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.344    19.394    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.433    19.827 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.689    21.516    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.105    21.621 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           2.001    23.623    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I0_O)        0.105    23.728 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.662    24.390    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I0_O)        0.105    24.495 r  mac_inst/FSM_sequential_eth_prepare[4]_i_4/O
                         net (fo=1, routed)           0.680    25.176    mac_inst/FSM_sequential_eth_prepare[4]_i_4_n_0
    SLICE_X69Y120        LUT6 (Prop_lut6_I1_O)        0.105    25.281 r  mac_inst/FSM_sequential_eth_prepare[4]_i_1/O
                         net (fo=5, routed)           0.705    25.986    mac_inst/FSM_sequential_eth_prepare[4]_i_1_n_0
    SLICE_X69Y120        FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.243    25.243    mac_inst/clk_out2
    SLICE_X69Y120        FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[2]/C
                         clock pessimism              0.000    25.243    
                         clock uncertainty           -0.222    25.021    
    SLICE_X69Y120        FDRE (Setup_fdre_C_CE)      -0.168    24.853    mac_inst/FSM_sequential_eth_prepare_reg[2]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                         -25.986    
  -------------------------------------------------------------------
                         slack                                 -1.133    

Slack (VIOLATED) :        -1.133ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/FSM_sequential_eth_prepare_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        6.591ns  (logic 0.853ns (12.941%)  route 5.738ns (87.059%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 25.243 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 19.394 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.344    19.394    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.433    19.827 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.689    21.516    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.105    21.621 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           2.001    23.623    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I0_O)        0.105    23.728 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.662    24.390    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I0_O)        0.105    24.495 r  mac_inst/FSM_sequential_eth_prepare[4]_i_4/O
                         net (fo=1, routed)           0.680    25.176    mac_inst/FSM_sequential_eth_prepare[4]_i_4_n_0
    SLICE_X69Y120        LUT6 (Prop_lut6_I1_O)        0.105    25.281 r  mac_inst/FSM_sequential_eth_prepare[4]_i_1/O
                         net (fo=5, routed)           0.705    25.986    mac_inst/FSM_sequential_eth_prepare[4]_i_1_n_0
    SLICE_X69Y120        FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.243    25.243    mac_inst/clk_out2
    SLICE_X69Y120        FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[3]/C
                         clock pessimism              0.000    25.243    
                         clock uncertainty           -0.222    25.021    
    SLICE_X69Y120        FDRE (Setup_fdre_C_CE)      -0.168    24.853    mac_inst/FSM_sequential_eth_prepare_reg[3]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                         -25.986    
  -------------------------------------------------------------------
                         slack                                 -1.133    

Slack (VIOLATED) :        -1.133ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/FSM_sequential_eth_prepare_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        6.591ns  (logic 0.853ns (12.941%)  route 5.738ns (87.059%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 25.243 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 19.394 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.344    19.394    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.433    19.827 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.689    21.516    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.105    21.621 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           2.001    23.623    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I0_O)        0.105    23.728 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.662    24.390    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I0_O)        0.105    24.495 r  mac_inst/FSM_sequential_eth_prepare[4]_i_4/O
                         net (fo=1, routed)           0.680    25.176    mac_inst/FSM_sequential_eth_prepare[4]_i_4_n_0
    SLICE_X69Y120        LUT6 (Prop_lut6_I1_O)        0.105    25.281 r  mac_inst/FSM_sequential_eth_prepare[4]_i_1/O
                         net (fo=5, routed)           0.705    25.986    mac_inst/FSM_sequential_eth_prepare[4]_i_1_n_0
    SLICE_X69Y120        FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.243    25.243    mac_inst/clk_out2
    SLICE_X69Y120        FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[4]/C
                         clock pessimism              0.000    25.243    
                         clock uncertainty           -0.222    25.021    
    SLICE_X69Y120        FDRE (Setup_fdre_C_CE)      -0.168    24.853    mac_inst/FSM_sequential_eth_prepare_reg[4]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                         -25.986    
  -------------------------------------------------------------------
                         slack                                 -1.133    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26010_timeout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        6.392ns  (logic 0.748ns (11.702%)  route 5.644ns (88.298%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 25.323 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 19.394 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.344    19.394    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.433    19.827 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.689    21.516    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.105    21.621 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           2.001    23.623    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I0_O)        0.105    23.728 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.753    24.480    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I0_O)        0.105    24.585 r  mac_inst/dfs_26010_timeout[25]_i_1/O
                         net (fo=26, routed)          1.201    25.787    mac_inst/dfs_26010_timeout[25]_i_1_n_0
    SLICE_X79Y113        FDRE                                         r  mac_inst/dfs_26010_timeout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.323    25.323    mac_inst/clk_out2
    SLICE_X79Y113        FDRE                                         r  mac_inst/dfs_26010_timeout_reg[1]/C
                         clock pessimism              0.000    25.323    
                         clock uncertainty           -0.222    25.101    
    SLICE_X79Y113        FDRE (Setup_fdre_C_R)       -0.352    24.749    mac_inst/dfs_26010_timeout_reg[1]
  -------------------------------------------------------------------
                         required time                         24.749    
                         arrival time                         -25.787    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26010_timeout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        6.392ns  (logic 0.748ns (11.702%)  route 5.644ns (88.298%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 25.323 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 19.394 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.344    19.394    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.433    19.827 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.689    21.516    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.105    21.621 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           2.001    23.623    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I0_O)        0.105    23.728 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.753    24.480    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I0_O)        0.105    24.585 r  mac_inst/dfs_26010_timeout[25]_i_1/O
                         net (fo=26, routed)          1.201    25.787    mac_inst/dfs_26010_timeout[25]_i_1_n_0
    SLICE_X79Y113        FDRE                                         r  mac_inst/dfs_26010_timeout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.323    25.323    mac_inst/clk_out2
    SLICE_X79Y113        FDRE                                         r  mac_inst/dfs_26010_timeout_reg[2]/C
                         clock pessimism              0.000    25.323    
                         clock uncertainty           -0.222    25.101    
    SLICE_X79Y113        FDRE (Setup_fdre_C_R)       -0.352    24.749    mac_inst/dfs_26010_timeout_reg[2]
  -------------------------------------------------------------------
                         required time                         24.749    
                         arrival time                         -25.787    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26010_timeout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        6.392ns  (logic 0.748ns (11.702%)  route 5.644ns (88.298%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 25.323 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 19.394 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.344    19.394    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.433    19.827 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.689    21.516    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.105    21.621 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           2.001    23.623    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I0_O)        0.105    23.728 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.753    24.480    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I0_O)        0.105    24.585 r  mac_inst/dfs_26010_timeout[25]_i_1/O
                         net (fo=26, routed)          1.201    25.787    mac_inst/dfs_26010_timeout[25]_i_1_n_0
    SLICE_X79Y113        FDRE                                         r  mac_inst/dfs_26010_timeout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.323    25.323    mac_inst/clk_out2
    SLICE_X79Y113        FDRE                                         r  mac_inst/dfs_26010_timeout_reg[3]/C
                         clock pessimism              0.000    25.323    
                         clock uncertainty           -0.222    25.101    
    SLICE_X79Y113        FDRE (Setup_fdre_C_R)       -0.352    24.749    mac_inst/dfs_26010_timeout_reg[3]
  -------------------------------------------------------------------
                         required time                         24.749    
                         arrival time                         -25.787    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26010_timeout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        6.392ns  (logic 0.748ns (11.702%)  route 5.644ns (88.298%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 25.323 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 19.394 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.344    19.394    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.433    19.827 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.689    21.516    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.105    21.621 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           2.001    23.623    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I0_O)        0.105    23.728 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.753    24.480    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I0_O)        0.105    24.585 r  mac_inst/dfs_26010_timeout[25]_i_1/O
                         net (fo=26, routed)          1.201    25.787    mac_inst/dfs_26010_timeout[25]_i_1_n_0
    SLICE_X79Y113        FDRE                                         r  mac_inst/dfs_26010_timeout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.323    25.323    mac_inst/clk_out2
    SLICE_X79Y113        FDRE                                         r  mac_inst/dfs_26010_timeout_reg[4]/C
                         clock pessimism              0.000    25.323    
                         clock uncertainty           -0.222    25.101    
    SLICE_X79Y113        FDRE (Setup_fdre_C_R)       -0.352    24.749    mac_inst/dfs_26010_timeout_reg[4]
  -------------------------------------------------------------------
                         required time                         24.749    
                         arrival time                         -25.787    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -1.006ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26010_timeout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@24.000ns - clk_out3_pll rise@20.000ns)
  Data Path Delay:        6.360ns  (logic 0.748ns (11.761%)  route 5.612ns (88.239%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 25.322 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 19.394 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    16.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    17.969    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.050 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         1.344    19.394    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.433    19.827 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           1.689    21.516    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.105    21.621 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           2.001    23.623    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I0_O)        0.105    23.728 r  mac_inst/dfs_26010_timeout[25]_i_4/O
                         net (fo=2, routed)           0.753    24.480    mac_inst/dfs_26010_timeout[25]_i_4_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I0_O)        0.105    24.585 r  mac_inst/dfs_26010_timeout[25]_i_1/O
                         net (fo=26, routed)          1.169    25.754    mac_inst/dfs_26010_timeout[25]_i_1_n_0
    SLICE_X79Y114        FDRE                                         r  mac_inst/dfs_26010_timeout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    24.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.322    25.322    mac_inst/clk_out2
    SLICE_X79Y114        FDRE                                         r  mac_inst/dfs_26010_timeout_reg[5]/C
                         clock pessimism              0.000    25.322    
                         clock uncertainty           -0.222    25.100    
    SLICE_X79Y114        FDRE (Setup_fdre_C_R)       -0.352    24.748    mac_inst/dfs_26010_timeout_reg[5]
  -------------------------------------------------------------------
                         required time                         24.748    
                         arrival time                         -25.754    
  -------------------------------------------------------------------
                         slack                                 -1.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/FSM_sequential_eth_prepare_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.299ns (14.659%)  route 1.741ns (85.341%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.551    -0.585    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.421 f  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.850     0.429    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.045     0.474 f  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           0.464     0.938    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X66Y125        LUT6 (Prop_lut6_I1_O)        0.045     0.983 f  mac_inst/FSM_sequential_eth_prepare[1]_i_3/O
                         net (fo=1, routed)           0.427     1.410    mac_inst/FSM_sequential_eth_prepare[1]_i_3_n_0
    SLICE_X68Y121        LUT6 (Prop_lut6_I4_O)        0.045     1.455 r  mac_inst/FSM_sequential_eth_prepare[1]_i_1/O
                         net (fo=1, routed)           0.000     1.455    mac_inst/eth_prepare__1[1]
    SLICE_X68Y121        FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.824     0.824    mac_inst/clk_out2
    SLICE_X68Y121        FDRE                                         r  mac_inst/FSM_sequential_eth_prepare_reg[1]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.222     1.046    
    SLICE_X68Y121        FDRE (Hold_fdre_C_D)         0.091     1.137    mac_inst/FSM_sequential_eth_prepare_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/fifo_26100_st_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.254ns (12.660%)  route 1.752ns (87.340%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.551    -0.585    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.850     0.429    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.045     0.474 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           0.358     0.832    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X66Y125        LUT6 (Prop_lut6_I2_O)        0.045     0.877 r  mac_inst/fifo_26100_st[4]_i_1/O
                         net (fo=9, routed)           0.544     1.422    mac_inst/fifo_26100_st[4]_i_1_n_0
    SLICE_X76Y116        FDRE                                         r  mac_inst/fifo_26100_st_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.859     0.859    mac_inst/clk_out2
    SLICE_X76Y116        FDRE                                         r  mac_inst/fifo_26100_st_reg[1]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.222     1.081    
    SLICE_X76Y116        FDRE (Hold_fdre_C_CE)       -0.016     1.065    mac_inst/fifo_26100_st_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/fifo_26100_st_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.254ns (12.660%)  route 1.752ns (87.340%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.551    -0.585    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.850     0.429    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.045     0.474 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           0.358     0.832    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X66Y125        LUT6 (Prop_lut6_I2_O)        0.045     0.877 r  mac_inst/fifo_26100_st[4]_i_1/O
                         net (fo=9, routed)           0.544     1.422    mac_inst/fifo_26100_st[4]_i_1_n_0
    SLICE_X76Y116        FDRE                                         r  mac_inst/fifo_26100_st_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.859     0.859    mac_inst/clk_out2
    SLICE_X76Y116        FDRE                                         r  mac_inst/fifo_26100_st_reg[2]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.222     1.081    
    SLICE_X76Y116        FDRE (Hold_fdre_C_CE)       -0.016     1.065    mac_inst/fifo_26100_st_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/fifo_26100_st_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.254ns (12.163%)  route 1.834ns (87.837%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.551    -0.585    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.850     0.429    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.045     0.474 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           0.358     0.832    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X66Y125        LUT6 (Prop_lut6_I2_O)        0.045     0.877 r  mac_inst/fifo_26100_st[4]_i_1/O
                         net (fo=9, routed)           0.626     1.504    mac_inst/fifo_26100_st[4]_i_1_n_0
    SLICE_X78Y116        FDRE                                         r  mac_inst/fifo_26100_st_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.860     0.860    mac_inst/clk_out2
    SLICE_X78Y116        FDRE                                         r  mac_inst/fifo_26100_st_reg[5]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.222     1.083    
    SLICE_X78Y116        FDRE (Hold_fdre_C_CE)       -0.016     1.067    mac_inst/fifo_26100_st_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/fifo_26100_st_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.254ns (12.163%)  route 1.834ns (87.837%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.551    -0.585    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.850     0.429    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.045     0.474 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           0.358     0.832    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X66Y125        LUT6 (Prop_lut6_I2_O)        0.045     0.877 r  mac_inst/fifo_26100_st[4]_i_1/O
                         net (fo=9, routed)           0.626     1.504    mac_inst/fifo_26100_st[4]_i_1_n_0
    SLICE_X78Y116        FDRE                                         r  mac_inst/fifo_26100_st_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.860     0.860    mac_inst/clk_out2
    SLICE_X78Y116        FDRE                                         r  mac_inst/fifo_26100_st_reg[6]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.222     1.083    
    SLICE_X78Y116        FDRE (Hold_fdre_C_CE)       -0.016     1.067    mac_inst/fifo_26100_st_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/fifo_26100_st_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.254ns (12.163%)  route 1.834ns (87.837%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.551    -0.585    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.850     0.429    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.045     0.474 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           0.358     0.832    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X66Y125        LUT6 (Prop_lut6_I2_O)        0.045     0.877 r  mac_inst/fifo_26100_st[4]_i_1/O
                         net (fo=9, routed)           0.626     1.504    mac_inst/fifo_26100_st[4]_i_1_n_0
    SLICE_X78Y116        FDRE                                         r  mac_inst/fifo_26100_st_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.860     0.860    mac_inst/clk_out2
    SLICE_X78Y116        FDRE                                         r  mac_inst/fifo_26100_st_reg[7]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.222     1.083    
    SLICE_X78Y116        FDRE (Hold_fdre_C_CE)       -0.016     1.067    mac_inst/fifo_26100_st_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/fifo_26100_st_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.254ns (12.300%)  route 1.811ns (87.700%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.551    -0.585    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.850     0.429    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.045     0.474 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           0.358     0.832    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X66Y125        LUT6 (Prop_lut6_I2_O)        0.045     0.877 r  mac_inst/fifo_26100_st[4]_i_1/O
                         net (fo=9, routed)           0.603     1.480    mac_inst/fifo_26100_st[4]_i_1_n_0
    SLICE_X77Y116        FDRE                                         r  mac_inst/fifo_26100_st_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.859     0.859    mac_inst/clk_out2
    SLICE_X77Y116        FDRE                                         r  mac_inst/fifo_26100_st_reg[3]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.222     1.081    
    SLICE_X77Y116        FDRE (Hold_fdre_C_CE)       -0.039     1.042    mac_inst/fifo_26100_st_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26100_timeout_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.299ns (14.180%)  route 1.810ns (85.820%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.551    -0.585    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.850     0.429    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.045     0.474 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           0.396     0.870    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X66Y125        LUT6 (Prop_lut6_I0_O)        0.045     0.915 r  mac_inst/dfs_26100_timeout[25]_i_4/O
                         net (fo=2, routed)           0.305     1.220    mac_inst/dfs_26100_timeout[25]_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I0_O)        0.045     1.265 r  mac_inst/dfs_26100_timeout[25]_i_1/O
                         net (fo=26, routed)          0.259     1.524    mac_inst/dfs_26100_timeout[25]_i_1_n_0
    SLICE_X70Y117        FDRE                                         r  mac_inst/dfs_26100_timeout_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.827     0.827    mac_inst/clk_out2
    SLICE_X70Y117        FDRE                                         r  mac_inst/dfs_26100_timeout_reg[25]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.222     1.050    
    SLICE_X70Y117        FDRE (Hold_fdre_C_R)         0.009     1.059    mac_inst/dfs_26100_timeout_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/fifo_26010_st_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.299ns (13.390%)  route 1.934ns (86.610%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.551    -0.585    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.850     0.429    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.045     0.474 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           0.845     1.319    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X75Y124        LUT6 (Prop_lut6_I2_O)        0.045     1.364 r  mac_inst/fifo_26010_st[6]_i_2/O
                         net (fo=9, routed)           0.239     1.603    mac_inst/fifo_26010_st[6]_i_2_n_0
    SLICE_X75Y124        LUT6 (Prop_lut6_I4_O)        0.045     1.648 r  mac_inst/fifo_26010_st[0]_i_1/O
                         net (fo=1, routed)           0.000     1.648    mac_inst/fifo_26010_st[0]_i_1_n_0
    SLICE_X75Y124        FDRE                                         r  mac_inst/fifo_26010_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.850     0.850    mac_inst/clk_out2
    SLICE_X75Y124        FDRE                                         r  mac_inst/fifo_26010_st_reg[0]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.222     1.072    
    SLICE_X75Y124        FDRE (Hold_fdre_C_D)         0.092     1.164    mac_inst/fifo_26010_st_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/eop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_inst/dfs_26100_timeout_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.299ns (14.014%)  route 1.835ns (85.986%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=515, routed)         0.551    -0.585    rs485_dfs_inst/clk_out3
    SLICE_X66Y125        FDRE                                         r  rs485_dfs_inst/eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  rs485_dfs_inst/eop_reg/Q
                         net (fo=1, routed)           0.850     0.429    rs485_dfs_inst/dfs_rx_eop
    SLICE_X67Y125        LUT6 (Prop_lut6_I0_O)        0.045     0.474 r  rs485_dfs_inst/fifo_26100_st[4]_i_3/O
                         net (fo=7, routed)           0.396     0.870    mac_inst/dfs_rx_rd_en_reg_0
    SLICE_X66Y125        LUT6 (Prop_lut6_I0_O)        0.045     0.915 r  mac_inst/dfs_26100_timeout[25]_i_4/O
                         net (fo=2, routed)           0.305     1.220    mac_inst/dfs_26100_timeout[25]_i_4_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I0_O)        0.045     1.265 r  mac_inst/dfs_26100_timeout[25]_i_1/O
                         net (fo=26, routed)          0.284     1.549    mac_inst/dfs_26100_timeout[25]_i_1_n_0
    SLICE_X70Y113        FDRE                                         r  mac_inst/dfs_26100_timeout_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.831     0.831    mac_inst/clk_out2
    SLICE_X70Y113        FDRE                                         r  mac_inst/dfs_26100_timeout_reg[10]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.222     1.053    
    SLICE_X70Y113        FDRE (Hold_fdre_C_R)         0.009     1.062    mac_inst/dfs_26100_timeout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.487    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_pll
  To Clock:  ts_clk125

Setup :           60  Failing Endpoints,  Worst Slack       -2.354ns,  Total Violation      -85.106ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@104.000ns - clk_out4_pll rise@100.000ns)
  Data Path Delay:        4.795ns  (logic 3.375ns (70.392%)  route 1.420ns (29.608%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 105.422 - 104.000 ) 
    Source Clock Delay      (SCD):    -0.418ns = ( 99.582 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428   101.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    96.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    97.969    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    98.050 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.532    99.582    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.375   102.957 r  Q_in/P[15]
                         net (fo=15, routed)          1.420   104.377    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    104.000   104.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   104.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   105.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   105.422    
                         clock uncertainty           -0.267   105.155    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.132   102.023    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        102.023    
                         arrival time                        -104.377    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@104.000ns - clk_out4_pll rise@100.000ns)
  Data Path Delay:        4.795ns  (logic 3.375ns (70.392%)  route 1.420ns (29.608%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 105.422 - 104.000 ) 
    Source Clock Delay      (SCD):    -0.418ns = ( 99.582 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428   101.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    96.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    97.969    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    98.050 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.532    99.582    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.375   102.957 r  Q_in/P[15]
                         net (fo=15, routed)          1.420   104.377    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    104.000   104.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   104.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   105.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   105.422    
                         clock uncertainty           -0.267   105.155    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.132   102.023    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        102.023    
                         arrival time                        -104.377    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@104.000ns - clk_out4_pll rise@100.000ns)
  Data Path Delay:        4.795ns  (logic 3.375ns (70.392%)  route 1.420ns (29.608%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 105.422 - 104.000 ) 
    Source Clock Delay      (SCD):    -0.418ns = ( 99.582 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428   101.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    96.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    97.969    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    98.050 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.532    99.582    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.375   102.957 r  Q_in/P[15]
                         net (fo=15, routed)          1.420   104.377    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    104.000   104.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   104.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   105.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   105.422    
                         clock uncertainty           -0.267   105.155    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.132   102.023    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        102.023    
                         arrival time                        -104.377    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.339ns  (required time - arrival time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@104.000ns - clk_out4_pll rise@100.000ns)
  Data Path Delay:        4.779ns  (logic 3.375ns (70.616%)  route 1.404ns (29.384%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 105.422 - 104.000 ) 
    Source Clock Delay      (SCD):    -0.418ns = ( 99.582 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428   101.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    96.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    97.969    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    98.050 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.532    99.582    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      3.375   102.957 r  Q_in/P[11]
                         net (fo=1, routed)           1.404   104.362    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    104.000   104.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   104.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   105.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   105.422    
                         clock uncertainty           -0.267   105.155    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.132   102.023    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        102.023    
                         arrival time                        -104.362    
  -------------------------------------------------------------------
                         slack                                 -2.339    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@104.000ns - clk_out4_pll rise@100.000ns)
  Data Path Delay:        4.760ns  (logic 3.375ns (70.900%)  route 1.385ns (29.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 105.422 - 104.000 ) 
    Source Clock Delay      (SCD):    -0.418ns = ( 99.582 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428   101.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    96.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    97.969    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    98.050 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.532    99.582    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.375   102.957 r  Q_in/P[15]
                         net (fo=15, routed)          1.385   104.343    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    104.000   104.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   104.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   105.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   105.422    
                         clock uncertainty           -0.267   105.155    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -3.132   102.023    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        102.023    
                         arrival time                        -104.343    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@104.000ns - clk_out4_pll rise@100.000ns)
  Data Path Delay:        4.760ns  (logic 3.375ns (70.900%)  route 1.385ns (29.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 105.422 - 104.000 ) 
    Source Clock Delay      (SCD):    -0.418ns = ( 99.582 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428   101.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    96.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    97.969    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    98.050 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.532    99.582    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.375   102.957 r  Q_in/P[15]
                         net (fo=15, routed)          1.385   104.343    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    104.000   104.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   104.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   105.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   105.422    
                         clock uncertainty           -0.267   105.155    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -3.132   102.023    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        102.023    
                         arrival time                        -104.343    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@104.000ns - clk_out4_pll rise@100.000ns)
  Data Path Delay:        4.736ns  (logic 3.375ns (71.259%)  route 1.361ns (28.741%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 105.422 - 104.000 ) 
    Source Clock Delay      (SCD):    -0.418ns = ( 99.582 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428   101.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    96.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    97.969    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    98.050 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.532    99.582    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.375   102.957 r  Q_in/P[15]
                         net (fo=15, routed)          1.361   104.319    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    104.000   104.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   104.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   105.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   105.422    
                         clock uncertainty           -0.267   105.155    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.132   102.023    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        102.023    
                         arrival time                        -104.319    
  -------------------------------------------------------------------
                         slack                                 -2.296    

Slack (VIOLATED) :        -2.295ns  (required time - arrival time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@104.000ns - clk_out4_pll rise@100.000ns)
  Data Path Delay:        4.736ns  (logic 3.375ns (71.266%)  route 1.361ns (28.734%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 105.422 - 104.000 ) 
    Source Clock Delay      (SCD):    -0.418ns = ( 99.582 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428   101.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    96.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    97.969    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    98.050 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.532    99.582    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      3.375   102.957 r  Q_in/P[9]
                         net (fo=1, routed)           1.361   104.318    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[9]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    104.000   104.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   104.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   105.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   105.422    
                         clock uncertainty           -0.267   105.155    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.132   102.023    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        102.023    
                         arrival time                        -104.318    
  -------------------------------------------------------------------
                         slack                                 -2.295    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@104.000ns - clk_out4_pll rise@100.000ns)
  Data Path Delay:        4.734ns  (logic 3.375ns (71.296%)  route 1.359ns (28.704%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 105.422 - 104.000 ) 
    Source Clock Delay      (SCD):    -0.418ns = ( 99.582 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428   101.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    96.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    97.969    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    98.050 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.532    99.582    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.375   102.957 r  Q_in/P[15]
                         net (fo=15, routed)          1.359   104.316    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    104.000   104.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   104.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   105.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   105.422    
                         clock uncertainty           -0.267   105.155    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -3.132   102.023    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        102.023    
                         arrival time                        -104.316    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.291ns  (required time - arrival time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@104.000ns - clk_out4_pll rise@100.000ns)
  Data Path Delay:        4.732ns  (logic 3.375ns (71.325%)  route 1.357ns (28.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 105.422 - 104.000 ) 
    Source Clock Delay      (SCD):    -0.418ns = ( 99.582 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                    100.000   100.000 r  
    U22                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428   101.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.238    96.255 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    97.969    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    98.050 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         1.532    99.582    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      3.375   102.957 r  Q_in/P[6]
                         net (fo=1, routed)           1.357   104.314    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[6]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    104.000   104.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   104.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   105.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   105.422    
                         clock uncertainty           -0.267   105.155    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.132   102.023    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        102.023    
                         arrival time                        -104.314    
  -------------------------------------------------------------------
                         slack                                 -2.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.674ns (50.039%)  route 0.673ns (49.961%))
  Logic Levels:           0  
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.678    -0.457    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.674     0.217 r  Q_in/P[3]
                         net (fo=1, routed)           0.673     0.890    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[3]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.952     0.952    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000     0.952    
                         clock uncertainty            0.267     1.219    
    DSP48_X2Y39          DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                     -0.455     0.764    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.674ns (49.851%)  route 0.678ns (50.149%))
  Logic Levels:           0  
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.678    -0.457    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.674     0.217 r  Q_in/P[13]
                         net (fo=1, routed)           0.678     0.895    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[13]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.952     0.952    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000     0.952    
                         clock uncertainty            0.267     1.219    
    DSP48_X2Y39          DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                     -0.455     0.764    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.674ns (49.649%)  route 0.684ns (50.351%))
  Logic Levels:           0  
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.678    -0.457    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.674     0.217 r  Q_in/P[7]
                         net (fo=1, routed)           0.684     0.900    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[7]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.952     0.952    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000     0.952    
                         clock uncertainty            0.267     1.219    
    DSP48_X2Y39          DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                     -0.455     0.764    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.674ns (48.773%)  route 0.708ns (51.227%))
  Logic Levels:           0  
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.678    -0.457    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.674     0.217 r  Q_in/P[14]
                         net (fo=1, routed)           0.708     0.925    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[14]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.952     0.952    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000     0.952    
                         clock uncertainty            0.267     1.219    
    DSP48_X2Y39          DSP48E1 (Hold_dsp48e1_CLK_A[14])
                                                     -0.455     0.764    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.674ns (48.261%)  route 0.723ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.678    -0.457    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.674     0.217 r  Q_in/P[12]
                         net (fo=1, routed)           0.723     0.939    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[12]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.952     0.952    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000     0.952    
                         clock uncertainty            0.267     1.219    
    DSP48_X2Y39          DSP48E1 (Hold_dsp48e1_CLK_A[12])
                                                     -0.455     0.764    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.674ns (48.136%)  route 0.726ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.678    -0.457    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.674     0.217 r  Q_in/P[2]
                         net (fo=1, routed)           0.726     0.943    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[2]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.952     0.952    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000     0.952    
                         clock uncertainty            0.267     1.219    
    DSP48_X2Y39          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -0.455     0.764    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.674ns (47.837%)  route 0.735ns (52.163%))
  Logic Levels:           0  
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.678    -0.457    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.674     0.217 r  Q_in/P[1]
                         net (fo=1, routed)           0.735     0.952    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[1]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.952     0.952    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000     0.952    
                         clock uncertainty            0.267     1.219    
    DSP48_X2Y39          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                     -0.455     0.764    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.674ns (47.680%)  route 0.740ns (52.320%))
  Logic Levels:           0  
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.678    -0.457    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.674     0.217 r  Q_in/P[4]
                         net (fo=1, routed)           0.740     0.956    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.952     0.952    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000     0.952    
                         clock uncertainty            0.267     1.219    
    DSP48_X2Y39          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                     -0.455     0.764    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.674ns (47.680%)  route 0.740ns (52.320%))
  Logic Levels:           0  
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.678    -0.457    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.674     0.217 r  Q_in/P[8]
                         net (fo=1, routed)           0.740     0.956    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[8]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.952     0.952    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000     0.952    
                         clock uncertainty            0.267     1.219    
    DSP48_X2Y39          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.455     0.764    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Q_in/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - clk_out4_pll rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.674ns (47.635%)  route 0.741ns (52.365%))
  Logic Levels:           0  
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out4_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout4_buf/O
                         net (fo=945, routed)         0.678    -0.457    clk_10Mhz
    DSP48_X2Y36          DSP48E1                                      r  Q_in/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.674     0.217 r  Q_in/P[0]
                         net (fo=1, routed)           0.741     0.958    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/A[0]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.952     0.952    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000     0.952    
                         clock uncertainty            0.267     1.219    
    DSP48_X2Y39          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                     -0.455     0.764    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  ts_PHY_RXC
  To Clock:  ts_clk125

Setup :          152  Failing Endpoints,  Worst Slack       -2.073ns,  Total Violation      -96.118ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.073ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[32]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.454ns  (logic 0.857ns (34.915%)  route 1.597ns (65.085%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 9.236 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns = ( 8.640 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.342     8.640    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X50Y121        FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[32]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.437     9.077 r  mac_inst/eth_ARP_MAC_src_reg[32]/Q
                         net (fo=4, routed)           0.837     9.913    mac_inst/data1[0]
    SLICE_X48Y121        LUT6 (Prop_lut6_I2_O)        0.105    10.018 r  mac_inst/fifo_eth_arp_din[0]_i_10/O
                         net (fo=1, routed)           0.241    10.259    mac_inst/fifo_eth_arp_din[0]_i_10_n_0
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.105    10.364 r  mac_inst/fifo_eth_arp_din[0]_i_6/O
                         net (fo=1, routed)           0.122    10.486    mac_inst/fifo_eth_arp_din[0]_i_6_n_0
    SLICE_X48Y123        LUT6 (Prop_lut6_I0_O)        0.105    10.591 r  mac_inst/fifo_eth_arp_din[0]_i_2/O
                         net (fo=1, routed)           0.398    10.989    mac_inst/fifo_eth_arp_din[0]_i_2_n_0
    SLICE_X49Y123        LUT6 (Prop_lut6_I0_O)        0.105    11.094 r  mac_inst/fifo_eth_arp_din[0]_i_1/O
                         net (fo=1, routed)           0.000    11.094    mac_inst/fifo_eth_arp_din__0[0]
    SLICE_X49Y123        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.236     9.236    mac_inst/clk_out2
    SLICE_X49Y123        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[0]/C
                         clock pessimism              0.000     9.236    
                         clock uncertainty           -0.247     8.989    
    SLICE_X49Y123        FDRE (Setup_fdre_C_D)        0.032     9.021    mac_inst/fifo_eth_arp_din_reg[0]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                 -2.073    

Slack (VIOLATED) :        -2.030ns  (required time - arrival time)
  Source:                 mac_inst/eth_type_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.406ns  (logic 0.699ns (29.050%)  route 1.707ns (70.950%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 9.230 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns = ( 8.639 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.341     8.639    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X47Y124        FDRE                                         r  mac_inst/eth_type_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.384     9.023 r  mac_inst/eth_type_reg[14]/Q
                         net (fo=3, routed)           0.598     9.621    mac_inst/data12[6]
    SLICE_X49Y125        LUT6 (Prop_lut6_I4_O)        0.105     9.726 r  mac_inst/fifo_eth_arp_din[6]_i_11/O
                         net (fo=1, routed)           0.646    10.373    mac_inst/fifo_eth_arp_din[6]_i_11_n_0
    SLICE_X53Y125        LUT6 (Prop_lut6_I4_O)        0.105    10.478 r  mac_inst/fifo_eth_arp_din[6]_i_6/O
                         net (fo=1, routed)           0.462    10.940    mac_inst/fifo_eth_arp_din[6]_i_6_n_0
    SLICE_X55Y123        LUT6 (Prop_lut6_I5_O)        0.105    11.045 r  mac_inst/fifo_eth_arp_din[6]_i_1/O
                         net (fo=1, routed)           0.000    11.045    mac_inst/fifo_eth_arp_din__0[6]
    SLICE_X55Y123        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.230     9.230    mac_inst/clk_out2
    SLICE_X55Y123        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[6]/C
                         clock pessimism              0.000     9.230    
                         clock uncertainty           -0.247     8.983    
    SLICE_X55Y123        FDRE (Setup_fdre_C_D)        0.032     9.015    mac_inst/fifo_eth_arp_din_reg[6]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                 -2.030    

Slack (VIOLATED) :        -1.761ns  (required time - arrival time)
  Source:                 mac_inst/eth_type_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.139ns  (logic 0.699ns (32.672%)  route 1.440ns (67.328%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 9.234 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns = ( 8.639 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.341     8.639    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X49Y125        FDRE                                         r  mac_inst/eth_type_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDRE (Prop_fdre_C_Q)         0.384     9.023 r  mac_inst/eth_type_reg[5]/Q
                         net (fo=1, routed)           0.547     9.570    mac_inst/eth_type_reg_n_0_[5]
    SLICE_X51Y125        LUT6 (Prop_lut6_I2_O)        0.105     9.675 r  mac_inst/fifo_eth_arp_din[5]_i_7/O
                         net (fo=1, routed)           0.205     9.880    mac_inst/fifo_eth_arp_din[5]_i_7_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I0_O)        0.105     9.985 r  mac_inst/fifo_eth_arp_din[5]_i_2/O
                         net (fo=1, routed)           0.688    10.673    mac_inst/fifo_eth_arp_din[5]_i_2_n_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I0_O)        0.105    10.778 r  mac_inst/fifo_eth_arp_din[5]_i_1/O
                         net (fo=1, routed)           0.000    10.778    mac_inst/fifo_eth_arp_din__0[5]
    SLICE_X51Y123        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.234     9.234    mac_inst/clk_out2
    SLICE_X51Y123        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[5]/C
                         clock pessimism              0.000     9.234    
                         clock uncertainty           -0.247     8.987    
    SLICE_X51Y123        FDRE (Setup_fdre_C_D)        0.030     9.017    mac_inst/fifo_eth_arp_din_reg[5]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 -1.761    

Slack (VIOLATED) :        -1.728ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_IP_src_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.109ns  (logic 0.594ns (28.158%)  route 1.515ns (71.842%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 9.229 - 8.000 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 8.631 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.333     8.631    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X53Y124        FDRE                                         r  mac_inst/eth_ARP_IP_src_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDRE (Prop_fdre_C_Q)         0.384     9.015 r  mac_inst/eth_ARP_IP_src_reg[20]/Q
                         net (fo=1, routed)           0.700     9.715    mac_inst/data19[4]
    SLICE_X53Y124        LUT6 (Prop_lut6_I1_O)        0.105     9.820 r  mac_inst/fifo_eth_arp_din[4]_i_4/O
                         net (fo=1, routed)           0.815    10.635    mac_inst/fifo_eth_arp_din[4]_i_4_n_0
    SLICE_X52Y125        LUT5 (Prop_lut5_I2_O)        0.105    10.740 r  mac_inst/fifo_eth_arp_din[4]_i_1/O
                         net (fo=1, routed)           0.000    10.740    mac_inst/fifo_eth_arp_din__0[4]
    SLICE_X52Y125        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.229     9.229    mac_inst/clk_out2
    SLICE_X52Y125        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[4]/C
                         clock pessimism              0.000     9.229    
                         clock uncertainty           -0.247     8.982    
    SLICE_X52Y125        FDRE (Setup_fdre_C_D)        0.030     9.012    mac_inst/fifo_eth_arp_din_reg[4]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                 -1.728    

Slack (VIOLATED) :        -1.694ns  (required time - arrival time)
  Source:                 mac_inst/eth_type_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.109ns  (logic 0.699ns (33.142%)  route 1.410ns (66.858%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 9.229 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns = ( 8.639 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.341     8.639    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X47Y124        FDRE                                         r  mac_inst/eth_type_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.384     9.023 r  mac_inst/eth_type_reg[10]/Q
                         net (fo=3, routed)           0.635     9.658    mac_inst/data12[2]
    SLICE_X48Y124        LUT6 (Prop_lut6_I1_O)        0.105     9.763 r  mac_inst/fifo_eth_arp_din[2]_i_9/O
                         net (fo=1, routed)           0.649    10.412    mac_inst/fifo_eth_arp_din[2]_i_9_n_0
    SLICE_X54Y124        LUT6 (Prop_lut6_I5_O)        0.105    10.517 r  mac_inst/fifo_eth_arp_din[2]_i_2/O
                         net (fo=1, routed)           0.125    10.643    mac_inst/fifo_eth_arp_din[2]_i_2_n_0
    SLICE_X54Y124        LUT6 (Prop_lut6_I0_O)        0.105    10.748 r  mac_inst/fifo_eth_arp_din[2]_i_1/O
                         net (fo=1, routed)           0.000    10.748    mac_inst/fifo_eth_arp_din__0[2]
    SLICE_X54Y124        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.229     9.229    mac_inst/clk_out2
    SLICE_X54Y124        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[2]/C
                         clock pessimism              0.000     9.229    
                         clock uncertainty           -0.247     8.982    
    SLICE_X54Y124        FDRE (Setup_fdre_C_D)        0.072     9.054    mac_inst/fifo_eth_arp_din_reg[2]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                 -1.694    

Slack (VIOLATED) :        -1.682ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_IP_src_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.059ns  (logic 0.594ns (28.845%)  route 1.465ns (71.155%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 9.236 - 8.000 ) 
    Source Clock Delay      (SCD):    4.642ns = ( 8.642 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.344     8.642    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X48Y122        FDRE                                         r  mac_inst/eth_ARP_IP_src_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.384     9.026 r  mac_inst/eth_ARP_IP_src_reg[19]/Q
                         net (fo=1, routed)           0.919     9.945    mac_inst/data19[3]
    SLICE_X51Y122        LUT6 (Prop_lut6_I4_O)        0.105    10.050 r  mac_inst/fifo_eth_arp_din[3]_i_7/O
                         net (fo=1, routed)           0.546    10.596    mac_inst/fifo_eth_arp_din[3]_i_7_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I5_O)        0.105    10.701 r  mac_inst/fifo_eth_arp_din[3]_i_1/O
                         net (fo=1, routed)           0.000    10.701    mac_inst/fifo_eth_arp_din__0[3]
    SLICE_X51Y122        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.236     9.236    mac_inst/clk_out2
    SLICE_X51Y122        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[3]/C
                         clock pessimism              0.000     9.236    
                         clock uncertainty           -0.247     8.989    
    SLICE_X51Y122        FDRE (Setup_fdre_C_D)        0.030     9.019    mac_inst/fifo_eth_arp_din_reg[3]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 -1.682    

Slack (VIOLATED) :        -1.565ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.950ns  (logic 0.594ns (30.459%)  route 1.356ns (69.541%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 9.234 - 8.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 8.634 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.336     8.634    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X53Y122        FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_fdre_C_Q)         0.384     9.018 r  mac_inst/eth_ARP_MAC_src_reg[15]/Q
                         net (fo=4, routed)           0.810     9.828    mac_inst/data4[7]
    SLICE_X51Y123        LUT6 (Prop_lut6_I1_O)        0.105     9.933 r  mac_inst/fifo_eth_arp_din[7]_i_7/O
                         net (fo=1, routed)           0.546    10.479    mac_inst/fifo_eth_arp_din[7]_i_7_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.105    10.584 r  mac_inst/fifo_eth_arp_din[7]_i_2/O
                         net (fo=1, routed)           0.000    10.584    mac_inst/fifo_eth_arp_din__0[7]
    SLICE_X51Y123        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.234     9.234    mac_inst/clk_out2
    SLICE_X51Y123        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[7]/C
                         clock pessimism              0.000     9.234    
                         clock uncertainty           -0.247     8.987    
    SLICE_X51Y123        FDRE (Setup_fdre_C_D)        0.032     9.019    mac_inst/fifo_eth_arp_din_reg[7]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                 -1.565    

Slack (VIOLATED) :        -1.562ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[41]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_eth_arp_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.958ns  (logic 0.594ns (30.344%)  route 1.364ns (69.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 9.244 - 8.000 ) 
    Source Clock Delay      (SCD):    4.632ns = ( 8.632 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.334     8.632    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X52Y123        FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[41]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.384     9.016 r  mac_inst/eth_ARP_MAC_src_reg[41]/Q
                         net (fo=4, routed)           0.841     9.857    mac_inst/data0[1]
    SLICE_X44Y122        LUT6 (Prop_lut6_I1_O)        0.105     9.962 r  mac_inst/fifo_eth_arp_din[1]_i_4/O
                         net (fo=1, routed)           0.523    10.484    mac_inst/fifo_eth_arp_din[1]_i_4_n_0
    SLICE_X44Y120        LUT5 (Prop_lut5_I2_O)        0.105    10.589 r  mac_inst/fifo_eth_arp_din[1]_i_1/O
                         net (fo=1, routed)           0.000    10.589    mac_inst/fifo_eth_arp_din__0[1]
    SLICE_X44Y120        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.244     9.244    mac_inst/clk_out2
    SLICE_X44Y120        FDRE                                         r  mac_inst/fifo_eth_arp_din_reg[1]/C
                         clock pessimism              0.000     9.244    
                         clock uncertainty           -0.247     8.997    
    SLICE_X44Y120        FDRE (Setup_fdre_C_D)        0.030     9.027    mac_inst/fifo_eth_arp_din_reg[1]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                 -1.562    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_26010_data_reg[13][6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.068ns  (logic 0.353ns (33.067%)  route 0.715ns (66.933%))
  Logic Levels:           0  
  Clock Path Skew:        -3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 9.236 - 8.000 ) 
    Source Clock Delay      (SCD):    4.632ns = ( 8.632 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.334     8.632    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.353     8.985 r  mac_inst/eth_ARP_MAC_src_reg[6]/Q
                         net (fo=4, routed)           0.715     9.699    mac_inst/eth_ARP_MAC_src_reg_n_0_[6]
    SLICE_X65Y123        FDRE                                         r  mac_inst/eth_tx_26010_data_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.236     9.236    mac_inst/clk_out2
    SLICE_X65Y123        FDRE                                         r  mac_inst/eth_tx_26010_data_reg[13][6]/C
                         clock pessimism              0.000     9.236    
                         clock uncertainty           -0.247     8.989    
    SLICE_X65Y123        FDRE (Setup_fdre_C_D)       -0.198     8.791    mac_inst/eth_tx_26010_data_reg[13][6]
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.835ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_26010_data_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.013ns  (logic 0.353ns (34.840%)  route 0.660ns (65.160%))
  Logic Levels:           0  
  Clock Path Skew:        -3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 9.233 - 8.000 ) 
    Source Clock Delay      (SCD):    4.632ns = ( 8.632 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         1.334     8.632    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.353     8.985 r  mac_inst/eth_ARP_MAC_src_reg[4]/Q
                         net (fo=4, routed)           0.660     9.645    mac_inst/eth_ARP_MAC_src_reg_n_0_[4]
    SLICE_X59Y123        FDRE                                         r  mac_inst/eth_tx_26010_data_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.233     9.233    mac_inst/clk_out2
    SLICE_X59Y123        FDRE                                         r  mac_inst/eth_tx_26010_data_reg[13][4]/C
                         clock pessimism              0.000     9.233    
                         clock uncertainty           -0.247     8.986    
    SLICE_X59Y123        FDRE (Setup_fdre_C_D)       -0.176     8.810    mac_inst/eth_tx_26010_data_reg[13][4]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                 -0.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 mac_inst/event_arp/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_arp/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         0.552     1.557    mac_inst/event_arp/PHY_RXC_IBUF_BUFG
    SLICE_X45Y127        FDRE                                         r  mac_inst/event_arp/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  mac_inst/event_arp/temp1_reg/Q
                         net (fo=1, routed)           0.108     1.807    mac_inst/event_arp/temp1
    SLICE_X45Y126        FDRE                                         r  mac_inst/event_arp/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.818     0.818    mac_inst/event_arp/clk_out2
    SLICE_X45Y126        FDRE                                         r  mac_inst/event_arp/temp2_reg/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.247     1.066    
    SLICE_X45Y126        FDRE (Hold_fdre_C_D)         0.070     1.136    mac_inst/event_arp/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 mac_inst/event_26010_dfs/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_26010_dfs/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.164ns (26.696%)  route 0.450ns (73.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         0.551     1.556    mac_inst/event_26010_dfs/PHY_RXC_IBUF_BUFG
    SLICE_X56Y130        FDRE                                         r  mac_inst/event_26010_dfs/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.164     1.720 r  mac_inst/event_26010_dfs/temp1_reg/Q
                         net (fo=1, routed)           0.450     2.171    mac_inst/event_26010_dfs/temp1_reg_n_0
    SLICE_X68Y124        FDRE                                         r  mac_inst/event_26010_dfs/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.820     0.820    mac_inst/event_26010_dfs/clk_out2
    SLICE_X68Y124        FDRE                                         r  mac_inst/event_26010_dfs/temp2_reg/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.247     1.067    
    SLICE_X68Y124        FDRE (Hold_fdre_C_D)         0.070     1.137    mac_inst/event_26010_dfs/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 mac_inst/event_26100_skp/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_26100_skp/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.164ns (26.520%)  route 0.454ns (73.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         0.549     1.554    mac_inst/event_26100_skp/PHY_RXC_IBUF_BUFG
    SLICE_X54Y129        FDRE                                         r  mac_inst/event_26100_skp/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDRE (Prop_fdre_C_Q)         0.164     1.718 r  mac_inst/event_26100_skp/temp1_reg/Q
                         net (fo=1, routed)           0.454     2.173    mac_inst/event_26100_skp/temp1_reg_n_0
    SLICE_X69Y123        FDRE                                         r  mac_inst/event_26100_skp/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.821     0.821    mac_inst/event_26100_skp/clk_out2
    SLICE_X69Y123        FDRE                                         r  mac_inst/event_26100_skp/temp2_reg/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.247     1.068    
    SLICE_X69Y123        FDRE (Hold_fdre_C_D)         0.071     1.139    mac_inst/event_26100_skp/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             4.692ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_26010_data_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.266ns  (logic 0.146ns (54.896%)  route 0.120ns (45.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    1.553ns = ( 5.553 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         0.548     5.553    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X53Y122        FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_fdre_C_Q)         0.146     5.699 r  mac_inst/eth_ARP_MAC_src_reg[11]/Q
                         net (fo=4, routed)           0.120     5.819    mac_inst/data4[3]
    SLICE_X54Y121        FDRE                                         r  mac_inst/eth_tx_26010_data_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.817     0.817    mac_inst/clk_out2
    SLICE_X54Y121        FDRE                                         r  mac_inst/eth_tx_26010_data_reg[12][3]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.247     1.065    
    SLICE_X54Y121        FDRE (Hold_fdre_C_D)         0.063     1.128    mac_inst/eth_tx_26010_data_reg[12][3]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.696ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[43]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.281ns  (logic 0.146ns (52.047%)  route 0.135ns (47.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.555ns = ( 5.555 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         0.550     5.555    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X49Y122        FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[43]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.146     5.701 r  mac_inst/eth_ARP_MAC_src_reg[43]/Q
                         net (fo=4, routed)           0.135     5.836    mac_inst/data0[3]
    SLICE_X48Y121        FDRE                                         r  mac_inst/eth_tx_adc_data_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.821     0.821    mac_inst/clk_out2
    SLICE_X48Y121        FDRE                                         r  mac_inst/eth_tx_adc_data_reg[8][3]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.247     1.068    
    SLICE_X48Y121        FDRE (Hold_fdre_C_D)         0.072     1.140    mac_inst/eth_tx_adc_data_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           5.836    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.712ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[32]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.298ns  (logic 0.167ns (55.953%)  route 0.131ns (44.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.554ns = ( 5.554 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         0.549     5.554    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X50Y121        FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[32]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.167     5.721 r  mac_inst/eth_ARP_MAC_src_reg[32]/Q
                         net (fo=4, routed)           0.131     5.853    mac_inst/data1[0]
    SLICE_X48Y120        FDRE                                         r  mac_inst/eth_tx_adc_data_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.822     0.822    mac_inst/clk_out2
    SLICE_X48Y120        FDRE                                         r  mac_inst/eth_tx_adc_data_reg[9][0]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.247     1.069    
    SLICE_X48Y120        FDRE (Hold_fdre_C_D)         0.072     1.141    mac_inst/eth_tx_adc_data_reg[9][0]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           5.853    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.715ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[39]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[9][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.300ns  (logic 0.167ns (55.604%)  route 0.133ns (44.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.554ns = ( 5.554 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         0.549     5.554    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X50Y121        FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[39]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.167     5.721 r  mac_inst/eth_ARP_MAC_src_reg[39]/Q
                         net (fo=4, routed)           0.133     5.855    mac_inst/data1[7]
    SLICE_X51Y119        FDRE                                         r  mac_inst/eth_tx_adc_data_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.821     0.821    mac_inst/clk_out2
    SLICE_X51Y119        FDRE                                         r  mac_inst/eth_tx_adc_data_reg[9][7]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.247     1.068    
    SLICE_X51Y119        FDRE (Hold_fdre_C_D)         0.072     1.140    mac_inst/eth_tx_adc_data_reg[9][7]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           5.855    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.721ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_26100_data_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.092%)  route 0.151ns (50.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    1.554ns = ( 5.554 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         0.549     5.554    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X51Y121        FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.146     5.700 r  mac_inst/eth_ARP_MAC_src_reg[19]/Q
                         net (fo=4, routed)           0.151     5.852    mac_inst/data3[3]
    SLICE_X53Y121        FDRE                                         r  mac_inst/eth_tx_26100_data_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.817     0.817    mac_inst/clk_out2
    SLICE_X53Y121        FDRE                                         r  mac_inst/eth_tx_26100_data_reg[11][3]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.247     1.065    
    SLICE_X53Y121        FDRE (Hold_fdre_C_D)         0.066     1.131    mac_inst/eth_tx_26100_data_reg[11][3]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           5.852    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.728ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[42]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_26010_data_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.317ns  (logic 0.167ns (52.754%)  route 0.150ns (47.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    1.551ns = ( 5.551 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         0.546     5.551    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X56Y124        FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[42]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y124        FDRE (Prop_fdre_C_Q)         0.167     5.718 r  mac_inst/eth_ARP_MAC_src_reg[42]/Q
                         net (fo=4, routed)           0.150     5.868    mac_inst/data0[2]
    SLICE_X57Y122        FDRE                                         r  mac_inst/eth_tx_26010_data_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.817     0.817    mac_inst/clk_out2
    SLICE_X57Y122        FDRE                                         r  mac_inst/eth_tx_26010_data_reg[8][2]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.247     1.065    
    SLICE_X57Y122        FDRE (Hold_fdre_C_D)         0.075     1.140    mac_inst/eth_tx_26010_data_reg[8][2]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           5.868    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.732ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.306ns  (logic 0.167ns (54.620%)  route 0.139ns (45.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    1.551ns = ( 5.551 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=463, routed)         0.546     5.551    mac_inst/PHY_RXC_IBUF_BUFG
    SLICE_X54Y123        FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y123        FDRE (Prop_fdre_C_Q)         0.167     5.718 r  mac_inst/eth_ARP_MAC_src_reg[18]/Q
                         net (fo=4, routed)           0.139     5.857    mac_inst/data3[2]
    SLICE_X56Y123        FDRE                                         r  mac_inst/eth_tx_adc_data_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.816     0.816    mac_inst/clk_out2
    SLICE_X56Y123        FDRE                                         r  mac_inst/eth_tx_adc_data_reg[11][2]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.247     1.063    
    SLICE_X56Y123        FDRE (Hold_fdre_C_D)         0.063     1.126    mac_inst/eth_tx_adc_data_reg[11][2]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           5.857    
  -------------------------------------------------------------------
                         slack                                  4.732    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk160
  To Clock:  ts_clk125

Setup :           70  Failing Endpoints,  Worst Slack       -6.453ns,  Total Violation     -274.883ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.453ns  (required time - arrival time)
  Source:                 data_adc_reg[34][15]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.579ns  (logic 1.191ns (33.277%)  route 2.388ns (66.723%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 145.422 - 144.000 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 145.114 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.364   145.114    clk_160Mhz
    SLICE_X70Y105        FDRE                                         r  data_adc_reg[34][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDRE (Prop_fdre_C_Q)         0.433   145.547 r  data_adc_reg[34][15]/Q
                         net (fo=1, routed)           0.635   146.182    data_adc_reg[34][15]
    SLICE_X71Y106        LUT6 (Prop_lut6_I1_O)        0.105   146.287 r  mult_I_i_359/O
                         net (fo=1, routed)           0.000   146.287    mult_I_i_359_n_0
    SLICE_X71Y106        MUXF7 (Prop_muxf7_I0_O)      0.199   146.486 r  mult_I_i_165/O
                         net (fo=1, routed)           0.000   146.486    mult_I_i_165_n_0
    SLICE_X71Y106        MUXF8 (Prop_muxf8_I0_O)      0.085   146.571 r  mult_I_i_68/O
                         net (fo=1, routed)           0.892   147.463    mult_I_i_68_n_0
    SLICE_X77Y106        LUT6 (Prop_lut6_I1_O)        0.264   147.727 r  mult_I_i_17/O
                         net (fo=1, routed)           0.116   147.843    mult_I_i_17_n_0
    SLICE_X77Y106        LUT6 (Prop_lut6_I0_O)        0.105   147.948 r  mult_I_i_1/O
                         net (fo=6, routed)           0.746   148.693    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   145.422    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   145.422    
                         clock uncertainty           -0.202   145.220    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -2.980   142.240    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        142.240    
                         arrival time                        -148.693    
  -------------------------------------------------------------------
                         slack                                 -6.453    

Slack (VIOLATED) :        -6.408ns  (required time - arrival time)
  Source:                 data_adc_reg[34][15]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.534ns  (logic 1.191ns (33.702%)  route 2.343ns (66.298%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 145.422 - 144.000 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 145.114 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.364   145.114    clk_160Mhz
    SLICE_X70Y105        FDRE                                         r  data_adc_reg[34][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDRE (Prop_fdre_C_Q)         0.433   145.547 r  data_adc_reg[34][15]/Q
                         net (fo=1, routed)           0.635   146.182    data_adc_reg[34][15]
    SLICE_X71Y106        LUT6 (Prop_lut6_I1_O)        0.105   146.287 r  mult_I_i_359/O
                         net (fo=1, routed)           0.000   146.287    mult_I_i_359_n_0
    SLICE_X71Y106        MUXF7 (Prop_muxf7_I0_O)      0.199   146.486 r  mult_I_i_165/O
                         net (fo=1, routed)           0.000   146.486    mult_I_i_165_n_0
    SLICE_X71Y106        MUXF8 (Prop_muxf8_I0_O)      0.085   146.571 r  mult_I_i_68/O
                         net (fo=1, routed)           0.892   147.463    mult_I_i_68_n_0
    SLICE_X77Y106        LUT6 (Prop_lut6_I1_O)        0.264   147.727 r  mult_I_i_17/O
                         net (fo=1, routed)           0.116   147.843    mult_I_i_17_n_0
    SLICE_X77Y106        LUT6 (Prop_lut6_I0_O)        0.105   147.948 r  mult_I_i_1/O
                         net (fo=6, routed)           0.700   148.648    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   145.422    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   145.422    
                         clock uncertainty           -0.202   145.220    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -2.980   142.240    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        142.240    
                         arrival time                        -148.648    
  -------------------------------------------------------------------
                         slack                                 -6.408    

Slack (VIOLATED) :        -6.408ns  (required time - arrival time)
  Source:                 data_adc_reg[34][15]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.534ns  (logic 1.191ns (33.702%)  route 2.343ns (66.298%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 145.422 - 144.000 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 145.114 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.364   145.114    clk_160Mhz
    SLICE_X70Y105        FDRE                                         r  data_adc_reg[34][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDRE (Prop_fdre_C_Q)         0.433   145.547 r  data_adc_reg[34][15]/Q
                         net (fo=1, routed)           0.635   146.182    data_adc_reg[34][15]
    SLICE_X71Y106        LUT6 (Prop_lut6_I1_O)        0.105   146.287 r  mult_I_i_359/O
                         net (fo=1, routed)           0.000   146.287    mult_I_i_359_n_0
    SLICE_X71Y106        MUXF7 (Prop_muxf7_I0_O)      0.199   146.486 r  mult_I_i_165/O
                         net (fo=1, routed)           0.000   146.486    mult_I_i_165_n_0
    SLICE_X71Y106        MUXF8 (Prop_muxf8_I0_O)      0.085   146.571 r  mult_I_i_68/O
                         net (fo=1, routed)           0.892   147.463    mult_I_i_68_n_0
    SLICE_X77Y106        LUT6 (Prop_lut6_I1_O)        0.264   147.727 r  mult_I_i_17/O
                         net (fo=1, routed)           0.116   147.843    mult_I_i_17_n_0
    SLICE_X77Y106        LUT6 (Prop_lut6_I0_O)        0.105   147.948 r  mult_I_i_1/O
                         net (fo=6, routed)           0.700   148.648    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   145.422    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   145.422    
                         clock uncertainty           -0.202   145.220    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -2.980   142.240    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        142.240    
                         arrival time                        -148.648    
  -------------------------------------------------------------------
                         slack                                 -6.408    

Slack (VIOLATED) :        -6.398ns  (required time - arrival time)
  Source:                 data_adc_reg[34][15]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.524ns  (logic 1.191ns (33.796%)  route 2.333ns (66.204%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 145.422 - 144.000 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 145.114 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.364   145.114    clk_160Mhz
    SLICE_X70Y105        FDRE                                         r  data_adc_reg[34][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDRE (Prop_fdre_C_Q)         0.433   145.547 r  data_adc_reg[34][15]/Q
                         net (fo=1, routed)           0.635   146.182    data_adc_reg[34][15]
    SLICE_X71Y106        LUT6 (Prop_lut6_I1_O)        0.105   146.287 r  mult_I_i_359/O
                         net (fo=1, routed)           0.000   146.287    mult_I_i_359_n_0
    SLICE_X71Y106        MUXF7 (Prop_muxf7_I0_O)      0.199   146.486 r  mult_I_i_165/O
                         net (fo=1, routed)           0.000   146.486    mult_I_i_165_n_0
    SLICE_X71Y106        MUXF8 (Prop_muxf8_I0_O)      0.085   146.571 r  mult_I_i_68/O
                         net (fo=1, routed)           0.892   147.463    mult_I_i_68_n_0
    SLICE_X77Y106        LUT6 (Prop_lut6_I1_O)        0.264   147.727 r  mult_I_i_17/O
                         net (fo=1, routed)           0.116   147.843    mult_I_i_17_n_0
    SLICE_X77Y106        LUT6 (Prop_lut6_I0_O)        0.105   147.948 r  mult_I_i_1/O
                         net (fo=6, routed)           0.691   148.638    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   145.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   145.422    
                         clock uncertainty           -0.202   145.220    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -2.980   142.240    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        142.240    
                         arrival time                        -148.638    
  -------------------------------------------------------------------
                         slack                                 -6.398    

Slack (VIOLATED) :        -6.363ns  (required time - arrival time)
  Source:                 data_adc_reg[34][15]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.489ns  (logic 1.191ns (34.134%)  route 2.298ns (65.866%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 145.422 - 144.000 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 145.114 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.364   145.114    clk_160Mhz
    SLICE_X70Y105        FDRE                                         r  data_adc_reg[34][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDRE (Prop_fdre_C_Q)         0.433   145.547 r  data_adc_reg[34][15]/Q
                         net (fo=1, routed)           0.635   146.182    data_adc_reg[34][15]
    SLICE_X71Y106        LUT6 (Prop_lut6_I1_O)        0.105   146.287 r  mult_I_i_359/O
                         net (fo=1, routed)           0.000   146.287    mult_I_i_359_n_0
    SLICE_X71Y106        MUXF7 (Prop_muxf7_I0_O)      0.199   146.486 r  mult_I_i_165/O
                         net (fo=1, routed)           0.000   146.486    mult_I_i_165_n_0
    SLICE_X71Y106        MUXF8 (Prop_muxf8_I0_O)      0.085   146.571 r  mult_I_i_68/O
                         net (fo=1, routed)           0.892   147.463    mult_I_i_68_n_0
    SLICE_X77Y106        LUT6 (Prop_lut6_I1_O)        0.264   147.727 r  mult_I_i_17/O
                         net (fo=1, routed)           0.116   147.843    mult_I_i_17_n_0
    SLICE_X77Y106        LUT6 (Prop_lut6_I0_O)        0.105   147.948 r  mult_I_i_1/O
                         net (fo=6, routed)           0.656   148.604    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   145.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   145.422    
                         clock uncertainty           -0.202   145.220    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -2.980   142.240    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        142.240    
                         arrival time                        -148.604    
  -------------------------------------------------------------------
                         slack                                 -6.363    

Slack (VIOLATED) :        -6.344ns  (required time - arrival time)
  Source:                 data_adc_reg[34][15]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.470ns  (logic 1.191ns (34.326%)  route 2.279ns (65.674%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 145.422 - 144.000 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 145.114 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.364   145.114    clk_160Mhz
    SLICE_X70Y105        FDRE                                         r  data_adc_reg[34][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDRE (Prop_fdre_C_Q)         0.433   145.547 r  data_adc_reg[34][15]/Q
                         net (fo=1, routed)           0.635   146.182    data_adc_reg[34][15]
    SLICE_X71Y106        LUT6 (Prop_lut6_I1_O)        0.105   146.287 r  mult_I_i_359/O
                         net (fo=1, routed)           0.000   146.287    mult_I_i_359_n_0
    SLICE_X71Y106        MUXF7 (Prop_muxf7_I0_O)      0.199   146.486 r  mult_I_i_165/O
                         net (fo=1, routed)           0.000   146.486    mult_I_i_165_n_0
    SLICE_X71Y106        MUXF8 (Prop_muxf8_I0_O)      0.085   146.571 r  mult_I_i_68/O
                         net (fo=1, routed)           0.892   147.463    mult_I_i_68_n_0
    SLICE_X77Y106        LUT6 (Prop_lut6_I1_O)        0.264   147.727 r  mult_I_i_17/O
                         net (fo=1, routed)           0.116   147.843    mult_I_i_17_n_0
    SLICE_X77Y106        LUT6 (Prop_lut6_I0_O)        0.105   147.948 r  mult_I_i_1/O
                         net (fo=6, routed)           0.636   148.584    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   145.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   145.422    
                         clock uncertainty           -0.202   145.220    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -2.980   142.240    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        142.240    
                         arrival time                        -148.584    
  -------------------------------------------------------------------
                         slack                                 -6.344    

Slack (VIOLATED) :        -6.311ns  (required time - arrival time)
  Source:                 data_adc_reg[37][3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.356ns  (logic 1.198ns (35.697%)  route 2.158ns (64.303%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 145.422 - 144.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 145.195 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.445   145.195    clk_160Mhz
    SLICE_X76Y88         FDRE                                         r  data_adc_reg[37][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_fdre_C_Q)         0.433   145.628 r  data_adc_reg[37][3]/Q
                         net (fo=1, routed)           0.684   146.311    data_adc_reg[37][3]
    SLICE_X77Y91         LUT6 (Prop_lut6_I3_O)        0.105   146.416 r  mult_I_i_552/O
                         net (fo=1, routed)           0.000   146.416    mult_I_i_552_n_0
    SLICE_X77Y91         MUXF7 (Prop_muxf7_I1_O)      0.206   146.622 r  mult_I_i_309/O
                         net (fo=1, routed)           0.000   146.622    mult_I_i_309_n_0
    SLICE_X77Y91         MUXF8 (Prop_muxf8_I0_O)      0.085   146.707 r  mult_I_i_140/O
                         net (fo=1, routed)           0.674   147.382    mult_I_i_140_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I1_O)        0.264   147.646 r  mult_I_i_55/O
                         net (fo=1, routed)           0.245   147.891    mult_I_i_55_n_0
    SLICE_X81Y91         LUT6 (Prop_lut6_I0_O)        0.105   147.996 r  mult_I_i_13/O
                         net (fo=2, routed)           0.555   148.551    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/B[3]
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   145.422    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   145.422    
                         clock uncertainty           -0.202   145.220    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -2.980   142.240    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        142.240    
                         arrival time                        -148.551    
  -------------------------------------------------------------------
                         slack                                 -6.311    

Slack (VIOLATED) :        -6.311ns  (required time - arrival time)
  Source:                 data_adc_reg[37][3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.356ns  (logic 1.198ns (35.697%)  route 2.158ns (64.303%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 145.422 - 144.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 145.195 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.445   145.195    clk_160Mhz
    SLICE_X76Y88         FDRE                                         r  data_adc_reg[37][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_fdre_C_Q)         0.433   145.628 r  data_adc_reg[37][3]/Q
                         net (fo=1, routed)           0.684   146.311    data_adc_reg[37][3]
    SLICE_X77Y91         LUT6 (Prop_lut6_I3_O)        0.105   146.416 r  mult_I_i_552/O
                         net (fo=1, routed)           0.000   146.416    mult_I_i_552_n_0
    SLICE_X77Y91         MUXF7 (Prop_muxf7_I1_O)      0.206   146.622 r  mult_I_i_309/O
                         net (fo=1, routed)           0.000   146.622    mult_I_i_309_n_0
    SLICE_X77Y91         MUXF8 (Prop_muxf8_I0_O)      0.085   146.707 r  mult_I_i_140/O
                         net (fo=1, routed)           0.674   147.382    mult_I_i_140_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I1_O)        0.264   147.646 r  mult_I_i_55/O
                         net (fo=1, routed)           0.245   147.891    mult_I_i_55_n_0
    SLICE_X81Y91         LUT6 (Prop_lut6_I0_O)        0.105   147.996 r  mult_I_i_13/O
                         net (fo=2, routed)           0.555   148.551    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/B[3]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   145.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   145.422    
                         clock uncertainty           -0.202   145.220    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -2.980   142.240    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        142.240    
                         arrival time                        -148.551    
  -------------------------------------------------------------------
                         slack                                 -6.311    

Slack (VIOLATED) :        -6.264ns  (required time - arrival time)
  Source:                 data_adc_reg[39][8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.306ns  (logic 1.136ns (34.358%)  route 2.170ns (65.642%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 145.422 - 144.000 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 145.198 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.448   145.198    clk_160Mhz
    SLICE_X85Y101        FDRE                                         r  data_adc_reg[39][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.379   145.577 r  data_adc_reg[39][8]/Q
                         net (fo=1, routed)           0.785   146.362    data_adc_reg[39][8]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.105   146.467 r  mult_I_i_472/O
                         net (fo=1, routed)           0.000   146.467    mult_I_i_472_n_0
    SLICE_X84Y104        MUXF7 (Prop_muxf7_I1_O)      0.206   146.673 r  mult_I_i_249/O
                         net (fo=1, routed)           0.000   146.673    mult_I_i_249_n_0
    SLICE_X84Y104        MUXF8 (Prop_muxf8_I0_O)      0.082   146.755 r  mult_I_i_110/O
                         net (fo=1, routed)           0.950   147.705    mult_I_i_110_n_0
    SLICE_X81Y97         LUT6 (Prop_lut6_I1_O)        0.259   147.964 r  mult_I_i_40/O
                         net (fo=1, routed)           0.112   148.076    mult_I_i_40_n_0
    SLICE_X81Y97         LUT6 (Prop_lut6_I0_O)        0.105   148.181 r  mult_I_i_8/O
                         net (fo=2, routed)           0.324   148.505    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/B[8]
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   145.422    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y38          DSP48E1                                      r  mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   145.422    
                         clock uncertainty           -0.202   145.220    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -2.980   142.240    mult_I/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        142.240    
                         arrival time                        -148.505    
  -------------------------------------------------------------------
                         slack                                 -6.264    

Slack (VIOLATED) :        -6.264ns  (required time - arrival time)
  Source:                 data_adc_reg[39][8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.306ns  (logic 1.136ns (34.358%)  route 2.170ns (65.642%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 145.422 - 144.000 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 145.198 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.448   145.198    clk_160Mhz
    SLICE_X85Y101        FDRE                                         r  data_adc_reg[39][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.379   145.577 r  data_adc_reg[39][8]/Q
                         net (fo=1, routed)           0.785   146.362    data_adc_reg[39][8]
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.105   146.467 r  mult_I_i_472/O
                         net (fo=1, routed)           0.000   146.467    mult_I_i_472_n_0
    SLICE_X84Y104        MUXF7 (Prop_muxf7_I1_O)      0.206   146.673 r  mult_I_i_249/O
                         net (fo=1, routed)           0.000   146.673    mult_I_i_249_n_0
    SLICE_X84Y104        MUXF8 (Prop_muxf8_I0_O)      0.082   146.755 r  mult_I_i_110/O
                         net (fo=1, routed)           0.950   147.705    mult_I_i_110_n_0
    SLICE_X81Y97         LUT6 (Prop_lut6_I1_O)        0.259   147.964 r  mult_I_i_40/O
                         net (fo=1, routed)           0.112   148.076    mult_I_i_40_n_0
    SLICE_X81Y97         LUT6 (Prop_lut6_I0_O)        0.105   148.181 r  mult_I_i_8/O
                         net (fo=2, routed)           0.324   148.505    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/B[8]
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.422   145.422    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y39          DSP48E1                                      r  mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.000   145.422    
                         clock uncertainty           -0.202   145.220    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -2.980   142.240    mult_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                        142.240    
                         arrival time                        -148.505    
  -------------------------------------------------------------------
                         slack                                 -6.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 time_t_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            get_time_t_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.164ns (26.620%)  route 0.452ns (73.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.562     0.562    clk_160Mhz
    SLICE_X42Y110        FDRE                                         r  time_t_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  time_t_reg[30]/Q
                         net (fo=2, routed)           0.452     1.178    time_t_reg[30]
    SLICE_X40Y106        FDRE                                         r  get_time_t_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.836     0.836    clk_125Mhz
    SLICE_X40Y106        FDRE                                         r  get_time_t_reg[30]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.038    
    SLICE_X40Y106        FDRE (Hold_fdre_C_D)         0.076     1.114    get_time_t_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 time_t_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            get_time_t_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.164ns (26.831%)  route 0.447ns (73.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.562     0.562    clk_160Mhz
    SLICE_X42Y110        FDRE                                         r  time_t_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  time_t_reg[29]/Q
                         net (fo=2, routed)           0.447     1.173    time_t_reg[29]
    SLICE_X41Y109        FDRE                                         r  get_time_t_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.835     0.835    clk_125Mhz
    SLICE_X41Y109        FDRE                                         r  get_time_t_reg[29]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.202     1.037    
    SLICE_X41Y109        FDRE (Hold_fdre_C_D)         0.070     1.107    get_time_t_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 time_t_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            get_time_t_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.128ns (23.155%)  route 0.425ns (76.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.564     0.564    clk_160Mhz
    SLICE_X37Y111        FDRE                                         r  time_t_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.128     0.692 r  time_t_reg[21]/Q
                         net (fo=2, routed)           0.425     1.116    time_t_reg[21]
    SLICE_X41Y108        FDRE                                         r  get_time_t_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.835     0.835    clk_125Mhz
    SLICE_X41Y108        FDRE                                         r  get_time_t_reg[21]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.202     1.037    
    SLICE_X41Y108        FDRE (Hold_fdre_C_D)         0.013     1.050    get_time_t_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 time_t_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            get_time_t_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.837%)  route 0.451ns (76.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.559     0.559    clk_160Mhz
    SLICE_X37Y118        FDRE                                         r  time_t_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  time_t_reg[27]/Q
                         net (fo=2, routed)           0.451     1.150    time_t_reg[27]
    SLICE_X44Y105        FDRE                                         r  get_time_t_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.833     0.833    clk_125Mhz
    SLICE_X44Y105        FDRE                                         r  get_time_t_reg[27]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.202     1.036    
    SLICE_X44Y105        FDRE (Hold_fdre_C_D)         0.047     1.083    get_time_t_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 time_t_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            get_time_t_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.164ns (26.824%)  route 0.447ns (73.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.562     0.562    clk_160Mhz
    SLICE_X42Y110        FDRE                                         r  time_t_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  time_t_reg[28]/Q
                         net (fo=2, routed)           0.447     1.173    time_t_reg[28]
    SLICE_X40Y105        FDRE                                         r  get_time_t_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.836     0.836    clk_125Mhz
    SLICE_X40Y105        FDRE                                         r  get_time_t_reg[28]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.038    
    SLICE_X40Y105        FDRE (Hold_fdre_C_D)         0.066     1.104    get_time_t_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 time_t_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            get_time_t_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.128ns (22.645%)  route 0.437ns (77.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.564     0.564    clk_160Mhz
    SLICE_X36Y111        FDRE                                         r  time_t_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_fdre_C_Q)         0.128     0.692 r  time_t_reg[24]/Q
                         net (fo=2, routed)           0.437     1.129    time_t_reg[24]
    SLICE_X41Y108        FDRE                                         r  get_time_t_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.835     0.835    clk_125Mhz
    SLICE_X41Y108        FDRE                                         r  get_time_t_reg[24]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.202     1.037    
    SLICE_X41Y108        FDRE (Hold_fdre_C_D)         0.019     1.056    get_time_t_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 time_t_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            get_time_t_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.731%)  route 0.453ns (76.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.564     0.564    clk_160Mhz
    SLICE_X36Y111        FDRE                                         r  time_t_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  time_t_reg[17]/Q
                         net (fo=2, routed)           0.453     1.158    time_t_reg[17]
    SLICE_X41Y107        FDRE                                         r  get_time_t_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.835     0.835    clk_125Mhz
    SLICE_X41Y107        FDRE                                         r  get_time_t_reg[17]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.202     1.037    
    SLICE_X41Y107        FDRE (Hold_fdre_C_D)         0.047     1.084    get_time_t_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 time_t_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            get_time_t_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.164ns (26.509%)  route 0.455ns (73.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.562     0.562    clk_160Mhz
    SLICE_X42Y110        FDRE                                         r  time_t_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  time_t_reg[31]/Q
                         net (fo=2, routed)           0.455     1.180    time_t_reg[31]
    SLICE_X43Y109        FDRE                                         r  get_time_t_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.832     0.832    clk_125Mhz
    SLICE_X43Y109        FDRE                                         r  get_time_t_reg[31]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.202     1.035    
    SLICE_X43Y109        FDRE (Hold_fdre_C_D)         0.070     1.105    get_time_t_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 time_t_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            get_time_t_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.128ns (22.664%)  route 0.437ns (77.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.564     0.564    clk_160Mhz
    SLICE_X36Y111        FDRE                                         r  time_t_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_fdre_C_Q)         0.128     0.692 r  time_t_reg[22]/Q
                         net (fo=2, routed)           0.437     1.128    time_t_reg[22]
    SLICE_X40Y108        FDRE                                         r  get_time_t_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.835     0.835    clk_125Mhz
    SLICE_X40Y108        FDRE                                         r  get_time_t_reg[22]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.202     1.037    
    SLICE_X40Y108        FDRE (Hold_fdre_C_D)         0.016     1.053    get_time_t_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 time_t_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            get_time_t_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.803%)  route 0.477ns (77.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.564     0.564    clk_160Mhz
    SLICE_X36Y111        FDRE                                         r  time_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  time_t_reg[19]/Q
                         net (fo=2, routed)           0.477     1.182    time_t_reg[19]
    SLICE_X44Y105        FDRE                                         r  get_time_t_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.833     0.833    clk_125Mhz
    SLICE_X44Y105        FDRE                                         r  get_time_t_reg[19]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.202     1.036    
    SLICE_X44Y105        FDRE (Hold_fdre_C_D)         0.070     1.106    get_time_t_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  ts_clk160

Setup :           97  Failing Endpoints,  Worst Slack       -2.156ns,  Total Violation     -197.654ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_t_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.927ns  (logic 0.589ns (30.566%)  route 1.338ns (69.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 57.504 - 56.250 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 57.363 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.363    57.363    clk_125Mhz
    SLICE_X28Y115        FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.379    57.742 r  r_rst2_reg/Q
                         net (fo=37, routed)          0.357    58.099    r_rst2_reg_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I4_O)        0.105    58.204 f  fd_i_5/O
                         net (fo=1, routed)           0.436    58.640    fd_i_5_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I5_O)        0.105    58.745 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.545    59.290    time_t0
    SLICE_X37Y111        FDRE                                         r  time_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.254    57.504    clk_160Mhz
    SLICE_X37Y111        FDRE                                         r  time_t_reg[12]/C
                         clock pessimism              0.000    57.504    
                         clock uncertainty           -0.202    57.302    
    SLICE_X37Y111        FDRE (Setup_fdre_C_CE)      -0.168    57.134    time_t_reg[12]
  -------------------------------------------------------------------
                         required time                         57.134    
                         arrival time                         -59.290    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_t_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.927ns  (logic 0.589ns (30.566%)  route 1.338ns (69.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 57.504 - 56.250 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 57.363 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.363    57.363    clk_125Mhz
    SLICE_X28Y115        FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.379    57.742 r  r_rst2_reg/Q
                         net (fo=37, routed)          0.357    58.099    r_rst2_reg_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I4_O)        0.105    58.204 f  fd_i_5/O
                         net (fo=1, routed)           0.436    58.640    fd_i_5_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I5_O)        0.105    58.745 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.545    59.290    time_t0
    SLICE_X37Y111        FDRE                                         r  time_t_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.254    57.504    clk_160Mhz
    SLICE_X37Y111        FDRE                                         r  time_t_reg[13]/C
                         clock pessimism              0.000    57.504    
                         clock uncertainty           -0.202    57.302    
    SLICE_X37Y111        FDRE (Setup_fdre_C_CE)      -0.168    57.134    time_t_reg[13]
  -------------------------------------------------------------------
                         required time                         57.134    
                         arrival time                         -59.290    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_t_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.927ns  (logic 0.589ns (30.566%)  route 1.338ns (69.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 57.504 - 56.250 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 57.363 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.363    57.363    clk_125Mhz
    SLICE_X28Y115        FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.379    57.742 r  r_rst2_reg/Q
                         net (fo=37, routed)          0.357    58.099    r_rst2_reg_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I4_O)        0.105    58.204 f  fd_i_5/O
                         net (fo=1, routed)           0.436    58.640    fd_i_5_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I5_O)        0.105    58.745 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.545    59.290    time_t0
    SLICE_X37Y111        FDRE                                         r  time_t_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.254    57.504    clk_160Mhz
    SLICE_X37Y111        FDRE                                         r  time_t_reg[14]/C
                         clock pessimism              0.000    57.504    
                         clock uncertainty           -0.202    57.302    
    SLICE_X37Y111        FDRE (Setup_fdre_C_CE)      -0.168    57.134    time_t_reg[14]
  -------------------------------------------------------------------
                         required time                         57.134    
                         arrival time                         -59.290    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_t_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.927ns  (logic 0.589ns (30.566%)  route 1.338ns (69.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 57.504 - 56.250 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 57.363 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.363    57.363    clk_125Mhz
    SLICE_X28Y115        FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.379    57.742 r  r_rst2_reg/Q
                         net (fo=37, routed)          0.357    58.099    r_rst2_reg_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I4_O)        0.105    58.204 f  fd_i_5/O
                         net (fo=1, routed)           0.436    58.640    fd_i_5_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I5_O)        0.105    58.745 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.545    59.290    time_t0
    SLICE_X37Y111        FDRE                                         r  time_t_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.254    57.504    clk_160Mhz
    SLICE_X37Y111        FDRE                                         r  time_t_reg[15]/C
                         clock pessimism              0.000    57.504    
                         clock uncertainty           -0.202    57.302    
    SLICE_X37Y111        FDRE (Setup_fdre_C_CE)      -0.168    57.134    time_t_reg[15]
  -------------------------------------------------------------------
                         required time                         57.134    
                         arrival time                         -59.290    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_t_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.927ns  (logic 0.589ns (30.566%)  route 1.338ns (69.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 57.504 - 56.250 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 57.363 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.363    57.363    clk_125Mhz
    SLICE_X28Y115        FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.379    57.742 r  r_rst2_reg/Q
                         net (fo=37, routed)          0.357    58.099    r_rst2_reg_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I4_O)        0.105    58.204 f  fd_i_5/O
                         net (fo=1, routed)           0.436    58.640    fd_i_5_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I5_O)        0.105    58.745 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.545    59.290    time_t0
    SLICE_X37Y111        FDRE                                         r  time_t_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.254    57.504    clk_160Mhz
    SLICE_X37Y111        FDRE                                         r  time_t_reg[16]/C
                         clock pessimism              0.000    57.504    
                         clock uncertainty           -0.202    57.302    
    SLICE_X37Y111        FDRE (Setup_fdre_C_CE)      -0.168    57.134    time_t_reg[16]
  -------------------------------------------------------------------
                         required time                         57.134    
                         arrival time                         -59.290    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_t_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.927ns  (logic 0.589ns (30.566%)  route 1.338ns (69.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 57.504 - 56.250 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 57.363 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.363    57.363    clk_125Mhz
    SLICE_X28Y115        FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.379    57.742 r  r_rst2_reg/Q
                         net (fo=37, routed)          0.357    58.099    r_rst2_reg_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I4_O)        0.105    58.204 f  fd_i_5/O
                         net (fo=1, routed)           0.436    58.640    fd_i_5_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I5_O)        0.105    58.745 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.545    59.290    time_t0
    SLICE_X36Y111        FDRE                                         r  time_t_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.254    57.504    clk_160Mhz
    SLICE_X36Y111        FDRE                                         r  time_t_reg[17]/C
                         clock pessimism              0.000    57.504    
                         clock uncertainty           -0.202    57.302    
    SLICE_X36Y111        FDRE (Setup_fdre_C_CE)      -0.168    57.134    time_t_reg[17]
  -------------------------------------------------------------------
                         required time                         57.134    
                         arrival time                         -59.290    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_t_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.927ns  (logic 0.589ns (30.566%)  route 1.338ns (69.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 57.504 - 56.250 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 57.363 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.363    57.363    clk_125Mhz
    SLICE_X28Y115        FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.379    57.742 r  r_rst2_reg/Q
                         net (fo=37, routed)          0.357    58.099    r_rst2_reg_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I4_O)        0.105    58.204 f  fd_i_5/O
                         net (fo=1, routed)           0.436    58.640    fd_i_5_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I5_O)        0.105    58.745 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.545    59.290    time_t0
    SLICE_X36Y111        FDRE                                         r  time_t_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.254    57.504    clk_160Mhz
    SLICE_X36Y111        FDRE                                         r  time_t_reg[18]/C
                         clock pessimism              0.000    57.504    
                         clock uncertainty           -0.202    57.302    
    SLICE_X36Y111        FDRE (Setup_fdre_C_CE)      -0.168    57.134    time_t_reg[18]
  -------------------------------------------------------------------
                         required time                         57.134    
                         arrival time                         -59.290    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_t_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.927ns  (logic 0.589ns (30.566%)  route 1.338ns (69.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 57.504 - 56.250 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 57.363 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.363    57.363    clk_125Mhz
    SLICE_X28Y115        FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.379    57.742 r  r_rst2_reg/Q
                         net (fo=37, routed)          0.357    58.099    r_rst2_reg_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I4_O)        0.105    58.204 f  fd_i_5/O
                         net (fo=1, routed)           0.436    58.640    fd_i_5_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I5_O)        0.105    58.745 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.545    59.290    time_t0
    SLICE_X36Y111        FDRE                                         r  time_t_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.254    57.504    clk_160Mhz
    SLICE_X36Y111        FDRE                                         r  time_t_reg[19]/C
                         clock pessimism              0.000    57.504    
                         clock uncertainty           -0.202    57.302    
    SLICE_X36Y111        FDRE (Setup_fdre_C_CE)      -0.168    57.134    time_t_reg[19]
  -------------------------------------------------------------------
                         required time                         57.134    
                         arrival time                         -59.290    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_t_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.927ns  (logic 0.589ns (30.566%)  route 1.338ns (69.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 57.504 - 56.250 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 57.363 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.363    57.363    clk_125Mhz
    SLICE_X28Y115        FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.379    57.742 r  r_rst2_reg/Q
                         net (fo=37, routed)          0.357    58.099    r_rst2_reg_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I4_O)        0.105    58.204 f  fd_i_5/O
                         net (fo=1, routed)           0.436    58.640    fd_i_5_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I5_O)        0.105    58.745 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.545    59.290    time_t0
    SLICE_X36Y111        FDRE                                         r  time_t_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.254    57.504    clk_160Mhz
    SLICE_X36Y111        FDRE                                         r  time_t_reg[20]/C
                         clock pessimism              0.000    57.504    
                         clock uncertainty           -0.202    57.302    
    SLICE_X36Y111        FDRE (Setup_fdre_C_CE)      -0.168    57.134    time_t_reg[20]
  -------------------------------------------------------------------
                         required time                         57.134    
                         arrival time                         -59.290    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_t_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.927ns  (logic 0.589ns (30.566%)  route 1.338ns (69.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 57.504 - 56.250 ) 
    Source Clock Delay      (SCD):    1.363ns = ( 57.363 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.363    57.363    clk_125Mhz
    SLICE_X28Y115        FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.379    57.742 r  r_rst2_reg/Q
                         net (fo=37, routed)          0.357    58.099    r_rst2_reg_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I4_O)        0.105    58.204 f  fd_i_5/O
                         net (fo=1, routed)           0.436    58.640    fd_i_5_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I5_O)        0.105    58.745 r  time_t[0]_i_1/O
                         net (fo=64, routed)          0.545    59.290    time_t0
    SLICE_X37Y111        FDRE                                         r  time_t_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        1.254    57.504    clk_160Mhz
    SLICE_X37Y111        FDRE                                         r  time_t_reg[21]/C
                         clock pessimism              0.000    57.504    
                         clock uncertainty           -0.202    57.302    
    SLICE_X37Y111        FDRE (Setup_fdre_C_CE)      -0.168    57.134    time_t_reg[21]
  -------------------------------------------------------------------
                         required time                         57.134    
                         arrival time                         -59.290    
  -------------------------------------------------------------------
                         slack                                 -2.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.209%)  route 0.430ns (69.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.568     0.568    clk_125Mhz
    SLICE_X29Y106        FDRE                                         r  r_rst2_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  r_rst2_reg_replica/Q
                         net (fo=1, routed)           0.166     0.874    r_rst2_reg_n_0_repN
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  fd_tim[31]_i_1/O
                         net (fo=85, routed)          0.264     1.183    fd_tim[31]_i_1_n_0
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.837     0.837    clk_160Mhz
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[17]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.040    
    SLICE_X29Y105        FDRE (Hold_fdre_C_R)        -0.018     1.022    fd_tim_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.209%)  route 0.430ns (69.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.568     0.568    clk_125Mhz
    SLICE_X29Y106        FDRE                                         r  r_rst2_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  r_rst2_reg_replica/Q
                         net (fo=1, routed)           0.166     0.874    r_rst2_reg_n_0_repN
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  fd_tim[31]_i_1/O
                         net (fo=85, routed)          0.264     1.183    fd_tim[31]_i_1_n_0
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.837     0.837    clk_160Mhz
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[1]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.040    
    SLICE_X29Y105        FDRE (Hold_fdre_C_R)        -0.018     1.022    fd_tim_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.209%)  route 0.430ns (69.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.568     0.568    clk_125Mhz
    SLICE_X29Y106        FDRE                                         r  r_rst2_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  r_rst2_reg_replica/Q
                         net (fo=1, routed)           0.166     0.874    r_rst2_reg_n_0_repN
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  fd_tim[31]_i_1/O
                         net (fo=85, routed)          0.264     1.183    fd_tim[31]_i_1_n_0
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.837     0.837    clk_160Mhz
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[20]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.040    
    SLICE_X29Y105        FDRE (Hold_fdre_C_R)        -0.018     1.022    fd_tim_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.209%)  route 0.430ns (69.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.568     0.568    clk_125Mhz
    SLICE_X29Y106        FDRE                                         r  r_rst2_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  r_rst2_reg_replica/Q
                         net (fo=1, routed)           0.166     0.874    r_rst2_reg_n_0_repN
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  fd_tim[31]_i_1/O
                         net (fo=85, routed)          0.264     1.183    fd_tim[31]_i_1_n_0
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.837     0.837    clk_160Mhz
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[29]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.040    
    SLICE_X29Y105        FDRE (Hold_fdre_C_R)        -0.018     1.022    fd_tim_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.209%)  route 0.430ns (69.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.568     0.568    clk_125Mhz
    SLICE_X29Y106        FDRE                                         r  r_rst2_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  r_rst2_reg_replica/Q
                         net (fo=1, routed)           0.166     0.874    r_rst2_reg_n_0_repN
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  fd_tim[31]_i_1/O
                         net (fo=85, routed)          0.264     1.183    fd_tim[31]_i_1_n_0
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.837     0.837    clk_160Mhz
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[31]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.040    
    SLICE_X29Y105        FDRE (Hold_fdre_C_R)        -0.018     1.022    fd_tim_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.209%)  route 0.430ns (69.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.568     0.568    clk_125Mhz
    SLICE_X29Y106        FDRE                                         r  r_rst2_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  r_rst2_reg_replica/Q
                         net (fo=1, routed)           0.166     0.874    r_rst2_reg_n_0_repN
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  fd_tim[31]_i_1/O
                         net (fo=85, routed)          0.264     1.183    fd_tim[31]_i_1_n_0
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.837     0.837    clk_160Mhz
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[5]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.040    
    SLICE_X29Y105        FDRE (Hold_fdre_C_R)        -0.018     1.022    fd_tim_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.209%)  route 0.430ns (69.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.568     0.568    clk_125Mhz
    SLICE_X29Y106        FDRE                                         r  r_rst2_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  r_rst2_reg_replica/Q
                         net (fo=1, routed)           0.166     0.874    r_rst2_reg_n_0_repN
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  fd_tim[31]_i_1/O
                         net (fo=85, routed)          0.264     1.183    fd_tim[31]_i_1_n_0
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.837     0.837    clk_160Mhz
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[6]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.040    
    SLICE_X29Y105        FDRE (Hold_fdre_C_R)        -0.018     1.022    fd_tim_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.209%)  route 0.430ns (69.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.568     0.568    clk_125Mhz
    SLICE_X29Y106        FDRE                                         r  r_rst2_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  r_rst2_reg_replica/Q
                         net (fo=1, routed)           0.166     0.874    r_rst2_reg_n_0_repN
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  fd_tim[31]_i_1/O
                         net (fo=85, routed)          0.264     1.183    fd_tim[31]_i_1_n_0
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.837     0.837    clk_160Mhz
    SLICE_X29Y105        FDRE                                         r  fd_tim_reg[9]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.040    
    SLICE_X29Y105        FDRE (Hold_fdre_C_R)        -0.018     1.022    fd_tim_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.637%)  route 0.442ns (70.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.568     0.568    clk_125Mhz
    SLICE_X29Y106        FDRE                                         r  r_rst2_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  r_rst2_reg_replica/Q
                         net (fo=1, routed)           0.166     0.874    r_rst2_reg_n_0_repN
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  fd_tim[31]_i_1/O
                         net (fo=85, routed)          0.276     1.195    fd_tim[31]_i_1_n_0
    SLICE_X31Y108        FDRE                                         r  fd_tim_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.836     0.836    clk_160Mhz
    SLICE_X31Y108        FDRE                                         r  fd_tim_reg[10]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.039    
    SLICE_X31Y108        FDRE (Hold_fdre_C_R)        -0.018     1.021    fd_tim_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 r_rst2_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.637%)  route 0.442ns (70.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.568     0.568    clk_125Mhz
    SLICE_X29Y106        FDRE                                         r  r_rst2_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     0.709 f  r_rst2_reg_replica/Q
                         net (fo=1, routed)           0.166     0.874    r_rst2_reg_n_0_repN
    SLICE_X29Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  fd_tim[31]_i_1/O
                         net (fo=85, routed)          0.276     1.195    fd_tim[31]_i_1_n_0
    SLICE_X31Y108        FDRE                                         r  fd_tim_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1467, routed)        0.836     0.836    clk_160Mhz
    SLICE_X31Y108        FDRE                                         r  fd_tim_reg[13]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.039    
    SLICE_X31Y108        FDRE (Hold_fdre_C_R)        -0.018     1.021    fd_tim_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ts_PHY_RXC
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack        6.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.468ns  (logic 0.433ns (29.486%)  route 1.035ns (70.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 18.772 - 12.000 ) 
    Source Clock Delay      (SCD):    7.344ns = ( 11.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.924     9.221    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.326 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.581     9.907    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     9.988 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.356    11.344    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDPE (Prop_fdpe_C_Q)         0.433    11.777 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.035    12.813    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y118        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.709    16.847    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.931 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.517    17.448    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.525 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.247    18.772    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y118        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.530    19.301    
                         clock uncertainty           -0.035    19.266    
    SLICE_X39Y118        FDCE (Recov_fdce_C_CLR)     -0.331    18.935    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.468ns  (logic 0.433ns (29.486%)  route 1.035ns (70.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 18.772 - 12.000 ) 
    Source Clock Delay      (SCD):    7.344ns = ( 11.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.924     9.221    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.326 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.581     9.907    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     9.988 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.356    11.344    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDPE (Prop_fdpe_C_Q)         0.433    11.777 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.035    12.813    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y118        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.709    16.847    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.931 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.517    17.448    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.525 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.247    18.772    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y118        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.530    19.301    
                         clock uncertainty           -0.035    19.266    
    SLICE_X39Y118        FDCE (Recov_fdce_C_CLR)     -0.331    18.935    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.468ns  (logic 0.433ns (29.486%)  route 1.035ns (70.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 18.772 - 12.000 ) 
    Source Clock Delay      (SCD):    7.344ns = ( 11.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.924     9.221    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.326 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.581     9.907    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     9.988 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.356    11.344    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDPE (Prop_fdpe_C_Q)         0.433    11.777 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.035    12.813    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y118        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.709    16.847    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.931 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.517    17.448    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.525 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.247    18.772    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y118        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.530    19.301    
                         clock uncertainty           -0.035    19.266    
    SLICE_X39Y118        FDCE (Recov_fdce_C_CLR)     -0.331    18.935    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.468ns  (logic 0.433ns (29.486%)  route 1.035ns (70.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 18.772 - 12.000 ) 
    Source Clock Delay      (SCD):    7.344ns = ( 11.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.924     9.221    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.326 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.581     9.907    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     9.988 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.356    11.344    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDPE (Prop_fdpe_C_Q)         0.433    11.777 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.035    12.813    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y118        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.709    16.847    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.931 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.517    17.448    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.525 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.247    18.772    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y118        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.530    19.301    
                         clock uncertainty           -0.035    19.266    
    SLICE_X39Y118        FDCE (Recov_fdce_C_CLR)     -0.331    18.935    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.468ns  (logic 0.433ns (29.486%)  route 1.035ns (70.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 18.772 - 12.000 ) 
    Source Clock Delay      (SCD):    7.344ns = ( 11.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.924     9.221    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.326 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.581     9.907    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     9.988 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.356    11.344    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDPE (Prop_fdpe_C_Q)         0.433    11.777 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.035    12.813    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y118        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.709    16.847    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.931 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.517    17.448    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.525 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.247    18.772    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y118        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.530    19.301    
                         clock uncertainty           -0.035    19.266    
    SLICE_X39Y118        FDCE (Recov_fdce_C_CLR)     -0.331    18.935    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.468ns  (logic 0.433ns (29.486%)  route 1.035ns (70.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 18.772 - 12.000 ) 
    Source Clock Delay      (SCD):    7.344ns = ( 11.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.924     9.221    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.326 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.581     9.907    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     9.988 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.356    11.344    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDPE (Prop_fdpe_C_Q)         0.433    11.777 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.035    12.813    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y118        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.709    16.847    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.931 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.517    17.448    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.525 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.247    18.772    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y118        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.530    19.301    
                         clock uncertainty           -0.035    19.266    
    SLICE_X39Y118        FDCE (Recov_fdce_C_CLR)     -0.331    18.935    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.468ns  (logic 0.433ns (29.486%)  route 1.035ns (70.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 18.772 - 12.000 ) 
    Source Clock Delay      (SCD):    7.344ns = ( 11.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.924     9.221    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.326 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.581     9.907    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     9.988 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.356    11.344    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDPE (Prop_fdpe_C_Q)         0.433    11.777 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.035    12.813    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y118        FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.709    16.847    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.931 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.517    17.448    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.525 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.247    18.772    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.530    19.301    
                         clock uncertainty           -0.035    19.266    
    SLICE_X38Y118        FDPE (Recov_fdpe_C_PRE)     -0.292    18.974    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.468ns  (logic 0.433ns (29.486%)  route 1.035ns (70.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 18.772 - 12.000 ) 
    Source Clock Delay      (SCD):    7.344ns = ( 11.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.924     9.221    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.326 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.581     9.907    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     9.988 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.356    11.344    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDPE (Prop_fdpe_C_Q)         0.433    11.777 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.035    12.813    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y118        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.709    16.847    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.931 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.517    17.448    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.525 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.247    18.772    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y118        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.530    19.301    
                         clock uncertainty           -0.035    19.266    
    SLICE_X38Y118        FDCE (Recov_fdce_C_CLR)     -0.258    19.008    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.468ns  (logic 0.433ns (29.486%)  route 1.035ns (70.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 18.772 - 12.000 ) 
    Source Clock Delay      (SCD):    7.344ns = ( 11.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.924     9.221    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.326 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.581     9.907    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     9.988 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.356    11.344    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDPE (Prop_fdpe_C_Q)         0.433    11.777 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.035    12.813    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y118        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.709    16.847    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.931 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.517    17.448    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.525 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.247    18.772    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y118        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.530    19.301    
                         clock uncertainty           -0.035    19.266    
    SLICE_X38Y118        FDCE (Recov_fdce_C_CLR)     -0.258    19.008    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.468ns  (logic 0.433ns (29.486%)  route 1.035ns (70.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 18.772 - 12.000 ) 
    Source Clock Delay      (SCD):    7.344ns = ( 11.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.924     9.221    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.326 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.581     9.907    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     9.988 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.356    11.344    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDPE (Prop_fdpe_C_Q)         0.433    11.777 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.035    12.813    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y118        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.709    16.847    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.084    16.931 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.517    17.448    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.525 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          1.247    18.772    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y118        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.530    19.301    
                         clock uncertainty           -0.035    19.266    
    SLICE_X38Y118        FDCE (Recov_fdce_C_CLR)     -0.258    19.008    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  6.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.280%)  route 0.182ns (58.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 7.574 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns = ( 6.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.560     6.691    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDPE (Prop_fdpe_C_Q)         0.128     6.819 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     7.001    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y118        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.827     7.574    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.849     6.725    
    SLICE_X34Y118        FDCE (Remov_fdce_C_CLR)     -0.121     6.604    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.604    
                         arrival time                           7.001    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.280%)  route 0.182ns (58.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 7.574 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns = ( 6.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.560     6.691    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDPE (Prop_fdpe_C_Q)         0.128     6.819 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     7.001    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y118        FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.827     7.574    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.849     6.725    
    SLICE_X34Y118        FDPE (Remov_fdpe_C_PRE)     -0.125     6.600    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -6.600    
                         arrival time                           7.001    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.280%)  route 0.182ns (58.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 7.574 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns = ( 6.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.560     6.691    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDPE (Prop_fdpe_C_Q)         0.128     6.819 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     7.001    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y118        FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.827     7.574    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.849     6.725    
    SLICE_X34Y118        FDPE (Remov_fdpe_C_PRE)     -0.125     6.600    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -6.600    
                         arrival time                           7.001    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.280%)  route 0.182ns (58.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 7.574 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns = ( 6.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.560     6.691    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDPE (Prop_fdpe_C_Q)         0.128     6.819 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     7.001    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y118        FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.827     7.574    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.849     6.725    
    SLICE_X34Y118        FDPE (Remov_fdpe_C_PRE)     -0.125     6.600    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -6.600    
                         arrival time                           7.001    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.280%)  route 0.182ns (58.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 7.574 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns = ( 6.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.560     6.691    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDPE (Prop_fdpe_C_Q)         0.128     6.819 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     7.001    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y118        FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.827     7.574    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.849     6.725    
    SLICE_X34Y118        FDPE (Remov_fdpe_C_PRE)     -0.125     6.600    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -6.600    
                         arrival time                           7.001    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.280%)  route 0.182ns (58.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 7.574 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns = ( 6.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.560     6.691    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDPE (Prop_fdpe_C_Q)         0.128     6.819 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     7.001    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y118        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.827     7.574    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y118        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.849     6.725    
    SLICE_X35Y118        FDCE (Remov_fdce_C_CLR)     -0.146     6.579    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.579    
                         arrival time                           7.001    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.280%)  route 0.182ns (58.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 7.574 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns = ( 6.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.560     6.691    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDPE (Prop_fdpe_C_Q)         0.128     6.819 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     7.001    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y118        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.827     7.574    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y118        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.849     6.725    
    SLICE_X35Y118        FDCE (Remov_fdce_C_CLR)     -0.146     6.579    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.579    
                         arrival time                           7.001    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.280%)  route 0.182ns (58.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 7.574 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns = ( 6.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.560     6.691    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDPE (Prop_fdpe_C_Q)         0.128     6.819 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     7.001    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y118        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.827     7.574    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y118        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.849     6.725    
    SLICE_X35Y118        FDCE (Remov_fdce_C_CLR)     -0.146     6.579    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.579    
                         arrival time                           7.001    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.307%)  route 0.186ns (55.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 7.572 - 4.000 ) 
    Source Clock Delay      (SCD):    2.690ns = ( 6.690 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.559     6.690    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDPE (Prop_fdpe_C_Q)         0.148     6.838 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.186     7.024    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2
    SLICE_X38Y119        FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.826     7.572    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y119        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.849     6.723    
    SLICE_X38Y119        FDPE (Remov_fdpe_C_PRE)     -0.124     6.599    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -6.599    
                         arrival time                           7.024    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.307%)  route 0.186ns (55.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 7.572 - 4.000 ) 
    Source Clock Delay      (SCD):    2.690ns = ( 6.690 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         0.794     5.799    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     5.844 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.261     6.105    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.131 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.559     6.690    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y118        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDPE (Prop_fdpe_C_Q)         0.148     6.838 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.186     7.024    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2
    SLICE_X38Y119        FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=2, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst_1/O
                         net (fo=110, routed)         1.115     6.367    mac_inst/PHY_RXC_IBUF
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     6.423 r  mac_inst/fifo_tx_i_1/O
                         net (fo=1, routed)           0.295     6.717    mac_inst/wr_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.746 r  mac_inst/wr_clk_BUFG_inst/O
                         net (fo=85, routed)          0.826     7.572    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y119        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.849     6.723    
    SLICE_X38Y119        FDPE (Remov_fdpe_C_PRE)     -0.124     6.599    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -6.599    
                         arrival time                           7.024    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ts_clk125
  To Clock:  ts_clk125

Setup :            0  Failing Endpoints,  Worst Slack        6.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.379ns (24.763%)  route 1.151ns (75.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 9.251 - 8.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.362     1.362    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.379     1.741 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.151     2.893    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X41Y113        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.251     9.251    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y113        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.066     9.317    
                         clock uncertainty           -0.082     9.235    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.331     8.904    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.379ns (24.763%)  route 1.151ns (75.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 9.251 - 8.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.362     1.362    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.379     1.741 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.151     2.893    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X41Y113        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.251     9.251    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y113        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.066     9.317    
                         clock uncertainty           -0.082     9.235    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.331     8.904    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.379ns (24.763%)  route 1.151ns (75.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 9.251 - 8.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.362     1.362    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.379     1.741 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.151     2.893    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X41Y113        FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.251     9.251    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y113        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.066     9.317    
                         clock uncertainty           -0.082     9.235    
    SLICE_X41Y113        FDPE (Recov_fdpe_C_PRE)     -0.292     8.943    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.379ns (29.189%)  route 0.919ns (70.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 9.253 - 8.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.362     1.362    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.379     1.741 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.919     2.661    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X36Y113        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.253     9.253    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y113        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.066     9.319    
                         clock uncertainty           -0.082     9.237    
    SLICE_X36Y113        FDCE (Recov_fdce_C_CLR)     -0.331     8.906    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.379ns (29.189%)  route 0.919ns (70.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 9.253 - 8.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.362     1.362    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.379     1.741 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.919     2.661    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X36Y113        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.253     9.253    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y113        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.066     9.319    
                         clock uncertainty           -0.082     9.237    
    SLICE_X36Y113        FDCE (Recov_fdce_C_CLR)     -0.331     8.906    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.379ns (29.189%)  route 0.919ns (70.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 9.253 - 8.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.362     1.362    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.379     1.741 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.919     2.661    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X36Y113        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.253     9.253    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y113        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.066     9.319    
                         clock uncertainty           -0.082     9.237    
    SLICE_X36Y113        FDCE (Recov_fdce_C_CLR)     -0.331     8.906    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.379ns (29.189%)  route 0.919ns (70.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 9.253 - 8.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.362     1.362    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.379     1.741 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.919     2.661    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X36Y113        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.253     9.253    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y113        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.066     9.319    
                         clock uncertainty           -0.082     9.237    
    SLICE_X36Y113        FDCE (Recov_fdce_C_CLR)     -0.331     8.906    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.379ns (29.189%)  route 0.919ns (70.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 9.253 - 8.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.362     1.362    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.379     1.741 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.919     2.661    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X36Y113        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.253     9.253    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y113        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.066     9.319    
                         clock uncertainty           -0.082     9.237    
    SLICE_X36Y113        FDCE (Recov_fdce_C_CLR)     -0.331     8.906    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.379ns (29.189%)  route 0.919ns (70.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 9.253 - 8.000 ) 
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.362     1.362    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.379     1.741 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.919     2.661    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X36Y113        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.253     9.253    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y113        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.066     9.319    
                         clock uncertainty           -0.082     9.237    
    SLICE_X36Y113        FDCE (Recov_fdce_C_CLR)     -0.331     8.906    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[12]/PRE
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.433ns (33.518%)  route 0.859ns (66.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 9.239 - 8.000 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.348     1.348    mac_inst/clk_out2
    SLICE_X56Y115        FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.433     1.781 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.859     2.640    mac_inst/crc_inst/AS[0]
    SLICE_X56Y117        FDPE                                         f  mac_inst/crc_inst/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        1.239     9.239    mac_inst/crc_inst/clk_out2
    SLICE_X56Y117        FDPE                                         r  mac_inst/crc_inst/Crc_reg[12]/C
                         clock pessimism              0.082     9.321    
                         clock uncertainty           -0.082     9.239    
    SLICE_X56Y117        FDPE (Recov_fdpe_C_PRE)     -0.292     8.947    mac_inst/crc_inst/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  6.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.077%)  route 0.211ns (59.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.563     0.563    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.211     0.915    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y114        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.831     0.831    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X37Y114        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X37Y114        FDCE (Remov_fdce_C_CLR)     -0.092     0.506    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.077%)  route 0.211ns (59.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.563     0.563    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.211     0.915    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y114        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.831     0.831    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X37Y114        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X37Y114        FDCE (Remov_fdce_C_CLR)     -0.092     0.506    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.077%)  route 0.211ns (59.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.563     0.563    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.211     0.915    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y114        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.831     0.831    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X37Y114        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X37Y114        FDCE (Remov_fdce_C_CLR)     -0.092     0.506    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.077%)  route 0.211ns (59.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.563     0.563    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.211     0.915    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y114        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.831     0.831    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X37Y114        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X37Y114        FDCE (Remov_fdce_C_CLR)     -0.092     0.506    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.657%)  route 0.215ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.563     0.563    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.215     0.918    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X36Y114        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.831     0.831    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y114        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X36Y114        FDCE (Remov_fdce_C_CLR)     -0.092     0.506    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.657%)  route 0.215ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.563     0.563    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.215     0.918    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X36Y114        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.831     0.831    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y114        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X36Y114        FDCE (Remov_fdce_C_CLR)     -0.092     0.506    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.657%)  route 0.215ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.563     0.563    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.215     0.918    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X36Y114        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.831     0.831    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y114        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X36Y114        FDCE (Remov_fdce_C_CLR)     -0.092     0.506    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.657%)  route 0.215ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.563     0.563    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.215     0.918    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X36Y114        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.831     0.831    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y114        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X36Y114        FDCE (Remov_fdce_C_CLR)     -0.092     0.506    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.657%)  route 0.215ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.563     0.563    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.215     0.918    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X36Y114        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.831     0.831    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y114        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X36Y114        FDCE (Remov_fdce_C_CLR)     -0.092     0.506    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.180%)  route 0.219ns (60.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.563     0.563    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y114        FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.219     0.923    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/AR[0]
    SLICE_X35Y114        FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5792, routed)        0.831     0.831    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X35Y114        FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X35Y114        FDCE (Remov_fdce_C_CLR)     -0.092     0.506    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.417    





