VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob098_circuit7_test.sv:36: $finish called at 615 (1ps)
Hint: Output 'q' has no mismatches.
Hint: Total mismatched samples is 0 out of 123 samples

Simulation finished at 615 ps
Mismatches: 0 in 123 samples
