<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : FPGA Ports Reset Control Register - fpgaportrst</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : FPGA Ports Reset Control Register - fpgaportrst</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_d_r___c_t_l.html">Register Group : SDRAM Controller Module - ALT_SDR_CTL</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register implements functionality to allow the CPU to control when the MPFE will enable the ports to the FPGA fabric.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[13:0] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ALT_SDR_CTL_FPGAPORTRST_PORTRSTN">Port Reset Control</a> </td></tr>
<tr>
<td align="left">[31:14] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Port Reset Control - portrstn </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrped07ec4d488b0b7a76ac5cbe42be6cc1"></a><a class="anchor" id="ALT_SDR_CTL_FPGAPORTRST_PORTRSTN"></a></p>
<p>This register should be written to with a 1 to enable the selected FPGA port to exit reset. Writing a bit to a zero will stretch the port reset until the register is written. Read data ports are connected to bits 3:0, with read data port 0 at bit 0 to read data port 3 at bit 3. Write data ports 0 to 3 are mapped to 4 to 7, with write data port 0 connected to bit 4 to write data port 3 at bit</p>
<ol type="1">
<li>Command ports are connected to bits 8 to 13, with command port 0 at bit 8 to command port 5 at bit 13. Expected usage would be to set all the bits at the same time but setting some bits to a zero and others to a one is supported.</li>
</ol>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac37634043d2b8f7b93881211ca96e4f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#gac37634043d2b8f7b93881211ca96e4f3">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac37634043d2b8f7b93881211ca96e4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e67efafa5a8c61b28115a0054a97511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ga8e67efafa5a8c61b28115a0054a97511">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga8e67efafa5a8c61b28115a0054a97511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b5a79d49a0c5ac942cb19887d0510d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ga40b5a79d49a0c5ac942cb19887d0510d">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_WIDTH</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga40b5a79d49a0c5ac942cb19887d0510d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c7b5bf5707ed3be382099469d57972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ga18c7b5bf5707ed3be382099469d57972">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_SET_MSK</a>&#160;&#160;&#160;0x00003fff</td></tr>
<tr class="separator:ga18c7b5bf5707ed3be382099469d57972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c4275fd81b89d452ba0db7618db5ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ga8c4275fd81b89d452ba0db7618db5ddf">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_CLR_MSK</a>&#160;&#160;&#160;0xffffc000</td></tr>
<tr class="separator:ga8c4275fd81b89d452ba0db7618db5ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff51fb65354da3e67fbcf24c164c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#gac1ff51fb65354da3e67fbcf24c164c53">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac1ff51fb65354da3e67fbcf24c164c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0865ec21f7179d477a52c9d674cf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ga0d0865ec21f7179d477a52c9d674cf6f">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00003fff) &gt;&gt; 0)</td></tr>
<tr class="separator:ga0d0865ec21f7179d477a52c9d674cf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2caa6916b7f7389762b9796d72c81c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#gab2caa6916b7f7389762b9796d72c81c8">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00003fff)</td></tr>
<tr class="separator:gab2caa6916b7f7389762b9796d72c81c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#struct_a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t__s">ALT_SDR_CTL_FPGAPORTRST_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga91d76f3f29be77a6c6e26ade398589f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ga91d76f3f29be77a6c6e26ade398589f9">ALT_SDR_CTL_FPGAPORTRST_OFST</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ga91d76f3f29be77a6c6e26ade398589f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf9d2fb6fdb0e32c81d8363df40f16530"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#struct_a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t__s">ALT_SDR_CTL_FPGAPORTRST_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#gaf9d2fb6fdb0e32c81d8363df40f16530">ALT_SDR_CTL_FPGAPORTRST_t</a></td></tr>
<tr class="separator:gaf9d2fb6fdb0e32c81d8363df40f16530"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t__s" id="struct_a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDR_CTL_FPGAPORTRST_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html">ALT_SDR_CTL_FPGAPORTRST</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a428fa83e9968e26a174623fa0604945a"></a>uint32_t</td>
<td class="fieldname">
portrstn: 14</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ALT_SDR_CTL_FPGAPORTRST_PORTRSTN">Port Reset Control</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aabfad6e86a2fce17f832e8bd0955012e"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 18</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gac37634043d2b8f7b93881211ca96e4f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ALT_SDR_CTL_FPGAPORTRST_PORTRSTN">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8e67efafa5a8c61b28115a0054a97511"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ALT_SDR_CTL_FPGAPORTRST_PORTRSTN">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga40b5a79d49a0c5ac942cb19887d0510d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_WIDTH&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ALT_SDR_CTL_FPGAPORTRST_PORTRSTN">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga18c7b5bf5707ed3be382099469d57972"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_SET_MSK&#160;&#160;&#160;0x00003fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ALT_SDR_CTL_FPGAPORTRST_PORTRSTN">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8c4275fd81b89d452ba0db7618db5ddf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_CLR_MSK&#160;&#160;&#160;0xffffc000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ALT_SDR_CTL_FPGAPORTRST_PORTRSTN">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac1ff51fb65354da3e67fbcf24c164c53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ALT_SDR_CTL_FPGAPORTRST_PORTRSTN">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga0d0865ec21f7179d477a52c9d674cf6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00003fff) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ALT_SDR_CTL_FPGAPORTRST_PORTRSTN">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab2caa6916b7f7389762b9796d72c81c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00003fff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ALT_SDR_CTL_FPGAPORTRST_PORTRSTN">ALT_SDR_CTL_FPGAPORTRST_PORTRSTN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga91d76f3f29be77a6c6e26ade398589f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_FPGAPORTRST_OFST&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html">ALT_SDR_CTL_FPGAPORTRST</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaf9d2fb6fdb0e32c81d8363df40f16530"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#struct_a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t__s">ALT_SDR_CTL_FPGAPORTRST_s</a> <a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#gaf9d2fb6fdb0e32c81d8363df40f16530">ALT_SDR_CTL_FPGAPORTRST_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html">ALT_SDR_CTL_FPGAPORTRST</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
