0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/project/project.gen/sources_1/ip/ila_user_encoder/sim/ila_user_encoder.v,1720869005,verilog,,C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/project/project.ip_user_files/ip/ila_user_leds/sim/ila_user_leds.v,,ila_user_encoder,,,,,,,,
C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/project/project.gen/sources_1/ip/vio_user_encoder/sim/vio_user_encoder.v,1720886054,verilog,,C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/project/project.gen/sources_1/ip/ila_user_encoder/sim/ila_user_encoder.v,,vio_user_encoder,,,,,,,,
C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/project/project.ip_user_files/ip/ila_user_leds/sim/ila_user_leds.v,1668914968,verilog,,C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/project/project.ip_user_files/ip/vio_user_leds/sim/vio_user_leds.v,,ila_user_leds,,,,,,,,
C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/project/project.ip_user_files/ip/vio_user_leds/sim/vio_user_leds.v,1720856578,verilog,,C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/src/common/clock_enable_generator.v,,vio_user_leds,,,,,,,,
C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/project/project.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/sim/top_tb.v,1720883386,verilog,,,,top_tb,,,,,,,,
C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/src/common/clock_enable_generator.v,1720855346,verilog,,C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/src/encoder/i_user_encoder.v,,clock_enable_generator,,,,,,,,
C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/src/encoder/i_user_encoder.v,1720885905,verilog,,C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/src/led/io_user_leds.v,,i_user_encoder,,,,,,,,
C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/src/led/io_user_leds.v,1720857344,verilog,,C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/src/led/pwm_controller.v,,io_user_leds,,,,,,,,
C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/src/led/pwm_controller.v,1720855336,verilog,,C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/src/led/rainbow_controller.v,,pwm_controller,,,,,,,,
C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/src/led/rainbow_controller.v,1720855330,verilog,,C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/src/top.v,,rainbow_controller,,,,,,,,
C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/src/top.v,1720864895,verilog,,C:/Users/vele/Desktop/Workspace/Project_FPGA/unicorn_jig/sim/top_tb.v,,top,,,,,,,,
