{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 17 17:44:55 2013 " "Info: Processing started: Sun Feb 17 17:44:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw3 -c hw3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw3 -c hw3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitadder-structure " "Info: Found design unit 1: onebitadder-structure" {  } { { "onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onebitadder " "Info: Found entity 1: onebitadder" {  } { { "onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrysaveadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file carrysaveadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carrysaveadder-structure " "Info: Found design unit 1: carrysaveadder-structure" {  } { { "carrysaveadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/carrysaveadder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 carrysaveadder " "Info: Found entity 1: carrysaveadder" {  } { { "carrysaveadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/carrysaveadder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseand.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bitwiseand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseand-structure " "Info: Found design unit 1: bitwiseand-structure" {  } { { "bitwiseand.vhd" "" { Text "C:/quartus/quartus/project/hw3/bitwiseand.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseand " "Info: Found entity 1: bitwiseand" {  } { { "bitwiseand.vhd" "" { Text "C:/quartus/quartus/project/hw3/bitwiseand.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bitwiseor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseor-structure " "Info: Found design unit 1: bitwiseor-structure" {  } { { "bitwiseor.vhd" "" { Text "C:/quartus/quartus/project/hw3/bitwiseor.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseor " "Info: Found entity 1: bitwiseor" {  } { { "bitwiseor.vhd" "" { Text "C:/quartus/quartus/project/hw3/bitwiseor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ls_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_1bit-structure " "Info: Found design unit 1: ls_1bit-structure" {  } { { "ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_1bit " "Info: Found entity 1: ls_1bit" {  } { { "ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_2bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ls_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_2bit-structure " "Info: Found design unit 1: ls_2bit-structure" {  } { { "ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_2bit " "Info: Found entity 1: ls_2bit" {  } { { "ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ls_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_4bit-structure " "Info: Found design unit 1: ls_4bit-structure" {  } { { "ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_4bit " "Info: Found entity 1: ls_4bit" {  } { { "ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ls_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_8bit-structure " "Info: Found design unit 1: ls_8bit-structure" {  } { { "ls_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_8bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_8bit " "Info: Found entity 1: ls_8bit" {  } { { "ls_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_8bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ls_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_16bit-structure " "Info: Found design unit 1: ls_16bit-structure" {  } { { "ls_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_16bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_16bit " "Info: Found entity 1: ls_16bit" {  } { { "ls_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_16bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ls_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_32bit-structure " "Info: Found design unit 1: ls_32bit-structure" {  } { { "ls_32bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_32bit " "Info: Found entity 1: ls_32bit" {  } { { "ls_32bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_1bit-structure " "Info: Found design unit 1: rs_1bit-structure" {  } { { "rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_1bit " "Info: Found entity 1: rs_1bit" {  } { { "rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_2bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_2bit-structure " "Info: Found design unit 1: rs_2bit-structure" {  } { { "rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_2bit " "Info: Found entity 1: rs_2bit" {  } { { "rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_4bit-structure " "Info: Found design unit 1: rs_4bit-structure" {  } { { "rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_4bit " "Info: Found entity 1: rs_4bit" {  } { { "rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_8bit-structure " "Info: Found design unit 1: rs_8bit-structure" {  } { { "rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_8bit " "Info: Found entity 1: rs_8bit" {  } { { "rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_16bit-structure " "Info: Found design unit 1: rs_16bit-structure" {  } { { "rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_16bit " "Info: Found entity 1: rs_16bit" {  } { { "rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_32bit-structure " "Info: Found design unit 1: rs_32bit-structure" {  } { { "rs_32bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_32bit " "Info: Found entity 1: rs_32bit" {  } { { "rs_32bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structure " "Info: Found design unit 1: alu-structure" {  } { { "alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-behavioral " "Info: Found design unit 1: tristate-behavioral" {  } { { "tristate.vhd" "" { Text "C:/quartus/quartus/project/hw3/tristate.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "C:/quartus/quartus/project/hw3/tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Info: Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co_buffer alu.vhd(54) " "Warning (10036): Verilog HDL or VHDL warning at alu.vhd(54): object \"co_buffer\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpo_buffer alu.vhd(56) " "Warning (10036): Verilog HDL or VHDL warning at alu.vhd(56): object \"cpo_buffer\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrysaveadder carrysaveadder:addsub " "Info: Elaborating entity \"carrysaveadder\" for hierarchy \"carrysaveadder:addsub\"" {  } { { "alu.vhd" "addsub" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitadder carrysaveadder:addsub\|onebitadder:\\IFF1:31:firstrow " "Info: Elaborating entity \"onebitadder\" for hierarchy \"carrysaveadder:addsub\|onebitadder:\\IFF1:31:firstrow\"" {  } { { "carrysaveadder.vhd" "\\IFF1:31:firstrow" { Text "C:/quartus/quartus/project/hw3/carrysaveadder.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_32bit rs_32bit:rightshift " "Info: Elaborating entity \"rs_32bit\" for hierarchy \"rs_32bit:rightshift\"" {  } { { "alu.vhd" "rightshift" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_16bit rs_32bit:rightshift\|rs_16bit:rs16 " "Info: Elaborating entity \"rs_16bit\" for hierarchy \"rs_32bit:rightshift\|rs_16bit:rs16\"" {  } { { "rs_32bit.vhd" "rs16" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_8bit rs_32bit:rightshift\|rs_8bit:rs8 " "Info: Elaborating entity \"rs_8bit\" for hierarchy \"rs_32bit:rightshift\|rs_8bit:rs8\"" {  } { { "rs_32bit.vhd" "rs8" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_4bit rs_32bit:rightshift\|rs_4bit:rs4 " "Info: Elaborating entity \"rs_4bit\" for hierarchy \"rs_32bit:rightshift\|rs_4bit:rs4\"" {  } { { "rs_32bit.vhd" "rs4" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_2bit rs_32bit:rightshift\|rs_2bit:rs2 " "Info: Elaborating entity \"rs_2bit\" for hierarchy \"rs_32bit:rightshift\|rs_2bit:rs2\"" {  } { { "rs_32bit.vhd" "rs2" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_1bit rs_32bit:rightshift\|rs_1bit:rs1 " "Info: Elaborating entity \"rs_1bit\" for hierarchy \"rs_32bit:rightshift\|rs_1bit:rs1\"" {  } { { "rs_32bit.vhd" "rs1" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_32bit ls_32bit:leftshift " "Info: Elaborating entity \"ls_32bit\" for hierarchy \"ls_32bit:leftshift\"" {  } { { "alu.vhd" "leftshift" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_16bit ls_32bit:leftshift\|ls_16bit:ls16 " "Info: Elaborating entity \"ls_16bit\" for hierarchy \"ls_32bit:leftshift\|ls_16bit:ls16\"" {  } { { "ls_32bit.vhd" "ls16" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_8bit ls_32bit:leftshift\|ls_8bit:ls8 " "Info: Elaborating entity \"ls_8bit\" for hierarchy \"ls_32bit:leftshift\|ls_8bit:ls8\"" {  } { { "ls_32bit.vhd" "ls8" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_4bit ls_32bit:leftshift\|ls_4bit:ls4 " "Info: Elaborating entity \"ls_4bit\" for hierarchy \"ls_32bit:leftshift\|ls_4bit:ls4\"" {  } { { "ls_32bit.vhd" "ls4" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_2bit ls_32bit:leftshift\|ls_2bit:ls2 " "Info: Elaborating entity \"ls_2bit\" for hierarchy \"ls_32bit:leftshift\|ls_2bit:ls2\"" {  } { { "ls_32bit.vhd" "ls2" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_1bit ls_32bit:leftshift\|ls_1bit:ls1 " "Info: Elaborating entity \"ls_1bit\" for hierarchy \"ls_32bit:leftshift\|ls_1bit:ls1\"" {  } { { "ls_32bit.vhd" "ls1" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseor bitwiseor:op_or " "Info: Elaborating entity \"bitwiseor\" for hierarchy \"bitwiseor:op_or\"" {  } { { "alu.vhd" "op_or" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseand bitwiseand:op_and " "Info: Elaborating entity \"bitwiseand\" for hierarchy \"bitwiseand:op_and\"" {  } { { "alu.vhd" "op_and" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:control1 " "Info: Elaborating entity \"tristate\" for hierarchy \"tristate:control1\"" {  } { { "alu.vhd" "control1" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input tristate.vhd(15) " "Warning (10492): VHDL Process Statement warning at tristate.vhd(15): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tristate.vhd" "" { Text "C:/quartus/quartus/project/hw3/tristate.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1654 " "Info: Implemented 1654 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Info: Implemented 74 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1546 " "Info: Implemented 1546 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 17 17:45:14 2013 " "Info: Processing ended: Sun Feb 17 17:45:14 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
