
nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e9e8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018c8  0800ebc8  0800ebc8  0001ebc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010490  08010490  000301e4  2**0
                  CONTENTS
  4 .ARM          00000008  08010490  08010490  00020490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010498  08010498  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010498  08010498  00020498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801049c  0801049c  0002049c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080104a0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005124  200001e4  08010684  000301e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005308  08010684  00035308  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d331  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005c88  00000000  00000000  0005d545  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001eb0  00000000  00000000  000631d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001c10  00000000  00000000  00065080  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029be6  00000000  00000000  00066c90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001c52e  00000000  00000000  00090876  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f416f  00000000  00000000  000acda4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  001a0f13  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008f70  00000000  00000000  001a1000  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    000000d8  00000000  00000000  001a9f70  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ebb0 	.word	0x0800ebb0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e8 	.word	0x200001e8
 800021c:	0800ebb0 	.word	0x0800ebb0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b972 	b.w	8000f94 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	4688      	mov	r8, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14b      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4615      	mov	r5, r2
 8000cda:	d967      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0720 	rsb	r7, r2, #32
 8000ce6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cea:	fa20 f707 	lsr.w	r7, r0, r7
 8000cee:	4095      	lsls	r5, r2
 8000cf0:	ea47 0803 	orr.w	r8, r7, r3
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d00:	fa1f fc85 	uxth.w	ip, r5
 8000d04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d1a:	f080 811b 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8118 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d24:	3f02      	subs	r7, #2
 8000d26:	442b      	add	r3, r5
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3c:	45a4      	cmp	ip, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	192c      	adds	r4, r5, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d46:	f080 8107 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d4a:	45a4      	cmp	ip, r4
 8000d4c:	f240 8104 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d50:	3802      	subs	r0, #2
 8000d52:	442c      	add	r4, r5
 8000d54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d58:	eba4 040c 	sub.w	r4, r4, ip
 8000d5c:	2700      	movs	r7, #0
 8000d5e:	b11e      	cbz	r6, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c6 4300 	strd	r4, r3, [r6]
 8000d68:	4639      	mov	r1, r7
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0xbe>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80eb 	beq.w	8000f4e <__udivmoddi4+0x286>
 8000d78:	2700      	movs	r7, #0
 8000d7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d7e:	4638      	mov	r0, r7
 8000d80:	4639      	mov	r1, r7
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f783 	clz	r7, r3
 8000d8a:	2f00      	cmp	r7, #0
 8000d8c:	d147      	bne.n	8000e1e <__udivmoddi4+0x156>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0xd0>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80fa 	bhi.w	8000f8c <__udivmoddi4+0x2c4>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	4698      	mov	r8, r3
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	d0e0      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000da6:	e9c6 4800 	strd	r4, r8, [r6]
 8000daa:	e7dd      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000dac:	b902      	cbnz	r2, 8000db0 <__udivmoddi4+0xe8>
 8000dae:	deff      	udf	#255	; 0xff
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	f040 808f 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000dba:	1b49      	subs	r1, r1, r5
 8000dbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc0:	fa1f f885 	uxth.w	r8, r5
 8000dc4:	2701      	movs	r7, #1
 8000dc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dca:	0c23      	lsrs	r3, r4, #16
 8000dcc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x124>
 8000ddc:	18eb      	adds	r3, r5, r3
 8000dde:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4299      	cmp	r1, r3
 8000de6:	f200 80cd 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dea:	4684      	mov	ip, r0
 8000dec:	1a59      	subs	r1, r3, r1
 8000dee:	b2a3      	uxth	r3, r4
 8000df0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000df4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000df8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dfc:	fb08 f800 	mul.w	r8, r8, r0
 8000e00:	45a0      	cmp	r8, r4
 8000e02:	d907      	bls.n	8000e14 <__udivmoddi4+0x14c>
 8000e04:	192c      	adds	r4, r5, r4
 8000e06:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x14a>
 8000e0c:	45a0      	cmp	r8, r4
 8000e0e:	f200 80b6 	bhi.w	8000f7e <__udivmoddi4+0x2b6>
 8000e12:	4618      	mov	r0, r3
 8000e14:	eba4 0408 	sub.w	r4, r4, r8
 8000e18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e1c:	e79f      	b.n	8000d5e <__udivmoddi4+0x96>
 8000e1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e22:	40bb      	lsls	r3, r7
 8000e24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e3c:	4325      	orrs	r5, r4
 8000e3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e42:	0c2c      	lsrs	r4, r5, #16
 8000e44:	fb08 3319 	mls	r3, r8, r9, r3
 8000e48:	fa1f fa8e 	uxth.w	sl, lr
 8000e4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e50:	fb09 f40a 	mul.w	r4, r9, sl
 8000e54:	429c      	cmp	r4, r3
 8000e56:	fa02 f207 	lsl.w	r2, r2, r7
 8000e5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1e 0303 	adds.w	r3, lr, r3
 8000e64:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e68:	f080 8087 	bcs.w	8000f7a <__udivmoddi4+0x2b2>
 8000e6c:	429c      	cmp	r4, r3
 8000e6e:	f240 8084 	bls.w	8000f7a <__udivmoddi4+0x2b2>
 8000e72:	f1a9 0902 	sub.w	r9, r9, #2
 8000e76:	4473      	add	r3, lr
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	b2ad      	uxth	r5, r5
 8000e7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e80:	fb08 3310 	mls	r3, r8, r0, r3
 8000e84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e8c:	45a2      	cmp	sl, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1e 0404 	adds.w	r4, lr, r4
 8000e94:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e98:	d26b      	bcs.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9a:	45a2      	cmp	sl, r4
 8000e9c:	d969      	bls.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	4474      	add	r4, lr
 8000ea2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ea6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eaa:	eba4 040a 	sub.w	r4, r4, sl
 8000eae:	454c      	cmp	r4, r9
 8000eb0:	46c2      	mov	sl, r8
 8000eb2:	464b      	mov	r3, r9
 8000eb4:	d354      	bcc.n	8000f60 <__udivmoddi4+0x298>
 8000eb6:	d051      	beq.n	8000f5c <__udivmoddi4+0x294>
 8000eb8:	2e00      	cmp	r6, #0
 8000eba:	d069      	beq.n	8000f90 <__udivmoddi4+0x2c8>
 8000ebc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ec0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ec4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ec8:	40fd      	lsrs	r5, r7
 8000eca:	40fc      	lsrs	r4, r7
 8000ecc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ed0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ed4:	2700      	movs	r7, #0
 8000ed6:	e747      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000ed8:	f1c2 0320 	rsb	r3, r2, #32
 8000edc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ee0:	4095      	lsls	r5, r2
 8000ee2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ee6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eee:	4338      	orrs	r0, r7
 8000ef0:	0c01      	lsrs	r1, r0, #16
 8000ef2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ef6:	fa1f f885 	uxth.w	r8, r5
 8000efa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb07 f308 	mul.w	r3, r7, r8
 8000f06:	428b      	cmp	r3, r1
 8000f08:	fa04 f402 	lsl.w	r4, r4, r2
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x256>
 8000f0e:	1869      	adds	r1, r5, r1
 8000f10:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f14:	d22f      	bcs.n	8000f76 <__udivmoddi4+0x2ae>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	d92d      	bls.n	8000f76 <__udivmoddi4+0x2ae>
 8000f1a:	3f02      	subs	r7, #2
 8000f1c:	4429      	add	r1, r5
 8000f1e:	1acb      	subs	r3, r1, r3
 8000f20:	b281      	uxth	r1, r0
 8000f22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f2e:	fb00 f308 	mul.w	r3, r0, r8
 8000f32:	428b      	cmp	r3, r1
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x27e>
 8000f36:	1869      	adds	r1, r5, r1
 8000f38:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f3c:	d217      	bcs.n	8000f6e <__udivmoddi4+0x2a6>
 8000f3e:	428b      	cmp	r3, r1
 8000f40:	d915      	bls.n	8000f6e <__udivmoddi4+0x2a6>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4429      	add	r1, r5
 8000f46:	1ac9      	subs	r1, r1, r3
 8000f48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f4c:	e73b      	b.n	8000dc6 <__udivmoddi4+0xfe>
 8000f4e:	4637      	mov	r7, r6
 8000f50:	4630      	mov	r0, r6
 8000f52:	e709      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f54:	4607      	mov	r7, r0
 8000f56:	e6e7      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f58:	4618      	mov	r0, r3
 8000f5a:	e6fb      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f5c:	4541      	cmp	r1, r8
 8000f5e:	d2ab      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f64:	eb69 020e 	sbc.w	r2, r9, lr
 8000f68:	3801      	subs	r0, #1
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	e7a4      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f6e:	4660      	mov	r0, ip
 8000f70:	e7e9      	b.n	8000f46 <__udivmoddi4+0x27e>
 8000f72:	4618      	mov	r0, r3
 8000f74:	e795      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f76:	4667      	mov	r7, ip
 8000f78:	e7d1      	b.n	8000f1e <__udivmoddi4+0x256>
 8000f7a:	4681      	mov	r9, r0
 8000f7c:	e77c      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	442c      	add	r4, r5
 8000f82:	e747      	b.n	8000e14 <__udivmoddi4+0x14c>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	442b      	add	r3, r5
 8000f8a:	e72f      	b.n	8000dec <__udivmoddi4+0x124>
 8000f8c:	4638      	mov	r0, r7
 8000f8e:	e708      	b.n	8000da2 <__udivmoddi4+0xda>
 8000f90:	4637      	mov	r7, r6
 8000f92:	e6e9      	b.n	8000d68 <__udivmoddi4+0xa0>

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <_ZN7EncoderC1Ev>:

protected:
	void set_angle(float new_angle); // angle_ can be set by child classes that implement specific encoders

public:
	Encoder() {} // constructor does nothing
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	4a08      	ldr	r2, [pc, #32]	; (8000fc4 <_ZN7EncoderC1Ev+0x2c>)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f04f 0200 	mov.w	r2, #0
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	f04f 0200 	mov.w	r2, #0
 8000fb4:	609a      	str	r2, [r3, #8]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	0800f918 	.word	0x0800f918

08000fc8 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>:
/* NOTE: Code is written for SPI mode 1 (I think), with 8-bit words. Could be rewritten for 16-bit words using HAL NSS pin function. */

/**
 * @brief Constructor.
 */
AS5048A::AS5048A(
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
 8000fd4:	807b      	strh	r3, [r7, #2]
		uint16_t encoder_cs_pin,
		uint32_t spi_timeout)
	: encoder_spi_(encoder_spi)
	, encoder_cs_port_(encoder_cs_port)
	, encoder_cs_pin_(encoder_cs_pin)
	, spi_timeout_(spi_timeout)
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff ffdd 	bl	8000f98 <_ZN7EncoderC1Ev>
 8000fde:	4a0a      	ldr	r2, [pc, #40]	; (8001008 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm+0x40>)
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	68ba      	ldr	r2, [r7, #8]
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	687a      	ldr	r2, [r7, #4]
 8000fee:	611a      	str	r2, [r3, #16]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	887a      	ldrh	r2, [r7, #2]
 8000ff4:	829a      	strh	r2, [r3, #20]
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	619a      	str	r2, [r3, #24]
{

}
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	4618      	mov	r0, r3
 8001000:	3710      	adds	r7, #16
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	0800f908 	.word	0x0800f908

0800100c <_ZN7AS5048A4InitEv>:

/**
 * @brief Initializes the interface to the AS5048A
 */
void AS5048A::Init() {
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
	ClearErrorFlag_(); // clear the error flag in case it was set during a previous transaction
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f000 f8f5 	bl	8001204 <_ZN7AS5048A15ClearErrorFlag_Ev>
}
 800101a:	bf00      	nop
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <_ZN7AS5048A6UpdateEv>:

/**
 * @brief Reads the AS5048A encoder over SPI.
 */
void AS5048A::Update() {
 8001022:	b590      	push	{r4, r7, lr}
 8001024:	b083      	sub	sp, #12
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
	set_angle(ReadAngle_());
 800102a:	687c      	ldr	r4, [r7, #4]
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f000 f89f 	bl	8001170 <_ZN7AS5048A10ReadAngle_Ev>
 8001032:	eef0 7a40 	vmov.f32	s15, s0
 8001036:	eeb0 0a67 	vmov.f32	s0, s15
 800103a:	4620      	mov	r0, r4
 800103c:	f000 f9e8 	bl	8001410 <_ZN7Encoder9set_angleEf>
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	bd90      	pop	{r4, r7, pc}

08001048 <_ZN7AS5048A15CalcEvenParity_Et>:
/**
 * @brief Calculates the parity bit to ensure that a 16-bit unsigned integer has even parity.
 * @param[in] val 16-bit value that needs a parity bit (only the 15 LS bits are read).
 * @retval The parity bit that will reside in the MS bit to make the uint16_t have even parity.
 */
uint8_t AS5048A::CalcEvenParity_(uint16_t val) {
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	460b      	mov	r3, r1
 8001052:	807b      	strh	r3, [r7, #2]
	uint8_t par = 0;
 8001054:	2300      	movs	r3, #0
 8001056:	73fb      	strb	r3, [r7, #15]
	for (uint8_t shift = 0; shift < 15; shift++) {
 8001058:	2300      	movs	r3, #0
 800105a:	73bb      	strb	r3, [r7, #14]
 800105c:	7bbb      	ldrb	r3, [r7, #14]
 800105e:	2b0e      	cmp	r3, #14
 8001060:	d810      	bhi.n	8001084 <_ZN7AS5048A15CalcEvenParity_Et+0x3c>
		par ^= ((val >> shift) & 0x1);
 8001062:	887a      	ldrh	r2, [r7, #2]
 8001064:	7bbb      	ldrb	r3, [r7, #14]
 8001066:	fa42 f303 	asr.w	r3, r2, r3
 800106a:	b25b      	sxtb	r3, r3
 800106c:	f003 0301 	and.w	r3, r3, #1
 8001070:	b25a      	sxtb	r2, r3
 8001072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001076:	4053      	eors	r3, r2
 8001078:	b25b      	sxtb	r3, r3
 800107a:	73fb      	strb	r3, [r7, #15]
	for (uint8_t shift = 0; shift < 15; shift++) {
 800107c:	7bbb      	ldrb	r3, [r7, #14]
 800107e:	3301      	adds	r3, #1
 8001080:	73bb      	strb	r3, [r7, #14]
 8001082:	e7eb      	b.n	800105c <_ZN7AS5048A15CalcEvenParity_Et+0x14>
	}
	return par;
 8001084:	7bfb      	ldrb	r3, [r7, #15]
}
 8001086:	4618      	mov	r0, r3
 8001088:	3714      	adds	r7, #20
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr

08001092 <_ZN7AS5048A20CreateCommandPacket_Eth>:
 * @brief Creates a data packet for specifying an AS5048A address.
 * @param[in] addr 14 bit address code.
 * @param[in] rw 1-bit read(1)/write(0) flag.
 * @retval 16-bit command packet.
 */
uint16_t AS5048A::CreateCommandPacket_(uint16_t addr, uint8_t rw) {
 8001092:	b580      	push	{r7, lr}
 8001094:	b084      	sub	sp, #16
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
 800109a:	460b      	mov	r3, r1
 800109c:	807b      	strh	r3, [r7, #2]
 800109e:	4613      	mov	r3, r2
 80010a0:	707b      	strb	r3, [r7, #1]
	uint16_t pack = addr & (0xFFFF >> 2); // ignore 2 MSbs
 80010a2:	887b      	ldrh	r3, [r7, #2]
 80010a4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80010a8:	81fb      	strh	r3, [r7, #14]
	pack |= (rw & 0b1) << 14; // mask r/w bit, set as bit 15
 80010aa:	787b      	ldrb	r3, [r7, #1]
 80010ac:	039b      	lsls	r3, r3, #14
 80010ae:	b21b      	sxth	r3, r3
 80010b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010b4:	b21a      	sxth	r2, r3
 80010b6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	b21b      	sxth	r3, r3
 80010be:	81fb      	strh	r3, [r7, #14]
	pack |= CalcEvenParity_(pack) << 15; // set parity bit
 80010c0:	89fb      	ldrh	r3, [r7, #14]
 80010c2:	4619      	mov	r1, r3
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff ffbf 	bl	8001048 <_ZN7AS5048A15CalcEvenParity_Et>
 80010ca:	4603      	mov	r3, r0
 80010cc:	03db      	lsls	r3, r3, #15
 80010ce:	b21a      	sxth	r2, r3
 80010d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	b21b      	sxth	r3, r3
 80010d8:	81fb      	strh	r3, [r7, #14]
	return pack;
 80010da:	89fb      	ldrh	r3, [r7, #14]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <_ZN7AS5048A18CreateWritePacket_Et>:
/**
 * @brief Creates a data packet that can be written to a previously specified AS5048A address.
 * @param[in] data 14 bit data to write to the selected address.
 * @retval 16-bit write packet with parity bit and reserved bit populated.
 */
uint16_t AS5048A::CreateWritePacket_(uint16_t data) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	460b      	mov	r3, r1
 80010ee:	807b      	strh	r3, [r7, #2]
	uint16_t pack = data & (0xFFFF >> 2); // ignore 2 MSBs
 80010f0:	887b      	ldrh	r3, [r7, #2]
 80010f2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80010f6:	81fb      	strh	r3, [r7, #14]
	// bit 14 has to be 0 (already done)
	pack |= CalcEvenParity_(pack) << 15; // set parity bit
 80010f8:	89fb      	ldrh	r3, [r7, #14]
 80010fa:	4619      	mov	r1, r3
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f7ff ffa3 	bl	8001048 <_ZN7AS5048A15CalcEvenParity_Et>
 8001102:	4603      	mov	r3, r0
 8001104:	03db      	lsls	r3, r3, #15
 8001106:	b21a      	sxth	r2, r3
 8001108:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800110c:	4313      	orrs	r3, r2
 800110e:	b21b      	sxth	r3, r3
 8001110:	81fb      	strh	r3, [r7, #14]
	return pack;
 8001112:	89fb      	ldrh	r3, [r7, #14]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3710      	adds	r7, #16
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <_ZN7AS5048A20ParseReceivedPacket_Et>:
/**
 * @brief Extracts data from a packet received from the AS5048A. Can indicate a parity error with PARSE_ERR.
 * @param[in] packet Raw SPI packet received from AS5048a.
 * @retval Extracted data if parse successful, otherwise PARSE_ERR.
 */
uint16_t AS5048A::ParseReceivedPacket_(uint16_t packet) {
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	460b      	mov	r3, r1
 8001126:	807b      	strh	r3, [r7, #2]
	if ((packet >> 14) & 0x1) {
 8001128:	887b      	ldrh	r3, [r7, #2]
 800112a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d002      	beq.n	8001138 <_ZN7AS5048A20ParseReceivedPacket_Et+0x1c>
		// EF error flag is set, issue with previous host transmission
		return PARSE_ERR;
 8001132:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001136:	e016      	b.n	8001166 <_ZN7AS5048A20ParseReceivedPacket_Et+0x4a>
	}
	if (CalcEvenParity_(packet) != (packet >> 15)) {
 8001138:	887b      	ldrh	r3, [r7, #2]
 800113a:	4619      	mov	r1, r3
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f7ff ff83 	bl	8001048 <_ZN7AS5048A15CalcEvenParity_Et>
 8001142:	4603      	mov	r3, r0
 8001144:	461a      	mov	r2, r3
 8001146:	887b      	ldrh	r3, [r7, #2]
 8001148:	13db      	asrs	r3, r3, #15
 800114a:	429a      	cmp	r2, r3
 800114c:	bf14      	ite	ne
 800114e:	2301      	movne	r3, #1
 8001150:	2300      	moveq	r3, #0
 8001152:	b2db      	uxtb	r3, r3
 8001154:	2b00      	cmp	r3, #0
 8001156:	d002      	beq.n	800115e <_ZN7AS5048A20ParseReceivedPacket_Et+0x42>
		// parity bit is incorrect
		return PARSE_ERR;
 8001158:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800115c:	e003      	b.n	8001166 <_ZN7AS5048A20ParseReceivedPacket_Et+0x4a>
	}
	return (packet & (0xFFFF >> 2));
 800115e:	887b      	ldrh	r3, [r7, #2]
 8001160:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001164:	b29b      	uxth	r3, r3
}
 8001166:	4618      	mov	r0, r3
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
	...

08001170 <_ZN7AS5048A10ReadAngle_Ev>:

/**
 * @brief SPI interface function that reads the current angle from the encoder.
 * @retval The value of the angle that was read, or PARSE_ERR (0xFFFF) if error encountered.
 */
float AS5048A::ReadAngle_() {
 8001170:	b590      	push	{r4, r7, lr}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	uint16_t read_cmd = CreateCommandPacket_(ADDR_ANGLE, CMD_READ);
 8001178:	2201      	movs	r2, #1
 800117a:	f643 71ff 	movw	r1, #16383	; 0x3fff
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff ff87 	bl	8001092 <_ZN7AS5048A20CreateCommandPacket_Eth>
 8001184:	4603      	mov	r3, r0
 8001186:	81fb      	strh	r3, [r7, #14]
	SPITransmit16_(read_cmd);
 8001188:	89fb      	ldrh	r3, [r7, #14]
 800118a:	4619      	mov	r1, r3
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f000 f85d 	bl	800124c <_ZN7AS5048A14SPITransmit16_Et>

	uint16_t dummy_data = CreateWritePacket_(DATA_DUMMY);
 8001192:	2100      	movs	r1, #0
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff ffa5 	bl	80010e4 <_ZN7AS5048A18CreateWritePacket_Et>
 800119a:	4603      	mov	r3, r0
 800119c:	81bb      	strh	r3, [r7, #12]
	uint16_t raw_angle_val = ParseReceivedPacket_(SPITransmitReceive16_(dummy_data));
 800119e:	89bb      	ldrh	r3, [r7, #12]
 80011a0:	4619      	mov	r1, r3
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f000 f87c 	bl	80012a0 <_ZN7AS5048A21SPITransmitReceive16_Et>
 80011a8:	4603      	mov	r3, r0
 80011aa:	4619      	mov	r1, r3
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f7ff ffb5 	bl	800111c <_ZN7AS5048A20ParseReceivedPacket_Et>
 80011b2:	4603      	mov	r3, r0
 80011b4:	817b      	strh	r3, [r7, #10]
	return raw_angle_val * 360.0 / DATA_MAX;
 80011b6:	897b      	ldrh	r3, [r7, #10]
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff f9db 	bl	8000574 <__aeabi_i2d>
 80011be:	f04f 0200 	mov.w	r2, #0
 80011c2:	4b0f      	ldr	r3, [pc, #60]	; (8001200 <_ZN7AS5048A10ReadAngle_Ev+0x90>)
 80011c4:	f7ff fa40 	bl	8000648 <__aeabi_dmul>
 80011c8:	4603      	mov	r3, r0
 80011ca:	460c      	mov	r4, r1
 80011cc:	4618      	mov	r0, r3
 80011ce:	4621      	mov	r1, r4
 80011d0:	a309      	add	r3, pc, #36	; (adr r3, 80011f8 <_ZN7AS5048A10ReadAngle_Ev+0x88>)
 80011d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d6:	f7ff fb61 	bl	800089c <__aeabi_ddiv>
 80011da:	4603      	mov	r3, r0
 80011dc:	460c      	mov	r4, r1
 80011de:	4618      	mov	r0, r3
 80011e0:	4621      	mov	r1, r4
 80011e2:	f7ff fd09 	bl	8000bf8 <__aeabi_d2f>
 80011e6:	4603      	mov	r3, r0
 80011e8:	ee07 3a90 	vmov	s15, r3
}
 80011ec:	eeb0 0a67 	vmov.f32	s0, s15
 80011f0:	3714      	adds	r7, #20
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd90      	pop	{r4, r7, pc}
 80011f6:	bf00      	nop
 80011f8:	00000000 	.word	0x00000000
 80011fc:	40cfff80 	.word	0x40cfff80
 8001200:	40768000 	.word	0x40768000

08001204 <_ZN7AS5048A15ClearErrorFlag_Ev>:

/**
 * @brief Clears the error flag from the AS5048A to allow transmissions to continue after an error.
 * @retval The contents of the error register (parity bit and error flag masked off, 14 LSb's only).
 */
uint16_t AS5048A::ClearErrorFlag_() {
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
	uint16_t clear_err_flag_cmd = CreateCommandPacket_(ADDR_CLEAR_ERROR_FLAG, CMD_READ);
 800120c:	2201      	movs	r2, #1
 800120e:	2101      	movs	r1, #1
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff ff3e 	bl	8001092 <_ZN7AS5048A20CreateCommandPacket_Eth>
 8001216:	4603      	mov	r3, r0
 8001218:	81fb      	strh	r3, [r7, #14]
	SPITransmit16_(clear_err_flag_cmd);
 800121a:	89fb      	ldrh	r3, [r7, #14]
 800121c:	4619      	mov	r1, r3
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f000 f814 	bl	800124c <_ZN7AS5048A14SPITransmit16_Et>
	uint16_t dummy_data = CreateWritePacket_(DATA_DUMMY);
 8001224:	2100      	movs	r1, #0
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff ff5c 	bl	80010e4 <_ZN7AS5048A18CreateWritePacket_Et>
 800122c:	4603      	mov	r3, r0
 800122e:	81bb      	strh	r3, [r7, #12]
	uint16_t error_reg_content = SPITransmitReceive16_(dummy_data) & (0xFF >> 2); // mask off parity bit and error flag
 8001230:	89bb      	ldrh	r3, [r7, #12]
 8001232:	4619      	mov	r1, r3
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f000 f833 	bl	80012a0 <_ZN7AS5048A21SPITransmitReceive16_Et>
 800123a:	4603      	mov	r3, r0
 800123c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001240:	817b      	strh	r3, [r7, #10]
	// new error reg contents will be returned on next command
	return error_reg_content;
 8001242:	897b      	ldrh	r3, [r7, #10]
}
 8001244:	4618      	mov	r0, r3
 8001246:	3710      	adds	r7, #16
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <_ZN7AS5048A14SPITransmit16_Et>:

/**
 * @brief Helper utility that writes 16 bits over SPI. Used because sending MSB first is a pain.
 */
void AS5048A::SPITransmit16_(uint16_t tx_data) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	460b      	mov	r3, r1
 8001256:	807b      	strh	r3, [r7, #2]
	uint8_t tx_buf[2];
	tx_buf[0] = tx_data >> 8; // MSB first
 8001258:	887b      	ldrh	r3, [r7, #2]
 800125a:	121b      	asrs	r3, r3, #8
 800125c:	b2db      	uxtb	r3, r3
 800125e:	733b      	strb	r3, [r7, #12]
	tx_buf[1] = tx_data & 0xFF; // LSB second
 8001260:	887b      	ldrh	r3, [r7, #2]
 8001262:	b2db      	uxtb	r3, r3
 8001264:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(encoder_cs_port_, encoder_cs_pin_, GPIO_PIN_RESET);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6918      	ldr	r0, [r3, #16]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	8a9b      	ldrh	r3, [r3, #20]
 800126e:	2200      	movs	r2, #0
 8001270:	4619      	mov	r1, r3
 8001272:	f003 fea3 	bl	8004fbc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(encoder_spi_, (uint8_t *)&tx_buf, 2, spi_timeout_);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	68d8      	ldr	r0, [r3, #12]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	699b      	ldr	r3, [r3, #24]
 800127e:	f107 010c 	add.w	r1, r7, #12
 8001282:	2202      	movs	r2, #2
 8001284:	f005 f91e 	bl	80064c4 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(encoder_cs_port_,  encoder_cs_pin_, GPIO_PIN_SET);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6918      	ldr	r0, [r3, #16]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	8a9b      	ldrh	r3, [r3, #20]
 8001290:	2201      	movs	r2, #1
 8001292:	4619      	mov	r1, r3
 8001294:	f003 fe92 	bl	8004fbc <HAL_GPIO_WritePin>
}
 8001298:	bf00      	nop
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <_ZN7AS5048A21SPITransmitReceive16_Et>:

/**
 * @brief Helper utility that writes 16 bits and reads 16 bits over SPI. Used because sending MSB first is a pain.
 * @retval 16 bits that are read.
 */
uint16_t AS5048A::SPITransmitReceive16_(uint16_t tx_data) {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af02      	add	r7, sp, #8
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	460b      	mov	r3, r1
 80012aa:	807b      	strh	r3, [r7, #2]
	uint8_t tx_buf[2];
	uint8_t rx_buf[2];
	tx_buf[0] = tx_data >> 8; // send MSB first
 80012ac:	887b      	ldrh	r3, [r7, #2]
 80012ae:	121b      	asrs	r3, r3, #8
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	733b      	strb	r3, [r7, #12]
	tx_buf[1] = tx_data & 0xFF; // send LSB second
 80012b4:	887b      	ldrh	r3, [r7, #2]
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(encoder_cs_port_, encoder_cs_pin_, GPIO_PIN_RESET);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6918      	ldr	r0, [r3, #16]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	8a9b      	ldrh	r3, [r3, #20]
 80012c2:	2200      	movs	r2, #0
 80012c4:	4619      	mov	r1, r3
 80012c6:	f003 fe79 	bl	8004fbc <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(encoder_spi_, (uint8_t *)&tx_buf, (uint8_t *)&rx_buf, 2, spi_timeout_);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	68d8      	ldr	r0, [r3, #12]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	699b      	ldr	r3, [r3, #24]
 80012d2:	f107 0208 	add.w	r2, r7, #8
 80012d6:	f107 010c 	add.w	r1, r7, #12
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	2302      	movs	r3, #2
 80012de:	f005 fa57 	bl	8006790 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(encoder_cs_port_,  encoder_cs_pin_, GPIO_PIN_SET);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6918      	ldr	r0, [r3, #16]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	8a9b      	ldrh	r3, [r3, #20]
 80012ea:	2201      	movs	r2, #1
 80012ec:	4619      	mov	r1, r3
 80012ee:	f003 fe65 	bl	8004fbc <HAL_GPIO_WritePin>

	uint16_t rx_data = 0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	81fb      	strh	r3, [r7, #14]
	rx_data |= (rx_buf[0] << 8); // received MSB first
 80012f6:	7a3b      	ldrb	r3, [r7, #8]
 80012f8:	021b      	lsls	r3, r3, #8
 80012fa:	b21a      	sxth	r2, r3
 80012fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001300:	4313      	orrs	r3, r2
 8001302:	b21b      	sxth	r3, r3
 8001304:	81fb      	strh	r3, [r7, #14]
	rx_data |= rx_buf[1]; // received LSB second TODO: is this right?
 8001306:	7a7b      	ldrb	r3, [r7, #9]
 8001308:	b29a      	uxth	r2, r3
 800130a:	89fb      	ldrh	r3, [r7, #14]
 800130c:	4313      	orrs	r3, r2
 800130e:	81fb      	strh	r3, [r7, #14]
	return rx_data;
 8001310:	89fb      	ldrh	r3, [r7, #14]
}
 8001312:	4618      	mov	r0, r3
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
	...

0800131c <_ZN7Encoder10WrapAngle_Ef>:
/**
 * @brief Helper function that wraps an angle into the range 0-360 degrees.
 * @param[in] angle Angle value to be wrapped (float, degrees).
 * @retval Wrapped value, in degrees.
 */
float Encoder::WrapAngle_(float raw_angle) {
 800131c:	b5b0      	push	{r4, r5, r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	ed87 0a00 	vstr	s0, [r7]
	float wrapped_angle = raw_angle - 360.0 * floor(raw_angle / 360.0);
 8001328:	6838      	ldr	r0, [r7, #0]
 800132a:	f7ff f935 	bl	8000598 <__aeabi_f2d>
 800132e:	4604      	mov	r4, r0
 8001330:	460d      	mov	r5, r1
 8001332:	6838      	ldr	r0, [r7, #0]
 8001334:	f7ff f930 	bl	8000598 <__aeabi_f2d>
 8001338:	f04f 0200 	mov.w	r2, #0
 800133c:	4b1c      	ldr	r3, [pc, #112]	; (80013b0 <_ZN7Encoder10WrapAngle_Ef+0x94>)
 800133e:	f7ff faad 	bl	800089c <__aeabi_ddiv>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	ec43 2b17 	vmov	d7, r2, r3
 800134a:	eeb0 0a47 	vmov.f32	s0, s14
 800134e:	eef0 0a67 	vmov.f32	s1, s15
 8001352:	f00a ff9d 	bl	800c290 <floor>
 8001356:	ec51 0b10 	vmov	r0, r1, d0
 800135a:	f04f 0200 	mov.w	r2, #0
 800135e:	4b14      	ldr	r3, [pc, #80]	; (80013b0 <_ZN7Encoder10WrapAngle_Ef+0x94>)
 8001360:	f7ff f972 	bl	8000648 <__aeabi_dmul>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	4620      	mov	r0, r4
 800136a:	4629      	mov	r1, r5
 800136c:	f7fe ffb4 	bl	80002d8 <__aeabi_dsub>
 8001370:	4603      	mov	r3, r0
 8001372:	460c      	mov	r4, r1
 8001374:	4618      	mov	r0, r3
 8001376:	4621      	mov	r1, r4
 8001378:	f7ff fc3e 	bl	8000bf8 <__aeabi_d2f>
 800137c:	4603      	mov	r3, r0
 800137e:	60fb      	str	r3, [r7, #12]
	if (wrapped_angle < 0) {
 8001380:	edd7 7a03 	vldr	s15, [r7, #12]
 8001384:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138c:	d507      	bpl.n	800139e <_ZN7Encoder10WrapAngle_Ef+0x82>
		wrapped_angle += 360.0;
 800138e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001392:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80013b4 <_ZN7Encoder10WrapAngle_Ef+0x98>
 8001396:	ee77 7a87 	vadd.f32	s15, s15, s14
 800139a:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return wrapped_angle;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	ee07 3a90 	vmov	s15, r3
}
 80013a4:	eeb0 0a67 	vmov.f32	s0, s15
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bdb0      	pop	{r4, r5, r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40768000 	.word	0x40768000
 80013b4:	43b40000 	.word	0x43b40000

080013b8 <_ZN7Encoder14set_zero_angleEf>:

/**
 * @brief Sets the encoder zero position to a specific value.
 * @param[in] new_zero_angle The new zero position of the encoder, in degrees.
 */
void Encoder::set_zero_angle(float new_zero_angle) {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	ed87 0a00 	vstr	s0, [r7]
	zero_angle_ = WrapAngle_(new_zero_angle);
 80013c4:	ed97 0a00 	vldr	s0, [r7]
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff ffa7 	bl	800131c <_ZN7Encoder10WrapAngle_Ef>
 80013ce:	eef0 7a40 	vmov.f32	s15, s0
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	edc3 7a01 	vstr	s15, [r3, #4]
}
 80013d8:	bf00      	nop
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <_ZN7Encoder9get_angleEv>:

/**
 * @brief Returns the current angle of the encoder, in degrees.
 * @retval Angle of the encoder, in degrees.
 */
float Encoder::get_angle() {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
	return WrapAngle_(angle_ - zero_angle_);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	ed93 7a02 	vldr	s14, [r3, #8]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80013f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013f8:	eeb0 0a67 	vmov.f32	s0, s15
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f7ff ff8d 	bl	800131c <_ZN7Encoder10WrapAngle_Ef>
 8001402:	eef0 7a40 	vmov.f32	s15, s0
}
 8001406:	eeb0 0a67 	vmov.f32	s0, s15
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <_ZN7Encoder9set_angleEf>:
/**
 * @brief Sets the angle (in degrees) stored by the Encoder object. Takes care of wrapping to store the value
 * between 0-360.
 * @param[in] angle Angle value in degrees (float).
 */
void Encoder::set_angle(float new_angle) {
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	ed87 0a00 	vstr	s0, [r7]
	angle_ = WrapAngle_(new_angle);
 800141c:	ed97 0a00 	vldr	s0, [r7]
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7ff ff7b 	bl	800131c <_ZN7Encoder10WrapAngle_Ef>
 8001426:	eef0 7a40 	vmov.f32	s15, s0
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001430:	bf00      	nop
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <_ZN10HalfBridge18set_target_currentEf>:

/**
 * @brief Sets the target current of the half-bridge.
 * @param[in] target_current Target current, in milliamps.
 */
void HalfBridge::set_target_current(float target_current) {
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	ed87 0a00 	vstr	s0, [r7]
	target_current_ = target_current;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	683a      	ldr	r2, [r7, #0]
 8001448:	605a      	str	r2, [r3, #4]
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <_ZN10HalfBridge11get_op_modeEv>:

/**
 * @brief Returns the operation mode of the half-bridge.
 * @retval Halfbridge operation mode.
 */
HalfBridge::OpMode HalfBridge::get_op_mode() {
 8001456:	b480      	push	{r7}
 8001458:	b083      	sub	sp, #12
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
	return op_mode_;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	7b1b      	ldrb	r3, [r3, #12]
}
 8001462:	4618      	mov	r0, r3
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
	...

08001470 <_Z13GetTickMicrosv>:

/**
 * Utility function that returns the current time in microseconds.
 * @retval Current uptime, in microseconds.
 */
uint32_t GetTickMicros() {
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
	return HAL_GetTick() * 1000 - SysTick->VAL / ((SysTick->LOAD + 1) / 1000);
 8001474:	f002 fb76 	bl	8003b64 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800147e:	fb03 f202 	mul.w	r2, r3, r2
 8001482:	4b07      	ldr	r3, [pc, #28]	; (80014a0 <_Z13GetTickMicrosv+0x30>)
 8001484:	6899      	ldr	r1, [r3, #8]
 8001486:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <_Z13GetTickMicrosv+0x30>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	3301      	adds	r3, #1
 800148c:	4805      	ldr	r0, [pc, #20]	; (80014a4 <_Z13GetTickMicrosv+0x34>)
 800148e:	fba0 0303 	umull	r0, r3, r0, r3
 8001492:	099b      	lsrs	r3, r3, #6
 8001494:	fbb1 f3f3 	udiv	r3, r1, r3
 8001498:	1ad3      	subs	r3, r2, r3
}
 800149a:	4618      	mov	r0, r3
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	e000e010 	.word	0xe000e010
 80014a4:	10624dd3 	.word	0x10624dd3

080014a8 <_ZN9STSPIN8304InitEv>:

/**
 * @brief Initializes the relevant channel of the STSPIN320 half-bridge.
 */
void STSPIN830::Init() {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
	pid_last_update_us = GetTickMicros(); // enable time intervals to be passed to PID controller
 80014b0:	f7ff ffde 	bl	8001470 <_Z13GetTickMicrosv>
 80014b4:	4602      	mov	r2, r0
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	621a      	str	r2, [r3, #32]
	HAL_TIM_PWM_Start(timer_, timer_channel_id_); // get the party started
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	691a      	ldr	r2, [r3, #16]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	695b      	ldr	r3, [r3, #20]
 80014c2:	4619      	mov	r1, r3
 80014c4:	4610      	mov	r0, r2
 80014c6:	f005 fd53 	bl	8006f70 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(timer_, timer_channel_id_); // get the (complementary) party started
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	691a      	ldr	r2, [r3, #16]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	695b      	ldr	r3, [r3, #20]
 80014d2:	4619      	mov	r1, r3
 80014d4:	4610      	mov	r0, r2
 80014d6:	f006 fdf5 	bl	80080c4 <HAL_TIMEx_PWMN_Start>
	is_initialized_ = true;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2201      	movs	r2, #1
 80014de:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
	...

080014ec <_ZN9STSPIN8306UpdateEv>:

/**
 * Updates the PWM period of the half bridge based on the measured current. Should be called by the ConversionCplt callback
 * of the ADC, which should in turn have been called by a reset trigger event from the half bridge timer.
 */
void STSPIN830::Update() {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
	if (!is_initialized_) {
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80014fa:	f083 0301 	eor.w	r3, r3, #1
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	2b00      	cmp	r3, #0
 8001502:	f040 80e5 	bne.w	80016d0 <_ZN9STSPIN8306UpdateEv+0x1e4>
		// Don't run until the important stuff is set up!
		return;
	}
	// Calculate current
	float curr_sense_adc_voltage = static_cast<float>(curr_sense_adc_counts_) / kADCMaxCounts * kADCMaxVolts;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	881b      	ldrh	r3, [r3, #0]
 800150c:	b29b      	uxth	r3, r3
 800150e:	ee07 3a90 	vmov	s15, r3
 8001512:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001516:	eddf 6a70 	vldr	s13, [pc, #448]	; 80016d8 <_ZN9STSPIN8306UpdateEv+0x1ec>
 800151a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800151e:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 80016dc <_ZN9STSPIN8306UpdateEv+0x1f0>
 8001522:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001526:	edc7 7a03 	vstr	s15, [r7, #12]
	current_ma_ = (curr_sense_adc_voltage - kADCOffsetVolts) / kADCGain * 1000;
 800152a:	edd7 7a03 	vldr	s15, [r7, #12]
 800152e:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 80016e0 <_ZN9STSPIN8306UpdateEv+0x1f4>
 8001532:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001536:	eddf 6a6b 	vldr	s13, [pc, #428]	; 80016e4 <_ZN9STSPIN8306UpdateEv+0x1f8>
 800153a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800153e:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 80016e8 <_ZN9STSPIN8306UpdateEv+0x1fc>
 8001542:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	edc3 7a07 	vstr	s15, [r3, #28]
	// TODO: set break bit for the PWM if current too large, enter FAULT state
	// Update target current
	pid.target = target_current_;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	685a      	ldr	r2, [r3, #4]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	649a      	str	r2, [r3, #72]	; 0x48
	uint32_t curr_time_us = GetTickMicros();
 8001554:	f7ff ff8c 	bl	8001470 <_Z13GetTickMicrosv>
 8001558:	60b8      	str	r0, [r7, #8]
	pid.Update((curr_time_us - pid_last_update_us) / 1000.0f);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6a1b      	ldr	r3, [r3, #32]
 8001564:	68ba      	ldr	r2, [r7, #8]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	ee07 3a90 	vmov	s15, r3
 800156c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001570:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80016e8 <_ZN9STSPIN8306UpdateEv+0x1fc>
 8001574:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001578:	eeb0 0a66 	vmov.f32	s0, s13
 800157c:	4608      	mov	r0, r1
 800157e:	f000 f8ed 	bl	800175c <_ZN13PIDController6UpdateEf>
	pid_last_update_us = curr_time_us;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	68ba      	ldr	r2, [r7, #8]
 8001586:	621a      	str	r2, [r3, #32]
	// Calculate duty cycle for closed loop control
	duty_cycle_ -= pid.get_output();
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	332c      	adds	r3, #44	; 0x2c
 800158c:	4618      	mov	r0, r3
 800158e:	f000 f969 	bl	8001864 <_ZN13PIDController10get_outputEv>
 8001592:	eeb0 7a40 	vmov.f32	s14, s0
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800159c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	if (duty_cycle_ > kDutyCycleMax) {
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80015ac:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 80016ec <_ZN9STSPIN8306UpdateEv+0x200>
 80015b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b8:	dd03      	ble.n	80015c2 <_ZN9STSPIN8306UpdateEv+0xd6>
		duty_cycle_ = kDutyCycleMax;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a4c      	ldr	r2, [pc, #304]	; (80016f0 <_ZN9STSPIN8306UpdateEv+0x204>)
 80015be:	625a      	str	r2, [r3, #36]	; 0x24
 80015c0:	e00c      	b.n	80015dc <_ZN9STSPIN8306UpdateEv+0xf0>
	} else if (duty_cycle_ < kDutyCycleMin) {
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80015c8:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80016f4 <_ZN9STSPIN8306UpdateEv+0x208>
 80015cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d4:	d502      	bpl.n	80015dc <_ZN9STSPIN8306UpdateEv+0xf0>
		duty_cycle_ = kDutyCycleMin;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a47      	ldr	r2, [pc, #284]	; (80016f8 <_ZN9STSPIN8306UpdateEv+0x20c>)
 80015da:	625a      	str	r2, [r3, #36]	; 0x24
	}
	// Set duty cycle: note that CH and CHN are in HIGH polarity; counter expiration triggers low side current sense
	__HAL_TIM_SET_COMPARE(timer_, timer_channel_id_, static_cast<uint16_t>(duty_cycle_ * kPulseMax));
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	695b      	ldr	r3, [r3, #20]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d110      	bne.n	8001606 <_ZN9STSPIN8306UpdateEv+0x11a>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80015ea:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80016fc <_ZN9STSPIN8306UpdateEv+0x210>
 80015ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015f6:	ee17 3a90 	vmov	r3, s15
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	691b      	ldr	r3, [r3, #16]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	635a      	str	r2, [r3, #52]	; 0x34
 8001604:	e065      	b.n	80016d2 <_ZN9STSPIN8306UpdateEv+0x1e6>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	695b      	ldr	r3, [r3, #20]
 800160a:	2b04      	cmp	r3, #4
 800160c:	d110      	bne.n	8001630 <_ZN9STSPIN8306UpdateEv+0x144>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001614:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80016fc <_ZN9STSPIN8306UpdateEv+0x210>
 8001618:	ee67 7a87 	vmul.f32	s15, s15, s14
 800161c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001620:	ee17 3a90 	vmov	r3, s15
 8001624:	b29a      	uxth	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	691b      	ldr	r3, [r3, #16]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	639a      	str	r2, [r3, #56]	; 0x38
 800162e:	e050      	b.n	80016d2 <_ZN9STSPIN8306UpdateEv+0x1e6>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	695b      	ldr	r3, [r3, #20]
 8001634:	2b08      	cmp	r3, #8
 8001636:	d110      	bne.n	800165a <_ZN9STSPIN8306UpdateEv+0x16e>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800163e:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80016fc <_ZN9STSPIN8306UpdateEv+0x210>
 8001642:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001646:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800164a:	ee17 3a90 	vmov	r3, s15
 800164e:	b29a      	uxth	r2, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	63da      	str	r2, [r3, #60]	; 0x3c
 8001658:	e03b      	b.n	80016d2 <_ZN9STSPIN8306UpdateEv+0x1e6>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	695b      	ldr	r3, [r3, #20]
 800165e:	2b0c      	cmp	r3, #12
 8001660:	d110      	bne.n	8001684 <_ZN9STSPIN8306UpdateEv+0x198>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001668:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80016fc <_ZN9STSPIN8306UpdateEv+0x210>
 800166c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001670:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001674:	ee17 3a90 	vmov	r3, s15
 8001678:	b29a      	uxth	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	641a      	str	r2, [r3, #64]	; 0x40
 8001682:	e026      	b.n	80016d2 <_ZN9STSPIN8306UpdateEv+0x1e6>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	695b      	ldr	r3, [r3, #20]
 8001688:	2b10      	cmp	r3, #16
 800168a:	d110      	bne.n	80016ae <_ZN9STSPIN8306UpdateEv+0x1c2>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001692:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80016fc <_ZN9STSPIN8306UpdateEv+0x210>
 8001696:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800169e:	ee17 3a90 	vmov	r3, s15
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	691b      	ldr	r3, [r3, #16]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	659a      	str	r2, [r3, #88]	; 0x58
 80016ac:	e011      	b.n	80016d2 <_ZN9STSPIN8306UpdateEv+0x1e6>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80016b4:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80016fc <_ZN9STSPIN8306UpdateEv+0x210>
 80016b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016c0:	ee17 3a90 	vmov	r3, s15
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	691b      	ldr	r3, [r3, #16]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	65da      	str	r2, [r3, #92]	; 0x5c
 80016ce:	e000      	b.n	80016d2 <_ZN9STSPIN8306UpdateEv+0x1e6>
		return;
 80016d0:	bf00      	nop
}
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	457ff000 	.word	0x457ff000
 80016dc:	40533333 	.word	0x40533333
 80016e0:	3fc7ae14 	.word	0x3fc7ae14
 80016e4:	3f014121 	.word	0x3f014121
 80016e8:	447a0000 	.word	0x447a0000
 80016ec:	3f733333 	.word	0x3f733333
 80016f0:	3f733333 	.word	0x3f733333
 80016f4:	3d4ccccd 	.word	0x3d4ccccd
 80016f8:	3d4ccccd 	.word	0x3d4ccccd
 80016fc:	461c4000 	.word	0x461c4000

08001700 <_ZN13PIDControllerC1EfffRKf>:
 * @param[in] k_p_in Proportional gain.
 * @param[in] k_i_in Integral gain.
 * @param[in] k_d_in Derivative gain.
 * @param[in] state_in Reference to the plant state, which is read during every update.
 */
PIDController::PIDController(float k_p_in, float k_i_in, float k_d_in, const float& state_in)
 8001700:	b480      	push	{r7}
 8001702:	b087      	sub	sp, #28
 8001704:	af00      	add	r7, sp, #0
 8001706:	6178      	str	r0, [r7, #20]
 8001708:	ed87 0a04 	vstr	s0, [r7, #16]
 800170c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001710:	ed87 1a02 	vstr	s2, [r7, #8]
 8001714:	6079      	str	r1, [r7, #4]
	: k_p(k_p_in)
	, k_i(k_i_in)
	, k_d(k_d_in)
	, state(state_in){}
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	f04f 0200 	mov.w	r2, #0
 8001724:	605a      	str	r2, [r3, #4]
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	f04f 0200 	mov.w	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	60da      	str	r2, [r3, #12]
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	68fa      	ldr	r2, [r7, #12]
 8001738:	611a      	str	r2, [r3, #16]
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	68ba      	ldr	r2, [r7, #8]
 800173e:	615a      	str	r2, [r3, #20]
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	619a      	str	r2, [r3, #24]
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	f04f 0200 	mov.w	r2, #0
 800174c:	61da      	str	r2, [r3, #28]
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	4618      	mov	r0, r3
 8001752:	371c      	adds	r7, #28
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <_ZN13PIDController6UpdateEf>:
 * @brief Updates the PID controller based on a new sample. Updates output and error accumulator
 * based on the state and target of the plant, as well as the time elapsed since the last update.
 * @param[in] ms_since_last_update Milliseconds elapsed since last update function call. Used for
 * integrating error in the error accumulator.
 */
void PIDController::Update(float ms_since_last_update) {
 800175c:	b480      	push	{r7}
 800175e:	b087      	sub	sp, #28
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	ed87 0a00 	vstr	s0, [r7]
	if (ms_since_last_update < 0) {
 8001768:	edd7 7a00 	vldr	s15, [r7]
 800176c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001774:	d457      	bmi.n	8001826 <_ZN13PIDController6UpdateEf+0xca>
		return; // only allow updates with positive time steps (avoid errors for i, d)
	}

	float prev_error = error_; // store old error
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	613b      	str	r3, [r7, #16]

	// Proportional Error
	error_ = state - target; // calculate current error
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	ed93 7a00 	vldr	s14, [r3]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	edd3 7a07 	vldr	s15, [r3, #28]
 800178a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	edc3 7a02 	vstr	s15, [r3, #8]

	// Populate circular error memory buffer with integrated chunk of previous error
	float i_curr_error =  error_  * ms_since_last_update;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	edd3 7a02 	vldr	s15, [r3, #8]
 800179a:	ed97 7a00 	vldr	s14, [r7]
 800179e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017a2:	edc7 7a03 	vstr	s15, [r7, #12]
		error_mem_index_ = 0; // wrap error memory index
	}
#endif

	// Integral Error
	i_error_ += i_curr_error;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	ed93 7a00 	vldr	s14, [r3]
 80017ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80017b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	edc3 7a00 	vstr	s15, [r3]

	// Derivative Error
	float d_error = 0;
 80017ba:	f04f 0300 	mov.w	r3, #0
 80017be:	617b      	str	r3, [r7, #20]
	if (ms_since_last_update > 0.0f) {
 80017c0:	edd7 7a00 	vldr	s15, [r7]
 80017c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017cc:	dd0c      	ble.n	80017e8 <_ZN13PIDController6UpdateEf+0x8c>
		// avoid yuge spike during controller reset
		d_error = (error_ - prev_error) / ms_since_last_update;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	ed93 7a02 	vldr	s14, [r3, #8]
 80017d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80017d8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80017dc:	ed97 7a00 	vldr	s14, [r7]
 80017e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017e4:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	output_ = k_p * (error_) + k_i * i_error_ + k_d * d_error;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	ed93 7a03 	vldr	s14, [r3, #12]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	edd3 7a02 	vldr	s15, [r3, #8]
 80017f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	edd3 6a04 	vldr	s13, [r3, #16]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	edd3 7a00 	vldr	s15, [r3]
 8001804:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001808:	ee37 7a27 	vadd.f32	s14, s14, s15
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	edd3 6a05 	vldr	s13, [r3, #20]
 8001812:	edd7 7a05 	vldr	s15, [r7, #20]
 8001816:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800181a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	edc3 7a01 	vstr	s15, [r3, #4]
 8001824:	e000      	b.n	8001828 <_ZN13PIDController6UpdateEf+0xcc>
		return; // only allow updates with positive time steps (avoid errors for i, d)
 8001826:	bf00      	nop
}
 8001828:	371c      	adds	r7, #28
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
	...

08001834 <_ZN13PIDController5ResetEv>:

/**
 * @brief Zeroes the integral accumulator of the PID Controller and forces an update.
 */
void PIDController::Reset() {
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
#ifdef PID_FIR
	for (uint16_t i = 0; i < error_mem_depth_; i++) {
		error_mem_[i] = 0;
	}
#else
	i_error_ = 0;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f04f 0200 	mov.w	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
#endif
	error_ = 0;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f04f 0200 	mov.w	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
	Update(0);
 800184c:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8001860 <_ZN13PIDController5ResetEv+0x2c>
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	f7ff ff83 	bl	800175c <_ZN13PIDController6UpdateEf>
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	00000000 	.word	0x00000000

08001864 <_ZN13PIDController10get_outputEv>:

float PIDController::get_output() {
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
	return output_;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	ee07 3a90 	vmov	s15, r3
}
 8001874:	eeb0 0a67 	vmov.f32	s0, s15
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
	...

08001884 <_ZN10HalfBridgeC1Ev>:
		HIGH_SIDE_ON, // lock high side of half-bridge ON, low side OFF
		CURR_LIMIT, // control current through half-bridge with PWM
		FAULT // overcurrent or other event has occurred, half-bridge disabled
	}; // TODO: get rid of unused states, maybe make things better overall, update states regularly

	HalfBridge() {} // abstract class due to pure virtual functions: constructor does nothing
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	4a0a      	ldr	r2, [pc, #40]	; (80018b8 <_ZN10HalfBridgeC1Ev+0x34>)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	f04f 0200 	mov.w	r2, #0
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2200      	movs	r2, #0
 80018a6:	731a      	strb	r2, [r3, #12]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	0800f980 	.word	0x0800f980

080018bc <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt>:
	 * @param[in] timer_channel_id 			Identifier of the channel on the HAL timer being used for the EN/IN pin PWM.
	 * @param[in] curr_sense_adc_voltage	Pointer to the ADC current sense value, to be updated continuously over DMA.
	 * 										Passed as a const reference; will not be changed by the STSPIN830. Is a count
	 * 										out of the full resolution of the ADC.
	 */
	STSPIN830(
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	60b9      	str	r1, [r7, #8]
 80018c6:	607a      	str	r2, [r7, #4]
 80018c8:	603b      	str	r3, [r7, #0]
		uint32_t timer_channel_id,
		const volatile uint16_t& curr_sense_adc_voltage)
		: timer_(timer)
		, timer_channel_id_(timer_channel_id)
		, curr_sense_adc_counts_(curr_sense_adc_voltage)
		, pid(0.0005f, 0.0f, 0.000f, current_ma_){};
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff ffd9 	bl	8001884 <_ZN10HalfBridgeC1Ev>
 80018d2:	4a19      	ldr	r2, [pc, #100]	; (8001938 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x7c>)
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	68ba      	ldr	r2, [r7, #8]
 80018dc:	611a      	str	r2, [r3, #16]
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	615a      	str	r2, [r3, #20]
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	683a      	ldr	r2, [r7, #0]
 80018e8:	619a      	str	r2, [r3, #24]
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f04f 0200 	mov.w	r2, #0
 80018f0:	61da      	str	r2, [r3, #28]
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	2200      	movs	r2, #0
 80018f6:	621a      	str	r2, [r3, #32]
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	f04f 0200 	mov.w	r2, #0
 80018fe:	625a      	str	r2, [r3, #36]	; 0x24
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001906:	851a      	strh	r2, [r3, #40]	; 0x28
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2200      	movs	r2, #0
 800190c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	331c      	adds	r3, #28
 800191a:	4619      	mov	r1, r3
 800191c:	ed9f 1a07 	vldr	s2, [pc, #28]	; 800193c <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x80>
 8001920:	eddf 0a06 	vldr	s1, [pc, #24]	; 800193c <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x80>
 8001924:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8001940 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x84>
 8001928:	4610      	mov	r0, r2
 800192a:	f7ff fee9 	bl	8001700 <_ZN13PIDControllerC1EfffRKf>
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	4618      	mov	r0, r3
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	0800f928 	.word	0x0800f928
 800193c:	00000000 	.word	0x00000000
 8001940:	3a03126f 	.word	0x3a03126f

08001944 <main_run>:

/**
 * @brief Main function that avoids all the auto-generated junk from ST CubeMX.
 * @retval int
 */
int main_run() {
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
	static STSPIN830 half_bridge_u(
		half_bridge_pwm_timer,  // PWM timer
		TIM_CHANNEL_1,			// PWM timer channel
		curr_sense_adc_buf[0] /* curr_sense_adc_voltage */);
 8001948:	4b4f      	ldr	r3, [pc, #316]	; (8001a88 <main_run+0x144>)
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	f3bf 8f5b 	dmb	ish
 8001950:	b2db      	uxtb	r3, r3
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	2b00      	cmp	r3, #0
 8001958:	bf0c      	ite	eq
 800195a:	2301      	moveq	r3, #1
 800195c:	2300      	movne	r3, #0
 800195e:	b2db      	uxtb	r3, r3
 8001960:	2b00      	cmp	r3, #0
 8001962:	d014      	beq.n	800198e <main_run+0x4a>
 8001964:	4848      	ldr	r0, [pc, #288]	; (8001a88 <main_run+0x144>)
 8001966:	f00a fc6d 	bl	800c244 <__cxa_guard_acquire>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	bf14      	ite	ne
 8001970:	2301      	movne	r3, #1
 8001972:	2300      	moveq	r3, #0
 8001974:	b2db      	uxtb	r3, r3
 8001976:	2b00      	cmp	r3, #0
 8001978:	d009      	beq.n	800198e <main_run+0x4a>
 800197a:	4b44      	ldr	r3, [pc, #272]	; (8001a8c <main_run+0x148>)
 800197c:	6819      	ldr	r1, [r3, #0]
 800197e:	4b44      	ldr	r3, [pc, #272]	; (8001a90 <main_run+0x14c>)
 8001980:	2200      	movs	r2, #0
 8001982:	4844      	ldr	r0, [pc, #272]	; (8001a94 <main_run+0x150>)
 8001984:	f7ff ff9a 	bl	80018bc <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt>
 8001988:	483f      	ldr	r0, [pc, #252]	; (8001a88 <main_run+0x144>)
 800198a:	f00a fc67 	bl	800c25c <__cxa_guard_release>
	g_half_bridge_u = &half_bridge_u;
 800198e:	4b42      	ldr	r3, [pc, #264]	; (8001a98 <main_run+0x154>)
 8001990:	4a40      	ldr	r2, [pc, #256]	; (8001a94 <main_run+0x150>)
 8001992:	601a      	str	r2, [r3, #0]
	g_half_bridge_u->Init();
 8001994:	4b40      	ldr	r3, [pc, #256]	; (8001a98 <main_run+0x154>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	4b3f      	ldr	r3, [pc, #252]	; (8001a98 <main_run+0x154>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4610      	mov	r0, r2
 80019a2:	4798      	blx	r3

	static STSPIN830 half_bridge_v(
			half_bridge_pwm_timer,  // PWM timer
			TIM_CHANNEL_2,			// PWM timer channel
			curr_sense_adc_buf[1] /* curr_sense_adc_voltage */);
 80019a4:	4b3d      	ldr	r3, [pc, #244]	; (8001a9c <main_run+0x158>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	f3bf 8f5b 	dmb	ish
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	bf0c      	ite	eq
 80019b6:	2301      	moveq	r3, #1
 80019b8:	2300      	movne	r3, #0
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d014      	beq.n	80019ea <main_run+0xa6>
 80019c0:	4836      	ldr	r0, [pc, #216]	; (8001a9c <main_run+0x158>)
 80019c2:	f00a fc3f 	bl	800c244 <__cxa_guard_acquire>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	bf14      	ite	ne
 80019cc:	2301      	movne	r3, #1
 80019ce:	2300      	moveq	r3, #0
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d009      	beq.n	80019ea <main_run+0xa6>
 80019d6:	4b2d      	ldr	r3, [pc, #180]	; (8001a8c <main_run+0x148>)
 80019d8:	6819      	ldr	r1, [r3, #0]
 80019da:	4b31      	ldr	r3, [pc, #196]	; (8001aa0 <main_run+0x15c>)
 80019dc:	2204      	movs	r2, #4
 80019de:	4831      	ldr	r0, [pc, #196]	; (8001aa4 <main_run+0x160>)
 80019e0:	f7ff ff6c 	bl	80018bc <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt>
 80019e4:	482d      	ldr	r0, [pc, #180]	; (8001a9c <main_run+0x158>)
 80019e6:	f00a fc39 	bl	800c25c <__cxa_guard_release>
	g_half_bridge_v = &half_bridge_v;
 80019ea:	4b2f      	ldr	r3, [pc, #188]	; (8001aa8 <main_run+0x164>)
 80019ec:	4a2d      	ldr	r2, [pc, #180]	; (8001aa4 <main_run+0x160>)
 80019ee:	601a      	str	r2, [r3, #0]
	g_half_bridge_v->Init();
 80019f0:	4b2d      	ldr	r3, [pc, #180]	; (8001aa8 <main_run+0x164>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4b2c      	ldr	r3, [pc, #176]	; (8001aa8 <main_run+0x164>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4610      	mov	r0, r2
 80019fe:	4798      	blx	r3

	static STSPIN830 half_bridge_w(
			half_bridge_pwm_timer,  // PWM timer
			TIM_CHANNEL_3,			// PWM timer channel
			curr_sense_adc_buf[2] /* curr_sense_adc_voltage */);
 8001a00:	4b2a      	ldr	r3, [pc, #168]	; (8001aac <main_run+0x168>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	f3bf 8f5b 	dmb	ish
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	bf0c      	ite	eq
 8001a12:	2301      	moveq	r3, #1
 8001a14:	2300      	movne	r3, #0
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d014      	beq.n	8001a46 <main_run+0x102>
 8001a1c:	4823      	ldr	r0, [pc, #140]	; (8001aac <main_run+0x168>)
 8001a1e:	f00a fc11 	bl	800c244 <__cxa_guard_acquire>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	bf14      	ite	ne
 8001a28:	2301      	movne	r3, #1
 8001a2a:	2300      	moveq	r3, #0
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d009      	beq.n	8001a46 <main_run+0x102>
 8001a32:	4b16      	ldr	r3, [pc, #88]	; (8001a8c <main_run+0x148>)
 8001a34:	6819      	ldr	r1, [r3, #0]
 8001a36:	4b1e      	ldr	r3, [pc, #120]	; (8001ab0 <main_run+0x16c>)
 8001a38:	2208      	movs	r2, #8
 8001a3a:	481e      	ldr	r0, [pc, #120]	; (8001ab4 <main_run+0x170>)
 8001a3c:	f7ff ff3e 	bl	80018bc <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt>
 8001a40:	481a      	ldr	r0, [pc, #104]	; (8001aac <main_run+0x168>)
 8001a42:	f00a fc0b 	bl	800c25c <__cxa_guard_release>
	g_half_bridge_w = &half_bridge_w;
 8001a46:	4b1c      	ldr	r3, [pc, #112]	; (8001ab8 <main_run+0x174>)
 8001a48:	4a1a      	ldr	r2, [pc, #104]	; (8001ab4 <main_run+0x170>)
 8001a4a:	601a      	str	r2, [r3, #0]
	g_half_bridge_w->Init();
 8001a4c:	4b1a      	ldr	r3, [pc, #104]	; (8001ab8 <main_run+0x174>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4b19      	ldr	r3, [pc, #100]	; (8001ab8 <main_run+0x174>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4610      	mov	r0, r2
 8001a5a:	4798      	blx	r3

#ifdef RUN_TESTS
	RunAllTests();
 8001a5c:	f000 f954 	bl	8001d08 <_Z11RunAllTestsv>
#endif

	task1Handle = osThreadNew(startTask1, NULL, &task1Attributes);
 8001a60:	4a16      	ldr	r2, [pc, #88]	; (8001abc <main_run+0x178>)
 8001a62:	2100      	movs	r1, #0
 8001a64:	4816      	ldr	r0, [pc, #88]	; (8001ac0 <main_run+0x17c>)
 8001a66:	f007 fcdb 	bl	8009420 <osThreadNew>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <main_run+0x180>)
 8001a6e:	601a      	str	r2, [r3, #0]
	motor_control_task_handle = osThreadNew(StartMotorControlTask, NULL, &motor_control_task_attrs);
 8001a70:	4a15      	ldr	r2, [pc, #84]	; (8001ac8 <main_run+0x184>)
 8001a72:	2100      	movs	r1, #0
 8001a74:	4815      	ldr	r0, [pc, #84]	; (8001acc <main_run+0x188>)
 8001a76:	f007 fcd3 	bl	8009420 <osThreadNew>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	4b14      	ldr	r3, [pc, #80]	; (8001ad0 <main_run+0x18c>)
 8001a7e:	601a      	str	r2, [r3, #0]

	return 1;
 8001a80:	2301      	movs	r3, #1
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20000260 	.word	0x20000260
 8001a8c:	20004c20 	.word	0x20004c20
 8001a90:	20000304 	.word	0x20000304
 8001a94:	20000214 	.word	0x20000214
 8001a98:	20000208 	.word	0x20000208
 8001a9c:	200002b0 	.word	0x200002b0
 8001aa0:	20000306 	.word	0x20000306
 8001aa4:	20000264 	.word	0x20000264
 8001aa8:	2000020c 	.word	0x2000020c
 8001aac:	20000300 	.word	0x20000300
 8001ab0:	20000308 	.word	0x20000308
 8001ab4:	200002b4 	.word	0x200002b4
 8001ab8:	20000210 	.word	0x20000210
 8001abc:	0800f930 	.word	0x0800f930
 8001ac0:	08001b39 	.word	0x08001b39
 8001ac4:	20000200 	.word	0x20000200
 8001ac8:	0800f954 	.word	0x0800f954
 8001acc:	08001c99 	.word	0x08001c99
 8001ad0:	20000204 	.word	0x20000204

08001ad4 <_Z9WrapAnglef>:

// NOTE: this only works for angles from -720 to 720 deg!
float WrapAngle(float theta) {
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	ed87 0a01 	vstr	s0, [r7, #4]
	if (theta > 360.0f) {
 8001ade:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ae2:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001b34 <_Z9WrapAnglef+0x60>
 8001ae6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aee:	dd08      	ble.n	8001b02 <_Z9WrapAnglef+0x2e>
		theta -= 360.0f;
 8001af0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001af4:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001b34 <_Z9WrapAnglef+0x60>
 8001af8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001afc:	edc7 7a01 	vstr	s15, [r7, #4]
 8001b00:	e00e      	b.n	8001b20 <_Z9WrapAnglef+0x4c>
	} else if (theta < 0.0f) {
 8001b02:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b06:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b0e:	d507      	bpl.n	8001b20 <_Z9WrapAnglef+0x4c>
		theta += 360.0f;
 8001b10:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b14:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001b34 <_Z9WrapAnglef+0x60>
 8001b18:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b1c:	edc7 7a01 	vstr	s15, [r7, #4]
	}
	return theta;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	ee07 3a90 	vmov	s15, r3
}
 8001b26:	eeb0 0a67 	vmov.f32	s0, s15
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	43b40000 	.word	0x43b40000

08001b38 <_Z10startTask1Pv>:

void startTask1(void * argument) {
 8001b38:	b590      	push	{r4, r7, lr}
 8001b3a:	b089      	sub	sp, #36	; 0x24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
	// Currents to toggle between
	float theta = 0;
 8001b40:	f04f 0300 	mov.w	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
	float dtheta = 1;
 8001b46:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001b4a:	61bb      	str	r3, [r7, #24]
	float max_current = 200; // [mA]
 8001b4c:	4b48      	ldr	r3, [pc, #288]	; (8001c70 <_Z10startTask1Pv+0x138>)
 8001b4e:	617b      	str	r3, [r7, #20]

	while(1) {
		uint32_t osTickCount = osKernelGetTickCount();
 8001b50:	f007 fc34 	bl	80093bc <osKernelGetTickCount>
 8001b54:	6138      	str	r0, [r7, #16]
		uint32_t osTickFreq = osKernelGetTickFreq();
 8001b56:	f007 fc59 	bl	800940c <osKernelGetTickFreq>
 8001b5a:	60f8      	str	r0, [r7, #12]
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001b5c:	2180      	movs	r1, #128	; 0x80
 8001b5e:	4845      	ldr	r0, [pc, #276]	; (8001c74 <_Z10startTask1Pv+0x13c>)
 8001b60:	f003 fa45 	bl	8004fee <HAL_GPIO_TogglePin>

		// Wrap theta
		theta = WrapAngle(theta + dtheta);
 8001b64:	ed97 7a07 	vldr	s14, [r7, #28]
 8001b68:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b70:	eeb0 0a67 	vmov.f32	s0, s15
 8001b74:	f7ff ffae 	bl	8001ad4 <_Z9WrapAnglef>
 8001b78:	ed87 0a07 	vstr	s0, [r7, #28]

		g_half_bridge_u->set_target_current(arm_sin_f32(theta * 2 * 3.1415f / 360.0f) * max_current);
 8001b7c:	4b3e      	ldr	r3, [pc, #248]	; (8001c78 <_Z10startTask1Pv+0x140>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	461c      	mov	r4, r3
 8001b82:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b86:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b8a:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8001c7c <_Z10startTask1Pv+0x144>
 8001b8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b92:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001c80 <_Z10startTask1Pv+0x148>
 8001b96:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001b9a:	eeb0 0a66 	vmov.f32	s0, s13
 8001b9e:	f00a fb0d 	bl	800c1bc <arm_sin_f32>
 8001ba2:	eeb0 7a40 	vmov.f32	s14, s0
 8001ba6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bae:	eeb0 0a67 	vmov.f32	s0, s15
 8001bb2:	4620      	mov	r0, r4
 8001bb4:	f7ff fc40 	bl	8001438 <_ZN10HalfBridge18set_target_currentEf>
		g_half_bridge_v->set_target_current(arm_sin_f32(WrapAngle(theta + 120.0f) * 2 * 3.1415f / 360.0f) * max_current);
 8001bb8:	4b32      	ldr	r3, [pc, #200]	; (8001c84 <_Z10startTask1Pv+0x14c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	461c      	mov	r4, r3
 8001bbe:	edd7 7a07 	vldr	s15, [r7, #28]
 8001bc2:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001c88 <_Z10startTask1Pv+0x150>
 8001bc6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001bca:	eeb0 0a67 	vmov.f32	s0, s15
 8001bce:	f7ff ff81 	bl	8001ad4 <_Z9WrapAnglef>
 8001bd2:	eef0 7a40 	vmov.f32	s15, s0
 8001bd6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bda:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001c7c <_Z10startTask1Pv+0x144>
 8001bde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001be2:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001c80 <_Z10startTask1Pv+0x148>
 8001be6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001bea:	eeb0 0a66 	vmov.f32	s0, s13
 8001bee:	f00a fae5 	bl	800c1bc <arm_sin_f32>
 8001bf2:	eeb0 7a40 	vmov.f32	s14, s0
 8001bf6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bfe:	eeb0 0a67 	vmov.f32	s0, s15
 8001c02:	4620      	mov	r0, r4
 8001c04:	f7ff fc18 	bl	8001438 <_ZN10HalfBridge18set_target_currentEf>
//		float i_w = arm_sin_f32(WrapAngle(theta + 240.0f) * 2 * 3.1415f / 360.0f) * max_current;
//		g_half_bridge_w->set_target_current(i_w > 0 ? 500: -500);
		g_half_bridge_w->set_target_current(arm_sin_f32(WrapAngle(theta + 240.0f) * 2 * 3.1415f / 360.0f) * max_current);
 8001c08:	4b20      	ldr	r3, [pc, #128]	; (8001c8c <_Z10startTask1Pv+0x154>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	461c      	mov	r4, r3
 8001c0e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c12:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001c90 <_Z10startTask1Pv+0x158>
 8001c16:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c1a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c1e:	f7ff ff59 	bl	8001ad4 <_Z9WrapAnglef>
 8001c22:	eef0 7a40 	vmov.f32	s15, s0
 8001c26:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c2a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001c7c <_Z10startTask1Pv+0x144>
 8001c2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c32:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001c80 <_Z10startTask1Pv+0x148>
 8001c36:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001c3a:	eeb0 0a66 	vmov.f32	s0, s13
 8001c3e:	f00a fabd 	bl	800c1bc <arm_sin_f32>
 8001c42:	eeb0 7a40 	vmov.f32	s14, s0
 8001c46:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c4e:	eeb0 0a67 	vmov.f32	s0, s15
 8001c52:	4620      	mov	r0, r4
 8001c54:	f7ff fbf0 	bl	8001438 <_ZN10HalfBridge18set_target_currentEf>

		osDelayUntil(osTickCount + osTickFreq / task1Freq);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	4a0e      	ldr	r2, [pc, #56]	; (8001c94 <_Z10startTask1Pv+0x15c>)
 8001c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c60:	099a      	lsrs	r2, r3, #6
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	4413      	add	r3, r2
 8001c66:	4618      	mov	r0, r3
 8001c68:	f007 fcae 	bl	80095c8 <osDelayUntil>
	}
 8001c6c:	e770      	b.n	8001b50 <_Z10startTask1Pv+0x18>
 8001c6e:	bf00      	nop
 8001c70:	43480000 	.word	0x43480000
 8001c74:	40020400 	.word	0x40020400
 8001c78:	20000208 	.word	0x20000208
 8001c7c:	40490e56 	.word	0x40490e56
 8001c80:	43b40000 	.word	0x43b40000
 8001c84:	2000020c 	.word	0x2000020c
 8001c88:	42f00000 	.word	0x42f00000
 8001c8c:	20000210 	.word	0x20000210
 8001c90:	43700000 	.word	0x43700000
 8001c94:	10624dd3 	.word	0x10624dd3

08001c98 <_Z21StartMotorControlTaskPv>:
}

void StartMotorControlTask(void * argument) {
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]

	while (1) {
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_SET);
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	2140      	movs	r1, #64	; 0x40
 8001ca4:	4814      	ldr	r0, [pc, #80]	; (8001cf8 <_Z21StartMotorControlTaskPv+0x60>)
 8001ca6:	f003 f989 	bl	8004fbc <HAL_GPIO_WritePin>
		g_half_bridge_u->Update();
 8001caa:	4b14      	ldr	r3, [pc, #80]	; (8001cfc <_Z21StartMotorControlTaskPv+0x64>)
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	4b13      	ldr	r3, [pc, #76]	; (8001cfc <_Z21StartMotorControlTaskPv+0x64>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	3304      	adds	r3, #4
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4610      	mov	r0, r2
 8001cba:	4798      	blx	r3
		g_half_bridge_v->Update();
 8001cbc:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <_Z21StartMotorControlTaskPv+0x68>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <_Z21StartMotorControlTaskPv+0x68>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	3304      	adds	r3, #4
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4610      	mov	r0, r2
 8001ccc:	4798      	blx	r3
		g_half_bridge_w->Update();
 8001cce:	4b0d      	ldr	r3, [pc, #52]	; (8001d04 <_Z21StartMotorControlTaskPv+0x6c>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	4b0c      	ldr	r3, [pc, #48]	; (8001d04 <_Z21StartMotorControlTaskPv+0x6c>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	3304      	adds	r3, #4
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4610      	mov	r0, r2
 8001cde:	4798      	blx	r3
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	2140      	movs	r1, #64	; 0x40
 8001ce4:	4804      	ldr	r0, [pc, #16]	; (8001cf8 <_Z21StartMotorControlTaskPv+0x60>)
 8001ce6:	f003 f969 	bl	8004fbc <HAL_GPIO_WritePin>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY); // wait indefinitely for run notification, clear notifications (set to 0) upon receiving one
 8001cea:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001cee:	2001      	movs	r0, #1
 8001cf0:	f009 f9d0 	bl	800b094 <ulTaskNotifyTake>
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_SET);
 8001cf4:	e7d4      	b.n	8001ca0 <_Z21StartMotorControlTaskPv+0x8>
 8001cf6:	bf00      	nop
 8001cf8:	40021800 	.word	0x40021800
 8001cfc:	20000208 	.word	0x20000208
 8001d00:	2000020c 	.word	0x2000020c
 8001d04:	20000210 	.word	0x20000210

08001d08 <_Z11RunAllTestsv>:
	}
}

#ifdef RUN_TESTS
void RunAllTests() {
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
	TestEncoderAll();
 8001d0c:	f000 fac6 	bl	800229c <_Z14TestEncoderAllv>
	TestPIDControllerAll();
 8001d10:	f000 fe50 	bl	80029b4 <_Z20TestPIDControllerAllv>
	TestHalfBridgeAll();
 8001d14:	f000 fb54 	bl	80023c0 <_Z17TestHalfBridgeAllv>

}
 8001d18:	bf00      	nop
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <_Z17TestEncoderCreatev>:
//#define TEST_SPI // run actual SPI test on the honest to god SPI port (use logic analyzer to debug)
#ifdef TEST_SPI
#include "main.h" // gives access to encoder_spi global handle
#endif

bool TestEncoderCreate() {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08c      	sub	sp, #48	; 0x30
 8001d20:	af02      	add	r7, sp, #8
	TEST_PRINT("Create Encoder.\r\n");
 8001d22:	4817      	ldr	r0, [pc, #92]	; (8001d80 <_Z17TestEncoderCreatev+0x64>)
 8001d24:	f00b f84e 	bl	800cdc4 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_TypeDef * dummy_cs_port = NULL;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	623b      	str	r3, [r7, #32]
	uint16_t dummy_cs_pin = 0;
 8001d30:	2300      	movs	r3, #0
 8001d32:	83fb      	strh	r3, [r7, #30]
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8001d34:	8bfa      	ldrh	r2, [r7, #30]
 8001d36:	4638      	mov	r0, r7
 8001d38:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	6a3a      	ldr	r2, [r7, #32]
 8001d42:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001d44:	f7ff f940 	bl	8000fc8 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	uint16_t enc_angle = enc.get_angle();
 8001d48:	463b      	mov	r3, r7
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff fb48 	bl	80013e0 <_ZN7Encoder9get_angleEv>
 8001d50:	eef0 7a40 	vmov.f32	s15, s0
 8001d54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d58:	ee17 3a90 	vmov	r3, s15
 8001d5c:	83bb      	strh	r3, [r7, #28]
	if (enc_angle != 0) {
 8001d5e:	8bbb      	ldrh	r3, [r7, #28]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d007      	beq.n	8001d74 <_Z17TestEncoderCreatev+0x58>
		FAIL_PRINT("Initialized with nonzero encoder angle: got %d but expected %d.\r\n", enc_angle, 0);
 8001d64:	8bbb      	ldrh	r3, [r7, #28]
 8001d66:	2200      	movs	r2, #0
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4806      	ldr	r0, [pc, #24]	; (8001d84 <_Z17TestEncoderCreatev+0x68>)
 8001d6c:	f00a ffb6 	bl	800ccdc <iprintf>
		return false;
 8001d70:	2300      	movs	r3, #0
 8001d72:	e000      	b.n	8001d76 <_Z17TestEncoderCreatev+0x5a>
	}

	return true;
 8001d74:	2301      	movs	r3, #1
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3728      	adds	r7, #40	; 0x28
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	0800ebe8 	.word	0x0800ebe8
 8001d84:	0800ec08 	.word	0x0800ec08

08001d88 <_Z15TestEncoderZerov>:

bool TestEncoderZero() {
 8001d88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d8a:	b08f      	sub	sp, #60	; 0x3c
 8001d8c:	af02      	add	r7, sp, #8
	TEST_PRINT("Zero Encoder.\r\n");
 8001d8e:	4839      	ldr	r0, [pc, #228]	; (8001e74 <_Z15TestEncoderZerov+0xec>)
 8001d90:	f00b f818 	bl	800cdc4 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_TypeDef * dummy_cs_port = NULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t dummy_cs_pin = 0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	84fb      	strh	r3, [r7, #38]	; 0x26
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8001da0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001da2:	4638      	mov	r0, r7
 8001da4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001da8:	9300      	str	r3, [sp, #0]
 8001daa:	4613      	mov	r3, r2
 8001dac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001dae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001db0:	f7ff f90a 	bl	8000fc8 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test negative relative angle.\r\n");
 8001db4:	4830      	ldr	r0, [pc, #192]	; (8001e78 <_Z15TestEncoderZerov+0xf0>)
 8001db6:	f00b f805 	bl	800cdc4 <puts>
	enc.set_zero_angle(55); // set zero angle to 55 degrees
 8001dba:	463b      	mov	r3, r7
 8001dbc:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8001e7c <_Z15TestEncoderZerov+0xf4>
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff faf9 	bl	80013b8 <_ZN7Encoder14set_zero_angleEf>
	float angle = enc.get_angle();
 8001dc6:	463b      	mov	r3, r7
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fb09 	bl	80013e0 <_ZN7Encoder9get_angleEv>
 8001dce:	ed87 0a08 	vstr	s0, [r7, #32]
	float expect_angle = 360.0 - 55;
 8001dd2:	4b2b      	ldr	r3, [pc, #172]	; (8001e80 <_Z15TestEncoderZerov+0xf8>)
 8001dd4:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8001dd6:	ed97 7a08 	vldr	s14, [r7, #32]
 8001dda:	edd7 7a07 	vldr	s15, [r7, #28]
 8001dde:	eeb4 7a67 	vcmp.f32	s14, s15
 8001de2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de6:	d012      	beq.n	8001e0e <_Z15TestEncoderZerov+0x86>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8001de8:	69f8      	ldr	r0, [r7, #28]
 8001dea:	f7fe fbd5 	bl	8000598 <__aeabi_f2d>
 8001dee:	4605      	mov	r5, r0
 8001df0:	460e      	mov	r6, r1
 8001df2:	6a38      	ldr	r0, [r7, #32]
 8001df4:	f7fe fbd0 	bl	8000598 <__aeabi_f2d>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	460c      	mov	r4, r1
 8001dfc:	e9cd 3400 	strd	r3, r4, [sp]
 8001e00:	462a      	mov	r2, r5
 8001e02:	4633      	mov	r3, r6
 8001e04:	481f      	ldr	r0, [pc, #124]	; (8001e84 <_Z15TestEncoderZerov+0xfc>)
 8001e06:	f00a ff69 	bl	800ccdc <iprintf>
		return false;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	e02e      	b.n	8001e6c <_Z15TestEncoderZerov+0xe4>
	}

	T_TEST_PRINT("Test setting zero angle too large.\r\n");
 8001e0e:	481e      	ldr	r0, [pc, #120]	; (8001e88 <_Z15TestEncoderZerov+0x100>)
 8001e10:	f00a ffd8 	bl	800cdc4 <puts>
	enc.set_zero_angle(3600);
 8001e14:	463b      	mov	r3, r7
 8001e16:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8001e8c <_Z15TestEncoderZerov+0x104>
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff facc 	bl	80013b8 <_ZN7Encoder14set_zero_angleEf>
	angle = enc.get_angle();
 8001e20:	463b      	mov	r3, r7
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff fadc 	bl	80013e0 <_ZN7Encoder9get_angleEv>
 8001e28:	ed87 0a08 	vstr	s0, [r7, #32]
	expect_angle = 0;
 8001e2c:	f04f 0300 	mov.w	r3, #0
 8001e30:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8001e32:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e36:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e3a:	eeb4 7a67 	vcmp.f32	s14, s15
 8001e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e42:	d012      	beq.n	8001e6a <_Z15TestEncoderZerov+0xe2>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8001e44:	69f8      	ldr	r0, [r7, #28]
 8001e46:	f7fe fba7 	bl	8000598 <__aeabi_f2d>
 8001e4a:	4605      	mov	r5, r0
 8001e4c:	460e      	mov	r6, r1
 8001e4e:	6a38      	ldr	r0, [r7, #32]
 8001e50:	f7fe fba2 	bl	8000598 <__aeabi_f2d>
 8001e54:	4603      	mov	r3, r0
 8001e56:	460c      	mov	r4, r1
 8001e58:	e9cd 3400 	strd	r3, r4, [sp]
 8001e5c:	462a      	mov	r2, r5
 8001e5e:	4633      	mov	r3, r6
 8001e60:	4808      	ldr	r0, [pc, #32]	; (8001e84 <_Z15TestEncoderZerov+0xfc>)
 8001e62:	f00a ff3b 	bl	800ccdc <iprintf>
		return false;
 8001e66:	2300      	movs	r3, #0
 8001e68:	e000      	b.n	8001e6c <_Z15TestEncoderZerov+0xe4>
	}

	return true;
 8001e6a:	2301      	movs	r3, #1
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3734      	adds	r7, #52	; 0x34
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e74:	0800ec64 	.word	0x0800ec64
 8001e78:	0800ec84 	.word	0x0800ec84
 8001e7c:	425c0000 	.word	0x425c0000
 8001e80:	43988000 	.word	0x43988000
 8001e84:	0800ecb4 	.word	0x0800ecb4
 8001e88:	0800ecf8 	.word	0x0800ecf8
 8001e8c:	45610000 	.word	0x45610000

08001e90 <_Z16TestEncoderAnglev>:

bool TestEncoderAngle() {
 8001e90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e92:	b08f      	sub	sp, #60	; 0x3c
 8001e94:	af02      	add	r7, sp, #8
	TEST_PRINT("Test encoder angle.\r\n");
 8001e96:	4839      	ldr	r0, [pc, #228]	; (8001f7c <_Z16TestEncoderAnglev+0xec>)
 8001e98:	f00a ff94 	bl	800cdc4 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_TypeDef * dummy_cs_port = NULL;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t dummy_cs_pin = 0;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	84fb      	strh	r3, [r7, #38]	; 0x26
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8001ea8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001eaa:	4638      	mov	r0, r7
 8001eac:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001eb0:	9300      	str	r3, [sp, #0]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001eb6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001eb8:	f7ff f886 	bl	8000fc8 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test positive wrap.\r\n");
 8001ebc:	4830      	ldr	r0, [pc, #192]	; (8001f80 <_Z16TestEncoderAnglev+0xf0>)
 8001ebe:	f00a ff81 	bl	800cdc4 <puts>
	enc.set_angle(450.5);
 8001ec2:	463b      	mov	r3, r7
 8001ec4:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8001f84 <_Z16TestEncoderAnglev+0xf4>
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff faa1 	bl	8001410 <_ZN7Encoder9set_angleEf>
	float angle = enc.get_angle();
 8001ece:	463b      	mov	r3, r7
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff fa85 	bl	80013e0 <_ZN7Encoder9get_angleEv>
 8001ed6:	ed87 0a08 	vstr	s0, [r7, #32]
	float expect_angle = 450.5 - 360;
 8001eda:	4b2b      	ldr	r3, [pc, #172]	; (8001f88 <_Z16TestEncoderAnglev+0xf8>)
 8001edc:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8001ede:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ee2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ee6:	eeb4 7a67 	vcmp.f32	s14, s15
 8001eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eee:	d012      	beq.n	8001f16 <_Z16TestEncoderAnglev+0x86>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8001ef0:	69f8      	ldr	r0, [r7, #28]
 8001ef2:	f7fe fb51 	bl	8000598 <__aeabi_f2d>
 8001ef6:	4605      	mov	r5, r0
 8001ef8:	460e      	mov	r6, r1
 8001efa:	6a38      	ldr	r0, [r7, #32]
 8001efc:	f7fe fb4c 	bl	8000598 <__aeabi_f2d>
 8001f00:	4603      	mov	r3, r0
 8001f02:	460c      	mov	r4, r1
 8001f04:	e9cd 3400 	strd	r3, r4, [sp]
 8001f08:	462a      	mov	r2, r5
 8001f0a:	4633      	mov	r3, r6
 8001f0c:	481f      	ldr	r0, [pc, #124]	; (8001f8c <_Z16TestEncoderAnglev+0xfc>)
 8001f0e:	f00a fee5 	bl	800ccdc <iprintf>
		return false;
 8001f12:	2300      	movs	r3, #0
 8001f14:	e02d      	b.n	8001f72 <_Z16TestEncoderAnglev+0xe2>
	}

	T_TEST_PRINT("Test negative wrap.\r\n");
 8001f16:	481e      	ldr	r0, [pc, #120]	; (8001f90 <_Z16TestEncoderAnglev+0x100>)
 8001f18:	f00a ff54 	bl	800cdc4 <puts>
	enc.set_angle(-500.9);
 8001f1c:	463b      	mov	r3, r7
 8001f1e:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8001f94 <_Z16TestEncoderAnglev+0x104>
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff fa74 	bl	8001410 <_ZN7Encoder9set_angleEf>
	angle = enc.get_angle();
 8001f28:	463b      	mov	r3, r7
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff fa58 	bl	80013e0 <_ZN7Encoder9get_angleEv>
 8001f30:	ed87 0a08 	vstr	s0, [r7, #32]
	expect_angle = -500.9 + 2*360;
 8001f34:	4b18      	ldr	r3, [pc, #96]	; (8001f98 <_Z16TestEncoderAnglev+0x108>)
 8001f36:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8001f38:	ed97 7a08 	vldr	s14, [r7, #32]
 8001f3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f40:	eeb4 7a67 	vcmp.f32	s14, s15
 8001f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f48:	d012      	beq.n	8001f70 <_Z16TestEncoderAnglev+0xe0>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8001f4a:	69f8      	ldr	r0, [r7, #28]
 8001f4c:	f7fe fb24 	bl	8000598 <__aeabi_f2d>
 8001f50:	4605      	mov	r5, r0
 8001f52:	460e      	mov	r6, r1
 8001f54:	6a38      	ldr	r0, [r7, #32]
 8001f56:	f7fe fb1f 	bl	8000598 <__aeabi_f2d>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	460c      	mov	r4, r1
 8001f5e:	e9cd 3400 	strd	r3, r4, [sp]
 8001f62:	462a      	mov	r2, r5
 8001f64:	4633      	mov	r3, r6
 8001f66:	4809      	ldr	r0, [pc, #36]	; (8001f8c <_Z16TestEncoderAnglev+0xfc>)
 8001f68:	f00a feb8 	bl	800ccdc <iprintf>
		return false;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	e000      	b.n	8001f72 <_Z16TestEncoderAnglev+0xe2>
	}

	return true;
 8001f70:	2301      	movs	r3, #1
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3734      	adds	r7, #52	; 0x34
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	0800ed30 	.word	0x0800ed30
 8001f80:	0800ed54 	.word	0x0800ed54
 8001f84:	43e14000 	.word	0x43e14000
 8001f88:	42b50000 	.word	0x42b50000
 8001f8c:	0800ecb4 	.word	0x0800ecb4
 8001f90:	0800ed7c 	.word	0x0800ed7c
 8001f94:	c3fa7333 	.word	0xc3fa7333
 8001f98:	435b199a 	.word	0x435b199a

08001f9c <_Z17TestAS5048AParityv>:

bool TestAS5048AParity() {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b08c      	sub	sp, #48	; 0x30
 8001fa0:	af02      	add	r7, sp, #8
	TEST_PRINT("Test AS5048A SPI parity helper.\r\n");
 8001fa2:	483d      	ldr	r0, [pc, #244]	; (8002098 <_Z17TestAS5048AParityv+0xfc>)
 8001fa4:	f00a ff0e 	bl	800cdc4 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_TypeDef * dummy_cs_port = NULL;
 8001fac:	2300      	movs	r3, #0
 8001fae:	623b      	str	r3, [r7, #32]
	uint16_t dummy_cs_pin = 0;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	83fb      	strh	r3, [r7, #30]
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8001fb4:	8bfa      	ldrh	r2, [r7, #30]
 8001fb6:	4638      	mov	r0, r7
 8001fb8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	6a3a      	ldr	r2, [r7, #32]
 8001fc2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001fc4:	f7ff f800 	bl	8000fc8 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test parity on 0x0.\r\n");
 8001fc8:	4834      	ldr	r0, [pc, #208]	; (800209c <_Z17TestAS5048AParityv+0x100>)
 8001fca:	f00a fefb 	bl	800cdc4 <puts>
	uint8_t par = enc.CalcEvenParity_(0b0000000000000000);
 8001fce:	463b      	mov	r3, r7
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7ff f838 	bl	8001048 <_ZN7AS5048A15CalcEvenParity_Et>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	777b      	strb	r3, [r7, #29]
	uint8_t expect_par = 0;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8001fe0:	7f7a      	ldrb	r2, [r7, #29]
 8001fe2:	7f3b      	ldrb	r3, [r7, #28]
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d007      	beq.n	8001ff8 <_Z17TestAS5048AParityv+0x5c>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8001fe8:	7f3b      	ldrb	r3, [r7, #28]
 8001fea:	7f7a      	ldrb	r2, [r7, #29]
 8001fec:	4619      	mov	r1, r3
 8001fee:	482c      	ldr	r0, [pc, #176]	; (80020a0 <_Z17TestAS5048AParityv+0x104>)
 8001ff0:	f00a fe74 	bl	800ccdc <iprintf>
		return false;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	e04a      	b.n	800208e <_Z17TestAS5048AParityv+0xf2>
	}

	T_TEST_PRINT("Test parity on 0x1.\r\n");
 8001ff8:	482a      	ldr	r0, [pc, #168]	; (80020a4 <_Z17TestAS5048AParityv+0x108>)
 8001ffa:	f00a fee3 	bl	800cdc4 <puts>
	par = enc.CalcEvenParity_(0b0000000000000001);
 8001ffe:	463b      	mov	r3, r7
 8002000:	2101      	movs	r1, #1
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff f820 	bl	8001048 <_ZN7AS5048A15CalcEvenParity_Et>
 8002008:	4603      	mov	r3, r0
 800200a:	777b      	strb	r3, [r7, #29]
	expect_par = 1;
 800200c:	2301      	movs	r3, #1
 800200e:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8002010:	7f7a      	ldrb	r2, [r7, #29]
 8002012:	7f3b      	ldrb	r3, [r7, #28]
 8002014:	429a      	cmp	r2, r3
 8002016:	d007      	beq.n	8002028 <_Z17TestAS5048AParityv+0x8c>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8002018:	7f3b      	ldrb	r3, [r7, #28]
 800201a:	7f7a      	ldrb	r2, [r7, #29]
 800201c:	4619      	mov	r1, r3
 800201e:	4820      	ldr	r0, [pc, #128]	; (80020a0 <_Z17TestAS5048AParityv+0x104>)
 8002020:	f00a fe5c 	bl	800ccdc <iprintf>
		return false;
 8002024:	2300      	movs	r3, #0
 8002026:	e032      	b.n	800208e <_Z17TestAS5048AParityv+0xf2>
	}

	T_TEST_PRINT("Test parity on 15th bit is 1.\r\n");
 8002028:	481f      	ldr	r0, [pc, #124]	; (80020a8 <_Z17TestAS5048AParityv+0x10c>)
 800202a:	f00a fecb 	bl	800cdc4 <puts>
	par = enc.CalcEvenParity_(0b0100000000000000);
 800202e:	463b      	mov	r3, r7
 8002030:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002034:	4618      	mov	r0, r3
 8002036:	f7ff f807 	bl	8001048 <_ZN7AS5048A15CalcEvenParity_Et>
 800203a:	4603      	mov	r3, r0
 800203c:	777b      	strb	r3, [r7, #29]
	expect_par = 1;
 800203e:	2301      	movs	r3, #1
 8002040:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8002042:	7f7a      	ldrb	r2, [r7, #29]
 8002044:	7f3b      	ldrb	r3, [r7, #28]
 8002046:	429a      	cmp	r2, r3
 8002048:	d007      	beq.n	800205a <_Z17TestAS5048AParityv+0xbe>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 800204a:	7f3b      	ldrb	r3, [r7, #28]
 800204c:	7f7a      	ldrb	r2, [r7, #29]
 800204e:	4619      	mov	r1, r3
 8002050:	4813      	ldr	r0, [pc, #76]	; (80020a0 <_Z17TestAS5048AParityv+0x104>)
 8002052:	f00a fe43 	bl	800ccdc <iprintf>
		return false;
 8002056:	2300      	movs	r3, #0
 8002058:	e019      	b.n	800208e <_Z17TestAS5048AParityv+0xf2>
	}

	T_TEST_PRINT("Test parity on ignore 16th bit.\r\n");
 800205a:	4814      	ldr	r0, [pc, #80]	; (80020ac <_Z17TestAS5048AParityv+0x110>)
 800205c:	f00a feb2 	bl	800cdc4 <puts>
	par = enc.CalcEvenParity_(0b1000000000000000);
 8002060:	463b      	mov	r3, r7
 8002062:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002066:	4618      	mov	r0, r3
 8002068:	f7fe ffee 	bl	8001048 <_ZN7AS5048A15CalcEvenParity_Et>
 800206c:	4603      	mov	r3, r0
 800206e:	777b      	strb	r3, [r7, #29]
	expect_par = 0;
 8002070:	2300      	movs	r3, #0
 8002072:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8002074:	7f7a      	ldrb	r2, [r7, #29]
 8002076:	7f3b      	ldrb	r3, [r7, #28]
 8002078:	429a      	cmp	r2, r3
 800207a:	d007      	beq.n	800208c <_Z17TestAS5048AParityv+0xf0>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 800207c:	7f3b      	ldrb	r3, [r7, #28]
 800207e:	7f7a      	ldrb	r2, [r7, #29]
 8002080:	4619      	mov	r1, r3
 8002082:	4807      	ldr	r0, [pc, #28]	; (80020a0 <_Z17TestAS5048AParityv+0x104>)
 8002084:	f00a fe2a 	bl	800ccdc <iprintf>
		return false;
 8002088:	2300      	movs	r3, #0
 800208a:	e000      	b.n	800208e <_Z17TestAS5048AParityv+0xf2>
	}

	return true;
 800208c:	2301      	movs	r3, #1
}
 800208e:	4618      	mov	r0, r3
 8002090:	3728      	adds	r7, #40	; 0x28
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	0800eda4 	.word	0x0800eda4
 800209c:	0800edd4 	.word	0x0800edd4
 80020a0:	0800edfc 	.word	0x0800edfc
 80020a4:	0800ee44 	.word	0x0800ee44
 80020a8:	0800ee6c 	.word	0x0800ee6c
 80020ac:	0800ee9c 	.word	0x0800ee9c

080020b0 <_Z18TestAS5048APacketsv>:

bool TestAS5048APackets() {
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08e      	sub	sp, #56	; 0x38
 80020b4:	af02      	add	r7, sp, #8
	TEST_PRINT("Test AS5048A SPI Packet Assemblers.\r\n");
 80020b6:	486e      	ldr	r0, [pc, #440]	; (8002270 <_Z18TestAS5048APacketsv+0x1c0>)
 80020b8:	f00a fe84 	bl	800cdc4 <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 80020bc:	2300      	movs	r3, #0
 80020be:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_TypeDef * dummy_cs_port = NULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t dummy_cs_pin = 0;
 80020c4:	2300      	movs	r3, #0
 80020c6:	84fb      	strh	r3, [r7, #38]	; 0x26
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 80020c8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80020ca:	4638      	mov	r0, r7
 80020cc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80020d0:	9300      	str	r3, [sp, #0]
 80020d2:	4613      	mov	r3, r2
 80020d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80020d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80020d8:	f7fe ff76 	bl	8000fc8 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test CreateCommandPacket (write).\r\n");
 80020dc:	4865      	ldr	r0, [pc, #404]	; (8002274 <_Z18TestAS5048APacketsv+0x1c4>)
 80020de:	f00a fe71 	bl	800cdc4 <puts>
	uint16_t pack = enc.CreateCommandPacket_(0xBEEF, 1);
 80020e2:	463b      	mov	r3, r7
 80020e4:	2201      	movs	r2, #1
 80020e6:	f64b 61ef 	movw	r1, #48879	; 0xbeef
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7fe ffd1 	bl	8001092 <_ZN7AS5048A20CreateCommandPacket_Eth>
 80020f0:	4603      	mov	r3, r0
 80020f2:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t expect_pack = 0b1111111011101111;
 80020f4:	f64f 63ef 	movw	r3, #65263	; 0xfeef
 80020f8:	847b      	strh	r3, [r7, #34]	; 0x22
	if (pack != expect_pack) {
 80020fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80020fc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80020fe:	429a      	cmp	r2, r3
 8002100:	d007      	beq.n	8002112 <_Z18TestAS5048APacketsv+0x62>
		TT_FAIL_PRINT("Expected CommandPacket to be 0x%x but got 0x%x\r\n.", expect_pack, pack);
 8002102:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002104:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002106:	4619      	mov	r1, r3
 8002108:	485b      	ldr	r0, [pc, #364]	; (8002278 <_Z18TestAS5048APacketsv+0x1c8>)
 800210a:	f00a fde7 	bl	800ccdc <iprintf>
		return false;
 800210e:	2300      	movs	r3, #0
 8002110:	e0a9      	b.n	8002266 <_Z18TestAS5048APacketsv+0x1b6>
	}

	T_TEST_PRINT("Test CreateCommandPacket (read).\r\n");
 8002112:	485a      	ldr	r0, [pc, #360]	; (800227c <_Z18TestAS5048APacketsv+0x1cc>)
 8002114:	f00a fe56 	bl	800cdc4 <puts>
	pack = enc.CreateCommandPacket_(0xBEEF, 0);
 8002118:	463b      	mov	r3, r7
 800211a:	2200      	movs	r2, #0
 800211c:	f64b 61ef 	movw	r1, #48879	; 0xbeef
 8002120:	4618      	mov	r0, r3
 8002122:	f7fe ffb6 	bl	8001092 <_ZN7AS5048A20CreateCommandPacket_Eth>
 8002126:	4603      	mov	r3, r0
 8002128:	84bb      	strh	r3, [r7, #36]	; 0x24
	expect_pack = 0b0011111011101111;
 800212a:	f643 63ef 	movw	r3, #16111	; 0x3eef
 800212e:	847b      	strh	r3, [r7, #34]	; 0x22
	if (pack != expect_pack) {
 8002130:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002132:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002134:	429a      	cmp	r2, r3
 8002136:	d007      	beq.n	8002148 <_Z18TestAS5048APacketsv+0x98>
		TT_FAIL_PRINT("Expected CommandPacket to be 0x%x but got 0x%x\r\n.", expect_pack, pack);
 8002138:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800213a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800213c:	4619      	mov	r1, r3
 800213e:	484e      	ldr	r0, [pc, #312]	; (8002278 <_Z18TestAS5048APacketsv+0x1c8>)
 8002140:	f00a fdcc 	bl	800ccdc <iprintf>
		return false;
 8002144:	2300      	movs	r3, #0
 8002146:	e08e      	b.n	8002266 <_Z18TestAS5048APacketsv+0x1b6>
	}

	T_TEST_PRINT("Test CreateWritePacket.\r\n");
 8002148:	484d      	ldr	r0, [pc, #308]	; (8002280 <_Z18TestAS5048APacketsv+0x1d0>)
 800214a:	f00a fe3b 	bl	800cdc4 <puts>
	pack = enc.CreateWritePacket_(0xDEAD);
 800214e:	463b      	mov	r3, r7
 8002150:	f64d 61ad 	movw	r1, #57005	; 0xdead
 8002154:	4618      	mov	r0, r3
 8002156:	f7fe ffc5 	bl	80010e4 <_ZN7AS5048A18CreateWritePacket_Et>
 800215a:	4603      	mov	r3, r0
 800215c:	84bb      	strh	r3, [r7, #36]	; 0x24
	expect_pack = 0b1001111010101101;
 800215e:	f649 63ad 	movw	r3, #40621	; 0x9ead
 8002162:	847b      	strh	r3, [r7, #34]	; 0x22
	if (pack != expect_pack) {
 8002164:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002166:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002168:	429a      	cmp	r2, r3
 800216a:	d007      	beq.n	800217c <_Z18TestAS5048APacketsv+0xcc>
		TT_FAIL_PRINT("Expected WritePacket to be 0x%x but got 0x%x\r\n.", expect_pack, pack);
 800216c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800216e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002170:	4619      	mov	r1, r3
 8002172:	4844      	ldr	r0, [pc, #272]	; (8002284 <_Z18TestAS5048APacketsv+0x1d4>)
 8002174:	f00a fdb2 	bl	800ccdc <iprintf>
		return false;
 8002178:	2300      	movs	r3, #0
 800217a:	e074      	b.n	8002266 <_Z18TestAS5048APacketsv+0x1b6>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (nominal).\r\n");
 800217c:	4842      	ldr	r0, [pc, #264]	; (8002288 <_Z18TestAS5048APacketsv+0x1d8>)
 800217e:	f00a fe21 	bl	800cdc4 <puts>
	uint16_t received_pack = 0b1001111010101101;
 8002182:	f649 63ad 	movw	r3, #40621	; 0x9ead
 8002186:	843b      	strh	r3, [r7, #32]
	uint16_t data = enc.ParseReceivedPacket_(received_pack);
 8002188:	8c3a      	ldrh	r2, [r7, #32]
 800218a:	463b      	mov	r3, r7
 800218c:	4611      	mov	r1, r2
 800218e:	4618      	mov	r0, r3
 8002190:	f7fe ffc4 	bl	800111c <_ZN7AS5048A20ParseReceivedPacket_Et>
 8002194:	4603      	mov	r3, r0
 8002196:	83fb      	strh	r3, [r7, #30]
	uint16_t expect_data = 0xDEAD & (0xFFFF >> 2);
 8002198:	f641 63ad 	movw	r3, #7853	; 0x1ead
 800219c:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 800219e:	8bfa      	ldrh	r2, [r7, #30]
 80021a0:	8bbb      	ldrh	r3, [r7, #28]
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d007      	beq.n	80021b6 <_Z18TestAS5048APacketsv+0x106>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 80021a6:	8bbb      	ldrh	r3, [r7, #28]
 80021a8:	8bfa      	ldrh	r2, [r7, #30]
 80021aa:	4619      	mov	r1, r3
 80021ac:	4837      	ldr	r0, [pc, #220]	; (800228c <_Z18TestAS5048APacketsv+0x1dc>)
 80021ae:	f00a fd95 	bl	800ccdc <iprintf>
		return false;
 80021b2:	2300      	movs	r3, #0
 80021b4:	e057      	b.n	8002266 <_Z18TestAS5048APacketsv+0x1b6>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (parity error).\r\n");
 80021b6:	4836      	ldr	r0, [pc, #216]	; (8002290 <_Z18TestAS5048APacketsv+0x1e0>)
 80021b8:	f00a fe04 	bl	800cdc4 <puts>
	received_pack = 0b0001111010101101;
 80021bc:	f641 63ad 	movw	r3, #7853	; 0x1ead
 80021c0:	843b      	strh	r3, [r7, #32]
	data = enc.ParseReceivedPacket_(received_pack);
 80021c2:	8c3a      	ldrh	r2, [r7, #32]
 80021c4:	463b      	mov	r3, r7
 80021c6:	4611      	mov	r1, r2
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7fe ffa7 	bl	800111c <_ZN7AS5048A20ParseReceivedPacket_Et>
 80021ce:	4603      	mov	r3, r0
 80021d0:	83fb      	strh	r3, [r7, #30]
	expect_data = 0xFFFF; // PARSE_ERR
 80021d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021d6:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 80021d8:	8bfa      	ldrh	r2, [r7, #30]
 80021da:	8bbb      	ldrh	r3, [r7, #28]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d007      	beq.n	80021f0 <_Z18TestAS5048APacketsv+0x140>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 80021e0:	8bbb      	ldrh	r3, [r7, #28]
 80021e2:	8bfa      	ldrh	r2, [r7, #30]
 80021e4:	4619      	mov	r1, r3
 80021e6:	4829      	ldr	r0, [pc, #164]	; (800228c <_Z18TestAS5048APacketsv+0x1dc>)
 80021e8:	f00a fd78 	bl	800ccdc <iprintf>
		return false;
 80021ec:	2300      	movs	r3, #0
 80021ee:	e03a      	b.n	8002266 <_Z18TestAS5048APacketsv+0x1b6>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (host err).\r\n");
 80021f0:	4828      	ldr	r0, [pc, #160]	; (8002294 <_Z18TestAS5048APacketsv+0x1e4>)
 80021f2:	f00a fde7 	bl	800cdc4 <puts>
	received_pack = 0b0101111010101101;
 80021f6:	f645 63ad 	movw	r3, #24237	; 0x5ead
 80021fa:	843b      	strh	r3, [r7, #32]
	data = enc.ParseReceivedPacket_(received_pack);
 80021fc:	8c3a      	ldrh	r2, [r7, #32]
 80021fe:	463b      	mov	r3, r7
 8002200:	4611      	mov	r1, r2
 8002202:	4618      	mov	r0, r3
 8002204:	f7fe ff8a 	bl	800111c <_ZN7AS5048A20ParseReceivedPacket_Et>
 8002208:	4603      	mov	r3, r0
 800220a:	83fb      	strh	r3, [r7, #30]
	expect_data = 0xFFFF; // PARSE_ERR
 800220c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002210:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 8002212:	8bfa      	ldrh	r2, [r7, #30]
 8002214:	8bbb      	ldrh	r3, [r7, #28]
 8002216:	429a      	cmp	r2, r3
 8002218:	d007      	beq.n	800222a <_Z18TestAS5048APacketsv+0x17a>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 800221a:	8bbb      	ldrh	r3, [r7, #28]
 800221c:	8bfa      	ldrh	r2, [r7, #30]
 800221e:	4619      	mov	r1, r3
 8002220:	481a      	ldr	r0, [pc, #104]	; (800228c <_Z18TestAS5048APacketsv+0x1dc>)
 8002222:	f00a fd5b 	bl	800ccdc <iprintf>
		return false;
 8002226:	2300      	movs	r3, #0
 8002228:	e01d      	b.n	8002266 <_Z18TestAS5048APacketsv+0x1b6>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (parity and host err).\r\n");
 800222a:	481b      	ldr	r0, [pc, #108]	; (8002298 <_Z18TestAS5048APacketsv+0x1e8>)
 800222c:	f00a fdca 	bl	800cdc4 <puts>
	received_pack = 0b1101111010101101;
 8002230:	f64d 63ad 	movw	r3, #57005	; 0xdead
 8002234:	843b      	strh	r3, [r7, #32]
	data = enc.ParseReceivedPacket_(received_pack);
 8002236:	8c3a      	ldrh	r2, [r7, #32]
 8002238:	463b      	mov	r3, r7
 800223a:	4611      	mov	r1, r2
 800223c:	4618      	mov	r0, r3
 800223e:	f7fe ff6d 	bl	800111c <_ZN7AS5048A20ParseReceivedPacket_Et>
 8002242:	4603      	mov	r3, r0
 8002244:	83fb      	strh	r3, [r7, #30]
	expect_data = 0xFFFF; // PARSE_ERR
 8002246:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800224a:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 800224c:	8bfa      	ldrh	r2, [r7, #30]
 800224e:	8bbb      	ldrh	r3, [r7, #28]
 8002250:	429a      	cmp	r2, r3
 8002252:	d007      	beq.n	8002264 <_Z18TestAS5048APacketsv+0x1b4>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 8002254:	8bbb      	ldrh	r3, [r7, #28]
 8002256:	8bfa      	ldrh	r2, [r7, #30]
 8002258:	4619      	mov	r1, r3
 800225a:	480c      	ldr	r0, [pc, #48]	; (800228c <_Z18TestAS5048APacketsv+0x1dc>)
 800225c:	f00a fd3e 	bl	800ccdc <iprintf>
		return false;
 8002260:	2300      	movs	r3, #0
 8002262:	e000      	b.n	8002266 <_Z18TestAS5048APacketsv+0x1b6>
	}

	return true;
 8002264:	2301      	movs	r3, #1
}
 8002266:	4618      	mov	r0, r3
 8002268:	3730      	adds	r7, #48	; 0x30
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	0800eed0 	.word	0x0800eed0
 8002274:	0800ef04 	.word	0x0800ef04
 8002278:	0800ef38 	.word	0x0800ef38
 800227c:	0800ef88 	.word	0x0800ef88
 8002280:	0800efbc 	.word	0x0800efbc
 8002284:	0800efe8 	.word	0x0800efe8
 8002288:	0800f034 	.word	0x0800f034
 800228c:	0800f06c 	.word	0x0800f06c
 8002290:	0800f0b0 	.word	0x0800f0b0
 8002294:	0800f0ec 	.word	0x0800f0ec
 8002298:	0800f124 	.word	0x0800f124

0800229c <_Z14TestEncoderAllv>:

	return false;
}
#endif

void TestEncoderAll() {
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
	bool enc_passed = true;
 80022a2:	2301      	movs	r3, #1
 80022a4:	71fb      	strb	r3, [r7, #7]
	L_PRINT("Test Encoder Class");
 80022a6:	492c      	ldr	r1, [pc, #176]	; (8002358 <_Z14TestEncoderAllv+0xbc>)
 80022a8:	482c      	ldr	r0, [pc, #176]	; (800235c <_Z14TestEncoderAllv+0xc0>)
 80022aa:	f00a fd17 	bl	800ccdc <iprintf>
	enc_passed &= TestEncoderCreate();
 80022ae:	f7ff fd35 	bl	8001d1c <_Z17TestEncoderCreatev>
 80022b2:	4603      	mov	r3, r0
 80022b4:	461a      	mov	r2, r3
 80022b6:	79fb      	ldrb	r3, [r7, #7]
 80022b8:	4013      	ands	r3, r2
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	bf14      	ite	ne
 80022be:	2301      	movne	r3, #1
 80022c0:	2300      	moveq	r3, #0
 80022c2:	71fb      	strb	r3, [r7, #7]
	enc_passed &= TestEncoderZero();
 80022c4:	f7ff fd60 	bl	8001d88 <_Z15TestEncoderZerov>
 80022c8:	4603      	mov	r3, r0
 80022ca:	461a      	mov	r2, r3
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	4013      	ands	r3, r2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	bf14      	ite	ne
 80022d4:	2301      	movne	r3, #1
 80022d6:	2300      	moveq	r3, #0
 80022d8:	71fb      	strb	r3, [r7, #7]
	enc_passed &= TestEncoderAngle();
 80022da:	f7ff fdd9 	bl	8001e90 <_Z16TestEncoderAnglev>
 80022de:	4603      	mov	r3, r0
 80022e0:	461a      	mov	r2, r3
 80022e2:	79fb      	ldrb	r3, [r7, #7]
 80022e4:	4013      	ands	r3, r2
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	bf14      	ite	ne
 80022ea:	2301      	movne	r3, #1
 80022ec:	2300      	moveq	r3, #0
 80022ee:	71fb      	strb	r3, [r7, #7]
	if (enc_passed) {
 80022f0:	79fb      	ldrb	r3, [r7, #7]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d003      	beq.n	80022fe <_Z14TestEncoderAllv+0x62>
		PASS_PRINT("Encoder Class\r\n");
 80022f6:	481a      	ldr	r0, [pc, #104]	; (8002360 <_Z14TestEncoderAllv+0xc4>)
 80022f8:	f00a fd64 	bl	800cdc4 <puts>
 80022fc:	e002      	b.n	8002304 <_Z14TestEncoderAllv+0x68>
	} else {
		FAIL_PRINT("Encoder Class\r\n");
 80022fe:	4819      	ldr	r0, [pc, #100]	; (8002364 <_Z14TestEncoderAllv+0xc8>)
 8002300:	f00a fd60 	bl	800cdc4 <puts>
	}

	L_PRINT("Test AS5048A Class");
 8002304:	4918      	ldr	r1, [pc, #96]	; (8002368 <_Z14TestEncoderAllv+0xcc>)
 8002306:	4815      	ldr	r0, [pc, #84]	; (800235c <_Z14TestEncoderAllv+0xc0>)
 8002308:	f00a fce8 	bl	800ccdc <iprintf>
	bool as5048a_passed = true;
 800230c:	2301      	movs	r3, #1
 800230e:	71bb      	strb	r3, [r7, #6]
	as5048a_passed &= TestAS5048AParity();
 8002310:	f7ff fe44 	bl	8001f9c <_Z17TestAS5048AParityv>
 8002314:	4603      	mov	r3, r0
 8002316:	461a      	mov	r2, r3
 8002318:	79bb      	ldrb	r3, [r7, #6]
 800231a:	4013      	ands	r3, r2
 800231c:	2b00      	cmp	r3, #0
 800231e:	bf14      	ite	ne
 8002320:	2301      	movne	r3, #1
 8002322:	2300      	moveq	r3, #0
 8002324:	71bb      	strb	r3, [r7, #6]
	as5048a_passed &= TestAS5048APackets();
 8002326:	f7ff fec3 	bl	80020b0 <_Z18TestAS5048APacketsv>
 800232a:	4603      	mov	r3, r0
 800232c:	461a      	mov	r2, r3
 800232e:	79bb      	ldrb	r3, [r7, #6]
 8002330:	4013      	ands	r3, r2
 8002332:	2b00      	cmp	r3, #0
 8002334:	bf14      	ite	ne
 8002336:	2301      	movne	r3, #1
 8002338:	2300      	moveq	r3, #0
 800233a:	71bb      	strb	r3, [r7, #6]
	if (as5048a_passed) {
 800233c:	79bb      	ldrb	r3, [r7, #6]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d003      	beq.n	800234a <_Z14TestEncoderAllv+0xae>
		PASS_PRINT("AS5048A Class\r\n");
 8002342:	480a      	ldr	r0, [pc, #40]	; (800236c <_Z14TestEncoderAllv+0xd0>)
 8002344:	f00a fd3e 	bl	800cdc4 <puts>
		TestEncoderSPI();
		// restart test if comms fail
	}
#endif

}
 8002348:	e002      	b.n	8002350 <_Z14TestEncoderAllv+0xb4>
		FAIL_PRINT("AS5048A Class\r\n");
 800234a:	4809      	ldr	r0, [pc, #36]	; (8002370 <_Z14TestEncoderAllv+0xd4>)
 800234c:	f00a fd3a 	bl	800cdc4 <puts>
}
 8002350:	bf00      	nop
 8002352:	3708      	adds	r7, #8
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	0800f168 	.word	0x0800f168
 800235c:	0800f17c 	.word	0x0800f17c
 8002360:	0800f190 	.word	0x0800f190
 8002364:	0800f1b8 	.word	0x0800f1b8
 8002368:	0800f1e0 	.word	0x0800f1e0
 800236c:	0800f1f4 	.word	0x0800f1f4
 8002370:	0800f21c 	.word	0x0800f21c

08002374 <_Z20TestHalfBridgeCreatev>:

/**
 * Test Setup Instructions
 */

bool TestHalfBridgeCreate() {
 8002374:	b580      	push	{r7, lr}
 8002376:	b096      	sub	sp, #88	; 0x58
 8002378:	af00      	add	r7, sp, #0
	TIM_HandleTypeDef * dummy_timer = NULL;
 800237a:	2300      	movs	r3, #0
 800237c:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t dummy_timer_id = 0;
 800237e:	2300      	movs	r3, #0
 8002380:	653b      	str	r3, [r7, #80]	; 0x50
	uint16_t adc_buf[1];
	STSPIN830 half_bridge(
			dummy_timer,
			dummy_timer_id,
			adc_buf[0]);
 8002382:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002386:	4638      	mov	r0, r7
 8002388:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800238a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800238c:	f7ff fa96 	bl	80018bc <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt>

	if (half_bridge.get_op_mode() != HalfBridge::OFF) {
 8002390:	463b      	mov	r3, r7
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff f85f 	bl	8001456 <_ZN10HalfBridge11get_op_modeEv>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	bf14      	ite	ne
 800239e:	2301      	movne	r3, #1
 80023a0:	2300      	moveq	r3, #0
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d004      	beq.n	80023b2 <_Z20TestHalfBridgeCreatev+0x3e>
		FAIL_PRINT("HalfBridge not initialized in OFF op mode.\r\n");
 80023a8:	4804      	ldr	r0, [pc, #16]	; (80023bc <_Z20TestHalfBridgeCreatev+0x48>)
 80023aa:	f00a fd0b 	bl	800cdc4 <puts>
		return false;
 80023ae:	2300      	movs	r3, #0
 80023b0:	e000      	b.n	80023b4 <_Z20TestHalfBridgeCreatev+0x40>
	}
	return true;
 80023b2:	2301      	movs	r3, #1
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3758      	adds	r7, #88	; 0x58
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	0800f244 	.word	0x0800f244

080023c0 <_Z17TestHalfBridgeAllv>:
	}
}
#endif


void TestHalfBridgeAll() {
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
	L_PRINT("Test HalfBridge Class");
 80023c6:	490f      	ldr	r1, [pc, #60]	; (8002404 <_Z17TestHalfBridgeAllv+0x44>)
 80023c8:	480f      	ldr	r0, [pc, #60]	; (8002408 <_Z17TestHalfBridgeAllv+0x48>)
 80023ca:	f00a fc87 	bl	800ccdc <iprintf>
	bool hb_passed = true;
 80023ce:	2301      	movs	r3, #1
 80023d0:	71fb      	strb	r3, [r7, #7]
	hb_passed &= TestHalfBridgeCreate();
 80023d2:	f7ff ffcf 	bl	8002374 <_Z20TestHalfBridgeCreatev>
 80023d6:	4603      	mov	r3, r0
 80023d8:	461a      	mov	r2, r3
 80023da:	79fb      	ldrb	r3, [r7, #7]
 80023dc:	4013      	ands	r3, r2
 80023de:	2b00      	cmp	r3, #0
 80023e0:	bf14      	ite	ne
 80023e2:	2301      	movne	r3, #1
 80023e4:	2300      	moveq	r3, #0
 80023e6:	71fb      	strb	r3, [r7, #7]
#ifdef HARDWARE_TEST
	hb_passed &= TestHalfBridgeHardware();
#endif
	if (hb_passed) {
 80023e8:	79fb      	ldrb	r3, [r7, #7]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d003      	beq.n	80023f6 <_Z17TestHalfBridgeAllv+0x36>
		PASS_PRINT("HalfBridge Class\r\n");
 80023ee:	4807      	ldr	r0, [pc, #28]	; (800240c <_Z17TestHalfBridgeAllv+0x4c>)
 80023f0:	f00a fce8 	bl	800cdc4 <puts>
	} else {
		FAIL_PRINT("HalfBridge Class\r\n");
	}

}
 80023f4:	e002      	b.n	80023fc <_Z17TestHalfBridgeAllv+0x3c>
		FAIL_PRINT("HalfBridge Class\r\n");
 80023f6:	4806      	ldr	r0, [pc, #24]	; (8002410 <_Z17TestHalfBridgeAllv+0x50>)
 80023f8:	f00a fce4 	bl	800cdc4 <puts>
}
 80023fc:	bf00      	nop
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	0800f288 	.word	0x0800f288
 8002408:	0800f2a0 	.word	0x0800f2a0
 800240c:	0800f2b4 	.word	0x0800f2b4
 8002410:	0800f2e0 	.word	0x0800f2e0

08002414 <_Z23TestPIDControllerCreatev>:
#include "test_pid_controller.hh"

#define private public
#include "pid_controller.hh"

bool TestPIDControllerCreate() {
 8002414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002416:	b08f      	sub	sp, #60	; 0x3c
 8002418:	af02      	add	r7, sp, #8
	TEST_PRINT("Create PID Controller.\r\n");
 800241a:	485c      	ldr	r0, [pc, #368]	; (800258c <_Z23TestPIDControllerCreatev+0x178>)
 800241c:	f00a fcd2 	bl	800cdc4 <puts>

	T_TEST_PRINT("Set gains with PID values.\r\n");
 8002420:	485b      	ldr	r0, [pc, #364]	; (8002590 <_Z23TestPIDControllerCreatev+0x17c>)
 8002422:	f00a fccf 	bl	800cdc4 <puts>
	float k_p = 1.2;
 8002426:	4b5b      	ldr	r3, [pc, #364]	; (8002594 <_Z23TestPIDControllerCreatev+0x180>)
 8002428:	62fb      	str	r3, [r7, #44]	; 0x2c
	float k_i = 3.4;
 800242a:	4b5b      	ldr	r3, [pc, #364]	; (8002598 <_Z23TestPIDControllerCreatev+0x184>)
 800242c:	62bb      	str	r3, [r7, #40]	; 0x28
	float k_d = 5.6;
 800242e:	4b5b      	ldr	r3, [pc, #364]	; (800259c <_Z23TestPIDControllerCreatev+0x188>)
 8002430:	627b      	str	r3, [r7, #36]	; 0x24
	float state = 2.1;
 8002432:	4b5b      	ldr	r3, [pc, #364]	; (80025a0 <_Z23TestPIDControllerCreatev+0x18c>)
 8002434:	623b      	str	r3, [r7, #32]
	PIDController pid(k_p, k_i, k_d, state);
 8002436:	f107 0220 	add.w	r2, r7, #32
 800243a:	463b      	mov	r3, r7
 800243c:	4611      	mov	r1, r2
 800243e:	ed97 1a09 	vldr	s2, [r7, #36]	; 0x24
 8002442:	edd7 0a0a 	vldr	s1, [r7, #40]	; 0x28
 8002446:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff f958 	bl	8001700 <_ZN13PIDControllerC1EfffRKf>

	if (pid.k_p != k_p) {
 8002450:	edd7 7a03 	vldr	s15, [r7, #12]
 8002454:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002458:	eeb4 7a67 	vcmp.f32	s14, s15
 800245c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002460:	d013      	beq.n	800248a <_Z23TestPIDControllerCreatev+0x76>
		T_FAIL_PRINT("Incorrect k_p, constructed with %f but got %f.\r\n", k_p, pid.k_p);
 8002462:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002464:	f7fe f898 	bl	8000598 <__aeabi_f2d>
 8002468:	4605      	mov	r5, r0
 800246a:	460e      	mov	r6, r1
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe f892 	bl	8000598 <__aeabi_f2d>
 8002474:	4603      	mov	r3, r0
 8002476:	460c      	mov	r4, r1
 8002478:	e9cd 3400 	strd	r3, r4, [sp]
 800247c:	462a      	mov	r2, r5
 800247e:	4633      	mov	r3, r6
 8002480:	4848      	ldr	r0, [pc, #288]	; (80025a4 <_Z23TestPIDControllerCreatev+0x190>)
 8002482:	f00a fc2b 	bl	800ccdc <iprintf>
		return false;
 8002486:	2300      	movs	r3, #0
 8002488:	e07c      	b.n	8002584 <_Z23TestPIDControllerCreatev+0x170>
	}
	if (pid.k_i != k_i) {
 800248a:	edd7 7a04 	vldr	s15, [r7, #16]
 800248e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002492:	eeb4 7a67 	vcmp.f32	s14, s15
 8002496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800249a:	d013      	beq.n	80024c4 <_Z23TestPIDControllerCreatev+0xb0>
		T_FAIL_PRINT("Incorrect k_i, constructed with %f but got %f.\r\n", k_i, pid.k_i);
 800249c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800249e:	f7fe f87b 	bl	8000598 <__aeabi_f2d>
 80024a2:	4605      	mov	r5, r0
 80024a4:	460e      	mov	r6, r1
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7fe f875 	bl	8000598 <__aeabi_f2d>
 80024ae:	4603      	mov	r3, r0
 80024b0:	460c      	mov	r4, r1
 80024b2:	e9cd 3400 	strd	r3, r4, [sp]
 80024b6:	462a      	mov	r2, r5
 80024b8:	4633      	mov	r3, r6
 80024ba:	483b      	ldr	r0, [pc, #236]	; (80025a8 <_Z23TestPIDControllerCreatev+0x194>)
 80024bc:	f00a fc0e 	bl	800ccdc <iprintf>
		return false;
 80024c0:	2300      	movs	r3, #0
 80024c2:	e05f      	b.n	8002584 <_Z23TestPIDControllerCreatev+0x170>
	}
	if (pid.k_d != k_d) {
 80024c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80024c8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80024cc:	eeb4 7a67 	vcmp.f32	s14, s15
 80024d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d4:	d013      	beq.n	80024fe <_Z23TestPIDControllerCreatev+0xea>
		T_FAIL_PRINT("Incorrect k_d, constructed with %f but got %f.\r\n", k_d, pid.k_d);
 80024d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80024d8:	f7fe f85e 	bl	8000598 <__aeabi_f2d>
 80024dc:	4605      	mov	r5, r0
 80024de:	460e      	mov	r6, r1
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7fe f858 	bl	8000598 <__aeabi_f2d>
 80024e8:	4603      	mov	r3, r0
 80024ea:	460c      	mov	r4, r1
 80024ec:	e9cd 3400 	strd	r3, r4, [sp]
 80024f0:	462a      	mov	r2, r5
 80024f2:	4633      	mov	r3, r6
 80024f4:	482d      	ldr	r0, [pc, #180]	; (80025ac <_Z23TestPIDControllerCreatev+0x198>)
 80024f6:	f00a fbf1 	bl	800ccdc <iprintf>
		return false;
 80024fa:	2300      	movs	r3, #0
 80024fc:	e042      	b.n	8002584 <_Z23TestPIDControllerCreatev+0x170>
	}

	if (pid.state != state) {
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	ed93 7a00 	vldr	s14, [r3]
 8002504:	edd7 7a08 	vldr	s15, [r7, #32]
 8002508:	eeb4 7a67 	vcmp.f32	s14, s15
 800250c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002510:	d015      	beq.n	800253e <_Z23TestPIDControllerCreatev+0x12a>
		T_FAIL_PRINT("Incorrect state, constructed with %f but got %f.\r\n", state, pid.state);
 8002512:	6a3b      	ldr	r3, [r7, #32]
 8002514:	4618      	mov	r0, r3
 8002516:	f7fe f83f 	bl	8000598 <__aeabi_f2d>
 800251a:	4605      	mov	r5, r0
 800251c:	460e      	mov	r6, r1
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4618      	mov	r0, r3
 8002524:	f7fe f838 	bl	8000598 <__aeabi_f2d>
 8002528:	4603      	mov	r3, r0
 800252a:	460c      	mov	r4, r1
 800252c:	e9cd 3400 	strd	r3, r4, [sp]
 8002530:	462a      	mov	r2, r5
 8002532:	4633      	mov	r3, r6
 8002534:	481e      	ldr	r0, [pc, #120]	; (80025b0 <_Z23TestPIDControllerCreatev+0x19c>)
 8002536:	f00a fbd1 	bl	800ccdc <iprintf>
		return false;
 800253a:	2300      	movs	r3, #0
 800253c:	e022      	b.n	8002584 <_Z23TestPIDControllerCreatev+0x170>
	}
	state = 345.67;
 800253e:	4b1d      	ldr	r3, [pc, #116]	; (80025b4 <_Z23TestPIDControllerCreatev+0x1a0>)
 8002540:	623b      	str	r3, [r7, #32]
	if (pid.state != state) {
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	ed93 7a00 	vldr	s14, [r3]
 8002548:	edd7 7a08 	vldr	s15, [r7, #32]
 800254c:	eeb4 7a67 	vcmp.f32	s14, s15
 8002550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002554:	d015      	beq.n	8002582 <_Z23TestPIDControllerCreatev+0x16e>
		T_FAIL_PRINT("State does not track, expected %f but got %f.\r\n", state, pid.state);
 8002556:	6a3b      	ldr	r3, [r7, #32]
 8002558:	4618      	mov	r0, r3
 800255a:	f7fe f81d 	bl	8000598 <__aeabi_f2d>
 800255e:	4605      	mov	r5, r0
 8002560:	460e      	mov	r6, r1
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4618      	mov	r0, r3
 8002568:	f7fe f816 	bl	8000598 <__aeabi_f2d>
 800256c:	4603      	mov	r3, r0
 800256e:	460c      	mov	r4, r1
 8002570:	e9cd 3400 	strd	r3, r4, [sp]
 8002574:	462a      	mov	r2, r5
 8002576:	4633      	mov	r3, r6
 8002578:	480f      	ldr	r0, [pc, #60]	; (80025b8 <_Z23TestPIDControllerCreatev+0x1a4>)
 800257a:	f00a fbaf 	bl	800ccdc <iprintf>
		return false;
 800257e:	2300      	movs	r3, #0
 8002580:	e000      	b.n	8002584 <_Z23TestPIDControllerCreatev+0x170>
	}

	return true;
 8002582:	2301      	movs	r3, #1
}
 8002584:	4618      	mov	r0, r3
 8002586:	3734      	adds	r7, #52	; 0x34
 8002588:	46bd      	mov	sp, r7
 800258a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800258c:	0800f30c 	.word	0x0800f30c
 8002590:	0800f334 	.word	0x0800f334
 8002594:	3f99999a 	.word	0x3f99999a
 8002598:	4059999a 	.word	0x4059999a
 800259c:	40b33333 	.word	0x40b33333
 80025a0:	40066666 	.word	0x40066666
 80025a4:	0800f364 	.word	0x0800f364
 80025a8:	0800f3b0 	.word	0x0800f3b0
 80025ac:	0800f3fc 	.word	0x0800f3fc
 80025b0:	0800f448 	.word	0x0800f448
 80025b4:	43acd5c3 	.word	0x43acd5c3
 80025b8:	0800f494 	.word	0x0800f494
 80025bc:	00000000 	.word	0x00000000

080025c0 <_Z25TestPIDControllerResponsev>:

bool TestPIDControllerResponse() {
 80025c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025c2:	b08d      	sub	sp, #52	; 0x34
 80025c4:	af02      	add	r7, sp, #8
	TEST_PRINT("Test PID Controller Response.\r\n");
 80025c6:	48be      	ldr	r0, [pc, #760]	; (80028c0 <_Z25TestPIDControllerResponsev+0x300>)
 80025c8:	f00a fbfc 	bl	800cdc4 <puts>
	T_TEST_PRINT("Test default response afer initialization.\r\n");
 80025cc:	48bd      	ldr	r0, [pc, #756]	; (80028c4 <_Z25TestPIDControllerResponsev+0x304>)
 80025ce:	f00a fbf9 	bl	800cdc4 <puts>
	float state = 0;
 80025d2:	f04f 0300 	mov.w	r3, #0
 80025d6:	623b      	str	r3, [r7, #32]
	PIDController pid = PIDController(0, 0, 0, state);
 80025d8:	f107 0220 	add.w	r2, r7, #32
 80025dc:	463b      	mov	r3, r7
 80025de:	4611      	mov	r1, r2
 80025e0:	ed9f 1ab9 	vldr	s2, [pc, #740]	; 80028c8 <_Z25TestPIDControllerResponsev+0x308>
 80025e4:	eddf 0ab8 	vldr	s1, [pc, #736]	; 80028c8 <_Z25TestPIDControllerResponsev+0x308>
 80025e8:	ed9f 0ab7 	vldr	s0, [pc, #732]	; 80028c8 <_Z25TestPIDControllerResponsev+0x308>
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7ff f887 	bl	8001700 <_ZN13PIDControllerC1EfffRKf>
	if (pid.get_output() != 0) {
 80025f2:	463b      	mov	r3, r7
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff f935 	bl	8001864 <_ZN13PIDController10get_outputEv>
 80025fa:	eef0 7a40 	vmov.f32	s15, s0
 80025fe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002606:	bf14      	ite	ne
 8002608:	2301      	movne	r3, #1
 800260a:	2300      	moveq	r3, #0
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b00      	cmp	r3, #0
 8002610:	d015      	beq.n	800263e <_Z25TestPIDControllerResponsev+0x7e>
		T_FAIL_PRINT("Nonzero output after creation, expected %f but got %f.\r\n", 0.0, pid.get_output());
 8002612:	463b      	mov	r3, r7
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff f925 	bl	8001864 <_ZN13PIDController10get_outputEv>
 800261a:	ee10 3a10 	vmov	r3, s0
 800261e:	4618      	mov	r0, r3
 8002620:	f7fd ffba 	bl	8000598 <__aeabi_f2d>
 8002624:	4603      	mov	r3, r0
 8002626:	460c      	mov	r4, r1
 8002628:	e9cd 3400 	strd	r3, r4, [sp]
 800262c:	f04f 0200 	mov.w	r2, #0
 8002630:	f04f 0300 	mov.w	r3, #0
 8002634:	48a5      	ldr	r0, [pc, #660]	; (80028cc <_Z25TestPIDControllerResponsev+0x30c>)
 8002636:	f00a fb51 	bl	800ccdc <iprintf>
		return false;
 800263a:	2300      	movs	r3, #0
 800263c:	e1a9      	b.n	8002992 <_Z25TestPIDControllerResponsev+0x3d2>
	}

	T_TEST_PRINT("k_p Test #1.\r\n");
 800263e:	48a4      	ldr	r0, [pc, #656]	; (80028d0 <_Z25TestPIDControllerResponsev+0x310>)
 8002640:	f00a fbc0 	bl	800cdc4 <puts>
	state = 1.0;
 8002644:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002648:	623b      	str	r3, [r7, #32]
	pid.target = 2.0;
 800264a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800264e:	61fb      	str	r3, [r7, #28]
	pid.k_p = 5.0;
 8002650:	4ba0      	ldr	r3, [pc, #640]	; (80028d4 <_Z25TestPIDControllerResponsev+0x314>)
 8002652:	60fb      	str	r3, [r7, #12]
	pid.Update(10.5);
 8002654:	463b      	mov	r3, r7
 8002656:	eeb2 0a05 	vmov.f32	s0, #37	; 0x41280000  10.5
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff f87e 	bl	800175c <_ZN13PIDController6UpdateEf>
	float expect_output = (1.0 - 2.0) * 5.0;
 8002660:	4b9d      	ldr	r3, [pc, #628]	; (80028d8 <_Z25TestPIDControllerResponsev+0x318>)
 8002662:	627b      	str	r3, [r7, #36]	; 0x24
	if (pid.get_output() != expect_output) {
 8002664:	463b      	mov	r3, r7
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff f8fc 	bl	8001864 <_ZN13PIDController10get_outputEv>
 800266c:	eeb0 7a40 	vmov.f32	s14, s0
 8002670:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002674:	eef4 7a47 	vcmp.f32	s15, s14
 8002678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267c:	bf14      	ite	ne
 800267e:	2301      	movne	r3, #1
 8002680:	2300      	moveq	r3, #0
 8002682:	b2db      	uxtb	r3, r3
 8002684:	2b00      	cmp	r3, #0
 8002686:	d018      	beq.n	80026ba <_Z25TestPIDControllerResponsev+0xfa>
		T_FAIL_PRINT("Failed k_p test #1, expected output %f but got %f.\r\n",
 8002688:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800268a:	f7fd ff85 	bl	8000598 <__aeabi_f2d>
 800268e:	4605      	mov	r5, r0
 8002690:	460e      	mov	r6, r1
 8002692:	463b      	mov	r3, r7
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff f8e5 	bl	8001864 <_ZN13PIDController10get_outputEv>
 800269a:	ee10 3a10 	vmov	r3, s0
 800269e:	4618      	mov	r0, r3
 80026a0:	f7fd ff7a 	bl	8000598 <__aeabi_f2d>
 80026a4:	4603      	mov	r3, r0
 80026a6:	460c      	mov	r4, r1
 80026a8:	e9cd 3400 	strd	r3, r4, [sp]
 80026ac:	462a      	mov	r2, r5
 80026ae:	4633      	mov	r3, r6
 80026b0:	488a      	ldr	r0, [pc, #552]	; (80028dc <_Z25TestPIDControllerResponsev+0x31c>)
 80026b2:	f00a fb13 	bl	800ccdc <iprintf>
				expect_output, pid.get_output());
		return false;
 80026b6:	2300      	movs	r3, #0
 80026b8:	e16b      	b.n	8002992 <_Z25TestPIDControllerResponsev+0x3d2>
	}

	T_TEST_PRINT("k_i Test #1.\r\n");
 80026ba:	4889      	ldr	r0, [pc, #548]	; (80028e0 <_Z25TestPIDControllerResponsev+0x320>)
 80026bc:	f00a fb82 	bl	800cdc4 <puts>
	pid.k_p = 0;
 80026c0:	f04f 0300 	mov.w	r3, #0
 80026c4:	60fb      	str	r3, [r7, #12]
	pid.k_i = 3;
 80026c6:	4b87      	ldr	r3, [pc, #540]	; (80028e4 <_Z25TestPIDControllerResponsev+0x324>)
 80026c8:	613b      	str	r3, [r7, #16]
	pid.target = 98.5;
 80026ca:	4b87      	ldr	r3, [pc, #540]	; (80028e8 <_Z25TestPIDControllerResponsev+0x328>)
 80026cc:	61fb      	str	r3, [r7, #28]
	state = 70;
 80026ce:	4b87      	ldr	r3, [pc, #540]	; (80028ec <_Z25TestPIDControllerResponsev+0x32c>)
 80026d0:	623b      	str	r3, [r7, #32]
	pid.Update(10.7);
 80026d2:	463b      	mov	r3, r7
 80026d4:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80028f0 <_Z25TestPIDControllerResponsev+0x330>
 80026d8:	4618      	mov	r0, r3
 80026da:	f7ff f83f 	bl	800175c <_ZN13PIDController6UpdateEf>
	expect_output = (1.0-2.0) * 10.7 * 3;
 80026de:	4b85      	ldr	r3, [pc, #532]	; (80028f4 <_Z25TestPIDControllerResponsev+0x334>)
 80026e0:	627b      	str	r3, [r7, #36]	; 0x24
	if (pid.get_output() != expect_output) {
 80026e2:	463b      	mov	r3, r7
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7ff f8bd 	bl	8001864 <_ZN13PIDController10get_outputEv>
 80026ea:	eeb0 7a40 	vmov.f32	s14, s0
 80026ee:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80026f2:	eef4 7a47 	vcmp.f32	s15, s14
 80026f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026fa:	bf14      	ite	ne
 80026fc:	2301      	movne	r3, #1
 80026fe:	2300      	moveq	r3, #0
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b00      	cmp	r3, #0
 8002704:	d018      	beq.n	8002738 <_Z25TestPIDControllerResponsev+0x178>
		T_FAIL_PRINT("Failed k_i test #1, expected output %f but got %f.\r\n",
 8002706:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002708:	f7fd ff46 	bl	8000598 <__aeabi_f2d>
 800270c:	4605      	mov	r5, r0
 800270e:	460e      	mov	r6, r1
 8002710:	463b      	mov	r3, r7
 8002712:	4618      	mov	r0, r3
 8002714:	f7ff f8a6 	bl	8001864 <_ZN13PIDController10get_outputEv>
 8002718:	ee10 3a10 	vmov	r3, s0
 800271c:	4618      	mov	r0, r3
 800271e:	f7fd ff3b 	bl	8000598 <__aeabi_f2d>
 8002722:	4603      	mov	r3, r0
 8002724:	460c      	mov	r4, r1
 8002726:	e9cd 3400 	strd	r3, r4, [sp]
 800272a:	462a      	mov	r2, r5
 800272c:	4633      	mov	r3, r6
 800272e:	4872      	ldr	r0, [pc, #456]	; (80028f8 <_Z25TestPIDControllerResponsev+0x338>)
 8002730:	f00a fad4 	bl	800ccdc <iprintf>
				expect_output, pid.get_output());
		return false;
 8002734:	2300      	movs	r3, #0
 8002736:	e12c      	b.n	8002992 <_Z25TestPIDControllerResponsev+0x3d2>
	}

	T_TEST_PRINT("k_i Test #2.\r\n");
 8002738:	4870      	ldr	r0, [pc, #448]	; (80028fc <_Z25TestPIDControllerResponsev+0x33c>)
 800273a:	f00a fb43 	bl	800cdc4 <puts>
	pid.Update(11.9);
 800273e:	463b      	mov	r3, r7
 8002740:	ed9f 0a6f 	vldr	s0, [pc, #444]	; 8002900 <_Z25TestPIDControllerResponsev+0x340>
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff f809 	bl	800175c <_ZN13PIDController6UpdateEf>
	expect_output += (70-98.5) * 11.9 * 3;
 800274a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800274c:	f7fd ff24 	bl	8000598 <__aeabi_f2d>
 8002750:	a359      	add	r3, pc, #356	; (adr r3, 80028b8 <_Z25TestPIDControllerResponsev+0x2f8>)
 8002752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002756:	f7fd fdbf 	bl	80002d8 <__aeabi_dsub>
 800275a:	4603      	mov	r3, r0
 800275c:	460c      	mov	r4, r1
 800275e:	4618      	mov	r0, r3
 8002760:	4621      	mov	r1, r4
 8002762:	f7fe fa49 	bl	8000bf8 <__aeabi_d2f>
 8002766:	4603      	mov	r3, r0
 8002768:	627b      	str	r3, [r7, #36]	; 0x24
	if (pid.get_output() != expect_output) {
 800276a:	463b      	mov	r3, r7
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff f879 	bl	8001864 <_ZN13PIDController10get_outputEv>
 8002772:	eeb0 7a40 	vmov.f32	s14, s0
 8002776:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800277a:	eef4 7a47 	vcmp.f32	s15, s14
 800277e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002782:	bf14      	ite	ne
 8002784:	2301      	movne	r3, #1
 8002786:	2300      	moveq	r3, #0
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d018      	beq.n	80027c0 <_Z25TestPIDControllerResponsev+0x200>
		T_FAIL_PRINT("Failed k_i test #2, expected output %f but got %f.\r\n",
 800278e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002790:	f7fd ff02 	bl	8000598 <__aeabi_f2d>
 8002794:	4605      	mov	r5, r0
 8002796:	460e      	mov	r6, r1
 8002798:	463b      	mov	r3, r7
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff f862 	bl	8001864 <_ZN13PIDController10get_outputEv>
 80027a0:	ee10 3a10 	vmov	r3, s0
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7fd fef7 	bl	8000598 <__aeabi_f2d>
 80027aa:	4603      	mov	r3, r0
 80027ac:	460c      	mov	r4, r1
 80027ae:	e9cd 3400 	strd	r3, r4, [sp]
 80027b2:	462a      	mov	r2, r5
 80027b4:	4633      	mov	r3, r6
 80027b6:	4853      	ldr	r0, [pc, #332]	; (8002904 <_Z25TestPIDControllerResponsev+0x344>)
 80027b8:	f00a fa90 	bl	800ccdc <iprintf>
				expect_output, pid.get_output());
		return false;
 80027bc:	2300      	movs	r3, #0
 80027be:	e0e8      	b.n	8002992 <_Z25TestPIDControllerResponsev+0x3d2>
			return false;
		}
	}
#endif

	T_TEST_PRINT("Reset Test #1.\r\n");
 80027c0:	4851      	ldr	r0, [pc, #324]	; (8002908 <_Z25TestPIDControllerResponsev+0x348>)
 80027c2:	f00a faff 	bl	800cdc4 <puts>
	pid.Reset();
 80027c6:	463b      	mov	r3, r7
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff f833 	bl	8001834 <_ZN13PIDController5ResetEv>
	pid.k_p = 0;
 80027ce:	f04f 0300 	mov.w	r3, #0
 80027d2:	60fb      	str	r3, [r7, #12]
	pid.k_i = 0;
 80027d4:	f04f 0300 	mov.w	r3, #0
 80027d8:	613b      	str	r3, [r7, #16]
	pid.k_d = 0;
 80027da:	f04f 0300 	mov.w	r3, #0
 80027de:	617b      	str	r3, [r7, #20]
	expect_output = 0;
 80027e0:	f04f 0300 	mov.w	r3, #0
 80027e4:	627b      	str	r3, [r7, #36]	; 0x24
	if (pid.get_output() != expect_output) {
 80027e6:	463b      	mov	r3, r7
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff f83b 	bl	8001864 <_ZN13PIDController10get_outputEv>
 80027ee:	eeb0 7a40 	vmov.f32	s14, s0
 80027f2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80027f6:	eef4 7a47 	vcmp.f32	s15, s14
 80027fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027fe:	bf14      	ite	ne
 8002800:	2301      	movne	r3, #1
 8002802:	2300      	moveq	r3, #0
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d018      	beq.n	800283c <_Z25TestPIDControllerResponsev+0x27c>
		T_FAIL_PRINT("Failed reset test #1, expected output %f but got %f.\r\n",
 800280a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800280c:	f7fd fec4 	bl	8000598 <__aeabi_f2d>
 8002810:	4605      	mov	r5, r0
 8002812:	460e      	mov	r6, r1
 8002814:	463b      	mov	r3, r7
 8002816:	4618      	mov	r0, r3
 8002818:	f7ff f824 	bl	8001864 <_ZN13PIDController10get_outputEv>
 800281c:	ee10 3a10 	vmov	r3, s0
 8002820:	4618      	mov	r0, r3
 8002822:	f7fd feb9 	bl	8000598 <__aeabi_f2d>
 8002826:	4603      	mov	r3, r0
 8002828:	460c      	mov	r4, r1
 800282a:	e9cd 3400 	strd	r3, r4, [sp]
 800282e:	462a      	mov	r2, r5
 8002830:	4633      	mov	r3, r6
 8002832:	4836      	ldr	r0, [pc, #216]	; (800290c <_Z25TestPIDControllerResponsev+0x34c>)
 8002834:	f00a fa52 	bl	800ccdc <iprintf>
				expect_output, pid.get_output());
		return false;
 8002838:	2300      	movs	r3, #0
 800283a:	e0aa      	b.n	8002992 <_Z25TestPIDControllerResponsev+0x3d2>
	}

	T_TEST_PRINT("Reset Test #2.\r\n");
 800283c:	4834      	ldr	r0, [pc, #208]	; (8002910 <_Z25TestPIDControllerResponsev+0x350>)
 800283e:	f00a fac1 	bl	800cdc4 <puts>
	state = 0;
 8002842:	f04f 0300 	mov.w	r3, #0
 8002846:	623b      	str	r3, [r7, #32]
	pid.target = 0;
 8002848:	f04f 0300 	mov.w	r3, #0
 800284c:	61fb      	str	r3, [r7, #28]
	pid.Update(10);
 800284e:	463b      	mov	r3, r7
 8002850:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8002854:	4618      	mov	r0, r3
 8002856:	f7fe ff81 	bl	800175c <_ZN13PIDController6UpdateEf>
	expect_output = 0;
 800285a:	f04f 0300 	mov.w	r3, #0
 800285e:	627b      	str	r3, [r7, #36]	; 0x24
	if (pid.get_output() != expect_output) {
 8002860:	463b      	mov	r3, r7
 8002862:	4618      	mov	r0, r3
 8002864:	f7fe fffe 	bl	8001864 <_ZN13PIDController10get_outputEv>
 8002868:	eeb0 7a40 	vmov.f32	s14, s0
 800286c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002870:	eef4 7a47 	vcmp.f32	s15, s14
 8002874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002878:	bf14      	ite	ne
 800287a:	2301      	movne	r3, #1
 800287c:	2300      	moveq	r3, #0
 800287e:	b2db      	uxtb	r3, r3
 8002880:	2b00      	cmp	r3, #0
 8002882:	d049      	beq.n	8002918 <_Z25TestPIDControllerResponsev+0x358>
		T_FAIL_PRINT("Failed reset test #2, expected output %f but got %f.\r\n",
 8002884:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002886:	f7fd fe87 	bl	8000598 <__aeabi_f2d>
 800288a:	4605      	mov	r5, r0
 800288c:	460e      	mov	r6, r1
 800288e:	463b      	mov	r3, r7
 8002890:	4618      	mov	r0, r3
 8002892:	f7fe ffe7 	bl	8001864 <_ZN13PIDController10get_outputEv>
 8002896:	ee10 3a10 	vmov	r3, s0
 800289a:	4618      	mov	r0, r3
 800289c:	f7fd fe7c 	bl	8000598 <__aeabi_f2d>
 80028a0:	4603      	mov	r3, r0
 80028a2:	460c      	mov	r4, r1
 80028a4:	e9cd 3400 	strd	r3, r4, [sp]
 80028a8:	462a      	mov	r2, r5
 80028aa:	4633      	mov	r3, r6
 80028ac:	4819      	ldr	r0, [pc, #100]	; (8002914 <_Z25TestPIDControllerResponsev+0x354>)
 80028ae:	f00a fa15 	bl	800ccdc <iprintf>
				expect_output, pid.get_output());
		return false;
 80028b2:	2300      	movs	r3, #0
 80028b4:	e06d      	b.n	8002992 <_Z25TestPIDControllerResponsev+0x3d2>
 80028b6:	bf00      	nop
 80028b8:	9999999a 	.word	0x9999999a
 80028bc:	408fcb99 	.word	0x408fcb99
 80028c0:	0800f4e0 	.word	0x0800f4e0
 80028c4:	0800f510 	.word	0x0800f510
 80028c8:	00000000 	.word	0x00000000
 80028cc:	0800f550 	.word	0x0800f550
 80028d0:	0800f5a4 	.word	0x0800f5a4
 80028d4:	40a00000 	.word	0x40a00000
 80028d8:	c0a00000 	.word	0xc0a00000
 80028dc:	0800f5c4 	.word	0x0800f5c4
 80028e0:	0800f614 	.word	0x0800f614
 80028e4:	40400000 	.word	0x40400000
 80028e8:	42c50000 	.word	0x42c50000
 80028ec:	428c0000 	.word	0x428c0000
 80028f0:	412b3333 	.word	0x412b3333
 80028f4:	c2006666 	.word	0xc2006666
 80028f8:	0800f634 	.word	0x0800f634
 80028fc:	0800f684 	.word	0x0800f684
 8002900:	413e6666 	.word	0x413e6666
 8002904:	0800f6a4 	.word	0x0800f6a4
 8002908:	0800f6f4 	.word	0x0800f6f4
 800290c:	0800f718 	.word	0x0800f718
 8002910:	0800f768 	.word	0x0800f768
 8002914:	0800f78c 	.word	0x0800f78c
	}

	T_TEST_PRINT("k_d Test #1.\r\n");
 8002918:	4820      	ldr	r0, [pc, #128]	; (800299c <_Z25TestPIDControllerResponsev+0x3dc>)
 800291a:	f00a fa53 	bl	800cdc4 <puts>
	pid.k_d = 13.5;
 800291e:	4b20      	ldr	r3, [pc, #128]	; (80029a0 <_Z25TestPIDControllerResponsev+0x3e0>)
 8002920:	617b      	str	r3, [r7, #20]
	state = -487.3;
 8002922:	4b20      	ldr	r3, [pc, #128]	; (80029a4 <_Z25TestPIDControllerResponsev+0x3e4>)
 8002924:	623b      	str	r3, [r7, #32]
	pid.target = 22;
 8002926:	4b20      	ldr	r3, [pc, #128]	; (80029a8 <_Z25TestPIDControllerResponsev+0x3e8>)
 8002928:	61fb      	str	r3, [r7, #28]
	pid.Update(10);
 800292a:	463b      	mov	r3, r7
 800292c:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8002930:	4618      	mov	r0, r3
 8002932:	f7fe ff13 	bl	800175c <_ZN13PIDController6UpdateEf>
	expect_output = (-487.3 - 22) * 13.5 / 10;
 8002936:	4b1d      	ldr	r3, [pc, #116]	; (80029ac <_Z25TestPIDControllerResponsev+0x3ec>)
 8002938:	627b      	str	r3, [r7, #36]	; 0x24
	if (pid.get_output() != expect_output) {
 800293a:	463b      	mov	r3, r7
 800293c:	4618      	mov	r0, r3
 800293e:	f7fe ff91 	bl	8001864 <_ZN13PIDController10get_outputEv>
 8002942:	eeb0 7a40 	vmov.f32	s14, s0
 8002946:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800294a:	eef4 7a47 	vcmp.f32	s15, s14
 800294e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002952:	bf14      	ite	ne
 8002954:	2301      	movne	r3, #1
 8002956:	2300      	moveq	r3, #0
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	d018      	beq.n	8002990 <_Z25TestPIDControllerResponsev+0x3d0>
		T_FAIL_PRINT("Failed k_d Test #1, expected output %f but got %f.\r\n",
 800295e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002960:	f7fd fe1a 	bl	8000598 <__aeabi_f2d>
 8002964:	4605      	mov	r5, r0
 8002966:	460e      	mov	r6, r1
 8002968:	463b      	mov	r3, r7
 800296a:	4618      	mov	r0, r3
 800296c:	f7fe ff7a 	bl	8001864 <_ZN13PIDController10get_outputEv>
 8002970:	ee10 3a10 	vmov	r3, s0
 8002974:	4618      	mov	r0, r3
 8002976:	f7fd fe0f 	bl	8000598 <__aeabi_f2d>
 800297a:	4603      	mov	r3, r0
 800297c:	460c      	mov	r4, r1
 800297e:	e9cd 3400 	strd	r3, r4, [sp]
 8002982:	462a      	mov	r2, r5
 8002984:	4633      	mov	r3, r6
 8002986:	480a      	ldr	r0, [pc, #40]	; (80029b0 <_Z25TestPIDControllerResponsev+0x3f0>)
 8002988:	f00a f9a8 	bl	800ccdc <iprintf>
				expect_output, pid.get_output());
		return false;
 800298c:	2300      	movs	r3, #0
 800298e:	e000      	b.n	8002992 <_Z25TestPIDControllerResponsev+0x3d2>
	}

	return true;
 8002990:	2301      	movs	r3, #1
}
 8002992:	4618      	mov	r0, r3
 8002994:	372c      	adds	r7, #44	; 0x2c
 8002996:	46bd      	mov	sp, r7
 8002998:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800299a:	bf00      	nop
 800299c:	0800f7dc 	.word	0x0800f7dc
 80029a0:	41580000 	.word	0x41580000
 80029a4:	c3f3a666 	.word	0xc3f3a666
 80029a8:	41b00000 	.word	0x41b00000
 80029ac:	c42be385 	.word	0xc42be385
 80029b0:	0800f7fc 	.word	0x0800f7fc

080029b4 <_Z20TestPIDControllerAllv>:

void TestPIDControllerAll() {
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
	L_PRINT("Test PID Controller Class");
 80029ba:	4915      	ldr	r1, [pc, #84]	; (8002a10 <_Z20TestPIDControllerAllv+0x5c>)
 80029bc:	4815      	ldr	r0, [pc, #84]	; (8002a14 <_Z20TestPIDControllerAllv+0x60>)
 80029be:	f00a f98d 	bl	800ccdc <iprintf>
	bool pid_passed = true;
 80029c2:	2301      	movs	r3, #1
 80029c4:	71fb      	strb	r3, [r7, #7]
	pid_passed &= TestPIDControllerCreate();
 80029c6:	f7ff fd25 	bl	8002414 <_Z23TestPIDControllerCreatev>
 80029ca:	4603      	mov	r3, r0
 80029cc:	461a      	mov	r2, r3
 80029ce:	79fb      	ldrb	r3, [r7, #7]
 80029d0:	4013      	ands	r3, r2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	bf14      	ite	ne
 80029d6:	2301      	movne	r3, #1
 80029d8:	2300      	moveq	r3, #0
 80029da:	71fb      	strb	r3, [r7, #7]
	pid_passed &= TestPIDControllerResponse();
 80029dc:	f7ff fdf0 	bl	80025c0 <_Z25TestPIDControllerResponsev>
 80029e0:	4603      	mov	r3, r0
 80029e2:	461a      	mov	r2, r3
 80029e4:	79fb      	ldrb	r3, [r7, #7]
 80029e6:	4013      	ands	r3, r2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	bf14      	ite	ne
 80029ec:	2301      	movne	r3, #1
 80029ee:	2300      	moveq	r3, #0
 80029f0:	71fb      	strb	r3, [r7, #7]
	if (pid_passed) {
 80029f2:	79fb      	ldrb	r3, [r7, #7]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d003      	beq.n	8002a00 <_Z20TestPIDControllerAllv+0x4c>
		PASS_PRINT("PID Controller Class\r\n");
 80029f8:	4807      	ldr	r0, [pc, #28]	; (8002a18 <_Z20TestPIDControllerAllv+0x64>)
 80029fa:	f00a f9e3 	bl	800cdc4 <puts>
	} else {
		FAIL_PRINT("PID Controller Class\r\n");
	}
}
 80029fe:	e002      	b.n	8002a06 <_Z20TestPIDControllerAllv+0x52>
		FAIL_PRINT("PID Controller Class\r\n");
 8002a00:	4806      	ldr	r0, [pc, #24]	; (8002a1c <_Z20TestPIDControllerAllv+0x68>)
 8002a02:	f00a f9df 	bl	800cdc4 <puts>
}
 8002a06:	bf00      	nop
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	0800f84c 	.word	0x0800f84c
 8002a14:	0800f868 	.word	0x0800f868
 8002a18:	0800f87c 	.word	0x0800f87c
 8002a1c:	0800f8ac 	.word	0x0800f8ac

08002a20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	dbprint_uart = &huart3;
 8002a24:	4b1e      	ldr	r3, [pc, #120]	; (8002aa0 <main+0x80>)
 8002a26:	4a1f      	ldr	r2, [pc, #124]	; (8002aa4 <main+0x84>)
 8002a28:	601a      	str	r2, [r3, #0]
	encoder_hspi = &hspi5;
 8002a2a:	4b1f      	ldr	r3, [pc, #124]	; (8002aa8 <main+0x88>)
 8002a2c:	4a1f      	ldr	r2, [pc, #124]	; (8002aac <main+0x8c>)
 8002a2e:	601a      	str	r2, [r3, #0]
	half_bridge_pwm_timer = &htim1;
 8002a30:	4b1f      	ldr	r3, [pc, #124]	; (8002ab0 <main+0x90>)
 8002a32:	4a20      	ldr	r2, [pc, #128]	; (8002ab4 <main+0x94>)
 8002a34:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a36:	f001 f874 	bl	8003b22 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a3a:	f000 f84b 	bl	8002ad4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a3e:	f000 fbad 	bl	800319c <MX_GPIO_Init>
  MX_DMA_Init();
 8002a42:	f000 fb8d 	bl	8003160 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002a46:	f000 fb2d 	bl	80030a4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002a4a:	f000 fb5b 	bl	8003104 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI5_Init();
 8002a4e:	f000 f945 	bl	8002cdc <MX_SPI5_Init>
  MX_ADC1_Init();
 8002a52:	f000 f8d5 	bl	8002c00 <MX_ADC1_Init>
  MX_TIM4_Init();
 8002a56:	f000 faaf 	bl	8002fb8 <MX_TIM4_Init>
  MX_TIM1_Init();
 8002a5a:	f000 f97d 	bl	8002d58 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002a5e:	f000 fa3f 	bl	8002ee0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(ENC_SPI_CS_GPIO_Port, ENC_SPI_CS_Pin, GPIO_PIN_SET); // start with CS deselected
 8002a62:	2201      	movs	r2, #1
 8002a64:	2110      	movs	r1, #16
 8002a66:	4814      	ldr	r0, [pc, #80]	; (8002ab8 <main+0x98>)
 8002a68:	f002 faa8 	bl	8004fbc <HAL_GPIO_WritePin>

  // Begin ADC sampling + transfer over DMA
  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)curr_sense_adc_buf, ADC_BUF_LEN) != HAL_OK) {
 8002a6c:	2203      	movs	r2, #3
 8002a6e:	4913      	ldr	r1, [pc, #76]	; (8002abc <main+0x9c>)
 8002a70:	4813      	ldr	r0, [pc, #76]	; (8002ac0 <main+0xa0>)
 8002a72:	f001 f8e9 	bl	8003c48 <HAL_ADC_Start_DMA>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d001      	beq.n	8002a80 <main+0x60>
  	  Error_Handler();
 8002a7c:	f000 fc9c 	bl	80033b8 <Error_Handler>
  }
  HAL_TIM_Base_Start_IT(&htim4);
 8002a80:	4810      	ldr	r0, [pc, #64]	; (8002ac4 <main+0xa4>)
 8002a82:	f004 f9e1 	bl	8006e48 <HAL_TIM_Base_Start_IT>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002a86:	f006 fc2f 	bl	80092e8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002a8a:	4a0f      	ldr	r2, [pc, #60]	; (8002ac8 <main+0xa8>)
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	480f      	ldr	r0, [pc, #60]	; (8002acc <main+0xac>)
 8002a90:	f006 fcc6 	bl	8009420 <osThreadNew>
 8002a94:	4602      	mov	r2, r0
 8002a96:	4b0e      	ldr	r3, [pc, #56]	; (8002ad0 <main+0xb0>)
 8002a98:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002a9a:	f006 fc59 	bl	8009350 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002a9e:	e7fe      	b.n	8002a9e <main+0x7e>
 8002aa0:	2000527c 	.word	0x2000527c
 8002aa4:	20004ccc 	.word	0x20004ccc
 8002aa8:	20005150 	.word	0x20005150
 8002aac:	20004c28 	.word	0x20004c28
 8002ab0:	20004c20 	.word	0x20004c20
 8002ab4:	200051fc 	.word	0x200051fc
 8002ab8:	40020000 	.word	0x40020000
 8002abc:	20000304 	.word	0x20000304
 8002ac0:	20005154 	.word	0x20005154
 8002ac4:	20004c8c 	.word	0x20004c8c
 8002ac8:	0800f988 	.word	0x0800f988
 8002acc:	0800337d 	.word	0x0800337d
 8002ad0:	20004c24 	.word	0x20004c24

08002ad4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b0b4      	sub	sp, #208	; 0xd0
 8002ad8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ada:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002ade:	2230      	movs	r2, #48	; 0x30
 8002ae0:	2100      	movs	r1, #0
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f009 fc95 	bl	800c412 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ae8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	605a      	str	r2, [r3, #4]
 8002af2:	609a      	str	r2, [r3, #8]
 8002af4:	60da      	str	r2, [r3, #12]
 8002af6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002af8:	f107 030c 	add.w	r3, r7, #12
 8002afc:	2280      	movs	r2, #128	; 0x80
 8002afe:	2100      	movs	r1, #0
 8002b00:	4618      	mov	r0, r3
 8002b02:	f009 fc86 	bl	800c412 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002b06:	f002 fbd5 	bl	80052b4 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b0a:	4b3a      	ldr	r3, [pc, #232]	; (8002bf4 <SystemClock_Config+0x120>)
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0e:	4a39      	ldr	r2, [pc, #228]	; (8002bf4 <SystemClock_Config+0x120>)
 8002b10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b14:	6413      	str	r3, [r2, #64]	; 0x40
 8002b16:	4b37      	ldr	r3, [pc, #220]	; (8002bf4 <SystemClock_Config+0x120>)
 8002b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b1e:	60bb      	str	r3, [r7, #8]
 8002b20:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b22:	4b35      	ldr	r3, [pc, #212]	; (8002bf8 <SystemClock_Config+0x124>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a34      	ldr	r2, [pc, #208]	; (8002bf8 <SystemClock_Config+0x124>)
 8002b28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	4b32      	ldr	r3, [pc, #200]	; (8002bf8 <SystemClock_Config+0x124>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002b36:	607b      	str	r3, [r7, #4]
 8002b38:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002b40:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002b44:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b4e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002b52:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002b56:	2304      	movs	r3, #4
 8002b58:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002b5c:	23d8      	movs	r3, #216	; 0xd8
 8002b5e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b62:	2302      	movs	r3, #2
 8002b64:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002b68:	2309      	movs	r3, #9
 8002b6a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b6e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002b72:	4618      	mov	r0, r3
 8002b74:	f002 fbfe 	bl	8005374 <HAL_RCC_OscConfig>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002b7e:	f000 fc1b 	bl	80033b8 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002b82:	f002 fba7 	bl	80052d4 <HAL_PWREx_EnableOverDrive>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8002b8c:	f000 fc14 	bl	80033b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b90:	230f      	movs	r3, #15
 8002b92:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b96:	2302      	movs	r3, #2
 8002b98:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002ba2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002ba6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002baa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002bb2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002bb6:	2107      	movs	r1, #7
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f002 fe7f 	bl	80058bc <HAL_RCC_ClockConfig>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8002bc4:	f000 fbf8 	bl	80033b8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8002bc8:	4b0c      	ldr	r3, [pc, #48]	; (8002bfc <SystemClock_Config+0x128>)
 8002bca:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bd6:	f107 030c 	add.w	r3, r7, #12
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f003 f898 	bl	8005d10 <HAL_RCCEx_PeriphCLKConfig>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <SystemClock_Config+0x116>
  {
    Error_Handler();
 8002be6:	f000 fbe7 	bl	80033b8 <Error_Handler>
  }
}
 8002bea:	bf00      	nop
 8002bec:	37d0      	adds	r7, #208	; 0xd0
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40023800 	.word	0x40023800
 8002bf8:	40007000 	.word	0x40007000
 8002bfc:	00200100 	.word	0x00200100

08002c00 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002c06:	463b      	mov	r3, r7
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]
 8002c0c:	605a      	str	r2, [r3, #4]
 8002c0e:	609a      	str	r2, [r3, #8]
 8002c10:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002c12:	4b30      	ldr	r3, [pc, #192]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c14:	4a30      	ldr	r2, [pc, #192]	; (8002cd8 <MX_ADC1_Init+0xd8>)
 8002c16:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002c18:	4b2e      	ldr	r3, [pc, #184]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c1a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c1e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c20:	4b2c      	ldr	r3, [pc, #176]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002c26:	4b2b      	ldr	r3, [pc, #172]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c28:	2201      	movs	r2, #1
 8002c2a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002c2c:	4b29      	ldr	r3, [pc, #164]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c32:	4b28      	ldr	r3, [pc, #160]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002c3a:	4b26      	ldr	r3, [pc, #152]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c40:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8002c42:	4b24      	ldr	r3, [pc, #144]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c44:	f04f 6230 	mov.w	r2, #184549376	; 0xb000000
 8002c48:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c4a:	4b22      	ldr	r3, [pc, #136]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8002c50:	4b20      	ldr	r3, [pc, #128]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c52:	2203      	movs	r2, #3
 8002c54:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002c56:	4b1f      	ldr	r3, [pc, #124]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002c5e:	4b1d      	ldr	r3, [pc, #116]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c64:	481b      	ldr	r0, [pc, #108]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c66:	f000 ffab 	bl	8003bc0 <HAL_ADC_Init>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d001      	beq.n	8002c74 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8002c70:	f000 fba2 	bl	80033b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002c74:	2301      	movs	r3, #1
 8002c76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c80:	463b      	mov	r3, r7
 8002c82:	4619      	mov	r1, r3
 8002c84:	4813      	ldr	r0, [pc, #76]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002c86:	f001 f8e1 	bl	8003e4c <HAL_ADC_ConfigChannel>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d001      	beq.n	8002c94 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8002c90:	f000 fb92 	bl	80033b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002c94:	2309      	movs	r3, #9
 8002c96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002c98:	2302      	movs	r3, #2
 8002c9a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c9c:	463b      	mov	r3, r7
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	480c      	ldr	r0, [pc, #48]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002ca2:	f001 f8d3 	bl	8003e4c <HAL_ADC_ConfigChannel>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8002cac:	f000 fb84 	bl	80033b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002cb0:	2308      	movs	r3, #8
 8002cb2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cb8:	463b      	mov	r3, r7
 8002cba:	4619      	mov	r1, r3
 8002cbc:	4805      	ldr	r0, [pc, #20]	; (8002cd4 <MX_ADC1_Init+0xd4>)
 8002cbe:	f001 f8c5 	bl	8003e4c <HAL_ADC_ConfigChannel>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d001      	beq.n	8002ccc <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8002cc8:	f000 fb76 	bl	80033b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002ccc:	bf00      	nop
 8002cce:	3710      	adds	r7, #16
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	20005154 	.word	0x20005154
 8002cd8:	40012000 	.word	0x40012000

08002cdc <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002ce0:	4b1b      	ldr	r3, [pc, #108]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002ce2:	4a1c      	ldr	r2, [pc, #112]	; (8002d54 <MX_SPI5_Init+0x78>)
 8002ce4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002ce6:	4b1a      	ldr	r3, [pc, #104]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002ce8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002cec:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002cee:	4b18      	ldr	r3, [pc, #96]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002cf4:	4b16      	ldr	r3, [pc, #88]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002cf6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002cfa:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cfc:	4b14      	ldr	r3, [pc, #80]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002d02:	4b13      	ldr	r3, [pc, #76]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002d04:	2201      	movs	r2, #1
 8002d06:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002d08:	4b11      	ldr	r3, [pc, #68]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002d0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d0e:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002d10:	4b0f      	ldr	r3, [pc, #60]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002d12:	2218      	movs	r2, #24
 8002d14:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d16:	4b0e      	ldr	r3, [pc, #56]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d1c:	4b0c      	ldr	r3, [pc, #48]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d22:	4b0b      	ldr	r3, [pc, #44]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8002d28:	4b09      	ldr	r3, [pc, #36]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002d2a:	2207      	movs	r2, #7
 8002d2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002d2e:	4b08      	ldr	r3, [pc, #32]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002d34:	4b06      	ldr	r3, [pc, #24]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002d3a:	4805      	ldr	r0, [pc, #20]	; (8002d50 <MX_SPI5_Init+0x74>)
 8002d3c:	f003 fb30 	bl	80063a0 <HAL_SPI_Init>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 8002d46:	f000 fb37 	bl	80033b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002d4a:	bf00      	nop
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	20004c28 	.word	0x20004c28
 8002d54:	40015000 	.word	0x40015000

08002d58 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b09a      	sub	sp, #104	; 0x68
 8002d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d5e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002d62:	2200      	movs	r2, #0
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	605a      	str	r2, [r3, #4]
 8002d68:	609a      	str	r2, [r3, #8]
 8002d6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d6c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002d70:	2200      	movs	r2, #0
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	605a      	str	r2, [r3, #4]
 8002d76:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d78:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	601a      	str	r2, [r3, #0]
 8002d80:	605a      	str	r2, [r3, #4]
 8002d82:	609a      	str	r2, [r3, #8]
 8002d84:	60da      	str	r2, [r3, #12]
 8002d86:	611a      	str	r2, [r3, #16]
 8002d88:	615a      	str	r2, [r3, #20]
 8002d8a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002d8c:	1d3b      	adds	r3, r7, #4
 8002d8e:	222c      	movs	r2, #44	; 0x2c
 8002d90:	2100      	movs	r1, #0
 8002d92:	4618      	mov	r0, r3
 8002d94:	f009 fb3d 	bl	800c412 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002d98:	4b4f      	ldr	r3, [pc, #316]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002d9a:	4a50      	ldr	r2, [pc, #320]	; (8002edc <MX_TIM1_Init+0x184>)
 8002d9c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002d9e:	4b4e      	ldr	r3, [pc, #312]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002da4:	4b4c      	ldr	r3, [pc, #304]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 8002daa:	4b4b      	ldr	r3, [pc, #300]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002dac:	f242 7210 	movw	r2, #10000	; 0x2710
 8002db0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002db2:	4b49      	ldr	r3, [pc, #292]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002db8:	4b47      	ldr	r3, [pc, #284]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002dbe:	4b46      	ldr	r3, [pc, #280]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002dc0:	2280      	movs	r2, #128	; 0x80
 8002dc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002dc4:	4844      	ldr	r0, [pc, #272]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002dc6:	f004 f813 	bl	8006df0 <HAL_TIM_Base_Init>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002dd0:	f000 faf2 	bl	80033b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dd8:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002dda:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002dde:	4619      	mov	r1, r3
 8002de0:	483d      	ldr	r0, [pc, #244]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002de2:	f004 fc05 	bl	80075f0 <HAL_TIM_ConfigClockSource>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002dec:	f000 fae4 	bl	80033b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002df0:	4839      	ldr	r0, [pc, #228]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002df2:	f004 f888 	bl	8006f06 <HAL_TIM_PWM_Init>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002dfc:	f000 fadc 	bl	80033b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002e00:	2320      	movs	r3, #32
 8002e02:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002e04:	2300      	movs	r3, #0
 8002e06:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002e0c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002e10:	4619      	mov	r1, r3
 8002e12:	4831      	ldr	r0, [pc, #196]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002e14:	f005 f986 	bl	8008124 <HAL_TIMEx_MasterConfigSynchronization>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8002e1e:	f000 facb 	bl	80033b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002e22:	2370      	movs	r3, #112	; 0x70
 8002e24:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002e26:	2300      	movs	r3, #0
 8002e28:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e32:	2300      	movs	r3, #0
 8002e34:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002e36:	2300      	movs	r3, #0
 8002e38:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e42:	2200      	movs	r2, #0
 8002e44:	4619      	mov	r1, r3
 8002e46:	4824      	ldr	r0, [pc, #144]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002e48:	f004 faba 	bl	80073c0 <HAL_TIM_PWM_ConfigChannel>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002e52:	f000 fab1 	bl	80033b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e56:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e5a:	2204      	movs	r2, #4
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	481e      	ldr	r0, [pc, #120]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002e60:	f004 faae 	bl	80073c0 <HAL_TIM_PWM_ConfigChannel>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8002e6a:	f000 faa5 	bl	80033b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e6e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e72:	2208      	movs	r2, #8
 8002e74:	4619      	mov	r1, r3
 8002e76:	4818      	ldr	r0, [pc, #96]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002e78:	f004 faa2 	bl	80073c0 <HAL_TIM_PWM_ConfigChannel>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8002e82:	f000 fa99 	bl	80033b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e86:	2300      	movs	r3, #0
 8002e88:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 75;
 8002e92:	234b      	movs	r3, #75	; 0x4b
 8002e94:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002e96:	2300      	movs	r3, #0
 8002e98:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002e9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e9e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002ea8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002eac:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002eb6:	1d3b      	adds	r3, r7, #4
 8002eb8:	4619      	mov	r1, r3
 8002eba:	4807      	ldr	r0, [pc, #28]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002ebc:	f005 f9c0 	bl	8008240 <HAL_TIMEx_ConfigBreakDeadTime>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8002ec6:	f000 fa77 	bl	80033b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002eca:	4803      	ldr	r0, [pc, #12]	; (8002ed8 <MX_TIM1_Init+0x180>)
 8002ecc:	f000 fbb8 	bl	8003640 <HAL_TIM_MspPostInit>

}
 8002ed0:	bf00      	nop
 8002ed2:	3768      	adds	r7, #104	; 0x68
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	200051fc 	.word	0x200051fc
 8002edc:	40010000 	.word	0x40010000

08002ee0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b08c      	sub	sp, #48	; 0x30
 8002ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ee6:	f107 0320 	add.w	r3, r7, #32
 8002eea:	2200      	movs	r2, #0
 8002eec:	601a      	str	r2, [r3, #0]
 8002eee:	605a      	str	r2, [r3, #4]
 8002ef0:	609a      	str	r2, [r3, #8]
 8002ef2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002ef4:	f107 030c 	add.w	r3, r7, #12
 8002ef8:	2200      	movs	r2, #0
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	605a      	str	r2, [r3, #4]
 8002efe:	609a      	str	r2, [r3, #8]
 8002f00:	60da      	str	r2, [r3, #12]
 8002f02:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f04:	463b      	mov	r3, r7
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	605a      	str	r2, [r3, #4]
 8002f0c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f0e:	4b29      	ldr	r3, [pc, #164]	; (8002fb4 <MX_TIM2_Init+0xd4>)
 8002f10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f14:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002f16:	4b27      	ldr	r3, [pc, #156]	; (8002fb4 <MX_TIM2_Init+0xd4>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f1c:	4b25      	ldr	r3, [pc, #148]	; (8002fb4 <MX_TIM2_Init+0xd4>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 150;
 8002f22:	4b24      	ldr	r3, [pc, #144]	; (8002fb4 <MX_TIM2_Init+0xd4>)
 8002f24:	2296      	movs	r2, #150	; 0x96
 8002f26:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f28:	4b22      	ldr	r3, [pc, #136]	; (8002fb4 <MX_TIM2_Init+0xd4>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f2e:	4b21      	ldr	r3, [pc, #132]	; (8002fb4 <MX_TIM2_Init+0xd4>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f34:	481f      	ldr	r0, [pc, #124]	; (8002fb4 <MX_TIM2_Init+0xd4>)
 8002f36:	f003 ff5b 	bl	8006df0 <HAL_TIM_Base_Init>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8002f40:	f000 fa3a 	bl	80033b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f48:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f4a:	f107 0320 	add.w	r3, r7, #32
 8002f4e:	4619      	mov	r1, r3
 8002f50:	4818      	ldr	r0, [pc, #96]	; (8002fb4 <MX_TIM2_Init+0xd4>)
 8002f52:	f004 fb4d 	bl	80075f0 <HAL_TIM_ConfigClockSource>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8002f5c:	f000 fa2c 	bl	80033b8 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim2, TIM_OPMODE_SINGLE) != HAL_OK)
 8002f60:	2108      	movs	r1, #8
 8002f62:	4814      	ldr	r0, [pc, #80]	; (8002fb4 <MX_TIM2_Init+0xd4>)
 8002f64:	f004 f848 	bl	8006ff8 <HAL_TIM_OnePulse_Init>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8002f6e:	f000 fa23 	bl	80033b8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8002f72:	2306      	movs	r3, #6
 8002f74:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002f76:	2300      	movs	r3, #0
 8002f78:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002f7a:	f107 030c 	add.w	r3, r7, #12
 8002f7e:	4619      	mov	r1, r3
 8002f80:	480c      	ldr	r0, [pc, #48]	; (8002fb4 <MX_TIM2_Init+0xd4>)
 8002f82:	f004 fbef 	bl	8007764 <HAL_TIM_SlaveConfigSynchro>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d001      	beq.n	8002f90 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8002f8c:	f000 fa14 	bl	80033b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002f90:	2320      	movs	r3, #32
 8002f92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f94:	2300      	movs	r3, #0
 8002f96:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f98:	463b      	mov	r3, r7
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	4805      	ldr	r0, [pc, #20]	; (8002fb4 <MX_TIM2_Init+0xd4>)
 8002f9e:	f005 f8c1 	bl	8008124 <HAL_TIMEx_MasterConfigSynchronization>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8002fa8:	f000 fa06 	bl	80033b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002fac:	bf00      	nop
 8002fae:	3730      	adds	r7, #48	; 0x30
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	2000523c 	.word	0x2000523c

08002fb8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b08e      	sub	sp, #56	; 0x38
 8002fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fbe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	601a      	str	r2, [r3, #0]
 8002fc6:	605a      	str	r2, [r3, #4]
 8002fc8:	609a      	str	r2, [r3, #8]
 8002fca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fcc:	f107 031c 	add.w	r3, r7, #28
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	605a      	str	r2, [r3, #4]
 8002fd6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002fd8:	463b      	mov	r3, r7
 8002fda:	2200      	movs	r2, #0
 8002fdc:	601a      	str	r2, [r3, #0]
 8002fde:	605a      	str	r2, [r3, #4]
 8002fe0:	609a      	str	r2, [r3, #8]
 8002fe2:	60da      	str	r2, [r3, #12]
 8002fe4:	611a      	str	r2, [r3, #16]
 8002fe6:	615a      	str	r2, [r3, #20]
 8002fe8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002fea:	4b2c      	ldr	r3, [pc, #176]	; (800309c <MX_TIM4_Init+0xe4>)
 8002fec:	4a2c      	ldr	r2, [pc, #176]	; (80030a0 <MX_TIM4_Init+0xe8>)
 8002fee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 21600;
 8002ff0:	4b2a      	ldr	r3, [pc, #168]	; (800309c <MX_TIM4_Init+0xe4>)
 8002ff2:	f245 4260 	movw	r2, #21600	; 0x5460
 8002ff6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ff8:	4b28      	ldr	r3, [pc, #160]	; (800309c <MX_TIM4_Init+0xe4>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002ffe:	4b27      	ldr	r3, [pc, #156]	; (800309c <MX_TIM4_Init+0xe4>)
 8003000:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003004:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003006:	4b25      	ldr	r3, [pc, #148]	; (800309c <MX_TIM4_Init+0xe4>)
 8003008:	2200      	movs	r2, #0
 800300a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800300c:	4b23      	ldr	r3, [pc, #140]	; (800309c <MX_TIM4_Init+0xe4>)
 800300e:	2280      	movs	r2, #128	; 0x80
 8003010:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003012:	4822      	ldr	r0, [pc, #136]	; (800309c <MX_TIM4_Init+0xe4>)
 8003014:	f003 feec 	bl	8006df0 <HAL_TIM_Base_Init>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <MX_TIM4_Init+0x6a>
  {
    Error_Handler();
 800301e:	f000 f9cb 	bl	80033b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003022:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003026:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003028:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800302c:	4619      	mov	r1, r3
 800302e:	481b      	ldr	r0, [pc, #108]	; (800309c <MX_TIM4_Init+0xe4>)
 8003030:	f004 fade 	bl	80075f0 <HAL_TIM_ConfigClockSource>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <MX_TIM4_Init+0x86>
  {
    Error_Handler();
 800303a:	f000 f9bd 	bl	80033b8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 800303e:	4817      	ldr	r0, [pc, #92]	; (800309c <MX_TIM4_Init+0xe4>)
 8003040:	f003 ff2c 	bl	8006e9c <HAL_TIM_OC_Init>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 800304a:	f000 f9b5 	bl	80033b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800304e:	2320      	movs	r3, #32
 8003050:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003052:	2300      	movs	r3, #0
 8003054:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003056:	f107 031c 	add.w	r3, r7, #28
 800305a:	4619      	mov	r1, r3
 800305c:	480f      	ldr	r0, [pc, #60]	; (800309c <MX_TIM4_Init+0xe4>)
 800305e:	f005 f861 	bl	8008124 <HAL_TIMEx_MasterConfigSynchronization>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8003068:	f000 f9a6 	bl	80033b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800306c:	2300      	movs	r3, #0
 800306e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003070:	2300      	movs	r3, #0
 8003072:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003074:	2300      	movs	r3, #0
 8003076:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003078:	2300      	movs	r3, #0
 800307a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800307c:	463b      	mov	r3, r7
 800307e:	220c      	movs	r2, #12
 8003080:	4619      	mov	r1, r3
 8003082:	4806      	ldr	r0, [pc, #24]	; (800309c <MX_TIM4_Init+0xe4>)
 8003084:	f004 f91e 	bl	80072c4 <HAL_TIM_OC_ConfigChannel>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 800308e:	f000 f993 	bl	80033b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003092:	bf00      	nop
 8003094:	3738      	adds	r7, #56	; 0x38
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20004c8c 	.word	0x20004c8c
 80030a0:	40000800 	.word	0x40000800

080030a4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80030a8:	4b14      	ldr	r3, [pc, #80]	; (80030fc <MX_USART3_UART_Init+0x58>)
 80030aa:	4a15      	ldr	r2, [pc, #84]	; (8003100 <MX_USART3_UART_Init+0x5c>)
 80030ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80030ae:	4b13      	ldr	r3, [pc, #76]	; (80030fc <MX_USART3_UART_Init+0x58>)
 80030b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80030b6:	4b11      	ldr	r3, [pc, #68]	; (80030fc <MX_USART3_UART_Init+0x58>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80030bc:	4b0f      	ldr	r3, [pc, #60]	; (80030fc <MX_USART3_UART_Init+0x58>)
 80030be:	2200      	movs	r2, #0
 80030c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80030c2:	4b0e      	ldr	r3, [pc, #56]	; (80030fc <MX_USART3_UART_Init+0x58>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80030c8:	4b0c      	ldr	r3, [pc, #48]	; (80030fc <MX_USART3_UART_Init+0x58>)
 80030ca:	220c      	movs	r2, #12
 80030cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030ce:	4b0b      	ldr	r3, [pc, #44]	; (80030fc <MX_USART3_UART_Init+0x58>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80030d4:	4b09      	ldr	r3, [pc, #36]	; (80030fc <MX_USART3_UART_Init+0x58>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80030da:	4b08      	ldr	r3, [pc, #32]	; (80030fc <MX_USART3_UART_Init+0x58>)
 80030dc:	2200      	movs	r2, #0
 80030de:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80030e0:	4b06      	ldr	r3, [pc, #24]	; (80030fc <MX_USART3_UART_Init+0x58>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80030e6:	4805      	ldr	r0, [pc, #20]	; (80030fc <MX_USART3_UART_Init+0x58>)
 80030e8:	f005 f96b 	bl	80083c2 <HAL_UART_Init>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80030f2:	f000 f961 	bl	80033b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80030f6:	bf00      	nop
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	20004ccc 	.word	0x20004ccc
 8003100:	40004800 	.word	0x40004800

08003104 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003108:	4b14      	ldr	r3, [pc, #80]	; (800315c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800310a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800310e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003110:	4b12      	ldr	r3, [pc, #72]	; (800315c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003112:	2206      	movs	r2, #6
 8003114:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003116:	4b11      	ldr	r3, [pc, #68]	; (800315c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003118:	2200      	movs	r2, #0
 800311a:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800311c:	4b0f      	ldr	r3, [pc, #60]	; (800315c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800311e:	2202      	movs	r2, #2
 8003120:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8003122:	4b0e      	ldr	r3, [pc, #56]	; (800315c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003124:	2200      	movs	r2, #0
 8003126:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003128:	4b0c      	ldr	r3, [pc, #48]	; (800315c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800312a:	2200      	movs	r2, #0
 800312c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800312e:	4b0b      	ldr	r3, [pc, #44]	; (800315c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003130:	2200      	movs	r2, #0
 8003132:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8003134:	4b09      	ldr	r3, [pc, #36]	; (800315c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003136:	2200      	movs	r2, #0
 8003138:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800313a:	4b08      	ldr	r3, [pc, #32]	; (800315c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800313c:	2200      	movs	r2, #0
 800313e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003140:	4b06      	ldr	r3, [pc, #24]	; (800315c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003142:	2200      	movs	r2, #0
 8003144:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003146:	4805      	ldr	r0, [pc, #20]	; (800315c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003148:	f001 ff6b 	bl	8005022 <HAL_PCD_Init>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8003152:	f000 f931 	bl	80033b8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8003156:	bf00      	nop
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	20004d4c 	.word	0x20004d4c

08003160 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003166:	4b0c      	ldr	r3, [pc, #48]	; (8003198 <MX_DMA_Init+0x38>)
 8003168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316a:	4a0b      	ldr	r2, [pc, #44]	; (8003198 <MX_DMA_Init+0x38>)
 800316c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003170:	6313      	str	r3, [r2, #48]	; 0x30
 8003172:	4b09      	ldr	r3, [pc, #36]	; (8003198 <MX_DMA_Init+0x38>)
 8003174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003176:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800317a:	607b      	str	r3, [r7, #4]
 800317c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800317e:	2200      	movs	r2, #0
 8003180:	2105      	movs	r1, #5
 8003182:	2038      	movs	r0, #56	; 0x38
 8003184:	f001 f9e0 	bl	8004548 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003188:	2038      	movs	r0, #56	; 0x38
 800318a:	f001 f9f9 	bl	8004580 <HAL_NVIC_EnableIRQ>

}
 800318e:	bf00      	nop
 8003190:	3708      	adds	r7, #8
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	40023800 	.word	0x40023800

0800319c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b08c      	sub	sp, #48	; 0x30
 80031a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a2:	f107 031c 	add.w	r3, r7, #28
 80031a6:	2200      	movs	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]
 80031aa:	605a      	str	r2, [r3, #4]
 80031ac:	609a      	str	r2, [r3, #8]
 80031ae:	60da      	str	r2, [r3, #12]
 80031b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80031b2:	4b4f      	ldr	r3, [pc, #316]	; (80032f0 <MX_GPIO_Init+0x154>)
 80031b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b6:	4a4e      	ldr	r2, [pc, #312]	; (80032f0 <MX_GPIO_Init+0x154>)
 80031b8:	f043 0304 	orr.w	r3, r3, #4
 80031bc:	6313      	str	r3, [r2, #48]	; 0x30
 80031be:	4b4c      	ldr	r3, [pc, #304]	; (80032f0 <MX_GPIO_Init+0x154>)
 80031c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c2:	f003 0304 	and.w	r3, r3, #4
 80031c6:	61bb      	str	r3, [r7, #24]
 80031c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80031ca:	4b49      	ldr	r3, [pc, #292]	; (80032f0 <MX_GPIO_Init+0x154>)
 80031cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ce:	4a48      	ldr	r2, [pc, #288]	; (80032f0 <MX_GPIO_Init+0x154>)
 80031d0:	f043 0320 	orr.w	r3, r3, #32
 80031d4:	6313      	str	r3, [r2, #48]	; 0x30
 80031d6:	4b46      	ldr	r3, [pc, #280]	; (80032f0 <MX_GPIO_Init+0x154>)
 80031d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031da:	f003 0320 	and.w	r3, r3, #32
 80031de:	617b      	str	r3, [r7, #20]
 80031e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80031e2:	4b43      	ldr	r3, [pc, #268]	; (80032f0 <MX_GPIO_Init+0x154>)
 80031e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e6:	4a42      	ldr	r2, [pc, #264]	; (80032f0 <MX_GPIO_Init+0x154>)
 80031e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031ec:	6313      	str	r3, [r2, #48]	; 0x30
 80031ee:	4b40      	ldr	r3, [pc, #256]	; (80032f0 <MX_GPIO_Init+0x154>)
 80031f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031f6:	613b      	str	r3, [r7, #16]
 80031f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80031fa:	4b3d      	ldr	r3, [pc, #244]	; (80032f0 <MX_GPIO_Init+0x154>)
 80031fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fe:	4a3c      	ldr	r2, [pc, #240]	; (80032f0 <MX_GPIO_Init+0x154>)
 8003200:	f043 0301 	orr.w	r3, r3, #1
 8003204:	6313      	str	r3, [r2, #48]	; 0x30
 8003206:	4b3a      	ldr	r3, [pc, #232]	; (80032f0 <MX_GPIO_Init+0x154>)
 8003208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	60fb      	str	r3, [r7, #12]
 8003210:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003212:	4b37      	ldr	r3, [pc, #220]	; (80032f0 <MX_GPIO_Init+0x154>)
 8003214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003216:	4a36      	ldr	r2, [pc, #216]	; (80032f0 <MX_GPIO_Init+0x154>)
 8003218:	f043 0302 	orr.w	r3, r3, #2
 800321c:	6313      	str	r3, [r2, #48]	; 0x30
 800321e:	4b34      	ldr	r3, [pc, #208]	; (80032f0 <MX_GPIO_Init+0x154>)
 8003220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	60bb      	str	r3, [r7, #8]
 8003228:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800322a:	4b31      	ldr	r3, [pc, #196]	; (80032f0 <MX_GPIO_Init+0x154>)
 800322c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322e:	4a30      	ldr	r2, [pc, #192]	; (80032f0 <MX_GPIO_Init+0x154>)
 8003230:	f043 0308 	orr.w	r3, r3, #8
 8003234:	6313      	str	r3, [r2, #48]	; 0x30
 8003236:	4b2e      	ldr	r3, [pc, #184]	; (80032f0 <MX_GPIO_Init+0x154>)
 8003238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323a:	f003 0308 	and.w	r3, r3, #8
 800323e:	607b      	str	r3, [r7, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003242:	4b2b      	ldr	r3, [pc, #172]	; (80032f0 <MX_GPIO_Init+0x154>)
 8003244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003246:	4a2a      	ldr	r2, [pc, #168]	; (80032f0 <MX_GPIO_Init+0x154>)
 8003248:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800324c:	6313      	str	r3, [r2, #48]	; 0x30
 800324e:	4b28      	ldr	r3, [pc, #160]	; (80032f0 <MX_GPIO_Init+0x154>)
 8003250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003256:	603b      	str	r3, [r7, #0]
 8003258:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENC_SPI_CS_GPIO_Port, ENC_SPI_CS_Pin, GPIO_PIN_RESET);
 800325a:	2200      	movs	r2, #0
 800325c:	2110      	movs	r1, #16
 800325e:	4825      	ldr	r0, [pc, #148]	; (80032f4 <MX_GPIO_Init+0x158>)
 8003260:	f001 feac 	bl	8004fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8003264:	2200      	movs	r2, #0
 8003266:	2140      	movs	r1, #64	; 0x40
 8003268:	4823      	ldr	r0, [pc, #140]	; (80032f8 <MX_GPIO_Init+0x15c>)
 800326a:	f001 fea7 	bl	8004fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800326e:	2200      	movs	r2, #0
 8003270:	2180      	movs	r1, #128	; 0x80
 8003272:	4822      	ldr	r0, [pc, #136]	; (80032fc <MX_GPIO_Init+0x160>)
 8003274:	f001 fea2 	bl	8004fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8003278:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800327c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800327e:	4b20      	ldr	r3, [pc, #128]	; (8003300 <MX_GPIO_Init+0x164>)
 8003280:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003282:	2300      	movs	r3, #0
 8003284:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8003286:	f107 031c 	add.w	r3, r7, #28
 800328a:	4619      	mov	r1, r3
 800328c:	481d      	ldr	r0, [pc, #116]	; (8003304 <MX_GPIO_Init+0x168>)
 800328e:	f001 fcfb 	bl	8004c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_SPI_CS_Pin */
  GPIO_InitStruct.Pin = ENC_SPI_CS_Pin;
 8003292:	2310      	movs	r3, #16
 8003294:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003296:	2301      	movs	r3, #1
 8003298:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800329a:	2300      	movs	r3, #0
 800329c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800329e:	2302      	movs	r3, #2
 80032a0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(ENC_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 80032a2:	f107 031c 	add.w	r3, r7, #28
 80032a6:	4619      	mov	r1, r3
 80032a8:	4812      	ldr	r0, [pc, #72]	; (80032f4 <MX_GPIO_Init+0x158>)
 80032aa:	f001 fced 	bl	8004c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80032ae:	2340      	movs	r3, #64	; 0x40
 80032b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032b2:	2301      	movs	r3, #1
 80032b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b6:	2300      	movs	r3, #0
 80032b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032ba:	2300      	movs	r3, #0
 80032bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80032be:	f107 031c 	add.w	r3, r7, #28
 80032c2:	4619      	mov	r1, r3
 80032c4:	480c      	ldr	r0, [pc, #48]	; (80032f8 <MX_GPIO_Init+0x15c>)
 80032c6:	f001 fcdf 	bl	8004c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80032ca:	2380      	movs	r3, #128	; 0x80
 80032cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032ce:	2301      	movs	r3, #1
 80032d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d2:	2300      	movs	r3, #0
 80032d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032d6:	2300      	movs	r3, #0
 80032d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80032da:	f107 031c 	add.w	r3, r7, #28
 80032de:	4619      	mov	r1, r3
 80032e0:	4806      	ldr	r0, [pc, #24]	; (80032fc <MX_GPIO_Init+0x160>)
 80032e2:	f001 fcd1 	bl	8004c88 <HAL_GPIO_Init>

}
 80032e6:	bf00      	nop
 80032e8:	3730      	adds	r7, #48	; 0x30
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	40023800 	.word	0x40023800
 80032f4:	40020000 	.word	0x40020000
 80032f8:	40021800 	.word	0x40021800
 80032fc:	40020400 	.word	0x40020400
 8003300:	10110000 	.word	0x10110000
 8003304:	40020800 	.word	0x40020800

08003308 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(dbprint_uart, (uint8_t *)&ch, 1, 0xFFFF);
 8003310:	4b06      	ldr	r3, [pc, #24]	; (800332c <__io_putchar+0x24>)
 8003312:	6818      	ldr	r0, [r3, #0]
 8003314:	1d39      	adds	r1, r7, #4
 8003316:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800331a:	2201      	movs	r2, #1
 800331c:	f005 f89f 	bl	800845e <HAL_UART_Transmit>

  return ch;
 8003320:	687b      	ldr	r3, [r7, #4]
}
 8003322:	4618      	mov	r0, r3
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	2000527c 	.word	0x2000527c

08003330 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  /* This is called after the conversion is completed */
//  printf("hay\r\n");
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003338:	2300      	movs	r3, #0
 800333a:	60fb      	str	r3, [r7, #12]
	if (motor_control_task_handle != NULL) {
 800333c:	4b0d      	ldr	r3, [pc, #52]	; (8003374 <HAL_ADC_ConvCpltCallback+0x44>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d012      	beq.n	800336a <HAL_ADC_ConvCpltCallback+0x3a>
		vTaskNotifyGiveFromISR(motor_control_task_handle, &xHigherPriorityTaskWoken);
 8003344:	4b0b      	ldr	r3, [pc, #44]	; (8003374 <HAL_ADC_ConvCpltCallback+0x44>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f107 020c 	add.w	r2, r7, #12
 800334c:	4611      	mov	r1, r2
 800334e:	4618      	mov	r0, r3
 8003350:	f007 fee8 	bl	800b124 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d007      	beq.n	800336a <HAL_ADC_ConvCpltCallback+0x3a>
 800335a:	4b07      	ldr	r3, [pc, #28]	; (8003378 <HAL_ADC_ConvCpltCallback+0x48>)
 800335c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	f3bf 8f4f 	dsb	sy
 8003366:	f3bf 8f6f 	isb	sy
	}
}
 800336a:	bf00      	nop
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	20000204 	.word	0x20000204
 8003378:	e000ed04 	.word	0xe000ed04

0800337c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  main_run();
 8003384:	f7fe fade 	bl	8001944 <main_run>
  /* Infinite loop */
  for(;;)
  {
//	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
	  osDelay(1000);
 8003388:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800338c:	f006 f8ee 	bl	800956c <osDelay>
 8003390:	e7fa      	b.n	8003388 <StartDefaultTask+0xc>
	...

08003394 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a04      	ldr	r2, [pc, #16]	; (80033b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d101      	bne.n	80033aa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80033a6:	f000 fbc9 	bl	8003b3c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80033aa:	bf00      	nop
 80033ac:	3708      	adds	r7, #8
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	40001000 	.word	0x40001000

080033b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033bc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80033be:	e7fe      	b.n	80033be <Error_Handler+0x6>

080033c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80033c6:	4b11      	ldr	r3, [pc, #68]	; (800340c <HAL_MspInit+0x4c>)
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	4a10      	ldr	r2, [pc, #64]	; (800340c <HAL_MspInit+0x4c>)
 80033cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033d0:	6413      	str	r3, [r2, #64]	; 0x40
 80033d2:	4b0e      	ldr	r3, [pc, #56]	; (800340c <HAL_MspInit+0x4c>)
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033da:	607b      	str	r3, [r7, #4]
 80033dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033de:	4b0b      	ldr	r3, [pc, #44]	; (800340c <HAL_MspInit+0x4c>)
 80033e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e2:	4a0a      	ldr	r2, [pc, #40]	; (800340c <HAL_MspInit+0x4c>)
 80033e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033e8:	6453      	str	r3, [r2, #68]	; 0x44
 80033ea:	4b08      	ldr	r3, [pc, #32]	; (800340c <HAL_MspInit+0x4c>)
 80033ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033f2:	603b      	str	r3, [r7, #0]
 80033f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80033f6:	2200      	movs	r2, #0
 80033f8:	210f      	movs	r1, #15
 80033fa:	f06f 0001 	mvn.w	r0, #1
 80033fe:	f001 f8a3 	bl	8004548 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003402:	bf00      	nop
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	40023800 	.word	0x40023800

08003410 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b08a      	sub	sp, #40	; 0x28
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003418:	f107 0314 	add.w	r3, r7, #20
 800341c:	2200      	movs	r2, #0
 800341e:	601a      	str	r2, [r3, #0]
 8003420:	605a      	str	r2, [r3, #4]
 8003422:	609a      	str	r2, [r3, #8]
 8003424:	60da      	str	r2, [r3, #12]
 8003426:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a39      	ldr	r2, [pc, #228]	; (8003514 <HAL_ADC_MspInit+0x104>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d16c      	bne.n	800350c <HAL_ADC_MspInit+0xfc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003432:	4b39      	ldr	r3, [pc, #228]	; (8003518 <HAL_ADC_MspInit+0x108>)
 8003434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003436:	4a38      	ldr	r2, [pc, #224]	; (8003518 <HAL_ADC_MspInit+0x108>)
 8003438:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800343c:	6453      	str	r3, [r2, #68]	; 0x44
 800343e:	4b36      	ldr	r3, [pc, #216]	; (8003518 <HAL_ADC_MspInit+0x108>)
 8003440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003446:	613b      	str	r3, [r7, #16]
 8003448:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800344a:	4b33      	ldr	r3, [pc, #204]	; (8003518 <HAL_ADC_MspInit+0x108>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344e:	4a32      	ldr	r2, [pc, #200]	; (8003518 <HAL_ADC_MspInit+0x108>)
 8003450:	f043 0301 	orr.w	r3, r3, #1
 8003454:	6313      	str	r3, [r2, #48]	; 0x30
 8003456:	4b30      	ldr	r3, [pc, #192]	; (8003518 <HAL_ADC_MspInit+0x108>)
 8003458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	60fb      	str	r3, [r7, #12]
 8003460:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003462:	4b2d      	ldr	r3, [pc, #180]	; (8003518 <HAL_ADC_MspInit+0x108>)
 8003464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003466:	4a2c      	ldr	r2, [pc, #176]	; (8003518 <HAL_ADC_MspInit+0x108>)
 8003468:	f043 0302 	orr.w	r3, r3, #2
 800346c:	6313      	str	r3, [r2, #48]	; 0x30
 800346e:	4b2a      	ldr	r3, [pc, #168]	; (8003518 <HAL_ADC_MspInit+0x108>)
 8003470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	60bb      	str	r3, [r7, #8]
 8003478:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = CURR_FB_U_Pin;
 800347a:	2302      	movs	r3, #2
 800347c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800347e:	2303      	movs	r3, #3
 8003480:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003482:	2300      	movs	r3, #0
 8003484:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CURR_FB_U_GPIO_Port, &GPIO_InitStruct);
 8003486:	f107 0314 	add.w	r3, r7, #20
 800348a:	4619      	mov	r1, r3
 800348c:	4823      	ldr	r0, [pc, #140]	; (800351c <HAL_ADC_MspInit+0x10c>)
 800348e:	f001 fbfb 	bl	8004c88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CURR_FB_W_Pin|CURR_FB_V_Pin;
 8003492:	2303      	movs	r3, #3
 8003494:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003496:	2303      	movs	r3, #3
 8003498:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800349a:	2300      	movs	r3, #0
 800349c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800349e:	f107 0314 	add.w	r3, r7, #20
 80034a2:	4619      	mov	r1, r3
 80034a4:	481e      	ldr	r0, [pc, #120]	; (8003520 <HAL_ADC_MspInit+0x110>)
 80034a6:	f001 fbef 	bl	8004c88 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80034aa:	4b1e      	ldr	r3, [pc, #120]	; (8003524 <HAL_ADC_MspInit+0x114>)
 80034ac:	4a1e      	ldr	r2, [pc, #120]	; (8003528 <HAL_ADC_MspInit+0x118>)
 80034ae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80034b0:	4b1c      	ldr	r3, [pc, #112]	; (8003524 <HAL_ADC_MspInit+0x114>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80034b6:	4b1b      	ldr	r3, [pc, #108]	; (8003524 <HAL_ADC_MspInit+0x114>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80034bc:	4b19      	ldr	r3, [pc, #100]	; (8003524 <HAL_ADC_MspInit+0x114>)
 80034be:	2200      	movs	r2, #0
 80034c0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80034c2:	4b18      	ldr	r3, [pc, #96]	; (8003524 <HAL_ADC_MspInit+0x114>)
 80034c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034c8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80034ca:	4b16      	ldr	r3, [pc, #88]	; (8003524 <HAL_ADC_MspInit+0x114>)
 80034cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80034d0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80034d2:	4b14      	ldr	r3, [pc, #80]	; (8003524 <HAL_ADC_MspInit+0x114>)
 80034d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80034d8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80034da:	4b12      	ldr	r3, [pc, #72]	; (8003524 <HAL_ADC_MspInit+0x114>)
 80034dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80034e0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80034e2:	4b10      	ldr	r3, [pc, #64]	; (8003524 <HAL_ADC_MspInit+0x114>)
 80034e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80034e8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034ea:	4b0e      	ldr	r3, [pc, #56]	; (8003524 <HAL_ADC_MspInit+0x114>)
 80034ec:	2200      	movs	r2, #0
 80034ee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80034f0:	480c      	ldr	r0, [pc, #48]	; (8003524 <HAL_ADC_MspInit+0x114>)
 80034f2:	f001 f853 	bl	800459c <HAL_DMA_Init>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d001      	beq.n	8003500 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 80034fc:	f7ff ff5c 	bl	80033b8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a08      	ldr	r2, [pc, #32]	; (8003524 <HAL_ADC_MspInit+0x114>)
 8003504:	639a      	str	r2, [r3, #56]	; 0x38
 8003506:	4a07      	ldr	r2, [pc, #28]	; (8003524 <HAL_ADC_MspInit+0x114>)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800350c:	bf00      	nop
 800350e:	3728      	adds	r7, #40	; 0x28
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	40012000 	.word	0x40012000
 8003518:	40023800 	.word	0x40023800
 800351c:	40020000 	.word	0x40020000
 8003520:	40020400 	.word	0x40020400
 8003524:	2000519c 	.word	0x2000519c
 8003528:	40026410 	.word	0x40026410

0800352c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b08a      	sub	sp, #40	; 0x28
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003534:	f107 0314 	add.w	r3, r7, #20
 8003538:	2200      	movs	r2, #0
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	605a      	str	r2, [r3, #4]
 800353e:	609a      	str	r2, [r3, #8]
 8003540:	60da      	str	r2, [r3, #12]
 8003542:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a17      	ldr	r2, [pc, #92]	; (80035a8 <HAL_SPI_MspInit+0x7c>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d128      	bne.n	80035a0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800354e:	4b17      	ldr	r3, [pc, #92]	; (80035ac <HAL_SPI_MspInit+0x80>)
 8003550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003552:	4a16      	ldr	r2, [pc, #88]	; (80035ac <HAL_SPI_MspInit+0x80>)
 8003554:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003558:	6453      	str	r3, [r2, #68]	; 0x44
 800355a:	4b14      	ldr	r3, [pc, #80]	; (80035ac <HAL_SPI_MspInit+0x80>)
 800355c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800355e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003562:	613b      	str	r3, [r7, #16]
 8003564:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003566:	4b11      	ldr	r3, [pc, #68]	; (80035ac <HAL_SPI_MspInit+0x80>)
 8003568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356a:	4a10      	ldr	r2, [pc, #64]	; (80035ac <HAL_SPI_MspInit+0x80>)
 800356c:	f043 0320 	orr.w	r3, r3, #32
 8003570:	6313      	str	r3, [r2, #48]	; 0x30
 8003572:	4b0e      	ldr	r3, [pc, #56]	; (80035ac <HAL_SPI_MspInit+0x80>)
 8003574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003576:	f003 0320 	and.w	r3, r3, #32
 800357a:	60fb      	str	r3, [r7, #12]
 800357c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF11     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11;
 800357e:	f44f 6318 	mov.w	r3, #2432	; 0x980
 8003582:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003584:	2302      	movs	r3, #2
 8003586:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003588:	2300      	movs	r3, #0
 800358a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800358c:	2303      	movs	r3, #3
 800358e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003590:	2305      	movs	r3, #5
 8003592:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003594:	f107 0314 	add.w	r3, r7, #20
 8003598:	4619      	mov	r1, r3
 800359a:	4805      	ldr	r0, [pc, #20]	; (80035b0 <HAL_SPI_MspInit+0x84>)
 800359c:	f001 fb74 	bl	8004c88 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 80035a0:	bf00      	nop
 80035a2:	3728      	adds	r7, #40	; 0x28
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	40015000 	.word	0x40015000
 80035ac:	40023800 	.word	0x40023800
 80035b0:	40021400 	.word	0x40021400

080035b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b087      	sub	sp, #28
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a1c      	ldr	r2, [pc, #112]	; (8003634 <HAL_TIM_Base_MspInit+0x80>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d10c      	bne.n	80035e0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80035c6:	4b1c      	ldr	r3, [pc, #112]	; (8003638 <HAL_TIM_Base_MspInit+0x84>)
 80035c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ca:	4a1b      	ldr	r2, [pc, #108]	; (8003638 <HAL_TIM_Base_MspInit+0x84>)
 80035cc:	f043 0301 	orr.w	r3, r3, #1
 80035d0:	6453      	str	r3, [r2, #68]	; 0x44
 80035d2:	4b19      	ldr	r3, [pc, #100]	; (8003638 <HAL_TIM_Base_MspInit+0x84>)
 80035d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	617b      	str	r3, [r7, #20]
 80035dc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80035de:	e022      	b.n	8003626 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM2)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035e8:	d10c      	bne.n	8003604 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035ea:	4b13      	ldr	r3, [pc, #76]	; (8003638 <HAL_TIM_Base_MspInit+0x84>)
 80035ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ee:	4a12      	ldr	r2, [pc, #72]	; (8003638 <HAL_TIM_Base_MspInit+0x84>)
 80035f0:	f043 0301 	orr.w	r3, r3, #1
 80035f4:	6413      	str	r3, [r2, #64]	; 0x40
 80035f6:	4b10      	ldr	r3, [pc, #64]	; (8003638 <HAL_TIM_Base_MspInit+0x84>)
 80035f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	613b      	str	r3, [r7, #16]
 8003600:	693b      	ldr	r3, [r7, #16]
}
 8003602:	e010      	b.n	8003626 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM4)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a0c      	ldr	r2, [pc, #48]	; (800363c <HAL_TIM_Base_MspInit+0x88>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d10b      	bne.n	8003626 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800360e:	4b0a      	ldr	r3, [pc, #40]	; (8003638 <HAL_TIM_Base_MspInit+0x84>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	4a09      	ldr	r2, [pc, #36]	; (8003638 <HAL_TIM_Base_MspInit+0x84>)
 8003614:	f043 0304 	orr.w	r3, r3, #4
 8003618:	6413      	str	r3, [r2, #64]	; 0x40
 800361a:	4b07      	ldr	r3, [pc, #28]	; (8003638 <HAL_TIM_Base_MspInit+0x84>)
 800361c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361e:	f003 0304 	and.w	r3, r3, #4
 8003622:	60fb      	str	r3, [r7, #12]
 8003624:	68fb      	ldr	r3, [r7, #12]
}
 8003626:	bf00      	nop
 8003628:	371c      	adds	r7, #28
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	40010000 	.word	0x40010000
 8003638:	40023800 	.word	0x40023800
 800363c:	40000800 	.word	0x40000800

08003640 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b08a      	sub	sp, #40	; 0x28
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003648:	f107 0314 	add.w	r3, r7, #20
 800364c:	2200      	movs	r2, #0
 800364e:	601a      	str	r2, [r3, #0]
 8003650:	605a      	str	r2, [r3, #4]
 8003652:	609a      	str	r2, [r3, #8]
 8003654:	60da      	str	r2, [r3, #12]
 8003656:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a20      	ldr	r2, [pc, #128]	; (80036e0 <HAL_TIM_MspPostInit+0xa0>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d139      	bne.n	80036d6 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003662:	4b20      	ldr	r3, [pc, #128]	; (80036e4 <HAL_TIM_MspPostInit+0xa4>)
 8003664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003666:	4a1f      	ldr	r2, [pc, #124]	; (80036e4 <HAL_TIM_MspPostInit+0xa4>)
 8003668:	f043 0302 	orr.w	r3, r3, #2
 800366c:	6313      	str	r3, [r2, #48]	; 0x30
 800366e:	4b1d      	ldr	r3, [pc, #116]	; (80036e4 <HAL_TIM_MspPostInit+0xa4>)
 8003670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	613b      	str	r3, [r7, #16]
 8003678:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800367a:	4b1a      	ldr	r3, [pc, #104]	; (80036e4 <HAL_TIM_MspPostInit+0xa4>)
 800367c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367e:	4a19      	ldr	r2, [pc, #100]	; (80036e4 <HAL_TIM_MspPostInit+0xa4>)
 8003680:	f043 0301 	orr.w	r3, r3, #1
 8003684:	6313      	str	r3, [r2, #48]	; 0x30
 8003686:	4b17      	ldr	r3, [pc, #92]	; (80036e4 <HAL_TIM_MspPostInit+0xa4>)
 8003688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	60fb      	str	r3, [r7, #12]
 8003690:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = ENU_Pin|ENV_Pin|ENW_Pin;
 8003692:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003696:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003698:	2302      	movs	r3, #2
 800369a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800369c:	2300      	movs	r3, #0
 800369e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036a0:	2300      	movs	r3, #0
 80036a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80036a4:	2301      	movs	r3, #1
 80036a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036a8:	f107 0314 	add.w	r3, r7, #20
 80036ac:	4619      	mov	r1, r3
 80036ae:	480e      	ldr	r0, [pc, #56]	; (80036e8 <HAL_TIM_MspPostInit+0xa8>)
 80036b0:	f001 faea 	bl	8004c88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INU_Pin|INV_Pin|INW_Pin;
 80036b4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80036b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ba:	2302      	movs	r3, #2
 80036bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036be:	2300      	movs	r3, #0
 80036c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036c2:	2300      	movs	r3, #0
 80036c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80036c6:	2301      	movs	r3, #1
 80036c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ca:	f107 0314 	add.w	r3, r7, #20
 80036ce:	4619      	mov	r1, r3
 80036d0:	4806      	ldr	r0, [pc, #24]	; (80036ec <HAL_TIM_MspPostInit+0xac>)
 80036d2:	f001 fad9 	bl	8004c88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80036d6:	bf00      	nop
 80036d8:	3728      	adds	r7, #40	; 0x28
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	40010000 	.word	0x40010000
 80036e4:	40023800 	.word	0x40023800
 80036e8:	40020400 	.word	0x40020400
 80036ec:	40020000 	.word	0x40020000

080036f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b08a      	sub	sp, #40	; 0x28
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036f8:	f107 0314 	add.w	r3, r7, #20
 80036fc:	2200      	movs	r2, #0
 80036fe:	601a      	str	r2, [r3, #0]
 8003700:	605a      	str	r2, [r3, #4]
 8003702:	609a      	str	r2, [r3, #8]
 8003704:	60da      	str	r2, [r3, #12]
 8003706:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a17      	ldr	r2, [pc, #92]	; (800376c <HAL_UART_MspInit+0x7c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d128      	bne.n	8003764 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003712:	4b17      	ldr	r3, [pc, #92]	; (8003770 <HAL_UART_MspInit+0x80>)
 8003714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003716:	4a16      	ldr	r2, [pc, #88]	; (8003770 <HAL_UART_MspInit+0x80>)
 8003718:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800371c:	6413      	str	r3, [r2, #64]	; 0x40
 800371e:	4b14      	ldr	r3, [pc, #80]	; (8003770 <HAL_UART_MspInit+0x80>)
 8003720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003722:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003726:	613b      	str	r3, [r7, #16]
 8003728:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800372a:	4b11      	ldr	r3, [pc, #68]	; (8003770 <HAL_UART_MspInit+0x80>)
 800372c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800372e:	4a10      	ldr	r2, [pc, #64]	; (8003770 <HAL_UART_MspInit+0x80>)
 8003730:	f043 0308 	orr.w	r3, r3, #8
 8003734:	6313      	str	r3, [r2, #48]	; 0x30
 8003736:	4b0e      	ldr	r3, [pc, #56]	; (8003770 <HAL_UART_MspInit+0x80>)
 8003738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800373a:	f003 0308 	and.w	r3, r3, #8
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003742:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003746:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003748:	2302      	movs	r3, #2
 800374a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374c:	2300      	movs	r3, #0
 800374e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003750:	2303      	movs	r3, #3
 8003752:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003754:	2307      	movs	r3, #7
 8003756:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003758:	f107 0314 	add.w	r3, r7, #20
 800375c:	4619      	mov	r1, r3
 800375e:	4805      	ldr	r0, [pc, #20]	; (8003774 <HAL_UART_MspInit+0x84>)
 8003760:	f001 fa92 	bl	8004c88 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003764:	bf00      	nop
 8003766:	3728      	adds	r7, #40	; 0x28
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}
 800376c:	40004800 	.word	0x40004800
 8003770:	40023800 	.word	0x40023800
 8003774:	40020c00 	.word	0x40020c00

08003778 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b08a      	sub	sp, #40	; 0x28
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003780:	f107 0314 	add.w	r3, r7, #20
 8003784:	2200      	movs	r2, #0
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	605a      	str	r2, [r3, #4]
 800378a:	609a      	str	r2, [r3, #8]
 800378c:	60da      	str	r2, [r3, #12]
 800378e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003798:	d134      	bne.n	8003804 <HAL_PCD_MspInit+0x8c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800379a:	4b1c      	ldr	r3, [pc, #112]	; (800380c <HAL_PCD_MspInit+0x94>)
 800379c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379e:	4a1b      	ldr	r2, [pc, #108]	; (800380c <HAL_PCD_MspInit+0x94>)
 80037a0:	f043 0301 	orr.w	r3, r3, #1
 80037a4:	6313      	str	r3, [r2, #48]	; 0x30
 80037a6:	4b19      	ldr	r3, [pc, #100]	; (800380c <HAL_PCD_MspInit+0x94>)
 80037a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	613b      	str	r3, [r7, #16]
 80037b0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 80037b2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80037b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037b8:	2302      	movs	r3, #2
 80037ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037bc:	2300      	movs	r3, #0
 80037be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037c0:	2303      	movs	r3, #3
 80037c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80037c4:	230a      	movs	r3, #10
 80037c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037c8:	f107 0314 	add.w	r3, r7, #20
 80037cc:	4619      	mov	r1, r3
 80037ce:	4810      	ldr	r0, [pc, #64]	; (8003810 <HAL_PCD_MspInit+0x98>)
 80037d0:	f001 fa5a 	bl	8004c88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80037d4:	4b0d      	ldr	r3, [pc, #52]	; (800380c <HAL_PCD_MspInit+0x94>)
 80037d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037d8:	4a0c      	ldr	r2, [pc, #48]	; (800380c <HAL_PCD_MspInit+0x94>)
 80037da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037de:	6353      	str	r3, [r2, #52]	; 0x34
 80037e0:	4b0a      	ldr	r3, [pc, #40]	; (800380c <HAL_PCD_MspInit+0x94>)
 80037e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037e8:	60fb      	str	r3, [r7, #12]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	4b07      	ldr	r3, [pc, #28]	; (800380c <HAL_PCD_MspInit+0x94>)
 80037ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f0:	4a06      	ldr	r2, [pc, #24]	; (800380c <HAL_PCD_MspInit+0x94>)
 80037f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037f6:	6453      	str	r3, [r2, #68]	; 0x44
 80037f8:	4b04      	ldr	r3, [pc, #16]	; (800380c <HAL_PCD_MspInit+0x94>)
 80037fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003800:	60bb      	str	r3, [r7, #8]
 8003802:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8003804:	bf00      	nop
 8003806:	3728      	adds	r7, #40	; 0x28
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	40023800 	.word	0x40023800
 8003810:	40020000 	.word	0x40020000

08003814 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b08c      	sub	sp, #48	; 0x30
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800381c:	2300      	movs	r3, #0
 800381e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003820:	2300      	movs	r3, #0
 8003822:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8003824:	2200      	movs	r2, #0
 8003826:	6879      	ldr	r1, [r7, #4]
 8003828:	2036      	movs	r0, #54	; 0x36
 800382a:	f000 fe8d 	bl	8004548 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800382e:	2036      	movs	r0, #54	; 0x36
 8003830:	f000 fea6 	bl	8004580 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003834:	4b1f      	ldr	r3, [pc, #124]	; (80038b4 <HAL_InitTick+0xa0>)
 8003836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003838:	4a1e      	ldr	r2, [pc, #120]	; (80038b4 <HAL_InitTick+0xa0>)
 800383a:	f043 0310 	orr.w	r3, r3, #16
 800383e:	6413      	str	r3, [r2, #64]	; 0x40
 8003840:	4b1c      	ldr	r3, [pc, #112]	; (80038b4 <HAL_InitTick+0xa0>)
 8003842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003844:	f003 0310 	and.w	r3, r3, #16
 8003848:	60fb      	str	r3, [r7, #12]
 800384a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800384c:	f107 0210 	add.w	r2, r7, #16
 8003850:	f107 0314 	add.w	r3, r7, #20
 8003854:	4611      	mov	r1, r2
 8003856:	4618      	mov	r0, r3
 8003858:	f002 fa28 	bl	8005cac <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800385c:	f002 f9fe 	bl	8005c5c <HAL_RCC_GetPCLK1Freq>
 8003860:	4603      	mov	r3, r0
 8003862:	005b      	lsls	r3, r3, #1
 8003864:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003868:	4a13      	ldr	r2, [pc, #76]	; (80038b8 <HAL_InitTick+0xa4>)
 800386a:	fba2 2303 	umull	r2, r3, r2, r3
 800386e:	0c9b      	lsrs	r3, r3, #18
 8003870:	3b01      	subs	r3, #1
 8003872:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003874:	4b11      	ldr	r3, [pc, #68]	; (80038bc <HAL_InitTick+0xa8>)
 8003876:	4a12      	ldr	r2, [pc, #72]	; (80038c0 <HAL_InitTick+0xac>)
 8003878:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800387a:	4b10      	ldr	r3, [pc, #64]	; (80038bc <HAL_InitTick+0xa8>)
 800387c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003880:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003882:	4a0e      	ldr	r2, [pc, #56]	; (80038bc <HAL_InitTick+0xa8>)
 8003884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003886:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003888:	4b0c      	ldr	r3, [pc, #48]	; (80038bc <HAL_InitTick+0xa8>)
 800388a:	2200      	movs	r2, #0
 800388c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800388e:	4b0b      	ldr	r3, [pc, #44]	; (80038bc <HAL_InitTick+0xa8>)
 8003890:	2200      	movs	r2, #0
 8003892:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003894:	4809      	ldr	r0, [pc, #36]	; (80038bc <HAL_InitTick+0xa8>)
 8003896:	f003 faab 	bl	8006df0 <HAL_TIM_Base_Init>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d104      	bne.n	80038aa <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80038a0:	4806      	ldr	r0, [pc, #24]	; (80038bc <HAL_InitTick+0xa8>)
 80038a2:	f003 fad1 	bl	8006e48 <HAL_TIM_Base_Start_IT>
 80038a6:	4603      	mov	r3, r0
 80038a8:	e000      	b.n	80038ac <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3730      	adds	r7, #48	; 0x30
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	40023800 	.word	0x40023800
 80038b8:	431bde83 	.word	0x431bde83
 80038bc:	20005280 	.word	0x20005280
 80038c0:	40001000 	.word	0x40001000

080038c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80038c8:	e7fe      	b.n	80038c8 <NMI_Handler+0x4>

080038ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038ca:	b480      	push	{r7}
 80038cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038ce:	e7fe      	b.n	80038ce <HardFault_Handler+0x4>

080038d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038d4:	e7fe      	b.n	80038d4 <MemManage_Handler+0x4>

080038d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038d6:	b480      	push	{r7}
 80038d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038da:	e7fe      	b.n	80038da <BusFault_Handler+0x4>

080038dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038e0:	e7fe      	b.n	80038e0 <UsageFault_Handler+0x4>

080038e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038e2:	b480      	push	{r7}
 80038e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038e6:	bf00      	nop
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80038f4:	4802      	ldr	r0, [pc, #8]	; (8003900 <TIM6_DAC_IRQHandler+0x10>)
 80038f6:	f003 fbc5 	bl	8007084 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80038fa:	bf00      	nop
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	20005280 	.word	0x20005280

08003904 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003908:	4802      	ldr	r0, [pc, #8]	; (8003914 <DMA2_Stream0_IRQHandler+0x10>)
 800390a:	f000 ff55 	bl	80047b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800390e:	bf00      	nop
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	2000519c 	.word	0x2000519c

08003918 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
	return 1;
 800391c:	2301      	movs	r3, #1
}
 800391e:	4618      	mov	r0, r3
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr

08003928 <_kill>:

int _kill(int pid, int sig)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003932:	f008 fd39 	bl	800c3a8 <__errno>
 8003936:	4602      	mov	r2, r0
 8003938:	2316      	movs	r3, #22
 800393a:	6013      	str	r3, [r2, #0]
	return -1;
 800393c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003940:	4618      	mov	r0, r3
 8003942:	3708      	adds	r7, #8
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <_exit>:

void _exit (int status)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003950:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f7ff ffe7 	bl	8003928 <_kill>
	while (1) {}		/* Make sure we hang here */
 800395a:	e7fe      	b.n	800395a <_exit+0x12>

0800395c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b086      	sub	sp, #24
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003968:	2300      	movs	r3, #0
 800396a:	617b      	str	r3, [r7, #20]
 800396c:	e00a      	b.n	8003984 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800396e:	f3af 8000 	nop.w
 8003972:	4601      	mov	r1, r0
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	60ba      	str	r2, [r7, #8]
 800397a:	b2ca      	uxtb	r2, r1
 800397c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	3301      	adds	r3, #1
 8003982:	617b      	str	r3, [r7, #20]
 8003984:	697a      	ldr	r2, [r7, #20]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	429a      	cmp	r2, r3
 800398a:	dbf0      	blt.n	800396e <_read+0x12>
	}

return len;
 800398c:	687b      	ldr	r3, [r7, #4]
}
 800398e:	4618      	mov	r0, r3
 8003990:	3718      	adds	r7, #24
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003996:	b580      	push	{r7, lr}
 8003998:	b086      	sub	sp, #24
 800399a:	af00      	add	r7, sp, #0
 800399c:	60f8      	str	r0, [r7, #12]
 800399e:	60b9      	str	r1, [r7, #8]
 80039a0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039a2:	2300      	movs	r3, #0
 80039a4:	617b      	str	r3, [r7, #20]
 80039a6:	e009      	b.n	80039bc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	1c5a      	adds	r2, r3, #1
 80039ac:	60ba      	str	r2, [r7, #8]
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7ff fca9 	bl	8003308 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	3301      	adds	r3, #1
 80039ba:	617b      	str	r3, [r7, #20]
 80039bc:	697a      	ldr	r2, [r7, #20]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	dbf1      	blt.n	80039a8 <_write+0x12>
	}
	return len;
 80039c4:	687b      	ldr	r3, [r7, #4]
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3718      	adds	r7, #24
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}

080039ce <_close>:

int _close(int file)
{
 80039ce:	b480      	push	{r7}
 80039d0:	b083      	sub	sp, #12
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
	return -1;
 80039d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80039da:	4618      	mov	r0, r3
 80039dc:	370c      	adds	r7, #12
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr

080039e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039e6:	b480      	push	{r7}
 80039e8:	b083      	sub	sp, #12
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
 80039ee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80039f6:	605a      	str	r2, [r3, #4]
	return 0;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	370c      	adds	r7, #12
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr

08003a06 <_isatty>:

int _isatty(int file)
{
 8003a06:	b480      	push	{r7}
 8003a08:	b083      	sub	sp, #12
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
	return 1;
 8003a0e:	2301      	movs	r3, #1
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	370c      	adds	r7, #12
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b085      	sub	sp, #20
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
	return 0;
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3714      	adds	r7, #20
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
	...

08003a38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a40:	4a14      	ldr	r2, [pc, #80]	; (8003a94 <_sbrk+0x5c>)
 8003a42:	4b15      	ldr	r3, [pc, #84]	; (8003a98 <_sbrk+0x60>)
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a4c:	4b13      	ldr	r3, [pc, #76]	; (8003a9c <_sbrk+0x64>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d102      	bne.n	8003a5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a54:	4b11      	ldr	r3, [pc, #68]	; (8003a9c <_sbrk+0x64>)
 8003a56:	4a12      	ldr	r2, [pc, #72]	; (8003aa0 <_sbrk+0x68>)
 8003a58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a5a:	4b10      	ldr	r3, [pc, #64]	; (8003a9c <_sbrk+0x64>)
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4413      	add	r3, r2
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d207      	bcs.n	8003a78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a68:	f008 fc9e 	bl	800c3a8 <__errno>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	230c      	movs	r3, #12
 8003a70:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003a72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a76:	e009      	b.n	8003a8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a78:	4b08      	ldr	r3, [pc, #32]	; (8003a9c <_sbrk+0x64>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a7e:	4b07      	ldr	r3, [pc, #28]	; (8003a9c <_sbrk+0x64>)
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4413      	add	r3, r2
 8003a86:	4a05      	ldr	r2, [pc, #20]	; (8003a9c <_sbrk+0x64>)
 8003a88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3718      	adds	r7, #24
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	20040000 	.word	0x20040000
 8003a98:	00000400 	.word	0x00000400
 8003a9c:	2000030c 	.word	0x2000030c
 8003aa0:	20005308 	.word	0x20005308

08003aa4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003aa8:	4b08      	ldr	r3, [pc, #32]	; (8003acc <SystemInit+0x28>)
 8003aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aae:	4a07      	ldr	r2, [pc, #28]	; (8003acc <SystemInit+0x28>)
 8003ab0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ab4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003ab8:	4b04      	ldr	r3, [pc, #16]	; (8003acc <SystemInit+0x28>)
 8003aba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003abe:	609a      	str	r2, [r3, #8]
#endif
}
 8003ac0:	bf00      	nop
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	e000ed00 	.word	0xe000ed00

08003ad0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003ad0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003ad4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003ad6:	e003      	b.n	8003ae0 <LoopCopyDataInit>

08003ad8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003ad8:	4b0c      	ldr	r3, [pc, #48]	; (8003b0c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003ada:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003adc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003ade:	3104      	adds	r1, #4

08003ae0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003ae0:	480b      	ldr	r0, [pc, #44]	; (8003b10 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003ae2:	4b0c      	ldr	r3, [pc, #48]	; (8003b14 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003ae4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003ae6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003ae8:	d3f6      	bcc.n	8003ad8 <CopyDataInit>
  ldr  r2, =_sbss
 8003aea:	4a0b      	ldr	r2, [pc, #44]	; (8003b18 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003aec:	e002      	b.n	8003af4 <LoopFillZerobss>

08003aee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003aee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003af0:	f842 3b04 	str.w	r3, [r2], #4

08003af4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003af4:	4b09      	ldr	r3, [pc, #36]	; (8003b1c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003af6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003af8:	d3f9      	bcc.n	8003aee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003afa:	f7ff ffd3 	bl	8003aa4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003afe:	f008 fc59 	bl	800c3b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b02:	f7fe ff8d 	bl	8002a20 <main>
  bx  lr    
 8003b06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003b08:	20040000 	.word	0x20040000
  ldr  r3, =_sidata
 8003b0c:	080104a0 	.word	0x080104a0
  ldr  r0, =_sdata
 8003b10:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003b14:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8003b18:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8003b1c:	20005308 	.word	0x20005308

08003b20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b20:	e7fe      	b.n	8003b20 <ADC_IRQHandler>

08003b22 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b26:	2003      	movs	r0, #3
 8003b28:	f000 fd03 	bl	8004532 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b2c:	2000      	movs	r0, #0
 8003b2e:	f7ff fe71 	bl	8003814 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003b32:	f7ff fc45 	bl	80033c0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b40:	4b06      	ldr	r3, [pc, #24]	; (8003b5c <HAL_IncTick+0x20>)
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	461a      	mov	r2, r3
 8003b46:	4b06      	ldr	r3, [pc, #24]	; (8003b60 <HAL_IncTick+0x24>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4413      	add	r3, r2
 8003b4c:	4a04      	ldr	r2, [pc, #16]	; (8003b60 <HAL_IncTick+0x24>)
 8003b4e:	6013      	str	r3, [r2, #0]
}
 8003b50:	bf00      	nop
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	20000008 	.word	0x20000008
 8003b60:	200052c0 	.word	0x200052c0

08003b64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b64:	b480      	push	{r7}
 8003b66:	af00      	add	r7, sp, #0
  return uwTick;
 8003b68:	4b03      	ldr	r3, [pc, #12]	; (8003b78 <HAL_GetTick+0x14>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop
 8003b78:	200052c0 	.word	0x200052c0

08003b7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b84:	f7ff ffee 	bl	8003b64 <HAL_GetTick>
 8003b88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b94:	d005      	beq.n	8003ba2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b96:	4b09      	ldr	r3, [pc, #36]	; (8003bbc <HAL_Delay+0x40>)
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	4413      	add	r3, r2
 8003ba0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ba2:	bf00      	nop
 8003ba4:	f7ff ffde 	bl	8003b64 <HAL_GetTick>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d8f7      	bhi.n	8003ba4 <HAL_Delay+0x28>
  {
  }
}
 8003bb4:	bf00      	nop
 8003bb6:	3710      	adds	r7, #16
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	20000008 	.word	0x20000008

08003bc0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d101      	bne.n	8003bd6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e031      	b.n	8003c3a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d109      	bne.n	8003bf2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7ff fc16 	bl	8003410 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf6:	f003 0310 	and.w	r3, r3, #16
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d116      	bne.n	8003c2c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c02:	4b10      	ldr	r3, [pc, #64]	; (8003c44 <HAL_ADC_Init+0x84>)
 8003c04:	4013      	ands	r3, r2
 8003c06:	f043 0202 	orr.w	r2, r3, #2
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 fa66 	bl	80040e0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1e:	f023 0303 	bic.w	r3, r3, #3
 8003c22:	f043 0201 	orr.w	r2, r3, #1
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	641a      	str	r2, [r3, #64]	; 0x40
 8003c2a:	e001      	b.n	8003c30 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3710      	adds	r7, #16
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	ffffeefd 	.word	0xffffeefd

08003c48 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8003c54:	2300      	movs	r3, #0
 8003c56:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d101      	bne.n	8003c66 <HAL_ADC_Start_DMA+0x1e>
 8003c62:	2302      	movs	r3, #2
 8003c64:	e0c7      	b.n	8003df6 <HAL_ADC_Start_DMA+0x1ae>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d018      	beq.n	8003cae <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	689a      	ldr	r2, [r3, #8]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0201 	orr.w	r2, r2, #1
 8003c8a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003c8c:	4b5c      	ldr	r3, [pc, #368]	; (8003e00 <HAL_ADC_Start_DMA+0x1b8>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a5c      	ldr	r2, [pc, #368]	; (8003e04 <HAL_ADC_Start_DMA+0x1bc>)
 8003c92:	fba2 2303 	umull	r2, r3, r2, r3
 8003c96:	0c9a      	lsrs	r2, r3, #18
 8003c98:	4613      	mov	r3, r2
 8003c9a:	005b      	lsls	r3, r3, #1
 8003c9c:	4413      	add	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003ca0:	e002      	b.n	8003ca8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1f9      	bne.n	8003ca2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f003 0301 	and.w	r3, r3, #1
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	f040 809b 	bne.w	8003df4 <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cc2:	4b51      	ldr	r3, [pc, #324]	; (8003e08 <HAL_ADC_Start_DMA+0x1c0>)
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d007      	beq.n	8003cec <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003ce4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cf8:	d106      	bne.n	8003d08 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfe:	f023 0206 	bic.w	r2, r3, #6
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	645a      	str	r2, [r3, #68]	; 0x44
 8003d06:	e002      	b.n	8003d0e <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d1a:	4a3c      	ldr	r2, [pc, #240]	; (8003e0c <HAL_ADC_Start_DMA+0x1c4>)
 8003d1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d22:	4a3b      	ldr	r2, [pc, #236]	; (8003e10 <HAL_ADC_Start_DMA+0x1c8>)
 8003d24:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d2a:	4a3a      	ldr	r2, [pc, #232]	; (8003e14 <HAL_ADC_Start_DMA+0x1cc>)
 8003d2c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003d36:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	685a      	ldr	r2, [r3, #4]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003d46:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	689a      	ldr	r2, [r3, #8]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d56:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	334c      	adds	r3, #76	; 0x4c
 8003d62:	4619      	mov	r1, r3
 8003d64:	68ba      	ldr	r2, [r7, #8]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f000 fcc6 	bl	80046f8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003d6c:	4b2a      	ldr	r3, [pc, #168]	; (8003e18 <HAL_ADC_Start_DMA+0x1d0>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f003 031f 	and.w	r3, r3, #31
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d10f      	bne.n	8003d98 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d136      	bne.n	8003df4 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689a      	ldr	r2, [r3, #8]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003d94:	609a      	str	r2, [r3, #8]
 8003d96:	e02d      	b.n	8003df4 <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a1f      	ldr	r2, [pc, #124]	; (8003e1c <HAL_ADC_Start_DMA+0x1d4>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d10e      	bne.n	8003dc0 <HAL_ADC_Start_DMA+0x178>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d107      	bne.n	8003dc0 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	689a      	ldr	r2, [r3, #8]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003dbe:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003dc0:	4b15      	ldr	r3, [pc, #84]	; (8003e18 <HAL_ADC_Start_DMA+0x1d0>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f003 0310 	and.w	r3, r3, #16
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d113      	bne.n	8003df4 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a13      	ldr	r2, [pc, #76]	; (8003e20 <HAL_ADC_Start_DMA+0x1d8>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d10e      	bne.n	8003df4 <HAL_ADC_Start_DMA+0x1ac>
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d107      	bne.n	8003df4 <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	689a      	ldr	r2, [r3, #8]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003df2:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3718      	adds	r7, #24
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	20000000 	.word	0x20000000
 8003e04:	431bde83 	.word	0x431bde83
 8003e08:	fffff8fe 	.word	0xfffff8fe
 8003e0c:	080042d5 	.word	0x080042d5
 8003e10:	0800438f 	.word	0x0800438f
 8003e14:	080043ab 	.word	0x080043ab
 8003e18:	40012300 	.word	0x40012300
 8003e1c:	40012000 	.word	0x40012000
 8003e20:	40012200 	.word	0x40012200

08003e24 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003e40:	bf00      	nop
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b085      	sub	sp, #20
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003e56:	2300      	movs	r3, #0
 8003e58:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d101      	bne.n	8003e68 <HAL_ADC_ConfigChannel+0x1c>
 8003e64:	2302      	movs	r3, #2
 8003e66:	e12a      	b.n	80040be <HAL_ADC_ConfigChannel+0x272>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2b09      	cmp	r3, #9
 8003e76:	d93a      	bls.n	8003eee <HAL_ADC_ConfigChannel+0xa2>
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003e80:	d035      	beq.n	8003eee <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68d9      	ldr	r1, [r3, #12]
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	461a      	mov	r2, r3
 8003e90:	4613      	mov	r3, r2
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	4413      	add	r3, r2
 8003e96:	3b1e      	subs	r3, #30
 8003e98:	2207      	movs	r2, #7
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	43da      	mvns	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	400a      	ands	r2, r1
 8003ea6:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a87      	ldr	r2, [pc, #540]	; (80040cc <HAL_ADC_ConfigChannel+0x280>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d10a      	bne.n	8003ec8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	68d9      	ldr	r1, [r3, #12]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	061a      	lsls	r2, r3, #24
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ec6:	e035      	b.n	8003f34 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68d9      	ldr	r1, [r3, #12]
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	689a      	ldr	r2, [r3, #8]
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	4618      	mov	r0, r3
 8003eda:	4603      	mov	r3, r0
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	4403      	add	r3, r0
 8003ee0:	3b1e      	subs	r3, #30
 8003ee2:	409a      	lsls	r2, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003eec:	e022      	b.n	8003f34 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	6919      	ldr	r1, [r3, #16]
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	461a      	mov	r2, r3
 8003efc:	4613      	mov	r3, r2
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	4413      	add	r3, r2
 8003f02:	2207      	movs	r2, #7
 8003f04:	fa02 f303 	lsl.w	r3, r2, r3
 8003f08:	43da      	mvns	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	400a      	ands	r2, r1
 8003f10:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6919      	ldr	r1, [r3, #16]
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	689a      	ldr	r2, [r3, #8]
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	4618      	mov	r0, r3
 8003f24:	4603      	mov	r3, r0
 8003f26:	005b      	lsls	r3, r3, #1
 8003f28:	4403      	add	r3, r0
 8003f2a:	409a      	lsls	r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	430a      	orrs	r2, r1
 8003f32:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	2b06      	cmp	r3, #6
 8003f3a:	d824      	bhi.n	8003f86 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	685a      	ldr	r2, [r3, #4]
 8003f46:	4613      	mov	r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	4413      	add	r3, r2
 8003f4c:	3b05      	subs	r3, #5
 8003f4e:	221f      	movs	r2, #31
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	43da      	mvns	r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	400a      	ands	r2, r1
 8003f5c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	4613      	mov	r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4413      	add	r3, r2
 8003f76:	3b05      	subs	r3, #5
 8003f78:	fa00 f203 	lsl.w	r2, r0, r3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	430a      	orrs	r2, r1
 8003f82:	635a      	str	r2, [r3, #52]	; 0x34
 8003f84:	e04c      	b.n	8004020 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	2b0c      	cmp	r3, #12
 8003f8c:	d824      	bhi.n	8003fd8 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	4413      	add	r3, r2
 8003f9e:	3b23      	subs	r3, #35	; 0x23
 8003fa0:	221f      	movs	r2, #31
 8003fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa6:	43da      	mvns	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	400a      	ands	r2, r1
 8003fae:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	685a      	ldr	r2, [r3, #4]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	4413      	add	r3, r2
 8003fc8:	3b23      	subs	r3, #35	; 0x23
 8003fca:	fa00 f203 	lsl.w	r2, r0, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	430a      	orrs	r2, r1
 8003fd4:	631a      	str	r2, [r3, #48]	; 0x30
 8003fd6:	e023      	b.n	8004020 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	4413      	add	r3, r2
 8003fe8:	3b41      	subs	r3, #65	; 0x41
 8003fea:	221f      	movs	r2, #31
 8003fec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff0:	43da      	mvns	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	400a      	ands	r2, r1
 8003ff8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	b29b      	uxth	r3, r3
 8004006:	4618      	mov	r0, r3
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	685a      	ldr	r2, [r3, #4]
 800400c:	4613      	mov	r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	4413      	add	r3, r2
 8004012:	3b41      	subs	r3, #65	; 0x41
 8004014:	fa00 f203 	lsl.w	r2, r0, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	430a      	orrs	r2, r1
 800401e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a2a      	ldr	r2, [pc, #168]	; (80040d0 <HAL_ADC_ConfigChannel+0x284>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d10a      	bne.n	8004040 <HAL_ADC_ConfigChannel+0x1f4>
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004032:	d105      	bne.n	8004040 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004034:	4b27      	ldr	r3, [pc, #156]	; (80040d4 <HAL_ADC_ConfigChannel+0x288>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	4a26      	ldr	r2, [pc, #152]	; (80040d4 <HAL_ADC_ConfigChannel+0x288>)
 800403a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800403e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a22      	ldr	r2, [pc, #136]	; (80040d0 <HAL_ADC_ConfigChannel+0x284>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d109      	bne.n	800405e <HAL_ADC_ConfigChannel+0x212>
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2b12      	cmp	r3, #18
 8004050:	d105      	bne.n	800405e <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004052:	4b20      	ldr	r3, [pc, #128]	; (80040d4 <HAL_ADC_ConfigChannel+0x288>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	4a1f      	ldr	r2, [pc, #124]	; (80040d4 <HAL_ADC_ConfigChannel+0x288>)
 8004058:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800405c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a1b      	ldr	r2, [pc, #108]	; (80040d0 <HAL_ADC_ConfigChannel+0x284>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d125      	bne.n	80040b4 <HAL_ADC_ConfigChannel+0x268>
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a17      	ldr	r2, [pc, #92]	; (80040cc <HAL_ADC_ConfigChannel+0x280>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d003      	beq.n	800407a <HAL_ADC_ConfigChannel+0x22e>
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2b11      	cmp	r3, #17
 8004078:	d11c      	bne.n	80040b4 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800407a:	4b16      	ldr	r3, [pc, #88]	; (80040d4 <HAL_ADC_ConfigChannel+0x288>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	4a15      	ldr	r2, [pc, #84]	; (80040d4 <HAL_ADC_ConfigChannel+0x288>)
 8004080:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004084:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a10      	ldr	r2, [pc, #64]	; (80040cc <HAL_ADC_ConfigChannel+0x280>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d111      	bne.n	80040b4 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004090:	4b11      	ldr	r3, [pc, #68]	; (80040d8 <HAL_ADC_ConfigChannel+0x28c>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a11      	ldr	r2, [pc, #68]	; (80040dc <HAL_ADC_ConfigChannel+0x290>)
 8004096:	fba2 2303 	umull	r2, r3, r2, r3
 800409a:	0c9a      	lsrs	r2, r3, #18
 800409c:	4613      	mov	r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	4413      	add	r3, r2
 80040a2:	005b      	lsls	r3, r3, #1
 80040a4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80040a6:	e002      	b.n	80040ae <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	3b01      	subs	r3, #1
 80040ac:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d1f9      	bne.n	80040a8 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3714      	adds	r7, #20
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	10000012 	.word	0x10000012
 80040d0:	40012000 	.word	0x40012000
 80040d4:	40012300 	.word	0x40012300
 80040d8:	20000000 	.word	0x20000000
 80040dc:	431bde83 	.word	0x431bde83

080040e0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80040e8:	4b78      	ldr	r3, [pc, #480]	; (80042cc <ADC_Init+0x1ec>)
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	4a77      	ldr	r2, [pc, #476]	; (80042cc <ADC_Init+0x1ec>)
 80040ee:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80040f2:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80040f4:	4b75      	ldr	r3, [pc, #468]	; (80042cc <ADC_Init+0x1ec>)
 80040f6:	685a      	ldr	r2, [r3, #4]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	4973      	ldr	r1, [pc, #460]	; (80042cc <ADC_Init+0x1ec>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004110:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6859      	ldr	r1, [r3, #4]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	021a      	lsls	r2, r3, #8
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	430a      	orrs	r2, r1
 8004124:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004134:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	6859      	ldr	r1, [r3, #4]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689a      	ldr	r2, [r3, #8]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	430a      	orrs	r2, r1
 8004146:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	689a      	ldr	r2, [r3, #8]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004156:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	6899      	ldr	r1, [r3, #8]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	68da      	ldr	r2, [r3, #12]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	430a      	orrs	r2, r1
 8004168:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800416e:	4a58      	ldr	r2, [pc, #352]	; (80042d0 <ADC_Init+0x1f0>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d022      	beq.n	80041ba <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	689a      	ldr	r2, [r3, #8]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004182:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	6899      	ldr	r1, [r3, #8]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	430a      	orrs	r2, r1
 8004194:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	689a      	ldr	r2, [r3, #8]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80041a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	6899      	ldr	r1, [r3, #8]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	430a      	orrs	r2, r1
 80041b6:	609a      	str	r2, [r3, #8]
 80041b8:	e00f      	b.n	80041da <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	689a      	ldr	r2, [r3, #8]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80041c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	689a      	ldr	r2, [r3, #8]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80041d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	689a      	ldr	r2, [r3, #8]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f022 0202 	bic.w	r2, r2, #2
 80041e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	6899      	ldr	r1, [r3, #8]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	005a      	lsls	r2, r3, #1
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	430a      	orrs	r2, r1
 80041fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d01b      	beq.n	8004240 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685a      	ldr	r2, [r3, #4]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004216:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	685a      	ldr	r2, [r3, #4]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004226:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	6859      	ldr	r1, [r3, #4]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004232:	3b01      	subs	r3, #1
 8004234:	035a      	lsls	r2, r3, #13
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	430a      	orrs	r2, r1
 800423c:	605a      	str	r2, [r3, #4]
 800423e:	e007      	b.n	8004250 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	685a      	ldr	r2, [r3, #4]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800424e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800425e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	3b01      	subs	r3, #1
 800426c:	051a      	lsls	r2, r3, #20
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	430a      	orrs	r2, r1
 8004274:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	689a      	ldr	r2, [r3, #8]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004284:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6899      	ldr	r1, [r3, #8]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004292:	025a      	lsls	r2, r3, #9
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	430a      	orrs	r2, r1
 800429a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	689a      	ldr	r2, [r3, #8]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6899      	ldr	r1, [r3, #8]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	029a      	lsls	r2, r3, #10
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	430a      	orrs	r2, r1
 80042be:	609a      	str	r2, [r3, #8]
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr
 80042cc:	40012300 	.word	0x40012300
 80042d0:	0f000001 	.word	0x0f000001

080042d4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d13c      	bne.n	8004368 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d12b      	bne.n	8004360 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800430c:	2b00      	cmp	r3, #0
 800430e:	d127      	bne.n	8004360 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004316:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800431a:	2b00      	cmp	r3, #0
 800431c:	d006      	beq.n	800432c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004328:	2b00      	cmp	r3, #0
 800432a:	d119      	bne.n	8004360 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f022 0220 	bic.w	r2, r2, #32
 800433a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004340:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d105      	bne.n	8004360 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004358:	f043 0201 	orr.w	r2, r3, #1
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f7fe ffe5 	bl	8003330 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004366:	e00e      	b.n	8004386 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436c:	f003 0310 	and.w	r3, r3, #16
 8004370:	2b00      	cmp	r3, #0
 8004372:	d003      	beq.n	800437c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004374:	68f8      	ldr	r0, [r7, #12]
 8004376:	f7ff fd5f 	bl	8003e38 <HAL_ADC_ErrorCallback>
}
 800437a:	e004      	b.n	8004386 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	4798      	blx	r3
}
 8004386:	bf00      	nop
 8004388:	3710      	adds	r7, #16
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800438e:	b580      	push	{r7, lr}
 8004390:	b084      	sub	sp, #16
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800439a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	f7ff fd41 	bl	8003e24 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80043a2:	bf00      	nop
 80043a4:	3710      	adds	r7, #16
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}

080043aa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80043aa:	b580      	push	{r7, lr}
 80043ac:	b084      	sub	sp, #16
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2240      	movs	r2, #64	; 0x40
 80043bc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c2:	f043 0204 	orr.w	r2, r3, #4
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80043ca:	68f8      	ldr	r0, [r7, #12]
 80043cc:	f7ff fd34 	bl	8003e38 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80043d0:	bf00      	nop
 80043d2:	3710      	adds	r7, #16
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043d8:	b480      	push	{r7}
 80043da:	b085      	sub	sp, #20
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f003 0307 	and.w	r3, r3, #7
 80043e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043e8:	4b0b      	ldr	r3, [pc, #44]	; (8004418 <__NVIC_SetPriorityGrouping+0x40>)
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80043f4:	4013      	ands	r3, r2
 80043f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004400:	4b06      	ldr	r3, [pc, #24]	; (800441c <__NVIC_SetPriorityGrouping+0x44>)
 8004402:	4313      	orrs	r3, r2
 8004404:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004406:	4a04      	ldr	r2, [pc, #16]	; (8004418 <__NVIC_SetPriorityGrouping+0x40>)
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	60d3      	str	r3, [r2, #12]
}
 800440c:	bf00      	nop
 800440e:	3714      	adds	r7, #20
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr
 8004418:	e000ed00 	.word	0xe000ed00
 800441c:	05fa0000 	.word	0x05fa0000

08004420 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004420:	b480      	push	{r7}
 8004422:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004424:	4b04      	ldr	r3, [pc, #16]	; (8004438 <__NVIC_GetPriorityGrouping+0x18>)
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	0a1b      	lsrs	r3, r3, #8
 800442a:	f003 0307 	and.w	r3, r3, #7
}
 800442e:	4618      	mov	r0, r3
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr
 8004438:	e000ed00 	.word	0xe000ed00

0800443c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	4603      	mov	r3, r0
 8004444:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800444a:	2b00      	cmp	r3, #0
 800444c:	db0b      	blt.n	8004466 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800444e:	79fb      	ldrb	r3, [r7, #7]
 8004450:	f003 021f 	and.w	r2, r3, #31
 8004454:	4907      	ldr	r1, [pc, #28]	; (8004474 <__NVIC_EnableIRQ+0x38>)
 8004456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800445a:	095b      	lsrs	r3, r3, #5
 800445c:	2001      	movs	r0, #1
 800445e:	fa00 f202 	lsl.w	r2, r0, r2
 8004462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	e000e100 	.word	0xe000e100

08004478 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	4603      	mov	r3, r0
 8004480:	6039      	str	r1, [r7, #0]
 8004482:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004488:	2b00      	cmp	r3, #0
 800448a:	db0a      	blt.n	80044a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	b2da      	uxtb	r2, r3
 8004490:	490c      	ldr	r1, [pc, #48]	; (80044c4 <__NVIC_SetPriority+0x4c>)
 8004492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004496:	0112      	lsls	r2, r2, #4
 8004498:	b2d2      	uxtb	r2, r2
 800449a:	440b      	add	r3, r1
 800449c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80044a0:	e00a      	b.n	80044b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	b2da      	uxtb	r2, r3
 80044a6:	4908      	ldr	r1, [pc, #32]	; (80044c8 <__NVIC_SetPriority+0x50>)
 80044a8:	79fb      	ldrb	r3, [r7, #7]
 80044aa:	f003 030f 	and.w	r3, r3, #15
 80044ae:	3b04      	subs	r3, #4
 80044b0:	0112      	lsls	r2, r2, #4
 80044b2:	b2d2      	uxtb	r2, r2
 80044b4:	440b      	add	r3, r1
 80044b6:	761a      	strb	r2, [r3, #24]
}
 80044b8:	bf00      	nop
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr
 80044c4:	e000e100 	.word	0xe000e100
 80044c8:	e000ed00 	.word	0xe000ed00

080044cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b089      	sub	sp, #36	; 0x24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f003 0307 	and.w	r3, r3, #7
 80044de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	f1c3 0307 	rsb	r3, r3, #7
 80044e6:	2b04      	cmp	r3, #4
 80044e8:	bf28      	it	cs
 80044ea:	2304      	movcs	r3, #4
 80044ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	3304      	adds	r3, #4
 80044f2:	2b06      	cmp	r3, #6
 80044f4:	d902      	bls.n	80044fc <NVIC_EncodePriority+0x30>
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	3b03      	subs	r3, #3
 80044fa:	e000      	b.n	80044fe <NVIC_EncodePriority+0x32>
 80044fc:	2300      	movs	r3, #0
 80044fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004500:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	fa02 f303 	lsl.w	r3, r2, r3
 800450a:	43da      	mvns	r2, r3
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	401a      	ands	r2, r3
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004514:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	fa01 f303 	lsl.w	r3, r1, r3
 800451e:	43d9      	mvns	r1, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004524:	4313      	orrs	r3, r2
         );
}
 8004526:	4618      	mov	r0, r3
 8004528:	3724      	adds	r7, #36	; 0x24
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr

08004532 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004532:	b580      	push	{r7, lr}
 8004534:	b082      	sub	sp, #8
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f7ff ff4c 	bl	80043d8 <__NVIC_SetPriorityGrouping>
}
 8004540:	bf00      	nop
 8004542:	3708      	adds	r7, #8
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af00      	add	r7, sp, #0
 800454e:	4603      	mov	r3, r0
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]
 8004554:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004556:	2300      	movs	r3, #0
 8004558:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800455a:	f7ff ff61 	bl	8004420 <__NVIC_GetPriorityGrouping>
 800455e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	68b9      	ldr	r1, [r7, #8]
 8004564:	6978      	ldr	r0, [r7, #20]
 8004566:	f7ff ffb1 	bl	80044cc <NVIC_EncodePriority>
 800456a:	4602      	mov	r2, r0
 800456c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004570:	4611      	mov	r1, r2
 8004572:	4618      	mov	r0, r3
 8004574:	f7ff ff80 	bl	8004478 <__NVIC_SetPriority>
}
 8004578:	bf00      	nop
 800457a:	3718      	adds	r7, #24
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	4603      	mov	r3, r0
 8004588:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800458a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800458e:	4618      	mov	r0, r3
 8004590:	f7ff ff54 	bl	800443c <__NVIC_EnableIRQ>
}
 8004594:	bf00      	nop
 8004596:	3708      	adds	r7, #8
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80045a4:	2300      	movs	r3, #0
 80045a6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80045a8:	f7ff fadc 	bl	8003b64 <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d101      	bne.n	80045b8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e099      	b.n	80046ec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2202      	movs	r2, #2
 80045c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f022 0201 	bic.w	r2, r2, #1
 80045d6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045d8:	e00f      	b.n	80045fa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045da:	f7ff fac3 	bl	8003b64 <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	2b05      	cmp	r3, #5
 80045e6:	d908      	bls.n	80045fa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2220      	movs	r2, #32
 80045ec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2203      	movs	r2, #3
 80045f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e078      	b.n	80046ec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0301 	and.w	r3, r3, #1
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1e8      	bne.n	80045da <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004610:	697a      	ldr	r2, [r7, #20]
 8004612:	4b38      	ldr	r3, [pc, #224]	; (80046f4 <HAL_DMA_Init+0x158>)
 8004614:	4013      	ands	r3, r2
 8004616:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685a      	ldr	r2, [r3, #4]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004626:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004632:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	699b      	ldr	r3, [r3, #24]
 8004638:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800463e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6a1b      	ldr	r3, [r3, #32]
 8004644:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	4313      	orrs	r3, r2
 800464a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004650:	2b04      	cmp	r3, #4
 8004652:	d107      	bne.n	8004664 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465c:	4313      	orrs	r3, r2
 800465e:	697a      	ldr	r2, [r7, #20]
 8004660:	4313      	orrs	r3, r2
 8004662:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	697a      	ldr	r2, [r7, #20]
 800466a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	f023 0307 	bic.w	r3, r3, #7
 800467a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004680:	697a      	ldr	r2, [r7, #20]
 8004682:	4313      	orrs	r3, r2
 8004684:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468a:	2b04      	cmp	r3, #4
 800468c:	d117      	bne.n	80046be <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	4313      	orrs	r3, r2
 8004696:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469c:	2b00      	cmp	r3, #0
 800469e:	d00e      	beq.n	80046be <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f000 fa77 	bl	8004b94 <DMA_CheckFifoParam>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d008      	beq.n	80046be <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2240      	movs	r2, #64	; 0x40
 80046b0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80046ba:	2301      	movs	r3, #1
 80046bc:	e016      	b.n	80046ec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	697a      	ldr	r2, [r7, #20]
 80046c4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 fa2e 	bl	8004b28 <DMA_CalcBaseAndBitshift>
 80046cc:	4603      	mov	r3, r0
 80046ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046d4:	223f      	movs	r2, #63	; 0x3f
 80046d6:	409a      	lsls	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2201      	movs	r2, #1
 80046e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3718      	adds	r7, #24
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	e010803f 	.word	0xe010803f

080046f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b086      	sub	sp, #24
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
 8004704:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004706:	2300      	movs	r3, #0
 8004708:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800470e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004716:	2b01      	cmp	r3, #1
 8004718:	d101      	bne.n	800471e <HAL_DMA_Start_IT+0x26>
 800471a:	2302      	movs	r3, #2
 800471c:	e048      	b.n	80047b0 <HAL_DMA_Start_IT+0xb8>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2201      	movs	r2, #1
 8004722:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b01      	cmp	r3, #1
 8004730:	d137      	bne.n	80047a2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2202      	movs	r2, #2
 8004736:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	68b9      	ldr	r1, [r7, #8]
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f000 f9c0 	bl	8004acc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004750:	223f      	movs	r2, #63	; 0x3f
 8004752:	409a      	lsls	r2, r3
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f042 0216 	orr.w	r2, r2, #22
 8004766:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	695a      	ldr	r2, [r3, #20]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004776:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477c:	2b00      	cmp	r3, #0
 800477e:	d007      	beq.n	8004790 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f042 0208 	orr.w	r2, r2, #8
 800478e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f042 0201 	orr.w	r2, r2, #1
 800479e:	601a      	str	r2, [r3, #0]
 80047a0:	e005      	b.n	80047ae <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80047aa:	2302      	movs	r3, #2
 80047ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80047ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3718      	adds	r7, #24
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b086      	sub	sp, #24
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80047c0:	2300      	movs	r3, #0
 80047c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80047c4:	4b92      	ldr	r3, [pc, #584]	; (8004a10 <HAL_DMA_IRQHandler+0x258>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a92      	ldr	r2, [pc, #584]	; (8004a14 <HAL_DMA_IRQHandler+0x25c>)
 80047ca:	fba2 2303 	umull	r2, r3, r2, r3
 80047ce:	0a9b      	lsrs	r3, r3, #10
 80047d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047e2:	2208      	movs	r2, #8
 80047e4:	409a      	lsls	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	4013      	ands	r3, r2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d01a      	beq.n	8004824 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 0304 	and.w	r3, r3, #4
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d013      	beq.n	8004824 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f022 0204 	bic.w	r2, r2, #4
 800480a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004810:	2208      	movs	r2, #8
 8004812:	409a      	lsls	r2, r3
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800481c:	f043 0201 	orr.w	r2, r3, #1
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004828:	2201      	movs	r2, #1
 800482a:	409a      	lsls	r2, r3
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	4013      	ands	r3, r2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d012      	beq.n	800485a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00b      	beq.n	800485a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004846:	2201      	movs	r2, #1
 8004848:	409a      	lsls	r2, r3
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004852:	f043 0202 	orr.w	r2, r3, #2
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800485e:	2204      	movs	r2, #4
 8004860:	409a      	lsls	r2, r3
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	4013      	ands	r3, r2
 8004866:	2b00      	cmp	r3, #0
 8004868:	d012      	beq.n	8004890 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0302 	and.w	r3, r3, #2
 8004874:	2b00      	cmp	r3, #0
 8004876:	d00b      	beq.n	8004890 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800487c:	2204      	movs	r2, #4
 800487e:	409a      	lsls	r2, r3
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004888:	f043 0204 	orr.w	r2, r3, #4
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004894:	2210      	movs	r2, #16
 8004896:	409a      	lsls	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	4013      	ands	r3, r2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d043      	beq.n	8004928 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0308 	and.w	r3, r3, #8
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d03c      	beq.n	8004928 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b2:	2210      	movs	r2, #16
 80048b4:	409a      	lsls	r2, r3
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d018      	beq.n	80048fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d108      	bne.n	80048e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d024      	beq.n	8004928 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	4798      	blx	r3
 80048e6:	e01f      	b.n	8004928 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d01b      	beq.n	8004928 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	4798      	blx	r3
 80048f8:	e016      	b.n	8004928 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004904:	2b00      	cmp	r3, #0
 8004906:	d107      	bne.n	8004918 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f022 0208 	bic.w	r2, r2, #8
 8004916:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800491c:	2b00      	cmp	r3, #0
 800491e:	d003      	beq.n	8004928 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800492c:	2220      	movs	r2, #32
 800492e:	409a      	lsls	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	4013      	ands	r3, r2
 8004934:	2b00      	cmp	r3, #0
 8004936:	f000 808e 	beq.w	8004a56 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0310 	and.w	r3, r3, #16
 8004944:	2b00      	cmp	r3, #0
 8004946:	f000 8086 	beq.w	8004a56 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800494e:	2220      	movs	r2, #32
 8004950:	409a      	lsls	r2, r3
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b05      	cmp	r3, #5
 8004960:	d136      	bne.n	80049d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f022 0216 	bic.w	r2, r2, #22
 8004970:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	695a      	ldr	r2, [r3, #20]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004980:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004986:	2b00      	cmp	r3, #0
 8004988:	d103      	bne.n	8004992 <HAL_DMA_IRQHandler+0x1da>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800498e:	2b00      	cmp	r3, #0
 8004990:	d007      	beq.n	80049a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f022 0208 	bic.w	r2, r2, #8
 80049a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a6:	223f      	movs	r2, #63	; 0x3f
 80049a8:	409a      	lsls	r2, r3
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2201      	movs	r2, #1
 80049ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d07d      	beq.n	8004ac2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	4798      	blx	r3
        }
        return;
 80049ce:	e078      	b.n	8004ac2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d01c      	beq.n	8004a18 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d108      	bne.n	80049fe <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d030      	beq.n	8004a56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	4798      	blx	r3
 80049fc:	e02b      	b.n	8004a56 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d027      	beq.n	8004a56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	4798      	blx	r3
 8004a0e:	e022      	b.n	8004a56 <HAL_DMA_IRQHandler+0x29e>
 8004a10:	20000000 	.word	0x20000000
 8004a14:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d10f      	bne.n	8004a46 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 0210 	bic.w	r2, r2, #16
 8004a34:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2201      	movs	r2, #1
 8004a42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d032      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a62:	f003 0301 	and.w	r3, r3, #1
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d022      	beq.n	8004ab0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2205      	movs	r2, #5
 8004a6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f022 0201 	bic.w	r2, r2, #1
 8004a80:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	3301      	adds	r3, #1
 8004a86:	60bb      	str	r3, [r7, #8]
 8004a88:	697a      	ldr	r2, [r7, #20]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d307      	bcc.n	8004a9e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d1f2      	bne.n	8004a82 <HAL_DMA_IRQHandler+0x2ca>
 8004a9c:	e000      	b.n	8004aa0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004a9e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d005      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	4798      	blx	r3
 8004ac0:	e000      	b.n	8004ac4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004ac2:	bf00      	nop
    }
  }
}
 8004ac4:	3718      	adds	r7, #24
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop

08004acc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b085      	sub	sp, #20
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	607a      	str	r2, [r7, #4]
 8004ad8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ae8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	683a      	ldr	r2, [r7, #0]
 8004af0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	2b40      	cmp	r3, #64	; 0x40
 8004af8:	d108      	bne.n	8004b0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68ba      	ldr	r2, [r7, #8]
 8004b08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004b0a:	e007      	b.n	8004b1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68ba      	ldr	r2, [r7, #8]
 8004b12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	60da      	str	r2, [r3, #12]
}
 8004b1c:	bf00      	nop
 8004b1e:	3714      	adds	r7, #20
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b085      	sub	sp, #20
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	3b10      	subs	r3, #16
 8004b38:	4a13      	ldr	r2, [pc, #76]	; (8004b88 <DMA_CalcBaseAndBitshift+0x60>)
 8004b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3e:	091b      	lsrs	r3, r3, #4
 8004b40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004b42:	4a12      	ldr	r2, [pc, #72]	; (8004b8c <DMA_CalcBaseAndBitshift+0x64>)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4413      	add	r3, r2
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2b03      	cmp	r3, #3
 8004b54:	d908      	bls.n	8004b68 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	4b0c      	ldr	r3, [pc, #48]	; (8004b90 <DMA_CalcBaseAndBitshift+0x68>)
 8004b5e:	4013      	ands	r3, r2
 8004b60:	1d1a      	adds	r2, r3, #4
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	659a      	str	r2, [r3, #88]	; 0x58
 8004b66:	e006      	b.n	8004b76 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	4b08      	ldr	r3, [pc, #32]	; (8004b90 <DMA_CalcBaseAndBitshift+0x68>)
 8004b70:	4013      	ands	r3, r2
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3714      	adds	r7, #20
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	aaaaaaab 	.word	0xaaaaaaab
 8004b8c:	0800f9c4 	.word	0x0800f9c4
 8004b90:	fffffc00 	.word	0xfffffc00

08004b94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ba4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	699b      	ldr	r3, [r3, #24]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d11f      	bne.n	8004bee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	2b03      	cmp	r3, #3
 8004bb2:	d855      	bhi.n	8004c60 <DMA_CheckFifoParam+0xcc>
 8004bb4:	a201      	add	r2, pc, #4	; (adr r2, 8004bbc <DMA_CheckFifoParam+0x28>)
 8004bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bba:	bf00      	nop
 8004bbc:	08004bcd 	.word	0x08004bcd
 8004bc0:	08004bdf 	.word	0x08004bdf
 8004bc4:	08004bcd 	.word	0x08004bcd
 8004bc8:	08004c61 	.word	0x08004c61
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d045      	beq.n	8004c64 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bdc:	e042      	b.n	8004c64 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004be6:	d13f      	bne.n	8004c68 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004be8:	2301      	movs	r3, #1
 8004bea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bec:	e03c      	b.n	8004c68 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	699b      	ldr	r3, [r3, #24]
 8004bf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bf6:	d121      	bne.n	8004c3c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	2b03      	cmp	r3, #3
 8004bfc:	d836      	bhi.n	8004c6c <DMA_CheckFifoParam+0xd8>
 8004bfe:	a201      	add	r2, pc, #4	; (adr r2, 8004c04 <DMA_CheckFifoParam+0x70>)
 8004c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c04:	08004c15 	.word	0x08004c15
 8004c08:	08004c1b 	.word	0x08004c1b
 8004c0c:	08004c15 	.word	0x08004c15
 8004c10:	08004c2d 	.word	0x08004c2d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	73fb      	strb	r3, [r7, #15]
      break;
 8004c18:	e02f      	b.n	8004c7a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d024      	beq.n	8004c70 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c2a:	e021      	b.n	8004c70 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c30:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c34:	d11e      	bne.n	8004c74 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004c3a:	e01b      	b.n	8004c74 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d902      	bls.n	8004c48 <DMA_CheckFifoParam+0xb4>
 8004c42:	2b03      	cmp	r3, #3
 8004c44:	d003      	beq.n	8004c4e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004c46:	e018      	b.n	8004c7a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	73fb      	strb	r3, [r7, #15]
      break;
 8004c4c:	e015      	b.n	8004c7a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00e      	beq.n	8004c78 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	73fb      	strb	r3, [r7, #15]
      break;
 8004c5e:	e00b      	b.n	8004c78 <DMA_CheckFifoParam+0xe4>
      break;
 8004c60:	bf00      	nop
 8004c62:	e00a      	b.n	8004c7a <DMA_CheckFifoParam+0xe6>
      break;
 8004c64:	bf00      	nop
 8004c66:	e008      	b.n	8004c7a <DMA_CheckFifoParam+0xe6>
      break;
 8004c68:	bf00      	nop
 8004c6a:	e006      	b.n	8004c7a <DMA_CheckFifoParam+0xe6>
      break;
 8004c6c:	bf00      	nop
 8004c6e:	e004      	b.n	8004c7a <DMA_CheckFifoParam+0xe6>
      break;
 8004c70:	bf00      	nop
 8004c72:	e002      	b.n	8004c7a <DMA_CheckFifoParam+0xe6>
      break;   
 8004c74:	bf00      	nop
 8004c76:	e000      	b.n	8004c7a <DMA_CheckFifoParam+0xe6>
      break;
 8004c78:	bf00      	nop
    }
  } 
  
  return status; 
 8004c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3714      	adds	r7, #20
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b089      	sub	sp, #36	; 0x24
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004c92:	2300      	movs	r3, #0
 8004c94:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004c96:	2300      	movs	r3, #0
 8004c98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	61fb      	str	r3, [r7, #28]
 8004ca6:	e169      	b.n	8004f7c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004ca8:	2201      	movs	r2, #1
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	697a      	ldr	r2, [r7, #20]
 8004cb8:	4013      	ands	r3, r2
 8004cba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004cbc:	693a      	ldr	r2, [r7, #16]
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	f040 8158 	bne.w	8004f76 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d00b      	beq.n	8004ce6 <HAL_GPIO_Init+0x5e>
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d007      	beq.n	8004ce6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004cda:	2b11      	cmp	r3, #17
 8004cdc:	d003      	beq.n	8004ce6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	2b12      	cmp	r3, #18
 8004ce4:	d130      	bne.n	8004d48 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	005b      	lsls	r3, r3, #1
 8004cf0:	2203      	movs	r2, #3
 8004cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf6:	43db      	mvns	r3, r3
 8004cf8:	69ba      	ldr	r2, [r7, #24]
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	68da      	ldr	r2, [r3, #12]
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	005b      	lsls	r3, r3, #1
 8004d06:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0a:	69ba      	ldr	r2, [r7, #24]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	69ba      	ldr	r2, [r7, #24]
 8004d14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	fa02 f303 	lsl.w	r3, r2, r3
 8004d24:	43db      	mvns	r3, r3
 8004d26:	69ba      	ldr	r2, [r7, #24]
 8004d28:	4013      	ands	r3, r2
 8004d2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	091b      	lsrs	r3, r3, #4
 8004d32:	f003 0201 	and.w	r2, r3, #1
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3c:	69ba      	ldr	r2, [r7, #24]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	69ba      	ldr	r2, [r7, #24]
 8004d46:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	005b      	lsls	r3, r3, #1
 8004d52:	2203      	movs	r2, #3
 8004d54:	fa02 f303 	lsl.w	r3, r2, r3
 8004d58:	43db      	mvns	r3, r3
 8004d5a:	69ba      	ldr	r2, [r7, #24]
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	689a      	ldr	r2, [r3, #8]
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	005b      	lsls	r3, r3, #1
 8004d68:	fa02 f303 	lsl.w	r3, r2, r3
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d003      	beq.n	8004d88 <HAL_GPIO_Init+0x100>
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	2b12      	cmp	r3, #18
 8004d86:	d123      	bne.n	8004dd0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004d88:	69fb      	ldr	r3, [r7, #28]
 8004d8a:	08da      	lsrs	r2, r3, #3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	3208      	adds	r2, #8
 8004d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	f003 0307 	and.w	r3, r3, #7
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	220f      	movs	r2, #15
 8004da0:	fa02 f303 	lsl.w	r3, r2, r3
 8004da4:	43db      	mvns	r3, r3
 8004da6:	69ba      	ldr	r2, [r7, #24]
 8004da8:	4013      	ands	r3, r2
 8004daa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	691a      	ldr	r2, [r3, #16]
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	f003 0307 	and.w	r3, r3, #7
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dbc:	69ba      	ldr	r2, [r7, #24]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	08da      	lsrs	r2, r3, #3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	3208      	adds	r2, #8
 8004dca:	69b9      	ldr	r1, [r7, #24]
 8004dcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	005b      	lsls	r3, r3, #1
 8004dda:	2203      	movs	r2, #3
 8004ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8004de0:	43db      	mvns	r3, r3
 8004de2:	69ba      	ldr	r2, [r7, #24]
 8004de4:	4013      	ands	r3, r2
 8004de6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f003 0203 	and.w	r2, r3, #3
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	005b      	lsls	r3, r3, #1
 8004df4:	fa02 f303 	lsl.w	r3, r2, r3
 8004df8:	69ba      	ldr	r2, [r7, #24]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	69ba      	ldr	r2, [r7, #24]
 8004e02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	f000 80b2 	beq.w	8004f76 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e12:	4b5f      	ldr	r3, [pc, #380]	; (8004f90 <HAL_GPIO_Init+0x308>)
 8004e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e16:	4a5e      	ldr	r2, [pc, #376]	; (8004f90 <HAL_GPIO_Init+0x308>)
 8004e18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e1c:	6453      	str	r3, [r2, #68]	; 0x44
 8004e1e:	4b5c      	ldr	r3, [pc, #368]	; (8004f90 <HAL_GPIO_Init+0x308>)
 8004e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e26:	60fb      	str	r3, [r7, #12]
 8004e28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004e2a:	4a5a      	ldr	r2, [pc, #360]	; (8004f94 <HAL_GPIO_Init+0x30c>)
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	089b      	lsrs	r3, r3, #2
 8004e30:	3302      	adds	r3, #2
 8004e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	f003 0303 	and.w	r3, r3, #3
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	220f      	movs	r2, #15
 8004e42:	fa02 f303 	lsl.w	r3, r2, r3
 8004e46:	43db      	mvns	r3, r3
 8004e48:	69ba      	ldr	r2, [r7, #24]
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a51      	ldr	r2, [pc, #324]	; (8004f98 <HAL_GPIO_Init+0x310>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d02b      	beq.n	8004eae <HAL_GPIO_Init+0x226>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a50      	ldr	r2, [pc, #320]	; (8004f9c <HAL_GPIO_Init+0x314>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d025      	beq.n	8004eaa <HAL_GPIO_Init+0x222>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a4f      	ldr	r2, [pc, #316]	; (8004fa0 <HAL_GPIO_Init+0x318>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d01f      	beq.n	8004ea6 <HAL_GPIO_Init+0x21e>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a4e      	ldr	r2, [pc, #312]	; (8004fa4 <HAL_GPIO_Init+0x31c>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d019      	beq.n	8004ea2 <HAL_GPIO_Init+0x21a>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a4d      	ldr	r2, [pc, #308]	; (8004fa8 <HAL_GPIO_Init+0x320>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d013      	beq.n	8004e9e <HAL_GPIO_Init+0x216>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a4c      	ldr	r2, [pc, #304]	; (8004fac <HAL_GPIO_Init+0x324>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d00d      	beq.n	8004e9a <HAL_GPIO_Init+0x212>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a4b      	ldr	r2, [pc, #300]	; (8004fb0 <HAL_GPIO_Init+0x328>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d007      	beq.n	8004e96 <HAL_GPIO_Init+0x20e>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a4a      	ldr	r2, [pc, #296]	; (8004fb4 <HAL_GPIO_Init+0x32c>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d101      	bne.n	8004e92 <HAL_GPIO_Init+0x20a>
 8004e8e:	2307      	movs	r3, #7
 8004e90:	e00e      	b.n	8004eb0 <HAL_GPIO_Init+0x228>
 8004e92:	2308      	movs	r3, #8
 8004e94:	e00c      	b.n	8004eb0 <HAL_GPIO_Init+0x228>
 8004e96:	2306      	movs	r3, #6
 8004e98:	e00a      	b.n	8004eb0 <HAL_GPIO_Init+0x228>
 8004e9a:	2305      	movs	r3, #5
 8004e9c:	e008      	b.n	8004eb0 <HAL_GPIO_Init+0x228>
 8004e9e:	2304      	movs	r3, #4
 8004ea0:	e006      	b.n	8004eb0 <HAL_GPIO_Init+0x228>
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e004      	b.n	8004eb0 <HAL_GPIO_Init+0x228>
 8004ea6:	2302      	movs	r3, #2
 8004ea8:	e002      	b.n	8004eb0 <HAL_GPIO_Init+0x228>
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e000      	b.n	8004eb0 <HAL_GPIO_Init+0x228>
 8004eae:	2300      	movs	r3, #0
 8004eb0:	69fa      	ldr	r2, [r7, #28]
 8004eb2:	f002 0203 	and.w	r2, r2, #3
 8004eb6:	0092      	lsls	r2, r2, #2
 8004eb8:	4093      	lsls	r3, r2
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004ec0:	4934      	ldr	r1, [pc, #208]	; (8004f94 <HAL_GPIO_Init+0x30c>)
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	089b      	lsrs	r3, r3, #2
 8004ec6:	3302      	adds	r3, #2
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004ece:	4b3a      	ldr	r3, [pc, #232]	; (8004fb8 <HAL_GPIO_Init+0x330>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	43db      	mvns	r3, r3
 8004ed8:	69ba      	ldr	r2, [r7, #24]
 8004eda:	4013      	ands	r3, r2
 8004edc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d003      	beq.n	8004ef2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004eea:	69ba      	ldr	r2, [r7, #24]
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004ef2:	4a31      	ldr	r2, [pc, #196]	; (8004fb8 <HAL_GPIO_Init+0x330>)
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004ef8:	4b2f      	ldr	r3, [pc, #188]	; (8004fb8 <HAL_GPIO_Init+0x330>)
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	43db      	mvns	r3, r3
 8004f02:	69ba      	ldr	r2, [r7, #24]
 8004f04:	4013      	ands	r3, r2
 8004f06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d003      	beq.n	8004f1c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004f14:	69ba      	ldr	r2, [r7, #24]
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f1c:	4a26      	ldr	r2, [pc, #152]	; (8004fb8 <HAL_GPIO_Init+0x330>)
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004f22:	4b25      	ldr	r3, [pc, #148]	; (8004fb8 <HAL_GPIO_Init+0x330>)
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	43db      	mvns	r3, r3
 8004f2c:	69ba      	ldr	r2, [r7, #24]
 8004f2e:	4013      	ands	r3, r2
 8004f30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d003      	beq.n	8004f46 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004f3e:	69ba      	ldr	r2, [r7, #24]
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004f46:	4a1c      	ldr	r2, [pc, #112]	; (8004fb8 <HAL_GPIO_Init+0x330>)
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f4c:	4b1a      	ldr	r3, [pc, #104]	; (8004fb8 <HAL_GPIO_Init+0x330>)
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	43db      	mvns	r3, r3
 8004f56:	69ba      	ldr	r2, [r7, #24]
 8004f58:	4013      	ands	r3, r2
 8004f5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d003      	beq.n	8004f70 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004f68:	69ba      	ldr	r2, [r7, #24]
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f70:	4a11      	ldr	r2, [pc, #68]	; (8004fb8 <HAL_GPIO_Init+0x330>)
 8004f72:	69bb      	ldr	r3, [r7, #24]
 8004f74:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	3301      	adds	r3, #1
 8004f7a:	61fb      	str	r3, [r7, #28]
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	2b0f      	cmp	r3, #15
 8004f80:	f67f ae92 	bls.w	8004ca8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004f84:	bf00      	nop
 8004f86:	3724      	adds	r7, #36	; 0x24
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr
 8004f90:	40023800 	.word	0x40023800
 8004f94:	40013800 	.word	0x40013800
 8004f98:	40020000 	.word	0x40020000
 8004f9c:	40020400 	.word	0x40020400
 8004fa0:	40020800 	.word	0x40020800
 8004fa4:	40020c00 	.word	0x40020c00
 8004fa8:	40021000 	.word	0x40021000
 8004fac:	40021400 	.word	0x40021400
 8004fb0:	40021800 	.word	0x40021800
 8004fb4:	40021c00 	.word	0x40021c00
 8004fb8:	40013c00 	.word	0x40013c00

08004fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	460b      	mov	r3, r1
 8004fc6:	807b      	strh	r3, [r7, #2]
 8004fc8:	4613      	mov	r3, r2
 8004fca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004fcc:	787b      	ldrb	r3, [r7, #1]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004fd2:	887a      	ldrh	r2, [r7, #2]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004fd8:	e003      	b.n	8004fe2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004fda:	887b      	ldrh	r3, [r7, #2]
 8004fdc:	041a      	lsls	r2, r3, #16
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	619a      	str	r2, [r3, #24]
}
 8004fe2:	bf00      	nop
 8004fe4:	370c      	adds	r7, #12
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr

08004fee <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004fee:	b480      	push	{r7}
 8004ff0:	b083      	sub	sp, #12
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	695a      	ldr	r2, [r3, #20]
 8004ffe:	887b      	ldrh	r3, [r7, #2]
 8005000:	4013      	ands	r3, r2
 8005002:	2b00      	cmp	r3, #0
 8005004:	d004      	beq.n	8005010 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005006:	887b      	ldrh	r3, [r7, #2]
 8005008:	041a      	lsls	r2, r3, #16
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800500e:	e002      	b.n	8005016 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005010:	887a      	ldrh	r2, [r7, #2]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	619a      	str	r2, [r3, #24]
}
 8005016:	bf00      	nop
 8005018:	370c      	adds	r7, #12
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005022:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005024:	b08f      	sub	sp, #60	; 0x3c
 8005026:	af0a      	add	r7, sp, #40	; 0x28
 8005028:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d101      	bne.n	8005034 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e116      	b.n	8005262 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d106      	bne.n	8005054 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f7fe fb92 	bl	8003778 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2203      	movs	r2, #3
 8005058:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005064:	2b00      	cmp	r3, #0
 8005066:	d102      	bne.n	800506e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4618      	mov	r0, r3
 8005074:	f003 fed8 	bl	8008e28 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	603b      	str	r3, [r7, #0]
 800507e:	687e      	ldr	r6, [r7, #4]
 8005080:	466d      	mov	r5, sp
 8005082:	f106 0410 	add.w	r4, r6, #16
 8005086:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005088:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800508a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800508c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800508e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005092:	e885 0003 	stmia.w	r5, {r0, r1}
 8005096:	1d33      	adds	r3, r6, #4
 8005098:	cb0e      	ldmia	r3, {r1, r2, r3}
 800509a:	6838      	ldr	r0, [r7, #0]
 800509c:	f003 fe66 	bl	8008d6c <USB_CoreInit>
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d005      	beq.n	80050b2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2202      	movs	r2, #2
 80050aa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e0d7      	b.n	8005262 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2100      	movs	r1, #0
 80050b8:	4618      	mov	r0, r3
 80050ba:	f003 fec6 	bl	8008e4a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050be:	2300      	movs	r3, #0
 80050c0:	73fb      	strb	r3, [r7, #15]
 80050c2:	e04a      	b.n	800515a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80050c4:	7bfa      	ldrb	r2, [r7, #15]
 80050c6:	6879      	ldr	r1, [r7, #4]
 80050c8:	4613      	mov	r3, r2
 80050ca:	00db      	lsls	r3, r3, #3
 80050cc:	1a9b      	subs	r3, r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	440b      	add	r3, r1
 80050d2:	333d      	adds	r3, #61	; 0x3d
 80050d4:	2201      	movs	r2, #1
 80050d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80050d8:	7bfa      	ldrb	r2, [r7, #15]
 80050da:	6879      	ldr	r1, [r7, #4]
 80050dc:	4613      	mov	r3, r2
 80050de:	00db      	lsls	r3, r3, #3
 80050e0:	1a9b      	subs	r3, r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	440b      	add	r3, r1
 80050e6:	333c      	adds	r3, #60	; 0x3c
 80050e8:	7bfa      	ldrb	r2, [r7, #15]
 80050ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80050ec:	7bfa      	ldrb	r2, [r7, #15]
 80050ee:	7bfb      	ldrb	r3, [r7, #15]
 80050f0:	b298      	uxth	r0, r3
 80050f2:	6879      	ldr	r1, [r7, #4]
 80050f4:	4613      	mov	r3, r2
 80050f6:	00db      	lsls	r3, r3, #3
 80050f8:	1a9b      	subs	r3, r3, r2
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	440b      	add	r3, r1
 80050fe:	3342      	adds	r3, #66	; 0x42
 8005100:	4602      	mov	r2, r0
 8005102:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005104:	7bfa      	ldrb	r2, [r7, #15]
 8005106:	6879      	ldr	r1, [r7, #4]
 8005108:	4613      	mov	r3, r2
 800510a:	00db      	lsls	r3, r3, #3
 800510c:	1a9b      	subs	r3, r3, r2
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	440b      	add	r3, r1
 8005112:	333f      	adds	r3, #63	; 0x3f
 8005114:	2200      	movs	r2, #0
 8005116:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005118:	7bfa      	ldrb	r2, [r7, #15]
 800511a:	6879      	ldr	r1, [r7, #4]
 800511c:	4613      	mov	r3, r2
 800511e:	00db      	lsls	r3, r3, #3
 8005120:	1a9b      	subs	r3, r3, r2
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	440b      	add	r3, r1
 8005126:	3344      	adds	r3, #68	; 0x44
 8005128:	2200      	movs	r2, #0
 800512a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800512c:	7bfa      	ldrb	r2, [r7, #15]
 800512e:	6879      	ldr	r1, [r7, #4]
 8005130:	4613      	mov	r3, r2
 8005132:	00db      	lsls	r3, r3, #3
 8005134:	1a9b      	subs	r3, r3, r2
 8005136:	009b      	lsls	r3, r3, #2
 8005138:	440b      	add	r3, r1
 800513a:	3348      	adds	r3, #72	; 0x48
 800513c:	2200      	movs	r2, #0
 800513e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005140:	7bfa      	ldrb	r2, [r7, #15]
 8005142:	6879      	ldr	r1, [r7, #4]
 8005144:	4613      	mov	r3, r2
 8005146:	00db      	lsls	r3, r3, #3
 8005148:	1a9b      	subs	r3, r3, r2
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	440b      	add	r3, r1
 800514e:	3350      	adds	r3, #80	; 0x50
 8005150:	2200      	movs	r2, #0
 8005152:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005154:	7bfb      	ldrb	r3, [r7, #15]
 8005156:	3301      	adds	r3, #1
 8005158:	73fb      	strb	r3, [r7, #15]
 800515a:	7bfa      	ldrb	r2, [r7, #15]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	429a      	cmp	r2, r3
 8005162:	d3af      	bcc.n	80050c4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005164:	2300      	movs	r3, #0
 8005166:	73fb      	strb	r3, [r7, #15]
 8005168:	e044      	b.n	80051f4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800516a:	7bfa      	ldrb	r2, [r7, #15]
 800516c:	6879      	ldr	r1, [r7, #4]
 800516e:	4613      	mov	r3, r2
 8005170:	00db      	lsls	r3, r3, #3
 8005172:	1a9b      	subs	r3, r3, r2
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	440b      	add	r3, r1
 8005178:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800517c:	2200      	movs	r2, #0
 800517e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005180:	7bfa      	ldrb	r2, [r7, #15]
 8005182:	6879      	ldr	r1, [r7, #4]
 8005184:	4613      	mov	r3, r2
 8005186:	00db      	lsls	r3, r3, #3
 8005188:	1a9b      	subs	r3, r3, r2
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	440b      	add	r3, r1
 800518e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8005192:	7bfa      	ldrb	r2, [r7, #15]
 8005194:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005196:	7bfa      	ldrb	r2, [r7, #15]
 8005198:	6879      	ldr	r1, [r7, #4]
 800519a:	4613      	mov	r3, r2
 800519c:	00db      	lsls	r3, r3, #3
 800519e:	1a9b      	subs	r3, r3, r2
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	440b      	add	r3, r1
 80051a4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80051a8:	2200      	movs	r2, #0
 80051aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80051ac:	7bfa      	ldrb	r2, [r7, #15]
 80051ae:	6879      	ldr	r1, [r7, #4]
 80051b0:	4613      	mov	r3, r2
 80051b2:	00db      	lsls	r3, r3, #3
 80051b4:	1a9b      	subs	r3, r3, r2
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	440b      	add	r3, r1
 80051ba:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80051be:	2200      	movs	r2, #0
 80051c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80051c2:	7bfa      	ldrb	r2, [r7, #15]
 80051c4:	6879      	ldr	r1, [r7, #4]
 80051c6:	4613      	mov	r3, r2
 80051c8:	00db      	lsls	r3, r3, #3
 80051ca:	1a9b      	subs	r3, r3, r2
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	440b      	add	r3, r1
 80051d0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80051d4:	2200      	movs	r2, #0
 80051d6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80051d8:	7bfa      	ldrb	r2, [r7, #15]
 80051da:	6879      	ldr	r1, [r7, #4]
 80051dc:	4613      	mov	r3, r2
 80051de:	00db      	lsls	r3, r3, #3
 80051e0:	1a9b      	subs	r3, r3, r2
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	440b      	add	r3, r1
 80051e6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80051ea:	2200      	movs	r2, #0
 80051ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051ee:	7bfb      	ldrb	r3, [r7, #15]
 80051f0:	3301      	adds	r3, #1
 80051f2:	73fb      	strb	r3, [r7, #15]
 80051f4:	7bfa      	ldrb	r2, [r7, #15]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d3b5      	bcc.n	800516a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	603b      	str	r3, [r7, #0]
 8005204:	687e      	ldr	r6, [r7, #4]
 8005206:	466d      	mov	r5, sp
 8005208:	f106 0410 	add.w	r4, r6, #16
 800520c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800520e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005210:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005212:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005214:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005218:	e885 0003 	stmia.w	r5, {r0, r1}
 800521c:	1d33      	adds	r3, r6, #4
 800521e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005220:	6838      	ldr	r0, [r7, #0]
 8005222:	f003 fe3d 	bl	8008ea0 <USB_DevInit>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d005      	beq.n	8005238 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2202      	movs	r2, #2
 8005230:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e014      	b.n	8005262 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800524c:	2b01      	cmp	r3, #1
 800524e:	d102      	bne.n	8005256 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 f80b 	bl	800526c <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4618      	mov	r0, r3
 800525c:	f003 ffef 	bl	800923e <USB_DevDisconnect>

  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3714      	adds	r7, #20
 8005266:	46bd      	mov	sp, r7
 8005268:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800526c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800526c:	b480      	push	{r7}
 800526e:	b085      	sub	sp, #20
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800529a:	4b05      	ldr	r3, [pc, #20]	; (80052b0 <HAL_PCDEx_ActivateLPM+0x44>)
 800529c:	4313      	orrs	r3, r2
 800529e:	68fa      	ldr	r2, [r7, #12]
 80052a0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3714      	adds	r7, #20
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr
 80052b0:	10000003 	.word	0x10000003

080052b4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80052b4:	b480      	push	{r7}
 80052b6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052b8:	4b05      	ldr	r3, [pc, #20]	; (80052d0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a04      	ldr	r2, [pc, #16]	; (80052d0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80052be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052c2:	6013      	str	r3, [r2, #0]
}
 80052c4:	bf00      	nop
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	40007000 	.word	0x40007000

080052d4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80052da:	2300      	movs	r3, #0
 80052dc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80052de:	4b23      	ldr	r3, [pc, #140]	; (800536c <HAL_PWREx_EnableOverDrive+0x98>)
 80052e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e2:	4a22      	ldr	r2, [pc, #136]	; (800536c <HAL_PWREx_EnableOverDrive+0x98>)
 80052e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052e8:	6413      	str	r3, [r2, #64]	; 0x40
 80052ea:	4b20      	ldr	r3, [pc, #128]	; (800536c <HAL_PWREx_EnableOverDrive+0x98>)
 80052ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052f2:	603b      	str	r3, [r7, #0]
 80052f4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80052f6:	4b1e      	ldr	r3, [pc, #120]	; (8005370 <HAL_PWREx_EnableOverDrive+0x9c>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a1d      	ldr	r2, [pc, #116]	; (8005370 <HAL_PWREx_EnableOverDrive+0x9c>)
 80052fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005300:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005302:	f7fe fc2f 	bl	8003b64 <HAL_GetTick>
 8005306:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005308:	e009      	b.n	800531e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800530a:	f7fe fc2b 	bl	8003b64 <HAL_GetTick>
 800530e:	4602      	mov	r2, r0
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005318:	d901      	bls.n	800531e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800531a:	2303      	movs	r3, #3
 800531c:	e022      	b.n	8005364 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800531e:	4b14      	ldr	r3, [pc, #80]	; (8005370 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005326:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800532a:	d1ee      	bne.n	800530a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800532c:	4b10      	ldr	r3, [pc, #64]	; (8005370 <HAL_PWREx_EnableOverDrive+0x9c>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a0f      	ldr	r2, [pc, #60]	; (8005370 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005332:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005336:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005338:	f7fe fc14 	bl	8003b64 <HAL_GetTick>
 800533c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800533e:	e009      	b.n	8005354 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005340:	f7fe fc10 	bl	8003b64 <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800534e:	d901      	bls.n	8005354 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e007      	b.n	8005364 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005354:	4b06      	ldr	r3, [pc, #24]	; (8005370 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800535c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005360:	d1ee      	bne.n	8005340 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3708      	adds	r7, #8
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	40023800 	.word	0x40023800
 8005370:	40007000 	.word	0x40007000

08005374 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b086      	sub	sp, #24
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800537c:	2300      	movs	r3, #0
 800537e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d101      	bne.n	800538a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e291      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	2b00      	cmp	r3, #0
 8005394:	f000 8087 	beq.w	80054a6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005398:	4b96      	ldr	r3, [pc, #600]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f003 030c 	and.w	r3, r3, #12
 80053a0:	2b04      	cmp	r3, #4
 80053a2:	d00c      	beq.n	80053be <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053a4:	4b93      	ldr	r3, [pc, #588]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f003 030c 	and.w	r3, r3, #12
 80053ac:	2b08      	cmp	r3, #8
 80053ae:	d112      	bne.n	80053d6 <HAL_RCC_OscConfig+0x62>
 80053b0:	4b90      	ldr	r3, [pc, #576]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053bc:	d10b      	bne.n	80053d6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053be:	4b8d      	ldr	r3, [pc, #564]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d06c      	beq.n	80054a4 <HAL_RCC_OscConfig+0x130>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d168      	bne.n	80054a4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e26b      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053de:	d106      	bne.n	80053ee <HAL_RCC_OscConfig+0x7a>
 80053e0:	4b84      	ldr	r3, [pc, #528]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a83      	ldr	r2, [pc, #524]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80053e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053ea:	6013      	str	r3, [r2, #0]
 80053ec:	e02e      	b.n	800544c <HAL_RCC_OscConfig+0xd8>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d10c      	bne.n	8005410 <HAL_RCC_OscConfig+0x9c>
 80053f6:	4b7f      	ldr	r3, [pc, #508]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a7e      	ldr	r2, [pc, #504]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80053fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005400:	6013      	str	r3, [r2, #0]
 8005402:	4b7c      	ldr	r3, [pc, #496]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a7b      	ldr	r2, [pc, #492]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 8005408:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800540c:	6013      	str	r3, [r2, #0]
 800540e:	e01d      	b.n	800544c <HAL_RCC_OscConfig+0xd8>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005418:	d10c      	bne.n	8005434 <HAL_RCC_OscConfig+0xc0>
 800541a:	4b76      	ldr	r3, [pc, #472]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a75      	ldr	r2, [pc, #468]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 8005420:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005424:	6013      	str	r3, [r2, #0]
 8005426:	4b73      	ldr	r3, [pc, #460]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a72      	ldr	r2, [pc, #456]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 800542c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005430:	6013      	str	r3, [r2, #0]
 8005432:	e00b      	b.n	800544c <HAL_RCC_OscConfig+0xd8>
 8005434:	4b6f      	ldr	r3, [pc, #444]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a6e      	ldr	r2, [pc, #440]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 800543a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800543e:	6013      	str	r3, [r2, #0]
 8005440:	4b6c      	ldr	r3, [pc, #432]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a6b      	ldr	r2, [pc, #428]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 8005446:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800544a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d013      	beq.n	800547c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005454:	f7fe fb86 	bl	8003b64 <HAL_GetTick>
 8005458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800545a:	e008      	b.n	800546e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800545c:	f7fe fb82 	bl	8003b64 <HAL_GetTick>
 8005460:	4602      	mov	r2, r0
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	2b64      	cmp	r3, #100	; 0x64
 8005468:	d901      	bls.n	800546e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e21f      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800546e:	4b61      	ldr	r3, [pc, #388]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005476:	2b00      	cmp	r3, #0
 8005478:	d0f0      	beq.n	800545c <HAL_RCC_OscConfig+0xe8>
 800547a:	e014      	b.n	80054a6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800547c:	f7fe fb72 	bl	8003b64 <HAL_GetTick>
 8005480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005482:	e008      	b.n	8005496 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005484:	f7fe fb6e 	bl	8003b64 <HAL_GetTick>
 8005488:	4602      	mov	r2, r0
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	2b64      	cmp	r3, #100	; 0x64
 8005490:	d901      	bls.n	8005496 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e20b      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005496:	4b57      	ldr	r3, [pc, #348]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1f0      	bne.n	8005484 <HAL_RCC_OscConfig+0x110>
 80054a2:	e000      	b.n	80054a6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d069      	beq.n	8005586 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80054b2:	4b50      	ldr	r3, [pc, #320]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f003 030c 	and.w	r3, r3, #12
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00b      	beq.n	80054d6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054be:	4b4d      	ldr	r3, [pc, #308]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f003 030c 	and.w	r3, r3, #12
 80054c6:	2b08      	cmp	r3, #8
 80054c8:	d11c      	bne.n	8005504 <HAL_RCC_OscConfig+0x190>
 80054ca:	4b4a      	ldr	r3, [pc, #296]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d116      	bne.n	8005504 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054d6:	4b47      	ldr	r3, [pc, #284]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0302 	and.w	r3, r3, #2
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d005      	beq.n	80054ee <HAL_RCC_OscConfig+0x17a>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d001      	beq.n	80054ee <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	e1df      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054ee:	4b41      	ldr	r3, [pc, #260]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	00db      	lsls	r3, r3, #3
 80054fc:	493d      	ldr	r1, [pc, #244]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80054fe:	4313      	orrs	r3, r2
 8005500:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005502:	e040      	b.n	8005586 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d023      	beq.n	8005554 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800550c:	4b39      	ldr	r3, [pc, #228]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a38      	ldr	r2, [pc, #224]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 8005512:	f043 0301 	orr.w	r3, r3, #1
 8005516:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005518:	f7fe fb24 	bl	8003b64 <HAL_GetTick>
 800551c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800551e:	e008      	b.n	8005532 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005520:	f7fe fb20 	bl	8003b64 <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	2b02      	cmp	r3, #2
 800552c:	d901      	bls.n	8005532 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e1bd      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005532:	4b30      	ldr	r3, [pc, #192]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 0302 	and.w	r3, r3, #2
 800553a:	2b00      	cmp	r3, #0
 800553c:	d0f0      	beq.n	8005520 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800553e:	4b2d      	ldr	r3, [pc, #180]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	691b      	ldr	r3, [r3, #16]
 800554a:	00db      	lsls	r3, r3, #3
 800554c:	4929      	ldr	r1, [pc, #164]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 800554e:	4313      	orrs	r3, r2
 8005550:	600b      	str	r3, [r1, #0]
 8005552:	e018      	b.n	8005586 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005554:	4b27      	ldr	r3, [pc, #156]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a26      	ldr	r2, [pc, #152]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 800555a:	f023 0301 	bic.w	r3, r3, #1
 800555e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005560:	f7fe fb00 	bl	8003b64 <HAL_GetTick>
 8005564:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005566:	e008      	b.n	800557a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005568:	f7fe fafc 	bl	8003b64 <HAL_GetTick>
 800556c:	4602      	mov	r2, r0
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	1ad3      	subs	r3, r2, r3
 8005572:	2b02      	cmp	r3, #2
 8005574:	d901      	bls.n	800557a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005576:	2303      	movs	r3, #3
 8005578:	e199      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800557a:	4b1e      	ldr	r3, [pc, #120]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0302 	and.w	r3, r3, #2
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1f0      	bne.n	8005568 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 0308 	and.w	r3, r3, #8
 800558e:	2b00      	cmp	r3, #0
 8005590:	d038      	beq.n	8005604 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	695b      	ldr	r3, [r3, #20]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d019      	beq.n	80055ce <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800559a:	4b16      	ldr	r3, [pc, #88]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 800559c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800559e:	4a15      	ldr	r2, [pc, #84]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80055a0:	f043 0301 	orr.w	r3, r3, #1
 80055a4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055a6:	f7fe fadd 	bl	8003b64 <HAL_GetTick>
 80055aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055ac:	e008      	b.n	80055c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055ae:	f7fe fad9 	bl	8003b64 <HAL_GetTick>
 80055b2:	4602      	mov	r2, r0
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	1ad3      	subs	r3, r2, r3
 80055b8:	2b02      	cmp	r3, #2
 80055ba:	d901      	bls.n	80055c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80055bc:	2303      	movs	r3, #3
 80055be:	e176      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055c0:	4b0c      	ldr	r3, [pc, #48]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80055c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055c4:	f003 0302 	and.w	r3, r3, #2
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d0f0      	beq.n	80055ae <HAL_RCC_OscConfig+0x23a>
 80055cc:	e01a      	b.n	8005604 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055ce:	4b09      	ldr	r3, [pc, #36]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80055d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055d2:	4a08      	ldr	r2, [pc, #32]	; (80055f4 <HAL_RCC_OscConfig+0x280>)
 80055d4:	f023 0301 	bic.w	r3, r3, #1
 80055d8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055da:	f7fe fac3 	bl	8003b64 <HAL_GetTick>
 80055de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055e0:	e00a      	b.n	80055f8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055e2:	f7fe fabf 	bl	8003b64 <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d903      	bls.n	80055f8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80055f0:	2303      	movs	r3, #3
 80055f2:	e15c      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
 80055f4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055f8:	4b91      	ldr	r3, [pc, #580]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80055fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1ee      	bne.n	80055e2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0304 	and.w	r3, r3, #4
 800560c:	2b00      	cmp	r3, #0
 800560e:	f000 80a4 	beq.w	800575a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005612:	4b8b      	ldr	r3, [pc, #556]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 8005614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800561a:	2b00      	cmp	r3, #0
 800561c:	d10d      	bne.n	800563a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800561e:	4b88      	ldr	r3, [pc, #544]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 8005620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005622:	4a87      	ldr	r2, [pc, #540]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 8005624:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005628:	6413      	str	r3, [r2, #64]	; 0x40
 800562a:	4b85      	ldr	r3, [pc, #532]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 800562c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005632:	60bb      	str	r3, [r7, #8]
 8005634:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005636:	2301      	movs	r3, #1
 8005638:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800563a:	4b82      	ldr	r3, [pc, #520]	; (8005844 <HAL_RCC_OscConfig+0x4d0>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005642:	2b00      	cmp	r3, #0
 8005644:	d118      	bne.n	8005678 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005646:	4b7f      	ldr	r3, [pc, #508]	; (8005844 <HAL_RCC_OscConfig+0x4d0>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a7e      	ldr	r2, [pc, #504]	; (8005844 <HAL_RCC_OscConfig+0x4d0>)
 800564c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005650:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005652:	f7fe fa87 	bl	8003b64 <HAL_GetTick>
 8005656:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005658:	e008      	b.n	800566c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800565a:	f7fe fa83 	bl	8003b64 <HAL_GetTick>
 800565e:	4602      	mov	r2, r0
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	2b64      	cmp	r3, #100	; 0x64
 8005666:	d901      	bls.n	800566c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e120      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800566c:	4b75      	ldr	r3, [pc, #468]	; (8005844 <HAL_RCC_OscConfig+0x4d0>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005674:	2b00      	cmp	r3, #0
 8005676:	d0f0      	beq.n	800565a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	2b01      	cmp	r3, #1
 800567e:	d106      	bne.n	800568e <HAL_RCC_OscConfig+0x31a>
 8005680:	4b6f      	ldr	r3, [pc, #444]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 8005682:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005684:	4a6e      	ldr	r2, [pc, #440]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 8005686:	f043 0301 	orr.w	r3, r3, #1
 800568a:	6713      	str	r3, [r2, #112]	; 0x70
 800568c:	e02d      	b.n	80056ea <HAL_RCC_OscConfig+0x376>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d10c      	bne.n	80056b0 <HAL_RCC_OscConfig+0x33c>
 8005696:	4b6a      	ldr	r3, [pc, #424]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 8005698:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800569a:	4a69      	ldr	r2, [pc, #420]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 800569c:	f023 0301 	bic.w	r3, r3, #1
 80056a0:	6713      	str	r3, [r2, #112]	; 0x70
 80056a2:	4b67      	ldr	r3, [pc, #412]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80056a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056a6:	4a66      	ldr	r2, [pc, #408]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80056a8:	f023 0304 	bic.w	r3, r3, #4
 80056ac:	6713      	str	r3, [r2, #112]	; 0x70
 80056ae:	e01c      	b.n	80056ea <HAL_RCC_OscConfig+0x376>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	2b05      	cmp	r3, #5
 80056b6:	d10c      	bne.n	80056d2 <HAL_RCC_OscConfig+0x35e>
 80056b8:	4b61      	ldr	r3, [pc, #388]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80056ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056bc:	4a60      	ldr	r2, [pc, #384]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80056be:	f043 0304 	orr.w	r3, r3, #4
 80056c2:	6713      	str	r3, [r2, #112]	; 0x70
 80056c4:	4b5e      	ldr	r3, [pc, #376]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80056c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c8:	4a5d      	ldr	r2, [pc, #372]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80056ca:	f043 0301 	orr.w	r3, r3, #1
 80056ce:	6713      	str	r3, [r2, #112]	; 0x70
 80056d0:	e00b      	b.n	80056ea <HAL_RCC_OscConfig+0x376>
 80056d2:	4b5b      	ldr	r3, [pc, #364]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80056d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056d6:	4a5a      	ldr	r2, [pc, #360]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80056d8:	f023 0301 	bic.w	r3, r3, #1
 80056dc:	6713      	str	r3, [r2, #112]	; 0x70
 80056de:	4b58      	ldr	r3, [pc, #352]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80056e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056e2:	4a57      	ldr	r2, [pc, #348]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80056e4:	f023 0304 	bic.w	r3, r3, #4
 80056e8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d015      	beq.n	800571e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056f2:	f7fe fa37 	bl	8003b64 <HAL_GetTick>
 80056f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056f8:	e00a      	b.n	8005710 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056fa:	f7fe fa33 	bl	8003b64 <HAL_GetTick>
 80056fe:	4602      	mov	r2, r0
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	f241 3288 	movw	r2, #5000	; 0x1388
 8005708:	4293      	cmp	r3, r2
 800570a:	d901      	bls.n	8005710 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e0ce      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005710:	4b4b      	ldr	r3, [pc, #300]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 8005712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005714:	f003 0302 	and.w	r3, r3, #2
 8005718:	2b00      	cmp	r3, #0
 800571a:	d0ee      	beq.n	80056fa <HAL_RCC_OscConfig+0x386>
 800571c:	e014      	b.n	8005748 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800571e:	f7fe fa21 	bl	8003b64 <HAL_GetTick>
 8005722:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005724:	e00a      	b.n	800573c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005726:	f7fe fa1d 	bl	8003b64 <HAL_GetTick>
 800572a:	4602      	mov	r2, r0
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	f241 3288 	movw	r2, #5000	; 0x1388
 8005734:	4293      	cmp	r3, r2
 8005736:	d901      	bls.n	800573c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005738:	2303      	movs	r3, #3
 800573a:	e0b8      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800573c:	4b40      	ldr	r3, [pc, #256]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 800573e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005740:	f003 0302 	and.w	r3, r3, #2
 8005744:	2b00      	cmp	r3, #0
 8005746:	d1ee      	bne.n	8005726 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005748:	7dfb      	ldrb	r3, [r7, #23]
 800574a:	2b01      	cmp	r3, #1
 800574c:	d105      	bne.n	800575a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800574e:	4b3c      	ldr	r3, [pc, #240]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 8005750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005752:	4a3b      	ldr	r2, [pc, #236]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 8005754:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005758:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	699b      	ldr	r3, [r3, #24]
 800575e:	2b00      	cmp	r3, #0
 8005760:	f000 80a4 	beq.w	80058ac <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005764:	4b36      	ldr	r3, [pc, #216]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	f003 030c 	and.w	r3, r3, #12
 800576c:	2b08      	cmp	r3, #8
 800576e:	d06b      	beq.n	8005848 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	699b      	ldr	r3, [r3, #24]
 8005774:	2b02      	cmp	r3, #2
 8005776:	d149      	bne.n	800580c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005778:	4b31      	ldr	r3, [pc, #196]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a30      	ldr	r2, [pc, #192]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 800577e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005782:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005784:	f7fe f9ee 	bl	8003b64 <HAL_GetTick>
 8005788:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800578a:	e008      	b.n	800579e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800578c:	f7fe f9ea 	bl	8003b64 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	2b02      	cmp	r3, #2
 8005798:	d901      	bls.n	800579e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	e087      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800579e:	4b28      	ldr	r3, [pc, #160]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d1f0      	bne.n	800578c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	69da      	ldr	r2, [r3, #28]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a1b      	ldr	r3, [r3, #32]
 80057b2:	431a      	orrs	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b8:	019b      	lsls	r3, r3, #6
 80057ba:	431a      	orrs	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c0:	085b      	lsrs	r3, r3, #1
 80057c2:	3b01      	subs	r3, #1
 80057c4:	041b      	lsls	r3, r3, #16
 80057c6:	431a      	orrs	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057cc:	061b      	lsls	r3, r3, #24
 80057ce:	4313      	orrs	r3, r2
 80057d0:	4a1b      	ldr	r2, [pc, #108]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80057d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80057d6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057d8:	4b19      	ldr	r3, [pc, #100]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a18      	ldr	r2, [pc, #96]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 80057de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80057e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057e4:	f7fe f9be 	bl	8003b64 <HAL_GetTick>
 80057e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057ea:	e008      	b.n	80057fe <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057ec:	f7fe f9ba 	bl	8003b64 <HAL_GetTick>
 80057f0:	4602      	mov	r2, r0
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d901      	bls.n	80057fe <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	e057      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057fe:	4b10      	ldr	r3, [pc, #64]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d0f0      	beq.n	80057ec <HAL_RCC_OscConfig+0x478>
 800580a:	e04f      	b.n	80058ac <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800580c:	4b0c      	ldr	r3, [pc, #48]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a0b      	ldr	r2, [pc, #44]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 8005812:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005816:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005818:	f7fe f9a4 	bl	8003b64 <HAL_GetTick>
 800581c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800581e:	e008      	b.n	8005832 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005820:	f7fe f9a0 	bl	8003b64 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	2b02      	cmp	r3, #2
 800582c:	d901      	bls.n	8005832 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e03d      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005832:	4b03      	ldr	r3, [pc, #12]	; (8005840 <HAL_RCC_OscConfig+0x4cc>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1f0      	bne.n	8005820 <HAL_RCC_OscConfig+0x4ac>
 800583e:	e035      	b.n	80058ac <HAL_RCC_OscConfig+0x538>
 8005840:	40023800 	.word	0x40023800
 8005844:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005848:	4b1b      	ldr	r3, [pc, #108]	; (80058b8 <HAL_RCC_OscConfig+0x544>)
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	699b      	ldr	r3, [r3, #24]
 8005852:	2b01      	cmp	r3, #1
 8005854:	d028      	beq.n	80058a8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005860:	429a      	cmp	r2, r3
 8005862:	d121      	bne.n	80058a8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800586e:	429a      	cmp	r2, r3
 8005870:	d11a      	bne.n	80058a8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005872:	68fa      	ldr	r2, [r7, #12]
 8005874:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005878:	4013      	ands	r3, r2
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800587e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005880:	4293      	cmp	r3, r2
 8005882:	d111      	bne.n	80058a8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800588e:	085b      	lsrs	r3, r3, #1
 8005890:	3b01      	subs	r3, #1
 8005892:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005894:	429a      	cmp	r2, r3
 8005896:	d107      	bne.n	80058a8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058a2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d001      	beq.n	80058ac <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	e000      	b.n	80058ae <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3718      	adds	r7, #24
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	40023800 	.word	0x40023800

080058bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80058c6:	2300      	movs	r3, #0
 80058c8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d101      	bne.n	80058d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e0d0      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80058d4:	4b6a      	ldr	r3, [pc, #424]	; (8005a80 <HAL_RCC_ClockConfig+0x1c4>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 030f 	and.w	r3, r3, #15
 80058dc:	683a      	ldr	r2, [r7, #0]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d910      	bls.n	8005904 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058e2:	4b67      	ldr	r3, [pc, #412]	; (8005a80 <HAL_RCC_ClockConfig+0x1c4>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f023 020f 	bic.w	r2, r3, #15
 80058ea:	4965      	ldr	r1, [pc, #404]	; (8005a80 <HAL_RCC_ClockConfig+0x1c4>)
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058f2:	4b63      	ldr	r3, [pc, #396]	; (8005a80 <HAL_RCC_ClockConfig+0x1c4>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 030f 	and.w	r3, r3, #15
 80058fa:	683a      	ldr	r2, [r7, #0]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d001      	beq.n	8005904 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e0b8      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0302 	and.w	r3, r3, #2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d020      	beq.n	8005952 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0304 	and.w	r3, r3, #4
 8005918:	2b00      	cmp	r3, #0
 800591a:	d005      	beq.n	8005928 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800591c:	4b59      	ldr	r3, [pc, #356]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	4a58      	ldr	r2, [pc, #352]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 8005922:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005926:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 0308 	and.w	r3, r3, #8
 8005930:	2b00      	cmp	r3, #0
 8005932:	d005      	beq.n	8005940 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005934:	4b53      	ldr	r3, [pc, #332]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	4a52      	ldr	r2, [pc, #328]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 800593a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800593e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005940:	4b50      	ldr	r3, [pc, #320]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	494d      	ldr	r1, [pc, #308]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 800594e:	4313      	orrs	r3, r2
 8005950:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0301 	and.w	r3, r3, #1
 800595a:	2b00      	cmp	r3, #0
 800595c:	d040      	beq.n	80059e0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	2b01      	cmp	r3, #1
 8005964:	d107      	bne.n	8005976 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005966:	4b47      	ldr	r3, [pc, #284]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d115      	bne.n	800599e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e07f      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	2b02      	cmp	r3, #2
 800597c:	d107      	bne.n	800598e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800597e:	4b41      	ldr	r3, [pc, #260]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d109      	bne.n	800599e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e073      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800598e:	4b3d      	ldr	r3, [pc, #244]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f003 0302 	and.w	r3, r3, #2
 8005996:	2b00      	cmp	r3, #0
 8005998:	d101      	bne.n	800599e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e06b      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800599e:	4b39      	ldr	r3, [pc, #228]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	f023 0203 	bic.w	r2, r3, #3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	4936      	ldr	r1, [pc, #216]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 80059ac:	4313      	orrs	r3, r2
 80059ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059b0:	f7fe f8d8 	bl	8003b64 <HAL_GetTick>
 80059b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059b6:	e00a      	b.n	80059ce <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059b8:	f7fe f8d4 	bl	8003b64 <HAL_GetTick>
 80059bc:	4602      	mov	r2, r0
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d901      	bls.n	80059ce <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e053      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059ce:	4b2d      	ldr	r3, [pc, #180]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f003 020c 	and.w	r2, r3, #12
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	009b      	lsls	r3, r3, #2
 80059dc:	429a      	cmp	r2, r3
 80059de:	d1eb      	bne.n	80059b8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80059e0:	4b27      	ldr	r3, [pc, #156]	; (8005a80 <HAL_RCC_ClockConfig+0x1c4>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 030f 	and.w	r3, r3, #15
 80059e8:	683a      	ldr	r2, [r7, #0]
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d210      	bcs.n	8005a10 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059ee:	4b24      	ldr	r3, [pc, #144]	; (8005a80 <HAL_RCC_ClockConfig+0x1c4>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f023 020f 	bic.w	r2, r3, #15
 80059f6:	4922      	ldr	r1, [pc, #136]	; (8005a80 <HAL_RCC_ClockConfig+0x1c4>)
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059fe:	4b20      	ldr	r3, [pc, #128]	; (8005a80 <HAL_RCC_ClockConfig+0x1c4>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 030f 	and.w	r3, r3, #15
 8005a06:	683a      	ldr	r2, [r7, #0]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d001      	beq.n	8005a10 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e032      	b.n	8005a76 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f003 0304 	and.w	r3, r3, #4
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d008      	beq.n	8005a2e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a1c:	4b19      	ldr	r3, [pc, #100]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	4916      	ldr	r1, [pc, #88]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0308 	and.w	r3, r3, #8
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d009      	beq.n	8005a4e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005a3a:	4b12      	ldr	r3, [pc, #72]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	691b      	ldr	r3, [r3, #16]
 8005a46:	00db      	lsls	r3, r3, #3
 8005a48:	490e      	ldr	r1, [pc, #56]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005a4e:	f000 f821 	bl	8005a94 <HAL_RCC_GetSysClockFreq>
 8005a52:	4601      	mov	r1, r0
 8005a54:	4b0b      	ldr	r3, [pc, #44]	; (8005a84 <HAL_RCC_ClockConfig+0x1c8>)
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	091b      	lsrs	r3, r3, #4
 8005a5a:	f003 030f 	and.w	r3, r3, #15
 8005a5e:	4a0a      	ldr	r2, [pc, #40]	; (8005a88 <HAL_RCC_ClockConfig+0x1cc>)
 8005a60:	5cd3      	ldrb	r3, [r2, r3]
 8005a62:	fa21 f303 	lsr.w	r3, r1, r3
 8005a66:	4a09      	ldr	r2, [pc, #36]	; (8005a8c <HAL_RCC_ClockConfig+0x1d0>)
 8005a68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005a6a:	4b09      	ldr	r3, [pc, #36]	; (8005a90 <HAL_RCC_ClockConfig+0x1d4>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7fd fed0 	bl	8003814 <HAL_InitTick>

  return HAL_OK;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3710      	adds	r7, #16
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	bf00      	nop
 8005a80:	40023c00 	.word	0x40023c00
 8005a84:	40023800 	.word	0x40023800
 8005a88:	0800f9ac 	.word	0x0800f9ac
 8005a8c:	20000000 	.word	0x20000000
 8005a90:	20000004 	.word	0x20000004

08005a94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	607b      	str	r3, [r7, #4]
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	60fb      	str	r3, [r7, #12]
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005aaa:	4b63      	ldr	r3, [pc, #396]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f003 030c 	and.w	r3, r3, #12
 8005ab2:	2b04      	cmp	r3, #4
 8005ab4:	d007      	beq.n	8005ac6 <HAL_RCC_GetSysClockFreq+0x32>
 8005ab6:	2b08      	cmp	r3, #8
 8005ab8:	d008      	beq.n	8005acc <HAL_RCC_GetSysClockFreq+0x38>
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	f040 80b4 	bne.w	8005c28 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ac0:	4b5e      	ldr	r3, [pc, #376]	; (8005c3c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005ac2:	60bb      	str	r3, [r7, #8]
      break;
 8005ac4:	e0b3      	b.n	8005c2e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ac6:	4b5e      	ldr	r3, [pc, #376]	; (8005c40 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005ac8:	60bb      	str	r3, [r7, #8]
      break;
 8005aca:	e0b0      	b.n	8005c2e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005acc:	4b5a      	ldr	r3, [pc, #360]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ad4:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005ad6:	4b58      	ldr	r3, [pc, #352]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d04a      	beq.n	8005b78 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ae2:	4b55      	ldr	r3, [pc, #340]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	099b      	lsrs	r3, r3, #6
 8005ae8:	f04f 0400 	mov.w	r4, #0
 8005aec:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005af0:	f04f 0200 	mov.w	r2, #0
 8005af4:	ea03 0501 	and.w	r5, r3, r1
 8005af8:	ea04 0602 	and.w	r6, r4, r2
 8005afc:	4629      	mov	r1, r5
 8005afe:	4632      	mov	r2, r6
 8005b00:	f04f 0300 	mov.w	r3, #0
 8005b04:	f04f 0400 	mov.w	r4, #0
 8005b08:	0154      	lsls	r4, r2, #5
 8005b0a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005b0e:	014b      	lsls	r3, r1, #5
 8005b10:	4619      	mov	r1, r3
 8005b12:	4622      	mov	r2, r4
 8005b14:	1b49      	subs	r1, r1, r5
 8005b16:	eb62 0206 	sbc.w	r2, r2, r6
 8005b1a:	f04f 0300 	mov.w	r3, #0
 8005b1e:	f04f 0400 	mov.w	r4, #0
 8005b22:	0194      	lsls	r4, r2, #6
 8005b24:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005b28:	018b      	lsls	r3, r1, #6
 8005b2a:	1a5b      	subs	r3, r3, r1
 8005b2c:	eb64 0402 	sbc.w	r4, r4, r2
 8005b30:	f04f 0100 	mov.w	r1, #0
 8005b34:	f04f 0200 	mov.w	r2, #0
 8005b38:	00e2      	lsls	r2, r4, #3
 8005b3a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005b3e:	00d9      	lsls	r1, r3, #3
 8005b40:	460b      	mov	r3, r1
 8005b42:	4614      	mov	r4, r2
 8005b44:	195b      	adds	r3, r3, r5
 8005b46:	eb44 0406 	adc.w	r4, r4, r6
 8005b4a:	f04f 0100 	mov.w	r1, #0
 8005b4e:	f04f 0200 	mov.w	r2, #0
 8005b52:	0262      	lsls	r2, r4, #9
 8005b54:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005b58:	0259      	lsls	r1, r3, #9
 8005b5a:	460b      	mov	r3, r1
 8005b5c:	4614      	mov	r4, r2
 8005b5e:	4618      	mov	r0, r3
 8005b60:	4621      	mov	r1, r4
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f04f 0400 	mov.w	r4, #0
 8005b68:	461a      	mov	r2, r3
 8005b6a:	4623      	mov	r3, r4
 8005b6c:	f7fb f894 	bl	8000c98 <__aeabi_uldivmod>
 8005b70:	4603      	mov	r3, r0
 8005b72:	460c      	mov	r4, r1
 8005b74:	60fb      	str	r3, [r7, #12]
 8005b76:	e049      	b.n	8005c0c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b78:	4b2f      	ldr	r3, [pc, #188]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	099b      	lsrs	r3, r3, #6
 8005b7e:	f04f 0400 	mov.w	r4, #0
 8005b82:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005b86:	f04f 0200 	mov.w	r2, #0
 8005b8a:	ea03 0501 	and.w	r5, r3, r1
 8005b8e:	ea04 0602 	and.w	r6, r4, r2
 8005b92:	4629      	mov	r1, r5
 8005b94:	4632      	mov	r2, r6
 8005b96:	f04f 0300 	mov.w	r3, #0
 8005b9a:	f04f 0400 	mov.w	r4, #0
 8005b9e:	0154      	lsls	r4, r2, #5
 8005ba0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005ba4:	014b      	lsls	r3, r1, #5
 8005ba6:	4619      	mov	r1, r3
 8005ba8:	4622      	mov	r2, r4
 8005baa:	1b49      	subs	r1, r1, r5
 8005bac:	eb62 0206 	sbc.w	r2, r2, r6
 8005bb0:	f04f 0300 	mov.w	r3, #0
 8005bb4:	f04f 0400 	mov.w	r4, #0
 8005bb8:	0194      	lsls	r4, r2, #6
 8005bba:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005bbe:	018b      	lsls	r3, r1, #6
 8005bc0:	1a5b      	subs	r3, r3, r1
 8005bc2:	eb64 0402 	sbc.w	r4, r4, r2
 8005bc6:	f04f 0100 	mov.w	r1, #0
 8005bca:	f04f 0200 	mov.w	r2, #0
 8005bce:	00e2      	lsls	r2, r4, #3
 8005bd0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005bd4:	00d9      	lsls	r1, r3, #3
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	4614      	mov	r4, r2
 8005bda:	195b      	adds	r3, r3, r5
 8005bdc:	eb44 0406 	adc.w	r4, r4, r6
 8005be0:	f04f 0100 	mov.w	r1, #0
 8005be4:	f04f 0200 	mov.w	r2, #0
 8005be8:	02a2      	lsls	r2, r4, #10
 8005bea:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005bee:	0299      	lsls	r1, r3, #10
 8005bf0:	460b      	mov	r3, r1
 8005bf2:	4614      	mov	r4, r2
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	4621      	mov	r1, r4
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f04f 0400 	mov.w	r4, #0
 8005bfe:	461a      	mov	r2, r3
 8005c00:	4623      	mov	r3, r4
 8005c02:	f7fb f849 	bl	8000c98 <__aeabi_uldivmod>
 8005c06:	4603      	mov	r3, r0
 8005c08:	460c      	mov	r4, r1
 8005c0a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005c0c:	4b0a      	ldr	r3, [pc, #40]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	0c1b      	lsrs	r3, r3, #16
 8005c12:	f003 0303 	and.w	r3, r3, #3
 8005c16:	3301      	adds	r3, #1
 8005c18:	005b      	lsls	r3, r3, #1
 8005c1a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c24:	60bb      	str	r3, [r7, #8]
      break;
 8005c26:	e002      	b.n	8005c2e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c28:	4b04      	ldr	r3, [pc, #16]	; (8005c3c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005c2a:	60bb      	str	r3, [r7, #8]
      break;
 8005c2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c2e:	68bb      	ldr	r3, [r7, #8]
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3714      	adds	r7, #20
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c38:	40023800 	.word	0x40023800
 8005c3c:	00f42400 	.word	0x00f42400
 8005c40:	007a1200 	.word	0x007a1200

08005c44 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c44:	b480      	push	{r7}
 8005c46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c48:	4b03      	ldr	r3, [pc, #12]	; (8005c58 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	20000000 	.word	0x20000000

08005c5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005c60:	f7ff fff0 	bl	8005c44 <HAL_RCC_GetHCLKFreq>
 8005c64:	4601      	mov	r1, r0
 8005c66:	4b05      	ldr	r3, [pc, #20]	; (8005c7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	0a9b      	lsrs	r3, r3, #10
 8005c6c:	f003 0307 	and.w	r3, r3, #7
 8005c70:	4a03      	ldr	r2, [pc, #12]	; (8005c80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c72:	5cd3      	ldrb	r3, [r2, r3]
 8005c74:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	40023800 	.word	0x40023800
 8005c80:	0800f9bc 	.word	0x0800f9bc

08005c84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c88:	f7ff ffdc 	bl	8005c44 <HAL_RCC_GetHCLKFreq>
 8005c8c:	4601      	mov	r1, r0
 8005c8e:	4b05      	ldr	r3, [pc, #20]	; (8005ca4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	0b5b      	lsrs	r3, r3, #13
 8005c94:	f003 0307 	and.w	r3, r3, #7
 8005c98:	4a03      	ldr	r2, [pc, #12]	; (8005ca8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c9a:	5cd3      	ldrb	r3, [r2, r3]
 8005c9c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	40023800 	.word	0x40023800
 8005ca8:	0800f9bc 	.word	0x0800f9bc

08005cac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
 8005cb4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	220f      	movs	r2, #15
 8005cba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005cbc:	4b12      	ldr	r3, [pc, #72]	; (8005d08 <HAL_RCC_GetClockConfig+0x5c>)
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	f003 0203 	and.w	r2, r3, #3
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005cc8:	4b0f      	ldr	r3, [pc, #60]	; (8005d08 <HAL_RCC_GetClockConfig+0x5c>)
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005cd4:	4b0c      	ldr	r3, [pc, #48]	; (8005d08 <HAL_RCC_GetClockConfig+0x5c>)
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005ce0:	4b09      	ldr	r3, [pc, #36]	; (8005d08 <HAL_RCC_GetClockConfig+0x5c>)
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	08db      	lsrs	r3, r3, #3
 8005ce6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005cee:	4b07      	ldr	r3, [pc, #28]	; (8005d0c <HAL_RCC_GetClockConfig+0x60>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 020f 	and.w	r2, r3, #15
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	601a      	str	r2, [r3, #0]
}
 8005cfa:	bf00      	nop
 8005cfc:	370c      	adds	r7, #12
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	40023800 	.word	0x40023800
 8005d0c:	40023c00 	.word	0x40023c00

08005d10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b088      	sub	sp, #32
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8005d20:	2300      	movs	r3, #0
 8005d22:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005d24:	2300      	movs	r3, #0
 8005d26:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d012      	beq.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005d34:	4b65      	ldr	r3, [pc, #404]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	4a64      	ldr	r2, [pc, #400]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d3a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005d3e:	6093      	str	r3, [r2, #8]
 8005d40:	4b62      	ldr	r3, [pc, #392]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d42:	689a      	ldr	r2, [r3, #8]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d48:	4960      	ldr	r1, [pc, #384]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d101      	bne.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8005d56:	2301      	movs	r3, #1
 8005d58:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d017      	beq.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d66:	4b59      	ldr	r3, [pc, #356]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d74:	4955      	ldr	r1, [pc, #340]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d76:	4313      	orrs	r3, r2
 8005d78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d84:	d101      	bne.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8005d86:	2301      	movs	r3, #1
 8005d88:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d101      	bne.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8005d92:	2301      	movs	r3, #1
 8005d94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d017      	beq.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005da2:	4b4a      	ldr	r3, [pc, #296]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005da4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005da8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db0:	4946      	ldr	r1, [pc, #280]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005db2:	4313      	orrs	r3, r2
 8005db4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dbc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005dc0:	d101      	bne.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d101      	bne.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0320 	and.w	r3, r3, #32
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	f000 808b 	beq.w	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005de0:	4b3a      	ldr	r3, [pc, #232]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de4:	4a39      	ldr	r2, [pc, #228]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005de6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005dea:	6413      	str	r3, [r2, #64]	; 0x40
 8005dec:	4b37      	ldr	r3, [pc, #220]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005df4:	60fb      	str	r3, [r7, #12]
 8005df6:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005df8:	4b35      	ldr	r3, [pc, #212]	; (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a34      	ldr	r2, [pc, #208]	; (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005dfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e04:	f7fd feae 	bl	8003b64 <HAL_GetTick>
 8005e08:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005e0a:	e008      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e0c:	f7fd feaa 	bl	8003b64 <HAL_GetTick>
 8005e10:	4602      	mov	r2, r0
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	2b64      	cmp	r3, #100	; 0x64
 8005e18:	d901      	bls.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	e2ba      	b.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005e1e:	4b2c      	ldr	r3, [pc, #176]	; (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d0f0      	beq.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005e2a:	4b28      	ldr	r3, [pc, #160]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e32:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d035      	beq.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e42:	693a      	ldr	r2, [r7, #16]
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d02e      	beq.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005e48:	4b20      	ldr	r3, [pc, #128]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e50:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005e52:	4b1e      	ldr	r3, [pc, #120]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005e54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e56:	4a1d      	ldr	r2, [pc, #116]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005e58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e5c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005e5e:	4b1b      	ldr	r3, [pc, #108]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e62:	4a1a      	ldr	r2, [pc, #104]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005e64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e68:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005e6a:	4a18      	ldr	r2, [pc, #96]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005e6c:	693b      	ldr	r3, [r7, #16]
 8005e6e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005e70:	4b16      	ldr	r3, [pc, #88]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e74:	f003 0301 	and.w	r3, r3, #1
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d114      	bne.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e7c:	f7fd fe72 	bl	8003b64 <HAL_GetTick>
 8005e80:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e82:	e00a      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e84:	f7fd fe6e 	bl	8003b64 <HAL_GetTick>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	1ad3      	subs	r3, r2, r3
 8005e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d901      	bls.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8005e96:	2303      	movs	r3, #3
 8005e98:	e27c      	b.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x684>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e9a:	4b0c      	ldr	r3, [pc, #48]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e9e:	f003 0302 	and.w	r3, r3, #2
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d0ee      	beq.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005eae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005eb2:	d111      	bne.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8005eb4:	4b05      	ldr	r3, [pc, #20]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8005ec0:	4b04      	ldr	r3, [pc, #16]	; (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005ec2:	400b      	ands	r3, r1
 8005ec4:	4901      	ldr	r1, [pc, #4]	; (8005ecc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	608b      	str	r3, [r1, #8]
 8005eca:	e00b      	b.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8005ecc:	40023800 	.word	0x40023800
 8005ed0:	40007000 	.word	0x40007000
 8005ed4:	0ffffcff 	.word	0x0ffffcff
 8005ed8:	4ba3      	ldr	r3, [pc, #652]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	4aa2      	ldr	r2, [pc, #648]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005ede:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005ee2:	6093      	str	r3, [r2, #8]
 8005ee4:	4ba0      	ldr	r3, [pc, #640]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005ee6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ef0:	499d      	ldr	r1, [pc, #628]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0310 	and.w	r3, r3, #16
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d010      	beq.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005f02:	4b99      	ldr	r3, [pc, #612]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f08:	4a97      	ldr	r2, [pc, #604]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f0e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005f12:	4b95      	ldr	r3, [pc, #596]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f14:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f1c:	4992      	ldr	r1, [pc, #584]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d00a      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f30:	4b8d      	ldr	r3, [pc, #564]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f36:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f3e:	498a      	ldr	r1, [pc, #552]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f40:	4313      	orrs	r3, r2
 8005f42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00a      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005f52:	4b85      	ldr	r3, [pc, #532]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f58:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f60:	4981      	ldr	r1, [pc, #516]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f62:	4313      	orrs	r3, r2
 8005f64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00a      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005f74:	4b7c      	ldr	r3, [pc, #496]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f7a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f82:	4979      	ldr	r1, [pc, #484]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00a      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f96:	4b74      	ldr	r3, [pc, #464]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f9c:	f023 0203 	bic.w	r2, r3, #3
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fa4:	4970      	ldr	r1, [pc, #448]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d00a      	beq.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005fb8:	4b6b      	ldr	r3, [pc, #428]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fbe:	f023 020c 	bic.w	r2, r3, #12
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc6:	4968      	ldr	r1, [pc, #416]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00a      	beq.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005fda:	4b63      	ldr	r3, [pc, #396]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fe0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fe8:	495f      	ldr	r1, [pc, #380]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00a      	beq.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005ffc:	4b5a      	ldr	r3, [pc, #360]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006002:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800600a:	4957      	ldr	r1, [pc, #348]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800600c:	4313      	orrs	r3, r2
 800600e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00a      	beq.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800601e:	4b52      	ldr	r3, [pc, #328]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006020:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006024:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800602c:	494e      	ldr	r1, [pc, #312]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800602e:	4313      	orrs	r3, r2
 8006030:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800603c:	2b00      	cmp	r3, #0
 800603e:	d00a      	beq.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006040:	4b49      	ldr	r3, [pc, #292]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006042:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006046:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800604e:	4946      	ldr	r1, [pc, #280]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006050:	4313      	orrs	r3, r2
 8006052:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00a      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006062:	4b41      	ldr	r3, [pc, #260]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006064:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006068:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006070:	493d      	ldr	r1, [pc, #244]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006072:	4313      	orrs	r3, r2
 8006074:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d00a      	beq.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006084:	4b38      	ldr	r3, [pc, #224]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800608a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006092:	4935      	ldr	r1, [pc, #212]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006094:	4313      	orrs	r3, r2
 8006096:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d011      	beq.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80060a6:	4b30      	ldr	r3, [pc, #192]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80060a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060ac:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060b4:	492c      	ldr	r1, [pc, #176]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80060b6:	4313      	orrs	r3, r2
 80060b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80060c4:	d101      	bne.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 80060c6:	2301      	movs	r3, #1
 80060c8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00a      	beq.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80060d6:	4b24      	ldr	r3, [pc, #144]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80060d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060dc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060e4:	4920      	ldr	r1, [pc, #128]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80060e6:	4313      	orrs	r3, r2
 80060e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00a      	beq.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80060f8:	4b1b      	ldr	r3, [pc, #108]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80060fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060fe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006106:	4918      	ldr	r1, [pc, #96]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006108:	4313      	orrs	r3, r2
 800610a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00a      	beq.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800611a:	4b13      	ldr	r3, [pc, #76]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800611c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006120:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006128:	490f      	ldr	r1, [pc, #60]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800612a:	4313      	orrs	r3, r2
 800612c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	2b01      	cmp	r3, #1
 8006134:	d005      	beq.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x432>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800613e:	f040 809c 	bne.w	800627a <HAL_RCCEx_PeriphCLKConfig+0x56a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006142:	4b09      	ldr	r3, [pc, #36]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a08      	ldr	r2, [pc, #32]	; (8006168 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8006148:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800614c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800614e:	f7fd fd09 	bl	8003b64 <HAL_GetTick>
 8006152:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006154:	e00a      	b.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006156:	f7fd fd05 	bl	8003b64 <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	2b64      	cmp	r3, #100	; 0x64
 8006162:	d903      	bls.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006164:	2303      	movs	r3, #3
 8006166:	e115      	b.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8006168:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800616c:	4b8b      	ldr	r3, [pc, #556]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d1ee      	bne.n	8006156 <HAL_RCCEx_PeriphCLKConfig+0x446>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 0301 	and.w	r3, r3, #1
 8006180:	2b00      	cmp	r3, #0
 8006182:	d017      	beq.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006188:	2b00      	cmp	r3, #0
 800618a:	d113      	bne.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800618c:	4b83      	ldr	r3, [pc, #524]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800618e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006192:	0e1b      	lsrs	r3, r3, #24
 8006194:	f003 030f 	and.w	r3, r3, #15
 8006198:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	019a      	lsls	r2, r3, #6
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	061b      	lsls	r3, r3, #24
 80061a4:	431a      	orrs	r2, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	071b      	lsls	r3, r3, #28
 80061ac:	497b      	ldr	r1, [pc, #492]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80061ae:	4313      	orrs	r3, r2
 80061b0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d004      	beq.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061c8:	d00a      	beq.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d024      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x510>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061de:	d11f      	bne.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x510>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80061e0:	4b6e      	ldr	r3, [pc, #440]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80061e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061e6:	0f1b      	lsrs	r3, r3, #28
 80061e8:	f003 0307 	and.w	r3, r3, #7
 80061ec:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	019a      	lsls	r2, r3, #6
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	061b      	lsls	r3, r3, #24
 80061fa:	431a      	orrs	r2, r3
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	071b      	lsls	r3, r3, #28
 8006200:	4966      	ldr	r1, [pc, #408]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006202:	4313      	orrs	r3, r2
 8006204:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006208:	4b64      	ldr	r3, [pc, #400]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800620a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800620e:	f023 021f 	bic.w	r2, r3, #31
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	69db      	ldr	r3, [r3, #28]
 8006216:	3b01      	subs	r3, #1
 8006218:	4960      	ldr	r1, [pc, #384]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800621a:	4313      	orrs	r3, r2
 800621c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006228:	2b00      	cmp	r3, #0
 800622a:	d00d      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x538>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	019a      	lsls	r2, r3, #6
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	061b      	lsls	r3, r3, #24
 8006238:	431a      	orrs	r2, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	071b      	lsls	r3, r3, #28
 8006240:	4956      	ldr	r1, [pc, #344]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006242:	4313      	orrs	r3, r2
 8006244:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006248:	4b54      	ldr	r3, [pc, #336]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a53      	ldr	r2, [pc, #332]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800624e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006252:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006254:	f7fd fc86 	bl	8003b64 <HAL_GetTick>
 8006258:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800625a:	e008      	b.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800625c:	f7fd fc82 	bl	8003b64 <HAL_GetTick>
 8006260:	4602      	mov	r2, r0
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	2b64      	cmp	r3, #100	; 0x64
 8006268:	d901      	bls.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x55e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800626a:	2303      	movs	r3, #3
 800626c:	e092      	b.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800626e:	4b4b      	ldr	r3, [pc, #300]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006276:	2b00      	cmp	r3, #0
 8006278:	d0f0      	beq.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x54c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800627a:	69bb      	ldr	r3, [r7, #24]
 800627c:	2b01      	cmp	r3, #1
 800627e:	f040 8088 	bne.w	8006392 <HAL_RCCEx_PeriphCLKConfig+0x682>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006282:	4b46      	ldr	r3, [pc, #280]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a45      	ldr	r2, [pc, #276]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006288:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800628c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800628e:	f7fd fc69 	bl	8003b64 <HAL_GetTick>
 8006292:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006294:	e008      	b.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x598>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006296:	f7fd fc65 	bl	8003b64 <HAL_GetTick>
 800629a:	4602      	mov	r2, r0
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	1ad3      	subs	r3, r2, r3
 80062a0:	2b64      	cmp	r3, #100	; 0x64
 80062a2:	d901      	bls.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x598>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80062a4:	2303      	movs	r3, #3
 80062a6:	e075      	b.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80062a8:	4b3c      	ldr	r3, [pc, #240]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80062b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062b4:	d0ef      	beq.n	8006296 <HAL_RCCEx_PeriphCLKConfig+0x586>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d003      	beq.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x5ba>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d009      	beq.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x5ce>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d024      	beq.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x610>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d120      	bne.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x610>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80062de:	4b2f      	ldr	r3, [pc, #188]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80062e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062e4:	0c1b      	lsrs	r3, r3, #16
 80062e6:	f003 0303 	and.w	r3, r3, #3
 80062ea:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	019a      	lsls	r2, r3, #6
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	041b      	lsls	r3, r3, #16
 80062f6:	431a      	orrs	r2, r3
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	695b      	ldr	r3, [r3, #20]
 80062fc:	061b      	lsls	r3, r3, #24
 80062fe:	4927      	ldr	r1, [pc, #156]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006300:	4313      	orrs	r3, r2
 8006302:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006306:	4b25      	ldr	r3, [pc, #148]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006308:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800630c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6a1b      	ldr	r3, [r3, #32]
 8006314:	3b01      	subs	r3, #1
 8006316:	021b      	lsls	r3, r3, #8
 8006318:	4920      	ldr	r1, [pc, #128]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800631a:	4313      	orrs	r3, r2
 800631c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006328:	2b00      	cmp	r3, #0
 800632a:	d018      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006330:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006334:	d113      	bne.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x64e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006336:	4b19      	ldr	r3, [pc, #100]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006338:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800633c:	0e1b      	lsrs	r3, r3, #24
 800633e:	f003 030f 	and.w	r3, r3, #15
 8006342:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	019a      	lsls	r2, r3, #6
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	699b      	ldr	r3, [r3, #24]
 800634e:	041b      	lsls	r3, r3, #16
 8006350:	431a      	orrs	r2, r3
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	061b      	lsls	r3, r3, #24
 8006356:	4911      	ldr	r1, [pc, #68]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006358:	4313      	orrs	r3, r2
 800635a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800635e:	4b0f      	ldr	r3, [pc, #60]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a0e      	ldr	r2, [pc, #56]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006364:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006368:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800636a:	f7fd fbfb 	bl	8003b64 <HAL_GetTick>
 800636e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006370:	e008      	b.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0x674>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006372:	f7fd fbf7 	bl	8003b64 <HAL_GetTick>
 8006376:	4602      	mov	r2, r0
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	2b64      	cmp	r3, #100	; 0x64
 800637e:	d901      	bls.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0x674>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006380:	2303      	movs	r3, #3
 8006382:	e007      	b.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006384:	4b05      	ldr	r3, [pc, #20]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800638c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006390:	d1ef      	bne.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x662>
      }
    }
  }
  return HAL_OK;
 8006392:	2300      	movs	r3, #0
}
 8006394:	4618      	mov	r0, r3
 8006396:	3720      	adds	r7, #32
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}
 800639c:	40023800 	.word	0x40023800

080063a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b084      	sub	sp, #16
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e084      	b.n	80064bc <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2200      	movs	r2, #0
 80063b6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d106      	bne.n	80063d2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f7fd f8ad 	bl	800352c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2202      	movs	r2, #2
 80063d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063e8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80063f2:	d902      	bls.n	80063fa <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80063f4:	2300      	movs	r3, #0
 80063f6:	60fb      	str	r3, [r7, #12]
 80063f8:	e002      	b.n	8006400 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80063fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80063fe:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006408:	d007      	beq.n	800641a <HAL_SPI_Init+0x7a>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006412:	d002      	beq.n	800641a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800641e:	2b00      	cmp	r3, #0
 8006420:	d10b      	bne.n	800643a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800642a:	d903      	bls.n	8006434 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2202      	movs	r2, #2
 8006430:	631a      	str	r2, [r3, #48]	; 0x30
 8006432:	e002      	b.n	800643a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	685a      	ldr	r2, [r3, #4]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	431a      	orrs	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	691b      	ldr	r3, [r3, #16]
 8006448:	431a      	orrs	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	695b      	ldr	r3, [r3, #20]
 800644e:	431a      	orrs	r2, r3
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	699b      	ldr	r3, [r3, #24]
 8006454:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006458:	431a      	orrs	r2, r3
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	69db      	ldr	r3, [r3, #28]
 800645e:	431a      	orrs	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6a1b      	ldr	r3, [r3, #32]
 8006464:	ea42 0103 	orr.w	r1, r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	430a      	orrs	r2, r1
 8006472:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	699b      	ldr	r3, [r3, #24]
 8006478:	0c1b      	lsrs	r3, r3, #16
 800647a:	f003 0204 	and.w	r2, r3, #4
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006482:	431a      	orrs	r2, r3
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006488:	431a      	orrs	r2, r3
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	ea42 0103 	orr.w	r1, r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	68fa      	ldr	r2, [r7, #12]
 8006498:	430a      	orrs	r2, r1
 800649a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	69da      	ldr	r2, [r3, #28]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064aa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2201      	movs	r2, #1
 80064b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80064ba:	2300      	movs	r3, #0
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3710      	adds	r7, #16
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}

080064c4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b088      	sub	sp, #32
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	60f8      	str	r0, [r7, #12]
 80064cc:	60b9      	str	r1, [r7, #8]
 80064ce:	603b      	str	r3, [r7, #0]
 80064d0:	4613      	mov	r3, r2
 80064d2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80064d4:	2300      	movs	r3, #0
 80064d6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d101      	bne.n	80064e6 <HAL_SPI_Transmit+0x22>
 80064e2:	2302      	movs	r3, #2
 80064e4:	e150      	b.n	8006788 <HAL_SPI_Transmit+0x2c4>
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2201      	movs	r2, #1
 80064ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064ee:	f7fd fb39 	bl	8003b64 <HAL_GetTick>
 80064f2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80064f4:	88fb      	ldrh	r3, [r7, #6]
 80064f6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80064fe:	b2db      	uxtb	r3, r3
 8006500:	2b01      	cmp	r3, #1
 8006502:	d002      	beq.n	800650a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006504:	2302      	movs	r3, #2
 8006506:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006508:	e135      	b.n	8006776 <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d002      	beq.n	8006516 <HAL_SPI_Transmit+0x52>
 8006510:	88fb      	ldrh	r3, [r7, #6]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d102      	bne.n	800651c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	77fb      	strb	r3, [r7, #31]
    goto error;
 800651a:	e12c      	b.n	8006776 <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2203      	movs	r2, #3
 8006520:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	68ba      	ldr	r2, [r7, #8]
 800652e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	88fa      	ldrh	r2, [r7, #6]
 8006534:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	88fa      	ldrh	r2, [r7, #6]
 800653a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2200      	movs	r2, #0
 800654e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2200      	movs	r2, #0
 800655c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006566:	d107      	bne.n	8006578 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006576:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006582:	2b40      	cmp	r3, #64	; 0x40
 8006584:	d007      	beq.n	8006596 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	681a      	ldr	r2, [r3, #0]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006594:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800659e:	d94b      	bls.n	8006638 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d002      	beq.n	80065ae <HAL_SPI_Transmit+0xea>
 80065a8:	8afb      	ldrh	r3, [r7, #22]
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d13e      	bne.n	800662c <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b2:	881a      	ldrh	r2, [r3, #0]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065be:	1c9a      	adds	r2, r3, #2
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	3b01      	subs	r3, #1
 80065cc:	b29a      	uxth	r2, r3
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80065d2:	e02b      	b.n	800662c <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	f003 0302 	and.w	r3, r3, #2
 80065de:	2b02      	cmp	r3, #2
 80065e0:	d112      	bne.n	8006608 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e6:	881a      	ldrh	r2, [r3, #0]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f2:	1c9a      	adds	r2, r3, #2
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	3b01      	subs	r3, #1
 8006600:	b29a      	uxth	r2, r3
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006606:	e011      	b.n	800662c <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006608:	f7fd faac 	bl	8003b64 <HAL_GetTick>
 800660c:	4602      	mov	r2, r0
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	1ad3      	subs	r3, r2, r3
 8006612:	683a      	ldr	r2, [r7, #0]
 8006614:	429a      	cmp	r2, r3
 8006616:	d803      	bhi.n	8006620 <HAL_SPI_Transmit+0x15c>
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800661e:	d102      	bne.n	8006626 <HAL_SPI_Transmit+0x162>
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d102      	bne.n	800662c <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	77fb      	strb	r3, [r7, #31]
          goto error;
 800662a:	e0a4      	b.n	8006776 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006630:	b29b      	uxth	r3, r3
 8006632:	2b00      	cmp	r3, #0
 8006634:	d1ce      	bne.n	80065d4 <HAL_SPI_Transmit+0x110>
 8006636:	e07c      	b.n	8006732 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d002      	beq.n	8006646 <HAL_SPI_Transmit+0x182>
 8006640:	8afb      	ldrh	r3, [r7, #22]
 8006642:	2b01      	cmp	r3, #1
 8006644:	d170      	bne.n	8006728 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800664a:	b29b      	uxth	r3, r3
 800664c:	2b01      	cmp	r3, #1
 800664e:	d912      	bls.n	8006676 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006654:	881a      	ldrh	r2, [r3, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006660:	1c9a      	adds	r2, r3, #2
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800666a:	b29b      	uxth	r3, r3
 800666c:	3b02      	subs	r3, #2
 800666e:	b29a      	uxth	r2, r3
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006674:	e058      	b.n	8006728 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	330c      	adds	r3, #12
 8006680:	7812      	ldrb	r2, [r2, #0]
 8006682:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006688:	1c5a      	adds	r2, r3, #1
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006692:	b29b      	uxth	r3, r3
 8006694:	3b01      	subs	r3, #1
 8006696:	b29a      	uxth	r2, r3
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800669c:	e044      	b.n	8006728 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f003 0302 	and.w	r3, r3, #2
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d12b      	bne.n	8006704 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d912      	bls.n	80066dc <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ba:	881a      	ldrh	r2, [r3, #0]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066c6:	1c9a      	adds	r2, r3, #2
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	3b02      	subs	r3, #2
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80066da:	e025      	b.n	8006728 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	330c      	adds	r3, #12
 80066e6:	7812      	ldrb	r2, [r2, #0]
 80066e8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ee:	1c5a      	adds	r2, r3, #1
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	3b01      	subs	r3, #1
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006702:	e011      	b.n	8006728 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006704:	f7fd fa2e 	bl	8003b64 <HAL_GetTick>
 8006708:	4602      	mov	r2, r0
 800670a:	69bb      	ldr	r3, [r7, #24]
 800670c:	1ad3      	subs	r3, r2, r3
 800670e:	683a      	ldr	r2, [r7, #0]
 8006710:	429a      	cmp	r2, r3
 8006712:	d803      	bhi.n	800671c <HAL_SPI_Transmit+0x258>
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800671a:	d102      	bne.n	8006722 <HAL_SPI_Transmit+0x25e>
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d102      	bne.n	8006728 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8006722:	2303      	movs	r3, #3
 8006724:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006726:	e026      	b.n	8006776 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800672c:	b29b      	uxth	r3, r3
 800672e:	2b00      	cmp	r3, #0
 8006730:	d1b5      	bne.n	800669e <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006732:	69ba      	ldr	r2, [r7, #24]
 8006734:	6839      	ldr	r1, [r7, #0]
 8006736:	68f8      	ldr	r0, [r7, #12]
 8006738:	f000 fb14 	bl	8006d64 <SPI_EndRxTxTransaction>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d002      	beq.n	8006748 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2220      	movs	r2, #32
 8006746:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d10a      	bne.n	8006766 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006750:	2300      	movs	r3, #0
 8006752:	613b      	str	r3, [r7, #16]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	613b      	str	r3, [r7, #16]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	613b      	str	r3, [r7, #16]
 8006764:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800676a:	2b00      	cmp	r3, #0
 800676c:	d002      	beq.n	8006774 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	77fb      	strb	r3, [r7, #31]
 8006772:	e000      	b.n	8006776 <HAL_SPI_Transmit+0x2b2>
  }

error:
 8006774:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2201      	movs	r2, #1
 800677a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2200      	movs	r2, #0
 8006782:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006786:	7ffb      	ldrb	r3, [r7, #31]
}
 8006788:	4618      	mov	r0, r3
 800678a:	3720      	adds	r7, #32
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}

08006790 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b08a      	sub	sp, #40	; 0x28
 8006794:	af00      	add	r7, sp, #0
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	607a      	str	r2, [r7, #4]
 800679c:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800679e:	2301      	movs	r3, #1
 80067a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80067a2:	2300      	movs	r3, #0
 80067a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d101      	bne.n	80067b6 <HAL_SPI_TransmitReceive+0x26>
 80067b2:	2302      	movs	r3, #2
 80067b4:	e1fb      	b.n	8006bae <HAL_SPI_TransmitReceive+0x41e>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2201      	movs	r2, #1
 80067ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067be:	f7fd f9d1 	bl	8003b64 <HAL_GetTick>
 80067c2:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80067ca:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80067d2:	887b      	ldrh	r3, [r7, #2]
 80067d4:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80067d6:	887b      	ldrh	r3, [r7, #2]
 80067d8:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80067da:	7efb      	ldrb	r3, [r7, #27]
 80067dc:	2b01      	cmp	r3, #1
 80067de:	d00e      	beq.n	80067fe <HAL_SPI_TransmitReceive+0x6e>
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067e6:	d106      	bne.n	80067f6 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d102      	bne.n	80067f6 <HAL_SPI_TransmitReceive+0x66>
 80067f0:	7efb      	ldrb	r3, [r7, #27]
 80067f2:	2b04      	cmp	r3, #4
 80067f4:	d003      	beq.n	80067fe <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80067f6:	2302      	movs	r3, #2
 80067f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80067fc:	e1cd      	b.n	8006b9a <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d005      	beq.n	8006810 <HAL_SPI_TransmitReceive+0x80>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d002      	beq.n	8006810 <HAL_SPI_TransmitReceive+0x80>
 800680a:	887b      	ldrh	r3, [r7, #2]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d103      	bne.n	8006818 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006816:	e1c0      	b.n	8006b9a <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800681e:	b2db      	uxtb	r3, r3
 8006820:	2b04      	cmp	r3, #4
 8006822:	d003      	beq.n	800682c <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2205      	movs	r2, #5
 8006828:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2200      	movs	r2, #0
 8006830:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	887a      	ldrh	r2, [r7, #2]
 800683c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	887a      	ldrh	r2, [r7, #2]
 8006844:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	68ba      	ldr	r2, [r7, #8]
 800684c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	887a      	ldrh	r2, [r7, #2]
 8006852:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	887a      	ldrh	r2, [r7, #2]
 8006858:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2200      	movs	r2, #0
 8006864:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800686e:	d802      	bhi.n	8006876 <HAL_SPI_TransmitReceive+0xe6>
 8006870:	8a3b      	ldrh	r3, [r7, #16]
 8006872:	2b01      	cmp	r3, #1
 8006874:	d908      	bls.n	8006888 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	685a      	ldr	r2, [r3, #4]
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006884:	605a      	str	r2, [r3, #4]
 8006886:	e007      	b.n	8006898 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	685a      	ldr	r2, [r3, #4]
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006896:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068a2:	2b40      	cmp	r3, #64	; 0x40
 80068a4:	d007      	beq.n	80068b6 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	68db      	ldr	r3, [r3, #12]
 80068ba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80068be:	d97c      	bls.n	80069ba <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d002      	beq.n	80068ce <HAL_SPI_TransmitReceive+0x13e>
 80068c8:	8a7b      	ldrh	r3, [r7, #18]
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d169      	bne.n	80069a2 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068d2:	881a      	ldrh	r2, [r3, #0]
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068de:	1c9a      	adds	r2, r3, #2
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	3b01      	subs	r3, #1
 80068ec:	b29a      	uxth	r2, r3
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068f2:	e056      	b.n	80069a2 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	f003 0302 	and.w	r3, r3, #2
 80068fe:	2b02      	cmp	r3, #2
 8006900:	d11b      	bne.n	800693a <HAL_SPI_TransmitReceive+0x1aa>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006906:	b29b      	uxth	r3, r3
 8006908:	2b00      	cmp	r3, #0
 800690a:	d016      	beq.n	800693a <HAL_SPI_TransmitReceive+0x1aa>
 800690c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690e:	2b01      	cmp	r3, #1
 8006910:	d113      	bne.n	800693a <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006916:	881a      	ldrh	r2, [r3, #0]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006922:	1c9a      	adds	r2, r3, #2
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800692c:	b29b      	uxth	r3, r3
 800692e:	3b01      	subs	r3, #1
 8006930:	b29a      	uxth	r2, r3
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006936:	2300      	movs	r3, #0
 8006938:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	f003 0301 	and.w	r3, r3, #1
 8006944:	2b01      	cmp	r3, #1
 8006946:	d11c      	bne.n	8006982 <HAL_SPI_TransmitReceive+0x1f2>
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800694e:	b29b      	uxth	r3, r3
 8006950:	2b00      	cmp	r3, #0
 8006952:	d016      	beq.n	8006982 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68da      	ldr	r2, [r3, #12]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800695e:	b292      	uxth	r2, r2
 8006960:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006966:	1c9a      	adds	r2, r3, #2
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006972:	b29b      	uxth	r3, r3
 8006974:	3b01      	subs	r3, #1
 8006976:	b29a      	uxth	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800697e:	2301      	movs	r3, #1
 8006980:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006982:	f7fd f8ef 	bl	8003b64 <HAL_GetTick>
 8006986:	4602      	mov	r2, r0
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800698e:	429a      	cmp	r2, r3
 8006990:	d807      	bhi.n	80069a2 <HAL_SPI_TransmitReceive+0x212>
 8006992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006994:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006998:	d003      	beq.n	80069a2 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800699a:	2303      	movs	r3, #3
 800699c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80069a0:	e0fb      	b.n	8006b9a <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1a3      	bne.n	80068f4 <HAL_SPI_TransmitReceive+0x164>
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d19d      	bne.n	80068f4 <HAL_SPI_TransmitReceive+0x164>
 80069b8:	e0df      	b.n	8006b7a <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d003      	beq.n	80069ca <HAL_SPI_TransmitReceive+0x23a>
 80069c2:	8a7b      	ldrh	r3, [r7, #18]
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	f040 80cb 	bne.w	8006b60 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d912      	bls.n	80069fa <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069d8:	881a      	ldrh	r2, [r3, #0]
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069e4:	1c9a      	adds	r2, r3, #2
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	3b02      	subs	r3, #2
 80069f2:	b29a      	uxth	r2, r3
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80069f8:	e0b2      	b.n	8006b60 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	330c      	adds	r3, #12
 8006a04:	7812      	ldrb	r2, [r2, #0]
 8006a06:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a0c:	1c5a      	adds	r2, r3, #1
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	3b01      	subs	r3, #1
 8006a1a:	b29a      	uxth	r2, r3
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a20:	e09e      	b.n	8006b60 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	f003 0302 	and.w	r3, r3, #2
 8006a2c:	2b02      	cmp	r3, #2
 8006a2e:	d134      	bne.n	8006a9a <HAL_SPI_TransmitReceive+0x30a>
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d02f      	beq.n	8006a9a <HAL_SPI_TransmitReceive+0x30a>
 8006a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d12c      	bne.n	8006a9a <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d912      	bls.n	8006a70 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a4e:	881a      	ldrh	r2, [r3, #0]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a5a:	1c9a      	adds	r2, r3, #2
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	3b02      	subs	r3, #2
 8006a68:	b29a      	uxth	r2, r3
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006a6e:	e012      	b.n	8006a96 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	330c      	adds	r3, #12
 8006a7a:	7812      	ldrb	r2, [r2, #0]
 8006a7c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a82:	1c5a      	adds	r2, r3, #1
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	b29a      	uxth	r2, r3
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a96:	2300      	movs	r3, #0
 8006a98:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f003 0301 	and.w	r3, r3, #1
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d148      	bne.n	8006b3a <HAL_SPI_TransmitReceive+0x3aa>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d042      	beq.n	8006b3a <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d923      	bls.n	8006b08 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	68da      	ldr	r2, [r3, #12]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aca:	b292      	uxth	r2, r2
 8006acc:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ad2:	1c9a      	adds	r2, r3, #2
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	3b02      	subs	r3, #2
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d81f      	bhi.n	8006b36 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	685a      	ldr	r2, [r3, #4]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006b04:	605a      	str	r2, [r3, #4]
 8006b06:	e016      	b.n	8006b36 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f103 020c 	add.w	r2, r3, #12
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b14:	7812      	ldrb	r2, [r2, #0]
 8006b16:	b2d2      	uxtb	r2, r2
 8006b18:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1e:	1c5a      	adds	r2, r3, #1
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b36:	2301      	movs	r3, #1
 8006b38:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006b3a:	f7fd f813 	bl	8003b64 <HAL_GetTick>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	1ad3      	subs	r3, r2, r3
 8006b44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d803      	bhi.n	8006b52 <HAL_SPI_TransmitReceive+0x3c2>
 8006b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b50:	d102      	bne.n	8006b58 <HAL_SPI_TransmitReceive+0x3c8>
 8006b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d103      	bne.n	8006b60 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006b58:	2303      	movs	r3, #3
 8006b5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006b5e:	e01c      	b.n	8006b9a <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	f47f af5b 	bne.w	8006a22 <HAL_SPI_TransmitReceive+0x292>
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	f47f af54 	bne.w	8006a22 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b7a:	69fa      	ldr	r2, [r7, #28]
 8006b7c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006b7e:	68f8      	ldr	r0, [r7, #12]
 8006b80:	f000 f8f0 	bl	8006d64 <SPI_EndRxTxTransaction>
 8006b84:	4603      	mov	r3, r0
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d006      	beq.n	8006b98 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2220      	movs	r2, #32
 8006b94:	661a      	str	r2, [r3, #96]	; 0x60
 8006b96:	e000      	b.n	8006b9a <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006b98:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006baa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3728      	adds	r7, #40	; 0x28
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b084      	sub	sp, #16
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	60f8      	str	r0, [r7, #12]
 8006bbe:	60b9      	str	r1, [r7, #8]
 8006bc0:	603b      	str	r3, [r7, #0]
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006bc6:	e04c      	b.n	8006c62 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006bce:	d048      	beq.n	8006c62 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006bd0:	f7fc ffc8 	bl	8003b64 <HAL_GetTick>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	69bb      	ldr	r3, [r7, #24]
 8006bd8:	1ad3      	subs	r3, r2, r3
 8006bda:	683a      	ldr	r2, [r7, #0]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d902      	bls.n	8006be6 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d13d      	bne.n	8006c62 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	685a      	ldr	r2, [r3, #4]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006bf4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bfe:	d111      	bne.n	8006c24 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c08:	d004      	beq.n	8006c14 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c12:	d107      	bne.n	8006c24 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c2c:	d10f      	bne.n	8006c4e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c3c:	601a      	str	r2, [r3, #0]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2201      	movs	r2, #1
 8006c52:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006c5e:	2303      	movs	r3, #3
 8006c60:	e00f      	b.n	8006c82 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	689a      	ldr	r2, [r3, #8]
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	4013      	ands	r3, r2
 8006c6c:	68ba      	ldr	r2, [r7, #8]
 8006c6e:	429a      	cmp	r2, r3
 8006c70:	bf0c      	ite	eq
 8006c72:	2301      	moveq	r3, #1
 8006c74:	2300      	movne	r3, #0
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	461a      	mov	r2, r3
 8006c7a:	79fb      	ldrb	r3, [r7, #7]
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d1a3      	bne.n	8006bc8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006c80:	2300      	movs	r3, #0
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3710      	adds	r7, #16
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}

08006c8a <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c8a:	b580      	push	{r7, lr}
 8006c8c:	b084      	sub	sp, #16
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	60f8      	str	r0, [r7, #12]
 8006c92:	60b9      	str	r1, [r7, #8]
 8006c94:	607a      	str	r2, [r7, #4]
 8006c96:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8006c98:	e057      	b.n	8006d4a <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006ca0:	d106      	bne.n	8006cb0 <SPI_WaitFifoStateUntilTimeout+0x26>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d103      	bne.n	8006cb0 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	330c      	adds	r3, #12
 8006cae:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006cb6:	d048      	beq.n	8006d4a <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006cb8:	f7fc ff54 	bl	8003b64 <HAL_GetTick>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	1ad3      	subs	r3, r2, r3
 8006cc2:	683a      	ldr	r2, [r7, #0]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d902      	bls.n	8006cce <SPI_WaitFifoStateUntilTimeout+0x44>
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d13d      	bne.n	8006d4a <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	685a      	ldr	r2, [r3, #4]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006cdc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ce6:	d111      	bne.n	8006d0c <SPI_WaitFifoStateUntilTimeout+0x82>
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cf0:	d004      	beq.n	8006cfc <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cfa:	d107      	bne.n	8006d0c <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d14:	d10f      	bne.n	8006d36 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006d24:	601a      	str	r2, [r3, #0]
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2201      	movs	r2, #1
 8006d3a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2200      	movs	r2, #0
 8006d42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006d46:	2303      	movs	r3, #3
 8006d48:	e008      	b.n	8006d5c <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	689a      	ldr	r2, [r3, #8]
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	4013      	ands	r3, r2
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d19f      	bne.n	8006c9a <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3710      	adds	r7, #16
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b086      	sub	sp, #24
 8006d68:	af02      	add	r7, sp, #8
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	9300      	str	r3, [sp, #0]
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	2200      	movs	r2, #0
 8006d78:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006d7c:	68f8      	ldr	r0, [r7, #12]
 8006d7e:	f7ff ff84 	bl	8006c8a <SPI_WaitFifoStateUntilTimeout>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d007      	beq.n	8006d98 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d8c:	f043 0220 	orr.w	r2, r3, #32
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006d94:	2303      	movs	r3, #3
 8006d96:	e027      	b.n	8006de8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	9300      	str	r3, [sp, #0]
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	2180      	movs	r1, #128	; 0x80
 8006da2:	68f8      	ldr	r0, [r7, #12]
 8006da4:	f7ff ff07 	bl	8006bb6 <SPI_WaitFlagStateUntilTimeout>
 8006da8:	4603      	mov	r3, r0
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d007      	beq.n	8006dbe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006db2:	f043 0220 	orr.w	r2, r3, #32
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006dba:	2303      	movs	r3, #3
 8006dbc:	e014      	b.n	8006de8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	9300      	str	r3, [sp, #0]
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006dca:	68f8      	ldr	r0, [r7, #12]
 8006dcc:	f7ff ff5d 	bl	8006c8a <SPI_WaitFifoStateUntilTimeout>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d007      	beq.n	8006de6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dda:	f043 0220 	orr.w	r2, r3, #32
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006de2:	2303      	movs	r3, #3
 8006de4:	e000      	b.n	8006de8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3710      	adds	r7, #16
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b082      	sub	sp, #8
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d101      	bne.n	8006e02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e01d      	b.n	8006e3e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d106      	bne.n	8006e1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2200      	movs	r2, #0
 8006e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f7fc fbcc 	bl	80035b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2202      	movs	r2, #2
 8006e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681a      	ldr	r2, [r3, #0]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	3304      	adds	r3, #4
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	4610      	mov	r0, r2
 8006e30:	f000 fd02 	bl	8007838 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e3c:	2300      	movs	r3, #0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3708      	adds	r7, #8
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
	...

08006e48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b085      	sub	sp, #20
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68da      	ldr	r2, [r3, #12]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f042 0201 	orr.w	r2, r2, #1
 8006e5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	689a      	ldr	r2, [r3, #8]
 8006e66:	4b0c      	ldr	r3, [pc, #48]	; (8006e98 <HAL_TIM_Base_Start_IT+0x50>)
 8006e68:	4013      	ands	r3, r2
 8006e6a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2b06      	cmp	r3, #6
 8006e70:	d00b      	beq.n	8006e8a <HAL_TIM_Base_Start_IT+0x42>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e78:	d007      	beq.n	8006e8a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f042 0201 	orr.w	r2, r2, #1
 8006e88:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e8a:	2300      	movs	r3, #0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3714      	adds	r7, #20
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr
 8006e98:	00010007 	.word	0x00010007

08006e9c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d101      	bne.n	8006eae <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e01d      	b.n	8006eea <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d106      	bne.n	8006ec8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 f815 	bl	8006ef2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2202      	movs	r2, #2
 8006ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	3304      	adds	r3, #4
 8006ed8:	4619      	mov	r1, r3
 8006eda:	4610      	mov	r0, r2
 8006edc:	f000 fcac 	bl	8007838 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ee8:	2300      	movs	r3, #0
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3708      	adds	r7, #8
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}

08006ef2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006ef2:	b480      	push	{r7}
 8006ef4:	b083      	sub	sp, #12
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006efa:	bf00      	nop
 8006efc:	370c      	adds	r7, #12
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr

08006f06 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f06:	b580      	push	{r7, lr}
 8006f08:	b082      	sub	sp, #8
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d101      	bne.n	8006f18 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e01d      	b.n	8006f54 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d106      	bne.n	8006f32 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f000 f815 	bl	8006f5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2202      	movs	r2, #2
 8006f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	3304      	adds	r3, #4
 8006f42:	4619      	mov	r1, r3
 8006f44:	4610      	mov	r0, r2
 8006f46:	f000 fc77 	bl	8007838 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f52:	2300      	movs	r3, #0
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3708      	adds	r7, #8
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}

08006f5c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f64:	bf00      	nop
 8006f66:	370c      	adds	r7, #12
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr

08006f70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	6839      	ldr	r1, [r7, #0]
 8006f82:	4618      	mov	r0, r3
 8006f84:	f001 f878 	bl	8008078 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a17      	ldr	r2, [pc, #92]	; (8006fec <HAL_TIM_PWM_Start+0x7c>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d004      	beq.n	8006f9c <HAL_TIM_PWM_Start+0x2c>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a16      	ldr	r2, [pc, #88]	; (8006ff0 <HAL_TIM_PWM_Start+0x80>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d101      	bne.n	8006fa0 <HAL_TIM_PWM_Start+0x30>
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e000      	b.n	8006fa2 <HAL_TIM_PWM_Start+0x32>
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d007      	beq.n	8006fb6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006fb4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	689a      	ldr	r2, [r3, #8]
 8006fbc:	4b0d      	ldr	r3, [pc, #52]	; (8006ff4 <HAL_TIM_PWM_Start+0x84>)
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2b06      	cmp	r3, #6
 8006fc6:	d00b      	beq.n	8006fe0 <HAL_TIM_PWM_Start+0x70>
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fce:	d007      	beq.n	8006fe0 <HAL_TIM_PWM_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f042 0201 	orr.w	r2, r2, #1
 8006fde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006fe0:	2300      	movs	r3, #0
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3710      	adds	r7, #16
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
 8006fea:	bf00      	nop
 8006fec:	40010000 	.word	0x40010000
 8006ff0:	40010400 	.word	0x40010400
 8006ff4:	00010007 	.word	0x00010007

08006ff8 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b082      	sub	sp, #8
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d101      	bne.n	800700c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007008:	2301      	movs	r3, #1
 800700a:	e02d      	b.n	8007068 <HAL_TIM_OnePulse_Init+0x70>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007012:	b2db      	uxtb	r3, r3
 8007014:	2b00      	cmp	r3, #0
 8007016:	d106      	bne.n	8007026 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 f825 	bl	8007070 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2202      	movs	r2, #2
 800702a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681a      	ldr	r2, [r3, #0]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	3304      	adds	r3, #4
 8007036:	4619      	mov	r1, r3
 8007038:	4610      	mov	r0, r2
 800703a:	f000 fbfd 	bl	8007838 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f022 0208 	bic.w	r2, r2, #8
 800704c:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	6819      	ldr	r1, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	683a      	ldr	r2, [r7, #0]
 800705a:	430a      	orrs	r2, r1
 800705c:	601a      	str	r2, [r3, #0]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2201      	movs	r2, #1
 8007062:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007066:	2300      	movs	r3, #0
}
 8007068:	4618      	mov	r0, r3
 800706a:	3708      	adds	r7, #8
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}

08007070 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007070:	b480      	push	{r7}
 8007072:	b083      	sub	sp, #12
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007078:	bf00      	nop
 800707a:	370c      	adds	r7, #12
 800707c:	46bd      	mov	sp, r7
 800707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007082:	4770      	bx	lr

08007084 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b082      	sub	sp, #8
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	691b      	ldr	r3, [r3, #16]
 8007092:	f003 0302 	and.w	r3, r3, #2
 8007096:	2b02      	cmp	r3, #2
 8007098:	d122      	bne.n	80070e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	f003 0302 	and.w	r3, r3, #2
 80070a4:	2b02      	cmp	r3, #2
 80070a6:	d11b      	bne.n	80070e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f06f 0202 	mvn.w	r2, #2
 80070b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2201      	movs	r2, #1
 80070b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	699b      	ldr	r3, [r3, #24]
 80070be:	f003 0303 	and.w	r3, r3, #3
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d003      	beq.n	80070ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 fb98 	bl	80077fc <HAL_TIM_IC_CaptureCallback>
 80070cc:	e005      	b.n	80070da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f000 fb8a 	bl	80077e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 fb9b 	bl	8007810 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	f003 0304 	and.w	r3, r3, #4
 80070ea:	2b04      	cmp	r3, #4
 80070ec:	d122      	bne.n	8007134 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	68db      	ldr	r3, [r3, #12]
 80070f4:	f003 0304 	and.w	r3, r3, #4
 80070f8:	2b04      	cmp	r3, #4
 80070fa:	d11b      	bne.n	8007134 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f06f 0204 	mvn.w	r2, #4
 8007104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2202      	movs	r2, #2
 800710a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	699b      	ldr	r3, [r3, #24]
 8007112:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007116:	2b00      	cmp	r3, #0
 8007118:	d003      	beq.n	8007122 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 fb6e 	bl	80077fc <HAL_TIM_IC_CaptureCallback>
 8007120:	e005      	b.n	800712e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 fb60 	bl	80077e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f000 fb71 	bl	8007810 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	691b      	ldr	r3, [r3, #16]
 800713a:	f003 0308 	and.w	r3, r3, #8
 800713e:	2b08      	cmp	r3, #8
 8007140:	d122      	bne.n	8007188 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	f003 0308 	and.w	r3, r3, #8
 800714c:	2b08      	cmp	r3, #8
 800714e:	d11b      	bne.n	8007188 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f06f 0208 	mvn.w	r2, #8
 8007158:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2204      	movs	r2, #4
 800715e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	69db      	ldr	r3, [r3, #28]
 8007166:	f003 0303 	and.w	r3, r3, #3
 800716a:	2b00      	cmp	r3, #0
 800716c:	d003      	beq.n	8007176 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 fb44 	bl	80077fc <HAL_TIM_IC_CaptureCallback>
 8007174:	e005      	b.n	8007182 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 fb36 	bl	80077e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 fb47 	bl	8007810 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	691b      	ldr	r3, [r3, #16]
 800718e:	f003 0310 	and.w	r3, r3, #16
 8007192:	2b10      	cmp	r3, #16
 8007194:	d122      	bne.n	80071dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	f003 0310 	and.w	r3, r3, #16
 80071a0:	2b10      	cmp	r3, #16
 80071a2:	d11b      	bne.n	80071dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f06f 0210 	mvn.w	r2, #16
 80071ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2208      	movs	r2, #8
 80071b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	69db      	ldr	r3, [r3, #28]
 80071ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d003      	beq.n	80071ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 fb1a 	bl	80077fc <HAL_TIM_IC_CaptureCallback>
 80071c8:	e005      	b.n	80071d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f000 fb0c 	bl	80077e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 fb1d 	bl	8007810 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	691b      	ldr	r3, [r3, #16]
 80071e2:	f003 0301 	and.w	r3, r3, #1
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d10e      	bne.n	8007208 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	68db      	ldr	r3, [r3, #12]
 80071f0:	f003 0301 	and.w	r3, r3, #1
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d107      	bne.n	8007208 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f06f 0201 	mvn.w	r2, #1
 8007200:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f7fc f8c6 	bl	8003394 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007212:	2b80      	cmp	r3, #128	; 0x80
 8007214:	d10e      	bne.n	8007234 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007220:	2b80      	cmp	r3, #128	; 0x80
 8007222:	d107      	bne.n	8007234 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800722c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f001 f88e 	bl	8008350 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	691b      	ldr	r3, [r3, #16]
 800723a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800723e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007242:	d10e      	bne.n	8007262 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	68db      	ldr	r3, [r3, #12]
 800724a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800724e:	2b80      	cmp	r3, #128	; 0x80
 8007250:	d107      	bne.n	8007262 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800725a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f001 f881 	bl	8008364 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800726c:	2b40      	cmp	r3, #64	; 0x40
 800726e:	d10e      	bne.n	800728e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800727a:	2b40      	cmp	r3, #64	; 0x40
 800727c:	d107      	bne.n	800728e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007286:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 facb 	bl	8007824 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	691b      	ldr	r3, [r3, #16]
 8007294:	f003 0320 	and.w	r3, r3, #32
 8007298:	2b20      	cmp	r3, #32
 800729a:	d10e      	bne.n	80072ba <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	68db      	ldr	r3, [r3, #12]
 80072a2:	f003 0320 	and.w	r3, r3, #32
 80072a6:	2b20      	cmp	r3, #32
 80072a8:	d107      	bne.n	80072ba <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f06f 0220 	mvn.w	r2, #32
 80072b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f001 f841 	bl	800833c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072ba:	bf00      	nop
 80072bc:	3708      	adds	r7, #8
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}
	...

080072c4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60f8      	str	r0, [r7, #12]
 80072cc:	60b9      	str	r1, [r7, #8]
 80072ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	d101      	bne.n	80072de <HAL_TIM_OC_ConfigChannel+0x1a>
 80072da:	2302      	movs	r3, #2
 80072dc:	e06c      	b.n	80073b8 <HAL_TIM_OC_ConfigChannel+0xf4>
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2201      	movs	r2, #1
 80072e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2202      	movs	r2, #2
 80072ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2b14      	cmp	r3, #20
 80072f2:	d857      	bhi.n	80073a4 <HAL_TIM_OC_ConfigChannel+0xe0>
 80072f4:	a201      	add	r2, pc, #4	; (adr r2, 80072fc <HAL_TIM_OC_ConfigChannel+0x38>)
 80072f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072fa:	bf00      	nop
 80072fc:	08007351 	.word	0x08007351
 8007300:	080073a5 	.word	0x080073a5
 8007304:	080073a5 	.word	0x080073a5
 8007308:	080073a5 	.word	0x080073a5
 800730c:	0800735f 	.word	0x0800735f
 8007310:	080073a5 	.word	0x080073a5
 8007314:	080073a5 	.word	0x080073a5
 8007318:	080073a5 	.word	0x080073a5
 800731c:	0800736d 	.word	0x0800736d
 8007320:	080073a5 	.word	0x080073a5
 8007324:	080073a5 	.word	0x080073a5
 8007328:	080073a5 	.word	0x080073a5
 800732c:	0800737b 	.word	0x0800737b
 8007330:	080073a5 	.word	0x080073a5
 8007334:	080073a5 	.word	0x080073a5
 8007338:	080073a5 	.word	0x080073a5
 800733c:	08007389 	.word	0x08007389
 8007340:	080073a5 	.word	0x080073a5
 8007344:	080073a5 	.word	0x080073a5
 8007348:	080073a5 	.word	0x080073a5
 800734c:	08007397 	.word	0x08007397
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	68b9      	ldr	r1, [r7, #8]
 8007356:	4618      	mov	r0, r3
 8007358:	f000 fb0e 	bl	8007978 <TIM_OC1_SetConfig>
      break;
 800735c:	e023      	b.n	80073a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	68b9      	ldr	r1, [r7, #8]
 8007364:	4618      	mov	r0, r3
 8007366:	f000 fb79 	bl	8007a5c <TIM_OC2_SetConfig>
      break;
 800736a:	e01c      	b.n	80073a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	68b9      	ldr	r1, [r7, #8]
 8007372:	4618      	mov	r0, r3
 8007374:	f000 fbea 	bl	8007b4c <TIM_OC3_SetConfig>
      break;
 8007378:	e015      	b.n	80073a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	68b9      	ldr	r1, [r7, #8]
 8007380:	4618      	mov	r0, r3
 8007382:	f000 fc59 	bl	8007c38 <TIM_OC4_SetConfig>
      break;
 8007386:	e00e      	b.n	80073a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	68b9      	ldr	r1, [r7, #8]
 800738e:	4618      	mov	r0, r3
 8007390:	f000 fcaa 	bl	8007ce8 <TIM_OC5_SetConfig>
      break;
 8007394:	e007      	b.n	80073a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	68b9      	ldr	r1, [r7, #8]
 800739c:	4618      	mov	r0, r3
 800739e:	f000 fcf5 	bl	8007d8c <TIM_OC6_SetConfig>
      break;
 80073a2:	e000      	b.n	80073a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 80073a4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2201      	movs	r2, #1
 80073aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80073b6:	2300      	movs	r3, #0
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3710      	adds	r7, #16
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d101      	bne.n	80073da <HAL_TIM_PWM_ConfigChannel+0x1a>
 80073d6:	2302      	movs	r3, #2
 80073d8:	e105      	b.n	80075e6 <HAL_TIM_PWM_ConfigChannel+0x226>
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2201      	movs	r2, #1
 80073de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2202      	movs	r2, #2
 80073e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2b14      	cmp	r3, #20
 80073ee:	f200 80f0 	bhi.w	80075d2 <HAL_TIM_PWM_ConfigChannel+0x212>
 80073f2:	a201      	add	r2, pc, #4	; (adr r2, 80073f8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80073f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073f8:	0800744d 	.word	0x0800744d
 80073fc:	080075d3 	.word	0x080075d3
 8007400:	080075d3 	.word	0x080075d3
 8007404:	080075d3 	.word	0x080075d3
 8007408:	0800748d 	.word	0x0800748d
 800740c:	080075d3 	.word	0x080075d3
 8007410:	080075d3 	.word	0x080075d3
 8007414:	080075d3 	.word	0x080075d3
 8007418:	080074cf 	.word	0x080074cf
 800741c:	080075d3 	.word	0x080075d3
 8007420:	080075d3 	.word	0x080075d3
 8007424:	080075d3 	.word	0x080075d3
 8007428:	0800750f 	.word	0x0800750f
 800742c:	080075d3 	.word	0x080075d3
 8007430:	080075d3 	.word	0x080075d3
 8007434:	080075d3 	.word	0x080075d3
 8007438:	08007551 	.word	0x08007551
 800743c:	080075d3 	.word	0x080075d3
 8007440:	080075d3 	.word	0x080075d3
 8007444:	080075d3 	.word	0x080075d3
 8007448:	08007591 	.word	0x08007591
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68b9      	ldr	r1, [r7, #8]
 8007452:	4618      	mov	r0, r3
 8007454:	f000 fa90 	bl	8007978 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	699a      	ldr	r2, [r3, #24]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f042 0208 	orr.w	r2, r2, #8
 8007466:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	699a      	ldr	r2, [r3, #24]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f022 0204 	bic.w	r2, r2, #4
 8007476:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	6999      	ldr	r1, [r3, #24]
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	691a      	ldr	r2, [r3, #16]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	430a      	orrs	r2, r1
 8007488:	619a      	str	r2, [r3, #24]
      break;
 800748a:	e0a3      	b.n	80075d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68b9      	ldr	r1, [r7, #8]
 8007492:	4618      	mov	r0, r3
 8007494:	f000 fae2 	bl	8007a5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	699a      	ldr	r2, [r3, #24]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	699a      	ldr	r2, [r3, #24]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	6999      	ldr	r1, [r3, #24]
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	021a      	lsls	r2, r3, #8
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	430a      	orrs	r2, r1
 80074ca:	619a      	str	r2, [r3, #24]
      break;
 80074cc:	e082      	b.n	80075d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	68b9      	ldr	r1, [r7, #8]
 80074d4:	4618      	mov	r0, r3
 80074d6:	f000 fb39 	bl	8007b4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	69da      	ldr	r2, [r3, #28]
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f042 0208 	orr.w	r2, r2, #8
 80074e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	69da      	ldr	r2, [r3, #28]
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f022 0204 	bic.w	r2, r2, #4
 80074f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	69d9      	ldr	r1, [r3, #28]
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	691a      	ldr	r2, [r3, #16]
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	430a      	orrs	r2, r1
 800750a:	61da      	str	r2, [r3, #28]
      break;
 800750c:	e062      	b.n	80075d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	68b9      	ldr	r1, [r7, #8]
 8007514:	4618      	mov	r0, r3
 8007516:	f000 fb8f 	bl	8007c38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	69da      	ldr	r2, [r3, #28]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007528:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	69da      	ldr	r2, [r3, #28]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007538:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	69d9      	ldr	r1, [r3, #28]
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	691b      	ldr	r3, [r3, #16]
 8007544:	021a      	lsls	r2, r3, #8
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	61da      	str	r2, [r3, #28]
      break;
 800754e:	e041      	b.n	80075d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	68b9      	ldr	r1, [r7, #8]
 8007556:	4618      	mov	r0, r3
 8007558:	f000 fbc6 	bl	8007ce8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f042 0208 	orr.w	r2, r2, #8
 800756a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f022 0204 	bic.w	r2, r2, #4
 800757a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	691a      	ldr	r2, [r3, #16]
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	430a      	orrs	r2, r1
 800758c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800758e:	e021      	b.n	80075d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	68b9      	ldr	r1, [r7, #8]
 8007596:	4618      	mov	r0, r3
 8007598:	f000 fbf8 	bl	8007d8c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075aa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075ba:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	691b      	ldr	r3, [r3, #16]
 80075c6:	021a      	lsls	r2, r3, #8
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	430a      	orrs	r2, r1
 80075ce:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80075d0:	e000      	b.n	80075d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80075d2:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2201      	movs	r2, #1
 80075d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	2200      	movs	r2, #0
 80075e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075e4:	2300      	movs	r3, #0
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3710      	adds	r7, #16
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop

080075f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
 80075f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007600:	2b01      	cmp	r3, #1
 8007602:	d101      	bne.n	8007608 <HAL_TIM_ConfigClockSource+0x18>
 8007604:	2302      	movs	r3, #2
 8007606:	e0a6      	b.n	8007756 <HAL_TIM_ConfigClockSource+0x166>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2202      	movs	r2, #2
 8007614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	4b4f      	ldr	r3, [pc, #316]	; (8007760 <HAL_TIM_ConfigClockSource+0x170>)
 8007624:	4013      	ands	r3, r2
 8007626:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800762e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	68fa      	ldr	r2, [r7, #12]
 8007636:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2b40      	cmp	r3, #64	; 0x40
 800763e:	d067      	beq.n	8007710 <HAL_TIM_ConfigClockSource+0x120>
 8007640:	2b40      	cmp	r3, #64	; 0x40
 8007642:	d80b      	bhi.n	800765c <HAL_TIM_ConfigClockSource+0x6c>
 8007644:	2b10      	cmp	r3, #16
 8007646:	d073      	beq.n	8007730 <HAL_TIM_ConfigClockSource+0x140>
 8007648:	2b10      	cmp	r3, #16
 800764a:	d802      	bhi.n	8007652 <HAL_TIM_ConfigClockSource+0x62>
 800764c:	2b00      	cmp	r3, #0
 800764e:	d06f      	beq.n	8007730 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007650:	e078      	b.n	8007744 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007652:	2b20      	cmp	r3, #32
 8007654:	d06c      	beq.n	8007730 <HAL_TIM_ConfigClockSource+0x140>
 8007656:	2b30      	cmp	r3, #48	; 0x30
 8007658:	d06a      	beq.n	8007730 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800765a:	e073      	b.n	8007744 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800765c:	2b70      	cmp	r3, #112	; 0x70
 800765e:	d00d      	beq.n	800767c <HAL_TIM_ConfigClockSource+0x8c>
 8007660:	2b70      	cmp	r3, #112	; 0x70
 8007662:	d804      	bhi.n	800766e <HAL_TIM_ConfigClockSource+0x7e>
 8007664:	2b50      	cmp	r3, #80	; 0x50
 8007666:	d033      	beq.n	80076d0 <HAL_TIM_ConfigClockSource+0xe0>
 8007668:	2b60      	cmp	r3, #96	; 0x60
 800766a:	d041      	beq.n	80076f0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800766c:	e06a      	b.n	8007744 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800766e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007672:	d066      	beq.n	8007742 <HAL_TIM_ConfigClockSource+0x152>
 8007674:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007678:	d017      	beq.n	80076aa <HAL_TIM_ConfigClockSource+0xba>
      break;
 800767a:	e063      	b.n	8007744 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6818      	ldr	r0, [r3, #0]
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	6899      	ldr	r1, [r3, #8]
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	685a      	ldr	r2, [r3, #4]
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	68db      	ldr	r3, [r3, #12]
 800768c:	f000 fcd4 	bl	8008038 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800769e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	68fa      	ldr	r2, [r7, #12]
 80076a6:	609a      	str	r2, [r3, #8]
      break;
 80076a8:	e04c      	b.n	8007744 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6818      	ldr	r0, [r3, #0]
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	6899      	ldr	r1, [r3, #8]
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	685a      	ldr	r2, [r3, #4]
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	68db      	ldr	r3, [r3, #12]
 80076ba:	f000 fcbd 	bl	8008038 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	689a      	ldr	r2, [r3, #8]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076cc:	609a      	str	r2, [r3, #8]
      break;
 80076ce:	e039      	b.n	8007744 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6818      	ldr	r0, [r3, #0]
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	6859      	ldr	r1, [r3, #4]
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	461a      	mov	r2, r3
 80076de:	f000 fc31 	bl	8007f44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	2150      	movs	r1, #80	; 0x50
 80076e8:	4618      	mov	r0, r3
 80076ea:	f000 fc8a 	bl	8008002 <TIM_ITRx_SetConfig>
      break;
 80076ee:	e029      	b.n	8007744 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6818      	ldr	r0, [r3, #0]
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	6859      	ldr	r1, [r3, #4]
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	68db      	ldr	r3, [r3, #12]
 80076fc:	461a      	mov	r2, r3
 80076fe:	f000 fc50 	bl	8007fa2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	2160      	movs	r1, #96	; 0x60
 8007708:	4618      	mov	r0, r3
 800770a:	f000 fc7a 	bl	8008002 <TIM_ITRx_SetConfig>
      break;
 800770e:	e019      	b.n	8007744 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6818      	ldr	r0, [r3, #0]
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	6859      	ldr	r1, [r3, #4]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	461a      	mov	r2, r3
 800771e:	f000 fc11 	bl	8007f44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	2140      	movs	r1, #64	; 0x40
 8007728:	4618      	mov	r0, r3
 800772a:	f000 fc6a 	bl	8008002 <TIM_ITRx_SetConfig>
      break;
 800772e:	e009      	b.n	8007744 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681a      	ldr	r2, [r3, #0]
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4619      	mov	r1, r3
 800773a:	4610      	mov	r0, r2
 800773c:	f000 fc61 	bl	8008002 <TIM_ITRx_SetConfig>
      break;
 8007740:	e000      	b.n	8007744 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8007742:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2201      	movs	r2, #1
 8007748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2200      	movs	r2, #0
 8007750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007754:	2300      	movs	r3, #0
}
 8007756:	4618      	mov	r0, r3
 8007758:	3710      	adds	r7, #16
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	fffeff88 	.word	0xfffeff88

08007764 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b082      	sub	sp, #8
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
 800776c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007774:	2b01      	cmp	r3, #1
 8007776:	d101      	bne.n	800777c <HAL_TIM_SlaveConfigSynchro+0x18>
 8007778:	2302      	movs	r3, #2
 800777a:	e031      	b.n	80077e0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2201      	movs	r2, #1
 8007780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2202      	movs	r2, #2
 8007788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800778c:	6839      	ldr	r1, [r7, #0]
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 fb50 	bl	8007e34 <TIM_SlaveTimer_SetConfig>
 8007794:	4603      	mov	r3, r0
 8007796:	2b00      	cmp	r3, #0
 8007798:	d009      	beq.n	80077ae <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2201      	movs	r2, #1
 800779e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2200      	movs	r2, #0
 80077a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	e018      	b.n	80077e0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	68da      	ldr	r2, [r3, #12]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077bc:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	68da      	ldr	r2, [r3, #12]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80077cc:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2201      	movs	r2, #1
 80077d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2200      	movs	r2, #0
 80077da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077de:	2300      	movs	r3, #0
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3708      	adds	r7, #8
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b083      	sub	sp, #12
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077f0:	bf00      	nop
 80077f2:	370c      	adds	r7, #12
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b083      	sub	sp, #12
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007804:	bf00      	nop
 8007806:	370c      	adds	r7, #12
 8007808:	46bd      	mov	sp, r7
 800780a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780e:	4770      	bx	lr

08007810 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007810:	b480      	push	{r7}
 8007812:	b083      	sub	sp, #12
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007818:	bf00      	nop
 800781a:	370c      	adds	r7, #12
 800781c:	46bd      	mov	sp, r7
 800781e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007822:	4770      	bx	lr

08007824 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800782c:	bf00      	nop
 800782e:	370c      	adds	r7, #12
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr

08007838 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007838:	b480      	push	{r7}
 800783a:	b085      	sub	sp, #20
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
 8007840:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	4a40      	ldr	r2, [pc, #256]	; (800794c <TIM_Base_SetConfig+0x114>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d013      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007856:	d00f      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	4a3d      	ldr	r2, [pc, #244]	; (8007950 <TIM_Base_SetConfig+0x118>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d00b      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	4a3c      	ldr	r2, [pc, #240]	; (8007954 <TIM_Base_SetConfig+0x11c>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d007      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4a3b      	ldr	r2, [pc, #236]	; (8007958 <TIM_Base_SetConfig+0x120>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d003      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	4a3a      	ldr	r2, [pc, #232]	; (800795c <TIM_Base_SetConfig+0x124>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d108      	bne.n	800788a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800787e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	4313      	orrs	r3, r2
 8007888:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4a2f      	ldr	r2, [pc, #188]	; (800794c <TIM_Base_SetConfig+0x114>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d02b      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007898:	d027      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	4a2c      	ldr	r2, [pc, #176]	; (8007950 <TIM_Base_SetConfig+0x118>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d023      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	4a2b      	ldr	r2, [pc, #172]	; (8007954 <TIM_Base_SetConfig+0x11c>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d01f      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4a2a      	ldr	r2, [pc, #168]	; (8007958 <TIM_Base_SetConfig+0x120>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d01b      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	4a29      	ldr	r2, [pc, #164]	; (800795c <TIM_Base_SetConfig+0x124>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d017      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	4a28      	ldr	r2, [pc, #160]	; (8007960 <TIM_Base_SetConfig+0x128>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d013      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	4a27      	ldr	r2, [pc, #156]	; (8007964 <TIM_Base_SetConfig+0x12c>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d00f      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	4a26      	ldr	r2, [pc, #152]	; (8007968 <TIM_Base_SetConfig+0x130>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d00b      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a25      	ldr	r2, [pc, #148]	; (800796c <TIM_Base_SetConfig+0x134>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d007      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a24      	ldr	r2, [pc, #144]	; (8007970 <TIM_Base_SetConfig+0x138>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d003      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a23      	ldr	r2, [pc, #140]	; (8007974 <TIM_Base_SetConfig+0x13c>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d108      	bne.n	80078fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	68fa      	ldr	r2, [r7, #12]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	695b      	ldr	r3, [r3, #20]
 8007906:	4313      	orrs	r3, r2
 8007908:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	68fa      	ldr	r2, [r7, #12]
 800790e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	689a      	ldr	r2, [r3, #8]
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	4a0a      	ldr	r2, [pc, #40]	; (800794c <TIM_Base_SetConfig+0x114>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d003      	beq.n	8007930 <TIM_Base_SetConfig+0xf8>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	4a0c      	ldr	r2, [pc, #48]	; (800795c <TIM_Base_SetConfig+0x124>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d103      	bne.n	8007938 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	691a      	ldr	r2, [r3, #16]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2201      	movs	r2, #1
 800793c:	615a      	str	r2, [r3, #20]
}
 800793e:	bf00      	nop
 8007940:	3714      	adds	r7, #20
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr
 800794a:	bf00      	nop
 800794c:	40010000 	.word	0x40010000
 8007950:	40000400 	.word	0x40000400
 8007954:	40000800 	.word	0x40000800
 8007958:	40000c00 	.word	0x40000c00
 800795c:	40010400 	.word	0x40010400
 8007960:	40014000 	.word	0x40014000
 8007964:	40014400 	.word	0x40014400
 8007968:	40014800 	.word	0x40014800
 800796c:	40001800 	.word	0x40001800
 8007970:	40001c00 	.word	0x40001c00
 8007974:	40002000 	.word	0x40002000

08007978 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007978:	b480      	push	{r7}
 800797a:	b087      	sub	sp, #28
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a1b      	ldr	r3, [r3, #32]
 8007986:	f023 0201 	bic.w	r2, r3, #1
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a1b      	ldr	r3, [r3, #32]
 8007992:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	699b      	ldr	r3, [r3, #24]
 800799e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	4b2b      	ldr	r3, [pc, #172]	; (8007a50 <TIM_OC1_SetConfig+0xd8>)
 80079a4:	4013      	ands	r3, r2
 80079a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f023 0303 	bic.w	r3, r3, #3
 80079ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	68fa      	ldr	r2, [r7, #12]
 80079b6:	4313      	orrs	r3, r2
 80079b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	f023 0302 	bic.w	r3, r3, #2
 80079c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	697a      	ldr	r2, [r7, #20]
 80079c8:	4313      	orrs	r3, r2
 80079ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4a21      	ldr	r2, [pc, #132]	; (8007a54 <TIM_OC1_SetConfig+0xdc>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d003      	beq.n	80079dc <TIM_OC1_SetConfig+0x64>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	4a20      	ldr	r2, [pc, #128]	; (8007a58 <TIM_OC1_SetConfig+0xe0>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d10c      	bne.n	80079f6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	f023 0308 	bic.w	r3, r3, #8
 80079e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	68db      	ldr	r3, [r3, #12]
 80079e8:	697a      	ldr	r2, [r7, #20]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	f023 0304 	bic.w	r3, r3, #4
 80079f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a16      	ldr	r2, [pc, #88]	; (8007a54 <TIM_OC1_SetConfig+0xdc>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d003      	beq.n	8007a06 <TIM_OC1_SetConfig+0x8e>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a15      	ldr	r2, [pc, #84]	; (8007a58 <TIM_OC1_SetConfig+0xe0>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d111      	bne.n	8007a2a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	695b      	ldr	r3, [r3, #20]
 8007a1a:	693a      	ldr	r2, [r7, #16]
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	699b      	ldr	r3, [r3, #24]
 8007a24:	693a      	ldr	r2, [r7, #16]
 8007a26:	4313      	orrs	r3, r2
 8007a28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	693a      	ldr	r2, [r7, #16]
 8007a2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	68fa      	ldr	r2, [r7, #12]
 8007a34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	685a      	ldr	r2, [r3, #4]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	697a      	ldr	r2, [r7, #20]
 8007a42:	621a      	str	r2, [r3, #32]
}
 8007a44:	bf00      	nop
 8007a46:	371c      	adds	r7, #28
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr
 8007a50:	fffeff8f 	.word	0xfffeff8f
 8007a54:	40010000 	.word	0x40010000
 8007a58:	40010400 	.word	0x40010400

08007a5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b087      	sub	sp, #28
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a1b      	ldr	r3, [r3, #32]
 8007a6a:	f023 0210 	bic.w	r2, r3, #16
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6a1b      	ldr	r3, [r3, #32]
 8007a76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	699b      	ldr	r3, [r3, #24]
 8007a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a84:	68fa      	ldr	r2, [r7, #12]
 8007a86:	4b2e      	ldr	r3, [pc, #184]	; (8007b40 <TIM_OC2_SetConfig+0xe4>)
 8007a88:	4013      	ands	r3, r2
 8007a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	021b      	lsls	r3, r3, #8
 8007a9a:	68fa      	ldr	r2, [r7, #12]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	f023 0320 	bic.w	r3, r3, #32
 8007aa6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	011b      	lsls	r3, r3, #4
 8007aae:	697a      	ldr	r2, [r7, #20]
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	4a23      	ldr	r2, [pc, #140]	; (8007b44 <TIM_OC2_SetConfig+0xe8>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d003      	beq.n	8007ac4 <TIM_OC2_SetConfig+0x68>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	4a22      	ldr	r2, [pc, #136]	; (8007b48 <TIM_OC2_SetConfig+0xec>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d10d      	bne.n	8007ae0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007ac4:	697b      	ldr	r3, [r7, #20]
 8007ac6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007aca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	011b      	lsls	r3, r3, #4
 8007ad2:	697a      	ldr	r2, [r7, #20]
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ade:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	4a18      	ldr	r2, [pc, #96]	; (8007b44 <TIM_OC2_SetConfig+0xe8>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d003      	beq.n	8007af0 <TIM_OC2_SetConfig+0x94>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4a17      	ldr	r2, [pc, #92]	; (8007b48 <TIM_OC2_SetConfig+0xec>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d113      	bne.n	8007b18 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007af6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007afe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	695b      	ldr	r3, [r3, #20]
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	693a      	ldr	r2, [r7, #16]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	699b      	ldr	r3, [r3, #24]
 8007b10:	009b      	lsls	r3, r3, #2
 8007b12:	693a      	ldr	r2, [r7, #16]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	693a      	ldr	r2, [r7, #16]
 8007b1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	685a      	ldr	r2, [r3, #4]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	697a      	ldr	r2, [r7, #20]
 8007b30:	621a      	str	r2, [r3, #32]
}
 8007b32:	bf00      	nop
 8007b34:	371c      	adds	r7, #28
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr
 8007b3e:	bf00      	nop
 8007b40:	feff8fff 	.word	0xfeff8fff
 8007b44:	40010000 	.word	0x40010000
 8007b48:	40010400 	.word	0x40010400

08007b4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b087      	sub	sp, #28
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6a1b      	ldr	r3, [r3, #32]
 8007b5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6a1b      	ldr	r3, [r3, #32]
 8007b66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	69db      	ldr	r3, [r3, #28]
 8007b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	4b2d      	ldr	r3, [pc, #180]	; (8007c2c <TIM_OC3_SetConfig+0xe0>)
 8007b78:	4013      	ands	r3, r2
 8007b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f023 0303 	bic.w	r3, r3, #3
 8007b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	68fa      	ldr	r2, [r7, #12]
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	021b      	lsls	r3, r3, #8
 8007b9c:	697a      	ldr	r2, [r7, #20]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	4a22      	ldr	r2, [pc, #136]	; (8007c30 <TIM_OC3_SetConfig+0xe4>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d003      	beq.n	8007bb2 <TIM_OC3_SetConfig+0x66>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4a21      	ldr	r2, [pc, #132]	; (8007c34 <TIM_OC3_SetConfig+0xe8>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d10d      	bne.n	8007bce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007bb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	68db      	ldr	r3, [r3, #12]
 8007bbe:	021b      	lsls	r3, r3, #8
 8007bc0:	697a      	ldr	r2, [r7, #20]
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007bcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4a17      	ldr	r2, [pc, #92]	; (8007c30 <TIM_OC3_SetConfig+0xe4>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d003      	beq.n	8007bde <TIM_OC3_SetConfig+0x92>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	4a16      	ldr	r2, [pc, #88]	; (8007c34 <TIM_OC3_SetConfig+0xe8>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d113      	bne.n	8007c06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007be4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007bec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	695b      	ldr	r3, [r3, #20]
 8007bf2:	011b      	lsls	r3, r3, #4
 8007bf4:	693a      	ldr	r2, [r7, #16]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	699b      	ldr	r3, [r3, #24]
 8007bfe:	011b      	lsls	r3, r3, #4
 8007c00:	693a      	ldr	r2, [r7, #16]
 8007c02:	4313      	orrs	r3, r2
 8007c04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	693a      	ldr	r2, [r7, #16]
 8007c0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	68fa      	ldr	r2, [r7, #12]
 8007c10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	685a      	ldr	r2, [r3, #4]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	697a      	ldr	r2, [r7, #20]
 8007c1e:	621a      	str	r2, [r3, #32]
}
 8007c20:	bf00      	nop
 8007c22:	371c      	adds	r7, #28
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr
 8007c2c:	fffeff8f 	.word	0xfffeff8f
 8007c30:	40010000 	.word	0x40010000
 8007c34:	40010400 	.word	0x40010400

08007c38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b087      	sub	sp, #28
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
 8007c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6a1b      	ldr	r3, [r3, #32]
 8007c46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a1b      	ldr	r3, [r3, #32]
 8007c52:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	69db      	ldr	r3, [r3, #28]
 8007c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	4b1e      	ldr	r3, [pc, #120]	; (8007cdc <TIM_OC4_SetConfig+0xa4>)
 8007c64:	4013      	ands	r3, r2
 8007c66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	021b      	lsls	r3, r3, #8
 8007c76:	68fa      	ldr	r2, [r7, #12]
 8007c78:	4313      	orrs	r3, r2
 8007c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	031b      	lsls	r3, r3, #12
 8007c8a:	693a      	ldr	r2, [r7, #16]
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	4a13      	ldr	r2, [pc, #76]	; (8007ce0 <TIM_OC4_SetConfig+0xa8>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d003      	beq.n	8007ca0 <TIM_OC4_SetConfig+0x68>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	4a12      	ldr	r2, [pc, #72]	; (8007ce4 <TIM_OC4_SetConfig+0xac>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d109      	bne.n	8007cb4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ca6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	695b      	ldr	r3, [r3, #20]
 8007cac:	019b      	lsls	r3, r3, #6
 8007cae:	697a      	ldr	r2, [r7, #20]
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	68fa      	ldr	r2, [r7, #12]
 8007cbe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	685a      	ldr	r2, [r3, #4]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	693a      	ldr	r2, [r7, #16]
 8007ccc:	621a      	str	r2, [r3, #32]
}
 8007cce:	bf00      	nop
 8007cd0:	371c      	adds	r7, #28
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop
 8007cdc:	feff8fff 	.word	0xfeff8fff
 8007ce0:	40010000 	.word	0x40010000
 8007ce4:	40010400 	.word	0x40010400

08007ce8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b087      	sub	sp, #28
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6a1b      	ldr	r3, [r3, #32]
 8007cf6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007d10:	68fa      	ldr	r2, [r7, #12]
 8007d12:	4b1b      	ldr	r3, [pc, #108]	; (8007d80 <TIM_OC5_SetConfig+0x98>)
 8007d14:	4013      	ands	r3, r2
 8007d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007d28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	041b      	lsls	r3, r3, #16
 8007d30:	693a      	ldr	r2, [r7, #16]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	4a12      	ldr	r2, [pc, #72]	; (8007d84 <TIM_OC5_SetConfig+0x9c>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d003      	beq.n	8007d46 <TIM_OC5_SetConfig+0x5e>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	4a11      	ldr	r2, [pc, #68]	; (8007d88 <TIM_OC5_SetConfig+0xa0>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d109      	bne.n	8007d5a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d4c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	695b      	ldr	r3, [r3, #20]
 8007d52:	021b      	lsls	r3, r3, #8
 8007d54:	697a      	ldr	r2, [r7, #20]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	697a      	ldr	r2, [r7, #20]
 8007d5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	685a      	ldr	r2, [r3, #4]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	693a      	ldr	r2, [r7, #16]
 8007d72:	621a      	str	r2, [r3, #32]
}
 8007d74:	bf00      	nop
 8007d76:	371c      	adds	r7, #28
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr
 8007d80:	fffeff8f 	.word	0xfffeff8f
 8007d84:	40010000 	.word	0x40010000
 8007d88:	40010400 	.word	0x40010400

08007d8c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b087      	sub	sp, #28
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6a1b      	ldr	r3, [r3, #32]
 8007d9a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6a1b      	ldr	r3, [r3, #32]
 8007da6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007db4:	68fa      	ldr	r2, [r7, #12]
 8007db6:	4b1c      	ldr	r3, [pc, #112]	; (8007e28 <TIM_OC6_SetConfig+0x9c>)
 8007db8:	4013      	ands	r3, r2
 8007dba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	021b      	lsls	r3, r3, #8
 8007dc2:	68fa      	ldr	r2, [r7, #12]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007dce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	689b      	ldr	r3, [r3, #8]
 8007dd4:	051b      	lsls	r3, r3, #20
 8007dd6:	693a      	ldr	r2, [r7, #16]
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a13      	ldr	r2, [pc, #76]	; (8007e2c <TIM_OC6_SetConfig+0xa0>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d003      	beq.n	8007dec <TIM_OC6_SetConfig+0x60>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	4a12      	ldr	r2, [pc, #72]	; (8007e30 <TIM_OC6_SetConfig+0xa4>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d109      	bne.n	8007e00 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007df2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	695b      	ldr	r3, [r3, #20]
 8007df8:	029b      	lsls	r3, r3, #10
 8007dfa:	697a      	ldr	r2, [r7, #20]
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	697a      	ldr	r2, [r7, #20]
 8007e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	68fa      	ldr	r2, [r7, #12]
 8007e0a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	685a      	ldr	r2, [r3, #4]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	621a      	str	r2, [r3, #32]
}
 8007e1a:	bf00      	nop
 8007e1c:	371c      	adds	r7, #28
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop
 8007e28:	feff8fff 	.word	0xfeff8fff
 8007e2c:	40010000 	.word	0x40010000
 8007e30:	40010400 	.word	0x40010400

08007e34 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b086      	sub	sp, #24
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e4c:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	697a      	ldr	r2, [r7, #20]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007e58:	697a      	ldr	r2, [r7, #20]
 8007e5a:	4b39      	ldr	r3, [pc, #228]	; (8007f40 <TIM_SlaveTimer_SetConfig+0x10c>)
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	697a      	ldr	r2, [r7, #20]
 8007e66:	4313      	orrs	r3, r2
 8007e68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	697a      	ldr	r2, [r7, #20]
 8007e70:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	2b30      	cmp	r3, #48	; 0x30
 8007e78:	d05c      	beq.n	8007f34 <TIM_SlaveTimer_SetConfig+0x100>
 8007e7a:	2b30      	cmp	r3, #48	; 0x30
 8007e7c:	d806      	bhi.n	8007e8c <TIM_SlaveTimer_SetConfig+0x58>
 8007e7e:	2b10      	cmp	r3, #16
 8007e80:	d058      	beq.n	8007f34 <TIM_SlaveTimer_SetConfig+0x100>
 8007e82:	2b20      	cmp	r3, #32
 8007e84:	d056      	beq.n	8007f34 <TIM_SlaveTimer_SetConfig+0x100>
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d054      	beq.n	8007f34 <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8007e8a:	e054      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8007e8c:	2b50      	cmp	r3, #80	; 0x50
 8007e8e:	d03d      	beq.n	8007f0c <TIM_SlaveTimer_SetConfig+0xd8>
 8007e90:	2b50      	cmp	r3, #80	; 0x50
 8007e92:	d802      	bhi.n	8007e9a <TIM_SlaveTimer_SetConfig+0x66>
 8007e94:	2b40      	cmp	r3, #64	; 0x40
 8007e96:	d010      	beq.n	8007eba <TIM_SlaveTimer_SetConfig+0x86>
      break;
 8007e98:	e04d      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8007e9a:	2b60      	cmp	r3, #96	; 0x60
 8007e9c:	d040      	beq.n	8007f20 <TIM_SlaveTimer_SetConfig+0xec>
 8007e9e:	2b70      	cmp	r3, #112	; 0x70
 8007ea0:	d000      	beq.n	8007ea4 <TIM_SlaveTimer_SetConfig+0x70>
      break;
 8007ea2:	e048      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6818      	ldr	r0, [r3, #0]
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	68d9      	ldr	r1, [r3, #12]
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	689a      	ldr	r2, [r3, #8]
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	691b      	ldr	r3, [r3, #16]
 8007eb4:	f000 f8c0 	bl	8008038 <TIM_ETR_SetConfig>
      break;
 8007eb8:	e03d      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2b05      	cmp	r3, #5
 8007ec0:	d101      	bne.n	8007ec6 <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e038      	b.n	8007f38 <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	6a1b      	ldr	r3, [r3, #32]
 8007ecc:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	6a1a      	ldr	r2, [r3, #32]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f022 0201 	bic.w	r2, r2, #1
 8007edc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	699b      	ldr	r3, [r3, #24]
 8007ee4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007eec:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	691b      	ldr	r3, [r3, #16]
 8007ef2:	011b      	lsls	r3, r3, #4
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	68fa      	ldr	r2, [r7, #12]
 8007f00:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	693a      	ldr	r2, [r7, #16]
 8007f08:	621a      	str	r2, [r3, #32]
      break;
 8007f0a:	e014      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6818      	ldr	r0, [r3, #0]
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	6899      	ldr	r1, [r3, #8]
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	691b      	ldr	r3, [r3, #16]
 8007f18:	461a      	mov	r2, r3
 8007f1a:	f000 f813 	bl	8007f44 <TIM_TI1_ConfigInputStage>
      break;
 8007f1e:	e00a      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6818      	ldr	r0, [r3, #0]
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	6899      	ldr	r1, [r3, #8]
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	691b      	ldr	r3, [r3, #16]
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	f000 f838 	bl	8007fa2 <TIM_TI2_ConfigInputStage>
      break;
 8007f32:	e000      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
      break;
 8007f34:	bf00      	nop
  }
  return HAL_OK;
 8007f36:	2300      	movs	r3, #0
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3718      	adds	r7, #24
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}
 8007f40:	fffefff8 	.word	0xfffefff8

08007f44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b087      	sub	sp, #28
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	60f8      	str	r0, [r7, #12]
 8007f4c:	60b9      	str	r1, [r7, #8]
 8007f4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	6a1b      	ldr	r3, [r3, #32]
 8007f54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	6a1b      	ldr	r3, [r3, #32]
 8007f5a:	f023 0201 	bic.w	r2, r3, #1
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	699b      	ldr	r3, [r3, #24]
 8007f66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007f6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	011b      	lsls	r3, r3, #4
 8007f74:	693a      	ldr	r2, [r7, #16]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	f023 030a 	bic.w	r3, r3, #10
 8007f80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007f82:	697a      	ldr	r2, [r7, #20]
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	4313      	orrs	r3, r2
 8007f88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	693a      	ldr	r2, [r7, #16]
 8007f8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	697a      	ldr	r2, [r7, #20]
 8007f94:	621a      	str	r2, [r3, #32]
}
 8007f96:	bf00      	nop
 8007f98:	371c      	adds	r7, #28
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr

08007fa2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fa2:	b480      	push	{r7}
 8007fa4:	b087      	sub	sp, #28
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	60f8      	str	r0, [r7, #12]
 8007faa:	60b9      	str	r1, [r7, #8]
 8007fac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6a1b      	ldr	r3, [r3, #32]
 8007fb2:	f023 0210 	bic.w	r2, r3, #16
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	699b      	ldr	r3, [r3, #24]
 8007fbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	6a1b      	ldr	r3, [r3, #32]
 8007fc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007fcc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	031b      	lsls	r3, r3, #12
 8007fd2:	697a      	ldr	r2, [r7, #20]
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007fde:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	011b      	lsls	r3, r3, #4
 8007fe4:	693a      	ldr	r2, [r7, #16]
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	697a      	ldr	r2, [r7, #20]
 8007fee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	693a      	ldr	r2, [r7, #16]
 8007ff4:	621a      	str	r2, [r3, #32]
}
 8007ff6:	bf00      	nop
 8007ff8:	371c      	adds	r7, #28
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr

08008002 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008002:	b480      	push	{r7}
 8008004:	b085      	sub	sp, #20
 8008006:	af00      	add	r7, sp, #0
 8008008:	6078      	str	r0, [r7, #4]
 800800a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008018:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800801a:	683a      	ldr	r2, [r7, #0]
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	4313      	orrs	r3, r2
 8008020:	f043 0307 	orr.w	r3, r3, #7
 8008024:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	68fa      	ldr	r2, [r7, #12]
 800802a:	609a      	str	r2, [r3, #8]
}
 800802c:	bf00      	nop
 800802e:	3714      	adds	r7, #20
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr

08008038 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008038:	b480      	push	{r7}
 800803a:	b087      	sub	sp, #28
 800803c:	af00      	add	r7, sp, #0
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	60b9      	str	r1, [r7, #8]
 8008042:	607a      	str	r2, [r7, #4]
 8008044:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008052:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	021a      	lsls	r2, r3, #8
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	431a      	orrs	r2, r3
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	4313      	orrs	r3, r2
 8008060:	697a      	ldr	r2, [r7, #20]
 8008062:	4313      	orrs	r3, r2
 8008064:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	697a      	ldr	r2, [r7, #20]
 800806a:	609a      	str	r2, [r3, #8]
}
 800806c:	bf00      	nop
 800806e:	371c      	adds	r7, #28
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008078:	b480      	push	{r7}
 800807a:	b087      	sub	sp, #28
 800807c:	af00      	add	r7, sp, #0
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	f003 031f 	and.w	r3, r3, #31
 800808a:	2201      	movs	r2, #1
 800808c:	fa02 f303 	lsl.w	r3, r2, r3
 8008090:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	6a1a      	ldr	r2, [r3, #32]
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	43db      	mvns	r3, r3
 800809a:	401a      	ands	r2, r3
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	6a1a      	ldr	r2, [r3, #32]
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	f003 031f 	and.w	r3, r3, #31
 80080aa:	6879      	ldr	r1, [r7, #4]
 80080ac:	fa01 f303 	lsl.w	r3, r1, r3
 80080b0:	431a      	orrs	r2, r3
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	621a      	str	r2, [r3, #32]
}
 80080b6:	bf00      	nop
 80080b8:	371c      	adds	r7, #28
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr
	...

080080c4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b084      	sub	sp, #16
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2204      	movs	r2, #4
 80080d4:	6839      	ldr	r1, [r7, #0]
 80080d6:	4618      	mov	r0, r3
 80080d8:	f000 f94e 	bl	8008378 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80080ea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	689a      	ldr	r2, [r3, #8]
 80080f2:	4b0b      	ldr	r3, [pc, #44]	; (8008120 <HAL_TIMEx_PWMN_Start+0x5c>)
 80080f4:	4013      	ands	r3, r2
 80080f6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2b06      	cmp	r3, #6
 80080fc:	d00b      	beq.n	8008116 <HAL_TIMEx_PWMN_Start+0x52>
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008104:	d007      	beq.n	8008116 <HAL_TIMEx_PWMN_Start+0x52>
  {
    __HAL_TIM_ENABLE(htim);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f042 0201 	orr.w	r2, r2, #1
 8008114:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008116:	2300      	movs	r3, #0
}
 8008118:	4618      	mov	r0, r3
 800811a:	3710      	adds	r7, #16
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}
 8008120:	00010007 	.word	0x00010007

08008124 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008124:	b480      	push	{r7}
 8008126:	b085      	sub	sp, #20
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
 800812c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008134:	2b01      	cmp	r3, #1
 8008136:	d101      	bne.n	800813c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008138:	2302      	movs	r3, #2
 800813a:	e06d      	b.n	8008218 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2201      	movs	r2, #1
 8008140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2202      	movs	r2, #2
 8008148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	689b      	ldr	r3, [r3, #8]
 800815a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a30      	ldr	r2, [pc, #192]	; (8008224 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d004      	beq.n	8008170 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a2f      	ldr	r2, [pc, #188]	; (8008228 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d108      	bne.n	8008182 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008176:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	68fa      	ldr	r2, [r7, #12]
 800817e:	4313      	orrs	r3, r2
 8008180:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008188:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	68fa      	ldr	r2, [r7, #12]
 8008190:	4313      	orrs	r3, r2
 8008192:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	68fa      	ldr	r2, [r7, #12]
 800819a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a20      	ldr	r2, [pc, #128]	; (8008224 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d022      	beq.n	80081ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081ae:	d01d      	beq.n	80081ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a1d      	ldr	r2, [pc, #116]	; (800822c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d018      	beq.n	80081ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a1c      	ldr	r2, [pc, #112]	; (8008230 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d013      	beq.n	80081ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a1a      	ldr	r2, [pc, #104]	; (8008234 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d00e      	beq.n	80081ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a15      	ldr	r2, [pc, #84]	; (8008228 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d009      	beq.n	80081ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a16      	ldr	r2, [pc, #88]	; (8008238 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d004      	beq.n	80081ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a15      	ldr	r2, [pc, #84]	; (800823c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d10c      	bne.n	8008206 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80081f2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	689b      	ldr	r3, [r3, #8]
 80081f8:	68ba      	ldr	r2, [r7, #8]
 80081fa:	4313      	orrs	r3, r2
 80081fc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	68ba      	ldr	r2, [r7, #8]
 8008204:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2201      	movs	r2, #1
 800820a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2200      	movs	r2, #0
 8008212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008216:	2300      	movs	r3, #0
}
 8008218:	4618      	mov	r0, r3
 800821a:	3714      	adds	r7, #20
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr
 8008224:	40010000 	.word	0x40010000
 8008228:	40010400 	.word	0x40010400
 800822c:	40000400 	.word	0x40000400
 8008230:	40000800 	.word	0x40000800
 8008234:	40000c00 	.word	0x40000c00
 8008238:	40014000 	.word	0x40014000
 800823c:	40001800 	.word	0x40001800

08008240 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008240:	b480      	push	{r7}
 8008242:	b085      	sub	sp, #20
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
 8008248:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800824a:	2300      	movs	r3, #0
 800824c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008254:	2b01      	cmp	r3, #1
 8008256:	d101      	bne.n	800825c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008258:	2302      	movs	r3, #2
 800825a:	e065      	b.n	8008328 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2201      	movs	r2, #1
 8008260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	68db      	ldr	r3, [r3, #12]
 800826e:	4313      	orrs	r3, r2
 8008270:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	4313      	orrs	r3, r2
 800827e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	685b      	ldr	r3, [r3, #4]
 800828a:	4313      	orrs	r3, r2
 800828c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4313      	orrs	r3, r2
 800829a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	691b      	ldr	r3, [r3, #16]
 80082a6:	4313      	orrs	r3, r2
 80082a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	695b      	ldr	r3, [r3, #20]
 80082b4:	4313      	orrs	r3, r2
 80082b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082c2:	4313      	orrs	r3, r2
 80082c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	699b      	ldr	r3, [r3, #24]
 80082d0:	041b      	lsls	r3, r3, #16
 80082d2:	4313      	orrs	r3, r2
 80082d4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a16      	ldr	r2, [pc, #88]	; (8008334 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d004      	beq.n	80082ea <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	4a14      	ldr	r2, [pc, #80]	; (8008338 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d115      	bne.n	8008316 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f4:	051b      	lsls	r3, r3, #20
 80082f6:	4313      	orrs	r3, r2
 80082f8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	69db      	ldr	r3, [r3, #28]
 8008304:	4313      	orrs	r3, r2
 8008306:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	6a1b      	ldr	r3, [r3, #32]
 8008312:	4313      	orrs	r3, r2
 8008314:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008326:	2300      	movs	r3, #0
}
 8008328:	4618      	mov	r0, r3
 800832a:	3714      	adds	r7, #20
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr
 8008334:	40010000 	.word	0x40010000
 8008338:	40010400 	.word	0x40010400

0800833c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800833c:	b480      	push	{r7}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008344:	bf00      	nop
 8008346:	370c      	adds	r7, #12
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr

08008350 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008358:	bf00      	nop
 800835a:	370c      	adds	r7, #12
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr

08008364 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800836c:	bf00      	nop
 800836e:	370c      	adds	r7, #12
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr

08008378 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008378:	b480      	push	{r7}
 800837a:	b087      	sub	sp, #28
 800837c:	af00      	add	r7, sp, #0
 800837e:	60f8      	str	r0, [r7, #12]
 8008380:	60b9      	str	r1, [r7, #8]
 8008382:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	f003 031f 	and.w	r3, r3, #31
 800838a:	2204      	movs	r2, #4
 800838c:	fa02 f303 	lsl.w	r3, r2, r3
 8008390:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	6a1a      	ldr	r2, [r3, #32]
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	43db      	mvns	r3, r3
 800839a:	401a      	ands	r2, r3
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6a1a      	ldr	r2, [r3, #32]
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	f003 031f 	and.w	r3, r3, #31
 80083aa:	6879      	ldr	r1, [r7, #4]
 80083ac:	fa01 f303 	lsl.w	r3, r1, r3
 80083b0:	431a      	orrs	r2, r3
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	621a      	str	r2, [r3, #32]
}
 80083b6:	bf00      	nop
 80083b8:	371c      	adds	r7, #28
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr

080083c2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083c2:	b580      	push	{r7, lr}
 80083c4:	b082      	sub	sp, #8
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d101      	bne.n	80083d4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	e040      	b.n	8008456 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d106      	bne.n	80083ea <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2200      	movs	r2, #0
 80083e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	f7fb f983 	bl	80036f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2224      	movs	r2, #36	; 0x24
 80083ee:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	681a      	ldr	r2, [r3, #0]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f022 0201 	bic.w	r2, r2, #1
 80083fe:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f000 f8bd 	bl	8008580 <UART_SetConfig>
 8008406:	4603      	mov	r3, r0
 8008408:	2b01      	cmp	r3, #1
 800840a:	d101      	bne.n	8008410 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800840c:	2301      	movs	r3, #1
 800840e:	e022      	b.n	8008456 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008414:	2b00      	cmp	r3, #0
 8008416:	d002      	beq.n	800841e <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f000 fb5b 	bl	8008ad4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	685a      	ldr	r2, [r3, #4]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800842c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	689a      	ldr	r2, [r3, #8]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800843c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f042 0201 	orr.w	r2, r2, #1
 800844c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f000 fbe2 	bl	8008c18 <UART_CheckIdleState>
 8008454:	4603      	mov	r3, r0
}
 8008456:	4618      	mov	r0, r3
 8008458:	3708      	adds	r7, #8
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}

0800845e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800845e:	b580      	push	{r7, lr}
 8008460:	b08a      	sub	sp, #40	; 0x28
 8008462:	af02      	add	r7, sp, #8
 8008464:	60f8      	str	r0, [r7, #12]
 8008466:	60b9      	str	r1, [r7, #8]
 8008468:	603b      	str	r3, [r7, #0]
 800846a:	4613      	mov	r3, r2
 800846c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008472:	2b20      	cmp	r3, #32
 8008474:	d17f      	bne.n	8008576 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d002      	beq.n	8008482 <HAL_UART_Transmit+0x24>
 800847c:	88fb      	ldrh	r3, [r7, #6]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d101      	bne.n	8008486 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e078      	b.n	8008578 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800848c:	2b01      	cmp	r3, #1
 800848e:	d101      	bne.n	8008494 <HAL_UART_Transmit+0x36>
 8008490:	2302      	movs	r3, #2
 8008492:	e071      	b.n	8008578 <HAL_UART_Transmit+0x11a>
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2201      	movs	r2, #1
 8008498:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	2200      	movs	r2, #0
 80084a0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	2221      	movs	r2, #33	; 0x21
 80084a6:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80084a8:	f7fb fb5c 	bl	8003b64 <HAL_GetTick>
 80084ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	88fa      	ldrh	r2, [r7, #6]
 80084b2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	88fa      	ldrh	r2, [r7, #6]
 80084ba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	689b      	ldr	r3, [r3, #8]
 80084c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084c6:	d108      	bne.n	80084da <HAL_UART_Transmit+0x7c>
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	691b      	ldr	r3, [r3, #16]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d104      	bne.n	80084da <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 80084d0:	2300      	movs	r3, #0
 80084d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	61bb      	str	r3, [r7, #24]
 80084d8:	e003      	b.n	80084e2 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80084de:	2300      	movs	r3, #0
 80084e0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2200      	movs	r2, #0
 80084e6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80084ea:	e02c      	b.n	8008546 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	9300      	str	r3, [sp, #0]
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	2200      	movs	r2, #0
 80084f4:	2180      	movs	r1, #128	; 0x80
 80084f6:	68f8      	ldr	r0, [r7, #12]
 80084f8:	f000 fbbd 	bl	8008c76 <UART_WaitOnFlagUntilTimeout>
 80084fc:	4603      	mov	r3, r0
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d001      	beq.n	8008506 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8008502:	2303      	movs	r3, #3
 8008504:	e038      	b.n	8008578 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8008506:	69fb      	ldr	r3, [r7, #28]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d10b      	bne.n	8008524 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800850c:	69bb      	ldr	r3, [r7, #24]
 800850e:	881b      	ldrh	r3, [r3, #0]
 8008510:	461a      	mov	r2, r3
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800851a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800851c:	69bb      	ldr	r3, [r7, #24]
 800851e:	3302      	adds	r3, #2
 8008520:	61bb      	str	r3, [r7, #24]
 8008522:	e007      	b.n	8008534 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008524:	69fb      	ldr	r3, [r7, #28]
 8008526:	781a      	ldrb	r2, [r3, #0]
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800852e:	69fb      	ldr	r3, [r7, #28]
 8008530:	3301      	adds	r3, #1
 8008532:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800853a:	b29b      	uxth	r3, r3
 800853c:	3b01      	subs	r3, #1
 800853e:	b29a      	uxth	r2, r3
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800854c:	b29b      	uxth	r3, r3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d1cc      	bne.n	80084ec <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	9300      	str	r3, [sp, #0]
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	2200      	movs	r2, #0
 800855a:	2140      	movs	r1, #64	; 0x40
 800855c:	68f8      	ldr	r0, [r7, #12]
 800855e:	f000 fb8a 	bl	8008c76 <UART_WaitOnFlagUntilTimeout>
 8008562:	4603      	mov	r3, r0
 8008564:	2b00      	cmp	r3, #0
 8008566:	d001      	beq.n	800856c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008568:	2303      	movs	r3, #3
 800856a:	e005      	b.n	8008578 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2220      	movs	r2, #32
 8008570:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8008572:	2300      	movs	r3, #0
 8008574:	e000      	b.n	8008578 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8008576:	2302      	movs	r3, #2
  }
}
 8008578:	4618      	mov	r0, r3
 800857a:	3720      	adds	r7, #32
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}

08008580 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b088      	sub	sp, #32
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008588:	2300      	movs	r3, #0
 800858a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800858c:	2300      	movs	r3, #0
 800858e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	689a      	ldr	r2, [r3, #8]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	691b      	ldr	r3, [r3, #16]
 8008598:	431a      	orrs	r2, r3
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	695b      	ldr	r3, [r3, #20]
 800859e:	431a      	orrs	r2, r3
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	69db      	ldr	r3, [r3, #28]
 80085a4:	4313      	orrs	r3, r2
 80085a6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	681a      	ldr	r2, [r3, #0]
 80085ae:	4bb1      	ldr	r3, [pc, #708]	; (8008874 <UART_SetConfig+0x2f4>)
 80085b0:	4013      	ands	r3, r2
 80085b2:	687a      	ldr	r2, [r7, #4]
 80085b4:	6812      	ldr	r2, [r2, #0]
 80085b6:	6939      	ldr	r1, [r7, #16]
 80085b8:	430b      	orrs	r3, r1
 80085ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	68da      	ldr	r2, [r3, #12]
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	430a      	orrs	r2, r1
 80085d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	699b      	ldr	r3, [r3, #24]
 80085d6:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6a1b      	ldr	r3, [r3, #32]
 80085dc:	693a      	ldr	r2, [r7, #16]
 80085de:	4313      	orrs	r3, r2
 80085e0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	689b      	ldr	r3, [r3, #8]
 80085e8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	693a      	ldr	r2, [r7, #16]
 80085f2:	430a      	orrs	r2, r1
 80085f4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a9f      	ldr	r2, [pc, #636]	; (8008878 <UART_SetConfig+0x2f8>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d121      	bne.n	8008644 <UART_SetConfig+0xc4>
 8008600:	4b9e      	ldr	r3, [pc, #632]	; (800887c <UART_SetConfig+0x2fc>)
 8008602:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008606:	f003 0303 	and.w	r3, r3, #3
 800860a:	2b03      	cmp	r3, #3
 800860c:	d816      	bhi.n	800863c <UART_SetConfig+0xbc>
 800860e:	a201      	add	r2, pc, #4	; (adr r2, 8008614 <UART_SetConfig+0x94>)
 8008610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008614:	08008625 	.word	0x08008625
 8008618:	08008631 	.word	0x08008631
 800861c:	0800862b 	.word	0x0800862b
 8008620:	08008637 	.word	0x08008637
 8008624:	2301      	movs	r3, #1
 8008626:	77fb      	strb	r3, [r7, #31]
 8008628:	e151      	b.n	80088ce <UART_SetConfig+0x34e>
 800862a:	2302      	movs	r3, #2
 800862c:	77fb      	strb	r3, [r7, #31]
 800862e:	e14e      	b.n	80088ce <UART_SetConfig+0x34e>
 8008630:	2304      	movs	r3, #4
 8008632:	77fb      	strb	r3, [r7, #31]
 8008634:	e14b      	b.n	80088ce <UART_SetConfig+0x34e>
 8008636:	2308      	movs	r3, #8
 8008638:	77fb      	strb	r3, [r7, #31]
 800863a:	e148      	b.n	80088ce <UART_SetConfig+0x34e>
 800863c:	2310      	movs	r3, #16
 800863e:	77fb      	strb	r3, [r7, #31]
 8008640:	bf00      	nop
 8008642:	e144      	b.n	80088ce <UART_SetConfig+0x34e>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a8d      	ldr	r2, [pc, #564]	; (8008880 <UART_SetConfig+0x300>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d134      	bne.n	80086b8 <UART_SetConfig+0x138>
 800864e:	4b8b      	ldr	r3, [pc, #556]	; (800887c <UART_SetConfig+0x2fc>)
 8008650:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008654:	f003 030c 	and.w	r3, r3, #12
 8008658:	2b0c      	cmp	r3, #12
 800865a:	d829      	bhi.n	80086b0 <UART_SetConfig+0x130>
 800865c:	a201      	add	r2, pc, #4	; (adr r2, 8008664 <UART_SetConfig+0xe4>)
 800865e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008662:	bf00      	nop
 8008664:	08008699 	.word	0x08008699
 8008668:	080086b1 	.word	0x080086b1
 800866c:	080086b1 	.word	0x080086b1
 8008670:	080086b1 	.word	0x080086b1
 8008674:	080086a5 	.word	0x080086a5
 8008678:	080086b1 	.word	0x080086b1
 800867c:	080086b1 	.word	0x080086b1
 8008680:	080086b1 	.word	0x080086b1
 8008684:	0800869f 	.word	0x0800869f
 8008688:	080086b1 	.word	0x080086b1
 800868c:	080086b1 	.word	0x080086b1
 8008690:	080086b1 	.word	0x080086b1
 8008694:	080086ab 	.word	0x080086ab
 8008698:	2300      	movs	r3, #0
 800869a:	77fb      	strb	r3, [r7, #31]
 800869c:	e117      	b.n	80088ce <UART_SetConfig+0x34e>
 800869e:	2302      	movs	r3, #2
 80086a0:	77fb      	strb	r3, [r7, #31]
 80086a2:	e114      	b.n	80088ce <UART_SetConfig+0x34e>
 80086a4:	2304      	movs	r3, #4
 80086a6:	77fb      	strb	r3, [r7, #31]
 80086a8:	e111      	b.n	80088ce <UART_SetConfig+0x34e>
 80086aa:	2308      	movs	r3, #8
 80086ac:	77fb      	strb	r3, [r7, #31]
 80086ae:	e10e      	b.n	80088ce <UART_SetConfig+0x34e>
 80086b0:	2310      	movs	r3, #16
 80086b2:	77fb      	strb	r3, [r7, #31]
 80086b4:	bf00      	nop
 80086b6:	e10a      	b.n	80088ce <UART_SetConfig+0x34e>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a71      	ldr	r2, [pc, #452]	; (8008884 <UART_SetConfig+0x304>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d120      	bne.n	8008704 <UART_SetConfig+0x184>
 80086c2:	4b6e      	ldr	r3, [pc, #440]	; (800887c <UART_SetConfig+0x2fc>)
 80086c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086c8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80086cc:	2b10      	cmp	r3, #16
 80086ce:	d00f      	beq.n	80086f0 <UART_SetConfig+0x170>
 80086d0:	2b10      	cmp	r3, #16
 80086d2:	d802      	bhi.n	80086da <UART_SetConfig+0x15a>
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d005      	beq.n	80086e4 <UART_SetConfig+0x164>
 80086d8:	e010      	b.n	80086fc <UART_SetConfig+0x17c>
 80086da:	2b20      	cmp	r3, #32
 80086dc:	d005      	beq.n	80086ea <UART_SetConfig+0x16a>
 80086de:	2b30      	cmp	r3, #48	; 0x30
 80086e0:	d009      	beq.n	80086f6 <UART_SetConfig+0x176>
 80086e2:	e00b      	b.n	80086fc <UART_SetConfig+0x17c>
 80086e4:	2300      	movs	r3, #0
 80086e6:	77fb      	strb	r3, [r7, #31]
 80086e8:	e0f1      	b.n	80088ce <UART_SetConfig+0x34e>
 80086ea:	2302      	movs	r3, #2
 80086ec:	77fb      	strb	r3, [r7, #31]
 80086ee:	e0ee      	b.n	80088ce <UART_SetConfig+0x34e>
 80086f0:	2304      	movs	r3, #4
 80086f2:	77fb      	strb	r3, [r7, #31]
 80086f4:	e0eb      	b.n	80088ce <UART_SetConfig+0x34e>
 80086f6:	2308      	movs	r3, #8
 80086f8:	77fb      	strb	r3, [r7, #31]
 80086fa:	e0e8      	b.n	80088ce <UART_SetConfig+0x34e>
 80086fc:	2310      	movs	r3, #16
 80086fe:	77fb      	strb	r3, [r7, #31]
 8008700:	bf00      	nop
 8008702:	e0e4      	b.n	80088ce <UART_SetConfig+0x34e>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a5f      	ldr	r2, [pc, #380]	; (8008888 <UART_SetConfig+0x308>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d120      	bne.n	8008750 <UART_SetConfig+0x1d0>
 800870e:	4b5b      	ldr	r3, [pc, #364]	; (800887c <UART_SetConfig+0x2fc>)
 8008710:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008714:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008718:	2b40      	cmp	r3, #64	; 0x40
 800871a:	d00f      	beq.n	800873c <UART_SetConfig+0x1bc>
 800871c:	2b40      	cmp	r3, #64	; 0x40
 800871e:	d802      	bhi.n	8008726 <UART_SetConfig+0x1a6>
 8008720:	2b00      	cmp	r3, #0
 8008722:	d005      	beq.n	8008730 <UART_SetConfig+0x1b0>
 8008724:	e010      	b.n	8008748 <UART_SetConfig+0x1c8>
 8008726:	2b80      	cmp	r3, #128	; 0x80
 8008728:	d005      	beq.n	8008736 <UART_SetConfig+0x1b6>
 800872a:	2bc0      	cmp	r3, #192	; 0xc0
 800872c:	d009      	beq.n	8008742 <UART_SetConfig+0x1c2>
 800872e:	e00b      	b.n	8008748 <UART_SetConfig+0x1c8>
 8008730:	2300      	movs	r3, #0
 8008732:	77fb      	strb	r3, [r7, #31]
 8008734:	e0cb      	b.n	80088ce <UART_SetConfig+0x34e>
 8008736:	2302      	movs	r3, #2
 8008738:	77fb      	strb	r3, [r7, #31]
 800873a:	e0c8      	b.n	80088ce <UART_SetConfig+0x34e>
 800873c:	2304      	movs	r3, #4
 800873e:	77fb      	strb	r3, [r7, #31]
 8008740:	e0c5      	b.n	80088ce <UART_SetConfig+0x34e>
 8008742:	2308      	movs	r3, #8
 8008744:	77fb      	strb	r3, [r7, #31]
 8008746:	e0c2      	b.n	80088ce <UART_SetConfig+0x34e>
 8008748:	2310      	movs	r3, #16
 800874a:	77fb      	strb	r3, [r7, #31]
 800874c:	bf00      	nop
 800874e:	e0be      	b.n	80088ce <UART_SetConfig+0x34e>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4a4d      	ldr	r2, [pc, #308]	; (800888c <UART_SetConfig+0x30c>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d124      	bne.n	80087a4 <UART_SetConfig+0x224>
 800875a:	4b48      	ldr	r3, [pc, #288]	; (800887c <UART_SetConfig+0x2fc>)
 800875c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008760:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008764:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008768:	d012      	beq.n	8008790 <UART_SetConfig+0x210>
 800876a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800876e:	d802      	bhi.n	8008776 <UART_SetConfig+0x1f6>
 8008770:	2b00      	cmp	r3, #0
 8008772:	d007      	beq.n	8008784 <UART_SetConfig+0x204>
 8008774:	e012      	b.n	800879c <UART_SetConfig+0x21c>
 8008776:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800877a:	d006      	beq.n	800878a <UART_SetConfig+0x20a>
 800877c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008780:	d009      	beq.n	8008796 <UART_SetConfig+0x216>
 8008782:	e00b      	b.n	800879c <UART_SetConfig+0x21c>
 8008784:	2300      	movs	r3, #0
 8008786:	77fb      	strb	r3, [r7, #31]
 8008788:	e0a1      	b.n	80088ce <UART_SetConfig+0x34e>
 800878a:	2302      	movs	r3, #2
 800878c:	77fb      	strb	r3, [r7, #31]
 800878e:	e09e      	b.n	80088ce <UART_SetConfig+0x34e>
 8008790:	2304      	movs	r3, #4
 8008792:	77fb      	strb	r3, [r7, #31]
 8008794:	e09b      	b.n	80088ce <UART_SetConfig+0x34e>
 8008796:	2308      	movs	r3, #8
 8008798:	77fb      	strb	r3, [r7, #31]
 800879a:	e098      	b.n	80088ce <UART_SetConfig+0x34e>
 800879c:	2310      	movs	r3, #16
 800879e:	77fb      	strb	r3, [r7, #31]
 80087a0:	bf00      	nop
 80087a2:	e094      	b.n	80088ce <UART_SetConfig+0x34e>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a39      	ldr	r2, [pc, #228]	; (8008890 <UART_SetConfig+0x310>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d124      	bne.n	80087f8 <UART_SetConfig+0x278>
 80087ae:	4b33      	ldr	r3, [pc, #204]	; (800887c <UART_SetConfig+0x2fc>)
 80087b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087b4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80087b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087bc:	d012      	beq.n	80087e4 <UART_SetConfig+0x264>
 80087be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087c2:	d802      	bhi.n	80087ca <UART_SetConfig+0x24a>
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d007      	beq.n	80087d8 <UART_SetConfig+0x258>
 80087c8:	e012      	b.n	80087f0 <UART_SetConfig+0x270>
 80087ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80087ce:	d006      	beq.n	80087de <UART_SetConfig+0x25e>
 80087d0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80087d4:	d009      	beq.n	80087ea <UART_SetConfig+0x26a>
 80087d6:	e00b      	b.n	80087f0 <UART_SetConfig+0x270>
 80087d8:	2301      	movs	r3, #1
 80087da:	77fb      	strb	r3, [r7, #31]
 80087dc:	e077      	b.n	80088ce <UART_SetConfig+0x34e>
 80087de:	2302      	movs	r3, #2
 80087e0:	77fb      	strb	r3, [r7, #31]
 80087e2:	e074      	b.n	80088ce <UART_SetConfig+0x34e>
 80087e4:	2304      	movs	r3, #4
 80087e6:	77fb      	strb	r3, [r7, #31]
 80087e8:	e071      	b.n	80088ce <UART_SetConfig+0x34e>
 80087ea:	2308      	movs	r3, #8
 80087ec:	77fb      	strb	r3, [r7, #31]
 80087ee:	e06e      	b.n	80088ce <UART_SetConfig+0x34e>
 80087f0:	2310      	movs	r3, #16
 80087f2:	77fb      	strb	r3, [r7, #31]
 80087f4:	bf00      	nop
 80087f6:	e06a      	b.n	80088ce <UART_SetConfig+0x34e>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a25      	ldr	r2, [pc, #148]	; (8008894 <UART_SetConfig+0x314>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d124      	bne.n	800884c <UART_SetConfig+0x2cc>
 8008802:	4b1e      	ldr	r3, [pc, #120]	; (800887c <UART_SetConfig+0x2fc>)
 8008804:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008808:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800880c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008810:	d012      	beq.n	8008838 <UART_SetConfig+0x2b8>
 8008812:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008816:	d802      	bhi.n	800881e <UART_SetConfig+0x29e>
 8008818:	2b00      	cmp	r3, #0
 800881a:	d007      	beq.n	800882c <UART_SetConfig+0x2ac>
 800881c:	e012      	b.n	8008844 <UART_SetConfig+0x2c4>
 800881e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008822:	d006      	beq.n	8008832 <UART_SetConfig+0x2b2>
 8008824:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008828:	d009      	beq.n	800883e <UART_SetConfig+0x2be>
 800882a:	e00b      	b.n	8008844 <UART_SetConfig+0x2c4>
 800882c:	2300      	movs	r3, #0
 800882e:	77fb      	strb	r3, [r7, #31]
 8008830:	e04d      	b.n	80088ce <UART_SetConfig+0x34e>
 8008832:	2302      	movs	r3, #2
 8008834:	77fb      	strb	r3, [r7, #31]
 8008836:	e04a      	b.n	80088ce <UART_SetConfig+0x34e>
 8008838:	2304      	movs	r3, #4
 800883a:	77fb      	strb	r3, [r7, #31]
 800883c:	e047      	b.n	80088ce <UART_SetConfig+0x34e>
 800883e:	2308      	movs	r3, #8
 8008840:	77fb      	strb	r3, [r7, #31]
 8008842:	e044      	b.n	80088ce <UART_SetConfig+0x34e>
 8008844:	2310      	movs	r3, #16
 8008846:	77fb      	strb	r3, [r7, #31]
 8008848:	bf00      	nop
 800884a:	e040      	b.n	80088ce <UART_SetConfig+0x34e>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a11      	ldr	r2, [pc, #68]	; (8008898 <UART_SetConfig+0x318>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d139      	bne.n	80088ca <UART_SetConfig+0x34a>
 8008856:	4b09      	ldr	r3, [pc, #36]	; (800887c <UART_SetConfig+0x2fc>)
 8008858:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800885c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008860:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008864:	d027      	beq.n	80088b6 <UART_SetConfig+0x336>
 8008866:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800886a:	d817      	bhi.n	800889c <UART_SetConfig+0x31c>
 800886c:	2b00      	cmp	r3, #0
 800886e:	d01c      	beq.n	80088aa <UART_SetConfig+0x32a>
 8008870:	e027      	b.n	80088c2 <UART_SetConfig+0x342>
 8008872:	bf00      	nop
 8008874:	efff69f3 	.word	0xefff69f3
 8008878:	40011000 	.word	0x40011000
 800887c:	40023800 	.word	0x40023800
 8008880:	40004400 	.word	0x40004400
 8008884:	40004800 	.word	0x40004800
 8008888:	40004c00 	.word	0x40004c00
 800888c:	40005000 	.word	0x40005000
 8008890:	40011400 	.word	0x40011400
 8008894:	40007800 	.word	0x40007800
 8008898:	40007c00 	.word	0x40007c00
 800889c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088a0:	d006      	beq.n	80088b0 <UART_SetConfig+0x330>
 80088a2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80088a6:	d009      	beq.n	80088bc <UART_SetConfig+0x33c>
 80088a8:	e00b      	b.n	80088c2 <UART_SetConfig+0x342>
 80088aa:	2300      	movs	r3, #0
 80088ac:	77fb      	strb	r3, [r7, #31]
 80088ae:	e00e      	b.n	80088ce <UART_SetConfig+0x34e>
 80088b0:	2302      	movs	r3, #2
 80088b2:	77fb      	strb	r3, [r7, #31]
 80088b4:	e00b      	b.n	80088ce <UART_SetConfig+0x34e>
 80088b6:	2304      	movs	r3, #4
 80088b8:	77fb      	strb	r3, [r7, #31]
 80088ba:	e008      	b.n	80088ce <UART_SetConfig+0x34e>
 80088bc:	2308      	movs	r3, #8
 80088be:	77fb      	strb	r3, [r7, #31]
 80088c0:	e005      	b.n	80088ce <UART_SetConfig+0x34e>
 80088c2:	2310      	movs	r3, #16
 80088c4:	77fb      	strb	r3, [r7, #31]
 80088c6:	bf00      	nop
 80088c8:	e001      	b.n	80088ce <UART_SetConfig+0x34e>
 80088ca:	2310      	movs	r3, #16
 80088cc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	69db      	ldr	r3, [r3, #28]
 80088d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088d6:	d17f      	bne.n	80089d8 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 80088d8:	7ffb      	ldrb	r3, [r7, #31]
 80088da:	2b08      	cmp	r3, #8
 80088dc:	d85c      	bhi.n	8008998 <UART_SetConfig+0x418>
 80088de:	a201      	add	r2, pc, #4	; (adr r2, 80088e4 <UART_SetConfig+0x364>)
 80088e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088e4:	08008909 	.word	0x08008909
 80088e8:	08008929 	.word	0x08008929
 80088ec:	08008949 	.word	0x08008949
 80088f0:	08008999 	.word	0x08008999
 80088f4:	08008961 	.word	0x08008961
 80088f8:	08008999 	.word	0x08008999
 80088fc:	08008999 	.word	0x08008999
 8008900:	08008999 	.word	0x08008999
 8008904:	08008981 	.word	0x08008981
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008908:	f7fd f9a8 	bl	8005c5c <HAL_RCC_GetPCLK1Freq>
 800890c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	005a      	lsls	r2, r3, #1
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	085b      	lsrs	r3, r3, #1
 8008918:	441a      	add	r2, r3
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	685b      	ldr	r3, [r3, #4]
 800891e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008922:	b29b      	uxth	r3, r3
 8008924:	61bb      	str	r3, [r7, #24]
        break;
 8008926:	e03a      	b.n	800899e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008928:	f7fd f9ac 	bl	8005c84 <HAL_RCC_GetPCLK2Freq>
 800892c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	005a      	lsls	r2, r3, #1
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	085b      	lsrs	r3, r3, #1
 8008938:	441a      	add	r2, r3
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008942:	b29b      	uxth	r3, r3
 8008944:	61bb      	str	r3, [r7, #24]
        break;
 8008946:	e02a      	b.n	800899e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	085a      	lsrs	r2, r3, #1
 800894e:	4b5f      	ldr	r3, [pc, #380]	; (8008acc <UART_SetConfig+0x54c>)
 8008950:	4413      	add	r3, r2
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	6852      	ldr	r2, [r2, #4]
 8008956:	fbb3 f3f2 	udiv	r3, r3, r2
 800895a:	b29b      	uxth	r3, r3
 800895c:	61bb      	str	r3, [r7, #24]
        break;
 800895e:	e01e      	b.n	800899e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008960:	f7fd f898 	bl	8005a94 <HAL_RCC_GetSysClockFreq>
 8008964:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	005a      	lsls	r2, r3, #1
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	085b      	lsrs	r3, r3, #1
 8008970:	441a      	add	r2, r3
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	fbb2 f3f3 	udiv	r3, r2, r3
 800897a:	b29b      	uxth	r3, r3
 800897c:	61bb      	str	r3, [r7, #24]
        break;
 800897e:	e00e      	b.n	800899e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	085b      	lsrs	r3, r3, #1
 8008986:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008992:	b29b      	uxth	r3, r3
 8008994:	61bb      	str	r3, [r7, #24]
        break;
 8008996:	e002      	b.n	800899e <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8008998:	2301      	movs	r3, #1
 800899a:	75fb      	strb	r3, [r7, #23]
        break;
 800899c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800899e:	69bb      	ldr	r3, [r7, #24]
 80089a0:	2b0f      	cmp	r3, #15
 80089a2:	d916      	bls.n	80089d2 <UART_SetConfig+0x452>
 80089a4:	69bb      	ldr	r3, [r7, #24]
 80089a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089aa:	d212      	bcs.n	80089d2 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80089ac:	69bb      	ldr	r3, [r7, #24]
 80089ae:	b29b      	uxth	r3, r3
 80089b0:	f023 030f 	bic.w	r3, r3, #15
 80089b4:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80089b6:	69bb      	ldr	r3, [r7, #24]
 80089b8:	085b      	lsrs	r3, r3, #1
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	f003 0307 	and.w	r3, r3, #7
 80089c0:	b29a      	uxth	r2, r3
 80089c2:	897b      	ldrh	r3, [r7, #10]
 80089c4:	4313      	orrs	r3, r2
 80089c6:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	897a      	ldrh	r2, [r7, #10]
 80089ce:	60da      	str	r2, [r3, #12]
 80089d0:	e070      	b.n	8008ab4 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	75fb      	strb	r3, [r7, #23]
 80089d6:	e06d      	b.n	8008ab4 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 80089d8:	7ffb      	ldrb	r3, [r7, #31]
 80089da:	2b08      	cmp	r3, #8
 80089dc:	d859      	bhi.n	8008a92 <UART_SetConfig+0x512>
 80089de:	a201      	add	r2, pc, #4	; (adr r2, 80089e4 <UART_SetConfig+0x464>)
 80089e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089e4:	08008a09 	.word	0x08008a09
 80089e8:	08008a27 	.word	0x08008a27
 80089ec:	08008a45 	.word	0x08008a45
 80089f0:	08008a93 	.word	0x08008a93
 80089f4:	08008a5d 	.word	0x08008a5d
 80089f8:	08008a93 	.word	0x08008a93
 80089fc:	08008a93 	.word	0x08008a93
 8008a00:	08008a93 	.word	0x08008a93
 8008a04:	08008a7b 	.word	0x08008a7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a08:	f7fd f928 	bl	8005c5c <HAL_RCC_GetPCLK1Freq>
 8008a0c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	085a      	lsrs	r2, r3, #1
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	441a      	add	r2, r3
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	685b      	ldr	r3, [r3, #4]
 8008a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a20:	b29b      	uxth	r3, r3
 8008a22:	61bb      	str	r3, [r7, #24]
        break;
 8008a24:	e038      	b.n	8008a98 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a26:	f7fd f92d 	bl	8005c84 <HAL_RCC_GetPCLK2Freq>
 8008a2a:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	685b      	ldr	r3, [r3, #4]
 8008a30:	085a      	lsrs	r2, r3, #1
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	441a      	add	r2, r3
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a3e:	b29b      	uxth	r3, r3
 8008a40:	61bb      	str	r3, [r7, #24]
        break;
 8008a42:	e029      	b.n	8008a98 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	685b      	ldr	r3, [r3, #4]
 8008a48:	085a      	lsrs	r2, r3, #1
 8008a4a:	4b21      	ldr	r3, [pc, #132]	; (8008ad0 <UART_SetConfig+0x550>)
 8008a4c:	4413      	add	r3, r2
 8008a4e:	687a      	ldr	r2, [r7, #4]
 8008a50:	6852      	ldr	r2, [r2, #4]
 8008a52:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	61bb      	str	r3, [r7, #24]
        break;
 8008a5a:	e01d      	b.n	8008a98 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a5c:	f7fd f81a 	bl	8005a94 <HAL_RCC_GetSysClockFreq>
 8008a60:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	085a      	lsrs	r2, r3, #1
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	441a      	add	r2, r3
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	685b      	ldr	r3, [r3, #4]
 8008a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a74:	b29b      	uxth	r3, r3
 8008a76:	61bb      	str	r3, [r7, #24]
        break;
 8008a78:	e00e      	b.n	8008a98 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	685b      	ldr	r3, [r3, #4]
 8008a7e:	085b      	lsrs	r3, r3, #1
 8008a80:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	685b      	ldr	r3, [r3, #4]
 8008a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	61bb      	str	r3, [r7, #24]
        break;
 8008a90:	e002      	b.n	8008a98 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8008a92:	2301      	movs	r3, #1
 8008a94:	75fb      	strb	r3, [r7, #23]
        break;
 8008a96:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a98:	69bb      	ldr	r3, [r7, #24]
 8008a9a:	2b0f      	cmp	r3, #15
 8008a9c:	d908      	bls.n	8008ab0 <UART_SetConfig+0x530>
 8008a9e:	69bb      	ldr	r3, [r7, #24]
 8008aa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008aa4:	d204      	bcs.n	8008ab0 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	69ba      	ldr	r2, [r7, #24]
 8008aac:	60da      	str	r2, [r3, #12]
 8008aae:	e001      	b.n	8008ab4 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2200      	movs	r2, #0
 8008abe:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008ac0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3720      	adds	r7, #32
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	bf00      	nop
 8008acc:	01e84800 	.word	0x01e84800
 8008ad0:	00f42400 	.word	0x00f42400

08008ad4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b083      	sub	sp, #12
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ae0:	f003 0301 	and.w	r3, r3, #1
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d00a      	beq.n	8008afe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	430a      	orrs	r2, r1
 8008afc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b02:	f003 0302 	and.w	r3, r3, #2
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d00a      	beq.n	8008b20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	430a      	orrs	r2, r1
 8008b1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b24:	f003 0304 	and.w	r3, r3, #4
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d00a      	beq.n	8008b42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b46:	f003 0308 	and.w	r3, r3, #8
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d00a      	beq.n	8008b64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	430a      	orrs	r2, r1
 8008b62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b68:	f003 0310 	and.w	r3, r3, #16
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d00a      	beq.n	8008b86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	689b      	ldr	r3, [r3, #8]
 8008b76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	430a      	orrs	r2, r1
 8008b84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b8a:	f003 0320 	and.w	r3, r3, #32
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d00a      	beq.n	8008ba8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	689b      	ldr	r3, [r3, #8]
 8008b98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	430a      	orrs	r2, r1
 8008ba6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d01a      	beq.n	8008bea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	430a      	orrs	r2, r1
 8008bc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008bd2:	d10a      	bne.n	8008bea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	430a      	orrs	r2, r1
 8008be8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d00a      	beq.n	8008c0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	685b      	ldr	r3, [r3, #4]
 8008bfc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	430a      	orrs	r2, r1
 8008c0a:	605a      	str	r2, [r3, #4]
  }
}
 8008c0c:	bf00      	nop
 8008c0e:	370c      	adds	r7, #12
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr

08008c18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b086      	sub	sp, #24
 8008c1c:	af02      	add	r7, sp, #8
 8008c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2200      	movs	r2, #0
 8008c24:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008c26:	f7fa ff9d 	bl	8003b64 <HAL_GetTick>
 8008c2a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f003 0308 	and.w	r3, r3, #8
 8008c36:	2b08      	cmp	r3, #8
 8008c38:	d10e      	bne.n	8008c58 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c3a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008c3e:	9300      	str	r3, [sp, #0]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	2200      	movs	r2, #0
 8008c44:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f000 f814 	bl	8008c76 <UART_WaitOnFlagUntilTimeout>
 8008c4e:	4603      	mov	r3, r0
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d001      	beq.n	8008c58 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c54:	2303      	movs	r3, #3
 8008c56:	e00a      	b.n	8008c6e <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2220      	movs	r2, #32
 8008c5c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2220      	movs	r2, #32
 8008c62:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2200      	movs	r2, #0
 8008c68:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008c6c:	2300      	movs	r3, #0
}
 8008c6e:	4618      	mov	r0, r3
 8008c70:	3710      	adds	r7, #16
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}

08008c76 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b084      	sub	sp, #16
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	60f8      	str	r0, [r7, #12]
 8008c7e:	60b9      	str	r1, [r7, #8]
 8008c80:	603b      	str	r3, [r7, #0]
 8008c82:	4613      	mov	r3, r2
 8008c84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c86:	e05d      	b.n	8008d44 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c88:	69bb      	ldr	r3, [r7, #24]
 8008c8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c8e:	d059      	beq.n	8008d44 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c90:	f7fa ff68 	bl	8003b64 <HAL_GetTick>
 8008c94:	4602      	mov	r2, r0
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	1ad3      	subs	r3, r2, r3
 8008c9a:	69ba      	ldr	r2, [r7, #24]
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d302      	bcc.n	8008ca6 <UART_WaitOnFlagUntilTimeout+0x30>
 8008ca0:	69bb      	ldr	r3, [r7, #24]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d11b      	bne.n	8008cde <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	681a      	ldr	r2, [r3, #0]
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008cb4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	689a      	ldr	r2, [r3, #8]
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f022 0201 	bic.w	r2, r2, #1
 8008cc4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2220      	movs	r2, #32
 8008cca:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	2220      	movs	r2, #32
 8008cd0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008cda:	2303      	movs	r3, #3
 8008cdc:	e042      	b.n	8008d64 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f003 0304 	and.w	r3, r3, #4
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d02b      	beq.n	8008d44 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	69db      	ldr	r3, [r3, #28]
 8008cf2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008cf6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008cfa:	d123      	bne.n	8008d44 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008d04:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	681a      	ldr	r2, [r3, #0]
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008d14:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	689a      	ldr	r2, [r3, #8]
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f022 0201 	bic.w	r2, r2, #1
 8008d24:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	2220      	movs	r2, #32
 8008d2a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2220      	movs	r2, #32
 8008d30:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	2220      	movs	r2, #32
 8008d36:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8008d40:	2303      	movs	r3, #3
 8008d42:	e00f      	b.n	8008d64 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	69da      	ldr	r2, [r3, #28]
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	4013      	ands	r3, r2
 8008d4e:	68ba      	ldr	r2, [r7, #8]
 8008d50:	429a      	cmp	r2, r3
 8008d52:	bf0c      	ite	eq
 8008d54:	2301      	moveq	r3, #1
 8008d56:	2300      	movne	r3, #0
 8008d58:	b2db      	uxtb	r3, r3
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	79fb      	ldrb	r3, [r7, #7]
 8008d5e:	429a      	cmp	r2, r3
 8008d60:	d092      	beq.n	8008c88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d62:	2300      	movs	r3, #0
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3710      	adds	r7, #16
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}

08008d6c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008d6c:	b084      	sub	sp, #16
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b084      	sub	sp, #16
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
 8008d76:	f107 001c 	add.w	r0, r7, #28
 8008d7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d126      	bne.n	8008dd2 <USB_CoreInit+0x66>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d88:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	68da      	ldr	r2, [r3, #12]
 8008d94:	4b23      	ldr	r3, [pc, #140]	; (8008e24 <USB_CoreInit+0xb8>)
 8008d96:	4013      	ands	r3, r2
 8008d98:	687a      	ldr	r2, [r7, #4]
 8008d9a:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	68db      	ldr	r3, [r3, #12]
 8008da0:	f043 0210 	orr.w	r2, r3, #16
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	68db      	ldr	r3, [r3, #12]
 8008dac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008db4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008db6:	2b01      	cmp	r3, #1
 8008db8:	d105      	bne.n	8008dc6 <USB_CoreInit+0x5a>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	68db      	ldr	r3, [r3, #12]
 8008dbe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 fa52 	bl	8009270 <USB_CoreReset>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	73fb      	strb	r3, [r7, #15]
 8008dd0:	e010      	b.n	8008df4 <USB_CoreInit+0x88>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	68db      	ldr	r3, [r3, #12]
 8008dd6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f000 fa46 	bl	8009270 <USB_CoreReset>
 8008de4:	4603      	mov	r3, r0
 8008de6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dec:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8008df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d10b      	bne.n	8008e12 <USB_CoreInit+0xa6>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	689b      	ldr	r3, [r3, #8]
 8008dfe:	f043 0206 	orr.w	r2, r3, #6
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	689b      	ldr	r3, [r3, #8]
 8008e0a:	f043 0220 	orr.w	r2, r3, #32
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3710      	adds	r7, #16
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e1e:	b004      	add	sp, #16
 8008e20:	4770      	bx	lr
 8008e22:	bf00      	nop
 8008e24:	ffbdffbf 	.word	0xffbdffbf

08008e28 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b083      	sub	sp, #12
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	689b      	ldr	r3, [r3, #8]
 8008e34:	f023 0201 	bic.w	r2, r3, #1
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008e3c:	2300      	movs	r3, #0
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	370c      	adds	r7, #12
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr

08008e4a <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008e4a:	b580      	push	{r7, lr}
 8008e4c:	b082      	sub	sp, #8
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	6078      	str	r0, [r7, #4]
 8008e52:	460b      	mov	r3, r1
 8008e54:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008e62:	78fb      	ldrb	r3, [r7, #3]
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	d106      	bne.n	8008e76 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	68db      	ldr	r3, [r3, #12]
 8008e6c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	60da      	str	r2, [r3, #12]
 8008e74:	e00b      	b.n	8008e8e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008e76:	78fb      	ldrb	r3, [r7, #3]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d106      	bne.n	8008e8a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	68db      	ldr	r3, [r3, #12]
 8008e80:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	60da      	str	r2, [r3, #12]
 8008e88:	e001      	b.n	8008e8e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	e003      	b.n	8008e96 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008e8e:	2032      	movs	r0, #50	; 0x32
 8008e90:	f7fa fe74 	bl	8003b7c <HAL_Delay>

  return HAL_OK;
 8008e94:	2300      	movs	r3, #0
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3708      	adds	r7, #8
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}
	...

08008ea0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008ea0:	b084      	sub	sp, #16
 8008ea2:	b580      	push	{r7, lr}
 8008ea4:	b086      	sub	sp, #24
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	6078      	str	r0, [r7, #4]
 8008eaa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008eae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008eba:	2300      	movs	r3, #0
 8008ebc:	613b      	str	r3, [r7, #16]
 8008ebe:	e009      	b.n	8008ed4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008ec0:	687a      	ldr	r2, [r7, #4]
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	3340      	adds	r3, #64	; 0x40
 8008ec6:	009b      	lsls	r3, r3, #2
 8008ec8:	4413      	add	r3, r2
 8008eca:	2200      	movs	r2, #0
 8008ecc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	3301      	adds	r3, #1
 8008ed2:	613b      	str	r3, [r7, #16]
 8008ed4:	693b      	ldr	r3, [r7, #16]
 8008ed6:	2b0e      	cmp	r3, #14
 8008ed8:	d9f2      	bls.n	8008ec0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008eda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d11c      	bne.n	8008f1a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ee6:	685b      	ldr	r3, [r3, #4]
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008eee:	f043 0302 	orr.w	r3, r3, #2
 8008ef2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ef8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	601a      	str	r2, [r3, #0]
 8008f18:	e005      	b.n	8008f26 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f1e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008f2c:	461a      	mov	r2, r3
 8008f2e:	2300      	movs	r3, #0
 8008f30:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f38:	4619      	mov	r1, r3
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f40:	461a      	mov	r2, r3
 8008f42:	680b      	ldr	r3, [r1, #0]
 8008f44:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d10c      	bne.n	8008f66 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d104      	bne.n	8008f5c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008f52:	2100      	movs	r1, #0
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f000 f959 	bl	800920c <USB_SetDevSpeed>
 8008f5a:	e018      	b.n	8008f8e <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008f5c:	2101      	movs	r1, #1
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f000 f954 	bl	800920c <USB_SetDevSpeed>
 8008f64:	e013      	b.n	8008f8e <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8008f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f68:	2b03      	cmp	r3, #3
 8008f6a:	d10c      	bne.n	8008f86 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d104      	bne.n	8008f7c <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008f72:	2100      	movs	r1, #0
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f000 f949 	bl	800920c <USB_SetDevSpeed>
 8008f7a:	e008      	b.n	8008f8e <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008f7c:	2101      	movs	r1, #1
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f000 f944 	bl	800920c <USB_SetDevSpeed>
 8008f84:	e003      	b.n	8008f8e <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008f86:	2103      	movs	r1, #3
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f000 f93f 	bl	800920c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008f8e:	2110      	movs	r1, #16
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f000 f8f3 	bl	800917c <USB_FlushTxFifo>
 8008f96:	4603      	mov	r3, r0
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d001      	beq.n	8008fa0 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f000 f911 	bl	80091c8 <USB_FlushRxFifo>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d001      	beq.n	8008fb0 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8008fac:	2301      	movs	r3, #1
 8008fae:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fb6:	461a      	mov	r2, r3
 8008fb8:	2300      	movs	r3, #0
 8008fba:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fce:	461a      	mov	r2, r3
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	613b      	str	r3, [r7, #16]
 8008fd8:	e043      	b.n	8009062 <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	015a      	lsls	r2, r3, #5
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	4413      	add	r3, r2
 8008fe2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008fec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ff0:	d118      	bne.n	8009024 <USB_DevInit+0x184>
    {
      if (i == 0U)
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d10a      	bne.n	800900e <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	015a      	lsls	r2, r3, #5
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	4413      	add	r3, r2
 8009000:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009004:	461a      	mov	r2, r3
 8009006:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800900a:	6013      	str	r3, [r2, #0]
 800900c:	e013      	b.n	8009036 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	015a      	lsls	r2, r3, #5
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	4413      	add	r3, r2
 8009016:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800901a:	461a      	mov	r2, r3
 800901c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009020:	6013      	str	r3, [r2, #0]
 8009022:	e008      	b.n	8009036 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	015a      	lsls	r2, r3, #5
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	4413      	add	r3, r2
 800902c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009030:	461a      	mov	r2, r3
 8009032:	2300      	movs	r3, #0
 8009034:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	015a      	lsls	r2, r3, #5
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	4413      	add	r3, r2
 800903e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009042:	461a      	mov	r2, r3
 8009044:	2300      	movs	r3, #0
 8009046:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	015a      	lsls	r2, r3, #5
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	4413      	add	r3, r2
 8009050:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009054:	461a      	mov	r2, r3
 8009056:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800905a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	3301      	adds	r3, #1
 8009060:	613b      	str	r3, [r7, #16]
 8009062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009064:	693a      	ldr	r2, [r7, #16]
 8009066:	429a      	cmp	r2, r3
 8009068:	d3b7      	bcc.n	8008fda <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800906a:	2300      	movs	r3, #0
 800906c:	613b      	str	r3, [r7, #16]
 800906e:	e043      	b.n	80090f8 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	015a      	lsls	r2, r3, #5
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	4413      	add	r3, r2
 8009078:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009082:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009086:	d118      	bne.n	80090ba <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8009088:	693b      	ldr	r3, [r7, #16]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d10a      	bne.n	80090a4 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	015a      	lsls	r2, r3, #5
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	4413      	add	r3, r2
 8009096:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800909a:	461a      	mov	r2, r3
 800909c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80090a0:	6013      	str	r3, [r2, #0]
 80090a2:	e013      	b.n	80090cc <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	015a      	lsls	r2, r3, #5
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	4413      	add	r3, r2
 80090ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090b0:	461a      	mov	r2, r3
 80090b2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80090b6:	6013      	str	r3, [r2, #0]
 80090b8:	e008      	b.n	80090cc <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	015a      	lsls	r2, r3, #5
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	4413      	add	r3, r2
 80090c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090c6:	461a      	mov	r2, r3
 80090c8:	2300      	movs	r3, #0
 80090ca:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	015a      	lsls	r2, r3, #5
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	4413      	add	r3, r2
 80090d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090d8:	461a      	mov	r2, r3
 80090da:	2300      	movs	r3, #0
 80090dc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80090de:	693b      	ldr	r3, [r7, #16]
 80090e0:	015a      	lsls	r2, r3, #5
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	4413      	add	r3, r2
 80090e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090ea:	461a      	mov	r2, r3
 80090ec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80090f0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	3301      	adds	r3, #1
 80090f6:	613b      	str	r3, [r7, #16]
 80090f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090fa:	693a      	ldr	r2, [r7, #16]
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d3b7      	bcc.n	8009070 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009106:	691b      	ldr	r3, [r3, #16]
 8009108:	68fa      	ldr	r2, [r7, #12]
 800910a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800910e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009112:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2200      	movs	r2, #0
 8009118:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009120:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009124:	2b00      	cmp	r3, #0
 8009126:	d105      	bne.n	8009134 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	699b      	ldr	r3, [r3, #24]
 800912c:	f043 0210 	orr.w	r2, r3, #16
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	699a      	ldr	r2, [r3, #24]
 8009138:	4b0e      	ldr	r3, [pc, #56]	; (8009174 <USB_DevInit+0x2d4>)
 800913a:	4313      	orrs	r3, r2
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009140:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009142:	2b00      	cmp	r3, #0
 8009144:	d005      	beq.n	8009152 <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	699b      	ldr	r3, [r3, #24]
 800914a:	f043 0208 	orr.w	r2, r3, #8
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009152:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009154:	2b01      	cmp	r3, #1
 8009156:	d105      	bne.n	8009164 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	699a      	ldr	r2, [r3, #24]
 800915c:	4b06      	ldr	r3, [pc, #24]	; (8009178 <USB_DevInit+0x2d8>)
 800915e:	4313      	orrs	r3, r2
 8009160:	687a      	ldr	r2, [r7, #4]
 8009162:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009164:	7dfb      	ldrb	r3, [r7, #23]
}
 8009166:	4618      	mov	r0, r3
 8009168:	3718      	adds	r7, #24
 800916a:	46bd      	mov	sp, r7
 800916c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009170:	b004      	add	sp, #16
 8009172:	4770      	bx	lr
 8009174:	803c3800 	.word	0x803c3800
 8009178:	40000004 	.word	0x40000004

0800917c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800917c:	b480      	push	{r7}
 800917e:	b085      	sub	sp, #20
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009186:	2300      	movs	r3, #0
 8009188:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	019b      	lsls	r3, r3, #6
 800918e:	f043 0220 	orr.w	r2, r3, #32
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	3301      	adds	r3, #1
 800919a:	60fb      	str	r3, [r7, #12]
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	4a09      	ldr	r2, [pc, #36]	; (80091c4 <USB_FlushTxFifo+0x48>)
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d901      	bls.n	80091a8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80091a4:	2303      	movs	r3, #3
 80091a6:	e006      	b.n	80091b6 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	691b      	ldr	r3, [r3, #16]
 80091ac:	f003 0320 	and.w	r3, r3, #32
 80091b0:	2b20      	cmp	r3, #32
 80091b2:	d0f0      	beq.n	8009196 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80091b4:	2300      	movs	r3, #0
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3714      	adds	r7, #20
 80091ba:	46bd      	mov	sp, r7
 80091bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c0:	4770      	bx	lr
 80091c2:	bf00      	nop
 80091c4:	00030d40 	.word	0x00030d40

080091c8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b085      	sub	sp, #20
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80091d0:	2300      	movs	r3, #0
 80091d2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2210      	movs	r2, #16
 80091d8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	3301      	adds	r3, #1
 80091de:	60fb      	str	r3, [r7, #12]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	4a09      	ldr	r2, [pc, #36]	; (8009208 <USB_FlushRxFifo+0x40>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d901      	bls.n	80091ec <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80091e8:	2303      	movs	r3, #3
 80091ea:	e006      	b.n	80091fa <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	691b      	ldr	r3, [r3, #16]
 80091f0:	f003 0310 	and.w	r3, r3, #16
 80091f4:	2b10      	cmp	r3, #16
 80091f6:	d0f0      	beq.n	80091da <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80091f8:	2300      	movs	r3, #0
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3714      	adds	r7, #20
 80091fe:	46bd      	mov	sp, r7
 8009200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop
 8009208:	00030d40 	.word	0x00030d40

0800920c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800920c:	b480      	push	{r7}
 800920e:	b085      	sub	sp, #20
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
 8009214:	460b      	mov	r3, r1
 8009216:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	78fb      	ldrb	r3, [r7, #3]
 8009226:	68f9      	ldr	r1, [r7, #12]
 8009228:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800922c:	4313      	orrs	r3, r2
 800922e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009230:	2300      	movs	r3, #0
}
 8009232:	4618      	mov	r0, r3
 8009234:	3714      	adds	r7, #20
 8009236:	46bd      	mov	sp, r7
 8009238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923c:	4770      	bx	lr

0800923e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800923e:	b580      	push	{r7, lr}
 8009240:	b084      	sub	sp, #16
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	68fa      	ldr	r2, [r7, #12]
 8009254:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009258:	f043 0302 	orr.w	r3, r3, #2
 800925c:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800925e:	2003      	movs	r0, #3
 8009260:	f7fa fc8c 	bl	8003b7c <HAL_Delay>

  return HAL_OK;
 8009264:	2300      	movs	r3, #0
}
 8009266:	4618      	mov	r0, r3
 8009268:	3710      	adds	r7, #16
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
	...

08009270 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009270:	b480      	push	{r7}
 8009272:	b085      	sub	sp, #20
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8009278:	2300      	movs	r3, #0
 800927a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	3301      	adds	r3, #1
 8009280:	60fb      	str	r3, [r7, #12]
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	4a13      	ldr	r2, [pc, #76]	; (80092d4 <USB_CoreReset+0x64>)
 8009286:	4293      	cmp	r3, r2
 8009288:	d901      	bls.n	800928e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800928a:	2303      	movs	r3, #3
 800928c:	e01b      	b.n	80092c6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	691b      	ldr	r3, [r3, #16]
 8009292:	2b00      	cmp	r3, #0
 8009294:	daf2      	bge.n	800927c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009296:	2300      	movs	r3, #0
 8009298:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	691b      	ldr	r3, [r3, #16]
 800929e:	f043 0201 	orr.w	r2, r3, #1
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	3301      	adds	r3, #1
 80092aa:	60fb      	str	r3, [r7, #12]
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	4a09      	ldr	r2, [pc, #36]	; (80092d4 <USB_CoreReset+0x64>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d901      	bls.n	80092b8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80092b4:	2303      	movs	r3, #3
 80092b6:	e006      	b.n	80092c6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	691b      	ldr	r3, [r3, #16]
 80092bc:	f003 0301 	and.w	r3, r3, #1
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d0f0      	beq.n	80092a6 <USB_CoreReset+0x36>

  return HAL_OK;
 80092c4:	2300      	movs	r3, #0
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3714      	adds	r7, #20
 80092ca:	46bd      	mov	sp, r7
 80092cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d0:	4770      	bx	lr
 80092d2:	bf00      	nop
 80092d4:	00030d40 	.word	0x00030d40

080092d8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80092d8:	b480      	push	{r7}
 80092da:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80092dc:	bf00      	nop
 80092de:	46bd      	mov	sp, r7
 80092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e4:	4770      	bx	lr
	...

080092e8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80092e8:	b480      	push	{r7}
 80092ea:	b085      	sub	sp, #20
 80092ec:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80092ee:	f3ef 8305 	mrs	r3, IPSR
 80092f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80092f4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d10f      	bne.n	800931a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092fa:	f3ef 8310 	mrs	r3, PRIMASK
 80092fe:	607b      	str	r3, [r7, #4]
  return(result);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d105      	bne.n	8009312 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009306:	f3ef 8311 	mrs	r3, BASEPRI
 800930a:	603b      	str	r3, [r7, #0]
  return(result);
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d007      	beq.n	8009322 <osKernelInitialize+0x3a>
 8009312:	4b0e      	ldr	r3, [pc, #56]	; (800934c <osKernelInitialize+0x64>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	2b02      	cmp	r3, #2
 8009318:	d103      	bne.n	8009322 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800931a:	f06f 0305 	mvn.w	r3, #5
 800931e:	60fb      	str	r3, [r7, #12]
 8009320:	e00c      	b.n	800933c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009322:	4b0a      	ldr	r3, [pc, #40]	; (800934c <osKernelInitialize+0x64>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d105      	bne.n	8009336 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800932a:	4b08      	ldr	r3, [pc, #32]	; (800934c <osKernelInitialize+0x64>)
 800932c:	2201      	movs	r2, #1
 800932e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009330:	2300      	movs	r3, #0
 8009332:	60fb      	str	r3, [r7, #12]
 8009334:	e002      	b.n	800933c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8009336:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800933a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800933c:	68fb      	ldr	r3, [r7, #12]
}
 800933e:	4618      	mov	r0, r3
 8009340:	3714      	adds	r7, #20
 8009342:	46bd      	mov	sp, r7
 8009344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009348:	4770      	bx	lr
 800934a:	bf00      	nop
 800934c:	20000310 	.word	0x20000310

08009350 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009350:	b580      	push	{r7, lr}
 8009352:	b084      	sub	sp, #16
 8009354:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009356:	f3ef 8305 	mrs	r3, IPSR
 800935a:	60bb      	str	r3, [r7, #8]
  return(result);
 800935c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800935e:	2b00      	cmp	r3, #0
 8009360:	d10f      	bne.n	8009382 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009362:	f3ef 8310 	mrs	r3, PRIMASK
 8009366:	607b      	str	r3, [r7, #4]
  return(result);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d105      	bne.n	800937a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800936e:	f3ef 8311 	mrs	r3, BASEPRI
 8009372:	603b      	str	r3, [r7, #0]
  return(result);
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d007      	beq.n	800938a <osKernelStart+0x3a>
 800937a:	4b0f      	ldr	r3, [pc, #60]	; (80093b8 <osKernelStart+0x68>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	2b02      	cmp	r3, #2
 8009380:	d103      	bne.n	800938a <osKernelStart+0x3a>
    stat = osErrorISR;
 8009382:	f06f 0305 	mvn.w	r3, #5
 8009386:	60fb      	str	r3, [r7, #12]
 8009388:	e010      	b.n	80093ac <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800938a:	4b0b      	ldr	r3, [pc, #44]	; (80093b8 <osKernelStart+0x68>)
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	2b01      	cmp	r3, #1
 8009390:	d109      	bne.n	80093a6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009392:	f7ff ffa1 	bl	80092d8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009396:	4b08      	ldr	r3, [pc, #32]	; (80093b8 <osKernelStart+0x68>)
 8009398:	2202      	movs	r2, #2
 800939a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800939c:	f001 f98e 	bl	800a6bc <vTaskStartScheduler>
      stat = osOK;
 80093a0:	2300      	movs	r3, #0
 80093a2:	60fb      	str	r3, [r7, #12]
 80093a4:	e002      	b.n	80093ac <osKernelStart+0x5c>
    } else {
      stat = osError;
 80093a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80093aa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80093ac:	68fb      	ldr	r3, [r7, #12]
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3710      	adds	r7, #16
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}
 80093b6:	bf00      	nop
 80093b8:	20000310 	.word	0x20000310

080093bc <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80093bc:	b580      	push	{r7, lr}
 80093be:	b084      	sub	sp, #16
 80093c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093c2:	f3ef 8305 	mrs	r3, IPSR
 80093c6:	60bb      	str	r3, [r7, #8]
  return(result);
 80093c8:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d10f      	bne.n	80093ee <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80093ce:	f3ef 8310 	mrs	r3, PRIMASK
 80093d2:	607b      	str	r3, [r7, #4]
  return(result);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d105      	bne.n	80093e6 <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80093da:	f3ef 8311 	mrs	r3, BASEPRI
 80093de:	603b      	str	r3, [r7, #0]
  return(result);
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d007      	beq.n	80093f6 <osKernelGetTickCount+0x3a>
 80093e6:	4b08      	ldr	r3, [pc, #32]	; (8009408 <osKernelGetTickCount+0x4c>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	2b02      	cmp	r3, #2
 80093ec:	d103      	bne.n	80093f6 <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 80093ee:	f001 fa89 	bl	800a904 <xTaskGetTickCountFromISR>
 80093f2:	60f8      	str	r0, [r7, #12]
 80093f4:	e002      	b.n	80093fc <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 80093f6:	f001 fa75 	bl	800a8e4 <xTaskGetTickCount>
 80093fa:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 80093fc:	68fb      	ldr	r3, [r7, #12]
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3710      	adds	r7, #16
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}
 8009406:	bf00      	nop
 8009408:	20000310 	.word	0x20000310

0800940c <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 800940c:	b480      	push	{r7}
 800940e:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 8009410:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 8009414:	4618      	mov	r0, r3
 8009416:	46bd      	mov	sp, r7
 8009418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941c:	4770      	bx	lr
	...

08009420 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009420:	b580      	push	{r7, lr}
 8009422:	b090      	sub	sp, #64	; 0x40
 8009424:	af04      	add	r7, sp, #16
 8009426:	60f8      	str	r0, [r7, #12]
 8009428:	60b9      	str	r1, [r7, #8]
 800942a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800942c:	2300      	movs	r3, #0
 800942e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009430:	f3ef 8305 	mrs	r3, IPSR
 8009434:	61fb      	str	r3, [r7, #28]
  return(result);
 8009436:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8009438:	2b00      	cmp	r3, #0
 800943a:	f040 808f 	bne.w	800955c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800943e:	f3ef 8310 	mrs	r3, PRIMASK
 8009442:	61bb      	str	r3, [r7, #24]
  return(result);
 8009444:	69bb      	ldr	r3, [r7, #24]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d105      	bne.n	8009456 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800944a:	f3ef 8311 	mrs	r3, BASEPRI
 800944e:	617b      	str	r3, [r7, #20]
  return(result);
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d003      	beq.n	800945e <osThreadNew+0x3e>
 8009456:	4b44      	ldr	r3, [pc, #272]	; (8009568 <osThreadNew+0x148>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	2b02      	cmp	r3, #2
 800945c:	d07e      	beq.n	800955c <osThreadNew+0x13c>
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d07b      	beq.n	800955c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8009464:	2380      	movs	r3, #128	; 0x80
 8009466:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8009468:	2318      	movs	r3, #24
 800946a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800946c:	2300      	movs	r3, #0
 800946e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8009470:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009474:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d045      	beq.n	8009508 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d002      	beq.n	800948a <osThreadNew+0x6a>
        name = attr->name;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	699b      	ldr	r3, [r3, #24]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d002      	beq.n	8009498 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	699b      	ldr	r3, [r3, #24]
 8009496:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800949a:	2b00      	cmp	r3, #0
 800949c:	d008      	beq.n	80094b0 <osThreadNew+0x90>
 800949e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094a0:	2b38      	cmp	r3, #56	; 0x38
 80094a2:	d805      	bhi.n	80094b0 <osThreadNew+0x90>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	685b      	ldr	r3, [r3, #4]
 80094a8:	f003 0301 	and.w	r3, r3, #1
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d001      	beq.n	80094b4 <osThreadNew+0x94>
        return (NULL);
 80094b0:	2300      	movs	r3, #0
 80094b2:	e054      	b.n	800955e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	695b      	ldr	r3, [r3, #20]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d003      	beq.n	80094c4 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	695b      	ldr	r3, [r3, #20]
 80094c0:	089b      	lsrs	r3, r3, #2
 80094c2:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	689b      	ldr	r3, [r3, #8]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d00e      	beq.n	80094ea <osThreadNew+0xca>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	68db      	ldr	r3, [r3, #12]
 80094d0:	2b5b      	cmp	r3, #91	; 0x5b
 80094d2:	d90a      	bls.n	80094ea <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d006      	beq.n	80094ea <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	695b      	ldr	r3, [r3, #20]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d002      	beq.n	80094ea <osThreadNew+0xca>
        mem = 1;
 80094e4:	2301      	movs	r3, #1
 80094e6:	623b      	str	r3, [r7, #32]
 80094e8:	e010      	b.n	800950c <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	689b      	ldr	r3, [r3, #8]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d10c      	bne.n	800950c <osThreadNew+0xec>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	68db      	ldr	r3, [r3, #12]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d108      	bne.n	800950c <osThreadNew+0xec>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	691b      	ldr	r3, [r3, #16]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d104      	bne.n	800950c <osThreadNew+0xec>
          mem = 0;
 8009502:	2300      	movs	r3, #0
 8009504:	623b      	str	r3, [r7, #32]
 8009506:	e001      	b.n	800950c <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8009508:	2300      	movs	r3, #0
 800950a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800950c:	6a3b      	ldr	r3, [r7, #32]
 800950e:	2b01      	cmp	r3, #1
 8009510:	d110      	bne.n	8009534 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8009516:	687a      	ldr	r2, [r7, #4]
 8009518:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800951a:	9202      	str	r2, [sp, #8]
 800951c:	9301      	str	r3, [sp, #4]
 800951e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009520:	9300      	str	r3, [sp, #0]
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009526:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009528:	68f8      	ldr	r0, [r7, #12]
 800952a:	f000 fe6b 	bl	800a204 <xTaskCreateStatic>
 800952e:	4603      	mov	r3, r0
 8009530:	613b      	str	r3, [r7, #16]
 8009532:	e013      	b.n	800955c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8009534:	6a3b      	ldr	r3, [r7, #32]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d110      	bne.n	800955c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800953a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800953c:	b29a      	uxth	r2, r3
 800953e:	f107 0310 	add.w	r3, r7, #16
 8009542:	9301      	str	r3, [sp, #4]
 8009544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009546:	9300      	str	r3, [sp, #0]
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800954c:	68f8      	ldr	r0, [r7, #12]
 800954e:	f000 feb9 	bl	800a2c4 <xTaskCreate>
 8009552:	4603      	mov	r3, r0
 8009554:	2b01      	cmp	r3, #1
 8009556:	d001      	beq.n	800955c <osThreadNew+0x13c>
          hTask = NULL;
 8009558:	2300      	movs	r3, #0
 800955a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800955c:	693b      	ldr	r3, [r7, #16]
}
 800955e:	4618      	mov	r0, r3
 8009560:	3730      	adds	r7, #48	; 0x30
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
 8009566:	bf00      	nop
 8009568:	20000310 	.word	0x20000310

0800956c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800956c:	b580      	push	{r7, lr}
 800956e:	b086      	sub	sp, #24
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009574:	f3ef 8305 	mrs	r3, IPSR
 8009578:	613b      	str	r3, [r7, #16]
  return(result);
 800957a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800957c:	2b00      	cmp	r3, #0
 800957e:	d10f      	bne.n	80095a0 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009580:	f3ef 8310 	mrs	r3, PRIMASK
 8009584:	60fb      	str	r3, [r7, #12]
  return(result);
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d105      	bne.n	8009598 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800958c:	f3ef 8311 	mrs	r3, BASEPRI
 8009590:	60bb      	str	r3, [r7, #8]
  return(result);
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d007      	beq.n	80095a8 <osDelay+0x3c>
 8009598:	4b0a      	ldr	r3, [pc, #40]	; (80095c4 <osDelay+0x58>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	2b02      	cmp	r3, #2
 800959e:	d103      	bne.n	80095a8 <osDelay+0x3c>
    stat = osErrorISR;
 80095a0:	f06f 0305 	mvn.w	r3, #5
 80095a4:	617b      	str	r3, [r7, #20]
 80095a6:	e007      	b.n	80095b8 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80095a8:	2300      	movs	r3, #0
 80095aa:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d002      	beq.n	80095b8 <osDelay+0x4c>
      vTaskDelay(ticks);
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f001 f84c 	bl	800a650 <vTaskDelay>
    }
  }

  return (stat);
 80095b8:	697b      	ldr	r3, [r7, #20]
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3718      	adds	r7, #24
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	bf00      	nop
 80095c4:	20000310 	.word	0x20000310

080095c8 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b088      	sub	sp, #32
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80095d0:	f3ef 8305 	mrs	r3, IPSR
 80095d4:	617b      	str	r3, [r7, #20]
  return(result);
 80095d6:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d10f      	bne.n	80095fc <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095dc:	f3ef 8310 	mrs	r3, PRIMASK
 80095e0:	613b      	str	r3, [r7, #16]
  return(result);
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d105      	bne.n	80095f4 <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80095e8:	f3ef 8311 	mrs	r3, BASEPRI
 80095ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d007      	beq.n	8009604 <osDelayUntil+0x3c>
 80095f4:	4b13      	ldr	r3, [pc, #76]	; (8009644 <osDelayUntil+0x7c>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	2b02      	cmp	r3, #2
 80095fa:	d103      	bne.n	8009604 <osDelayUntil+0x3c>
    stat = osErrorISR;
 80095fc:	f06f 0305 	mvn.w	r3, #5
 8009600:	61fb      	str	r3, [r7, #28]
 8009602:	e019      	b.n	8009638 <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 8009604:	2300      	movs	r3, #0
 8009606:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 8009608:	f001 f96c 	bl	800a8e4 <xTaskGetTickCount>
 800960c:	4603      	mov	r3, r0
 800960e:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	687a      	ldr	r2, [r7, #4]
 8009614:	1ad3      	subs	r3, r2, r3
 8009616:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8009618:	69bb      	ldr	r3, [r7, #24]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d009      	beq.n	8009632 <osDelayUntil+0x6a>
 800961e:	69bb      	ldr	r3, [r7, #24]
 8009620:	2b00      	cmp	r3, #0
 8009622:	db06      	blt.n	8009632 <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 8009624:	f107 0308 	add.w	r3, r7, #8
 8009628:	69b9      	ldr	r1, [r7, #24]
 800962a:	4618      	mov	r0, r3
 800962c:	f000 ff90 	bl	800a550 <vTaskDelayUntil>
 8009630:	e002      	b.n	8009638 <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8009632:	f06f 0303 	mvn.w	r3, #3
 8009636:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 8009638:	69fb      	ldr	r3, [r7, #28]
}
 800963a:	4618      	mov	r0, r3
 800963c:	3720      	adds	r7, #32
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}
 8009642:	bf00      	nop
 8009644:	20000310 	.word	0x20000310

08009648 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009648:	b480      	push	{r7}
 800964a:	b085      	sub	sp, #20
 800964c:	af00      	add	r7, sp, #0
 800964e:	60f8      	str	r0, [r7, #12]
 8009650:	60b9      	str	r1, [r7, #8]
 8009652:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	4a07      	ldr	r2, [pc, #28]	; (8009674 <vApplicationGetIdleTaskMemory+0x2c>)
 8009658:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	4a06      	ldr	r2, [pc, #24]	; (8009678 <vApplicationGetIdleTaskMemory+0x30>)
 800965e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2280      	movs	r2, #128	; 0x80
 8009664:	601a      	str	r2, [r3, #0]
}
 8009666:	bf00      	nop
 8009668:	3714      	adds	r7, #20
 800966a:	46bd      	mov	sp, r7
 800966c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop
 8009674:	20000314 	.word	0x20000314
 8009678:	20000370 	.word	0x20000370

0800967c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800967c:	b480      	push	{r7}
 800967e:	b085      	sub	sp, #20
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	4a07      	ldr	r2, [pc, #28]	; (80096a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800968c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	4a06      	ldr	r2, [pc, #24]	; (80096ac <vApplicationGetTimerTaskMemory+0x30>)
 8009692:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f44f 7280 	mov.w	r2, #256	; 0x100
 800969a:	601a      	str	r2, [r3, #0]
}
 800969c:	bf00      	nop
 800969e:	3714      	adds	r7, #20
 80096a0:	46bd      	mov	sp, r7
 80096a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a6:	4770      	bx	lr
 80096a8:	20000570 	.word	0x20000570
 80096ac:	200005cc 	.word	0x200005cc

080096b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80096b0:	b480      	push	{r7}
 80096b2:	b083      	sub	sp, #12
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f103 0208 	add.w	r2, r3, #8
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80096c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f103 0208 	add.w	r2, r3, #8
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f103 0208 	add.w	r2, r3, #8
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2200      	movs	r2, #0
 80096e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80096e4:	bf00      	nop
 80096e6:	370c      	adds	r7, #12
 80096e8:	46bd      	mov	sp, r7
 80096ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ee:	4770      	bx	lr

080096f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80096f0:	b480      	push	{r7}
 80096f2:	b083      	sub	sp, #12
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2200      	movs	r2, #0
 80096fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80096fe:	bf00      	nop
 8009700:	370c      	adds	r7, #12
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr

0800970a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800970a:	b480      	push	{r7}
 800970c:	b085      	sub	sp, #20
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
 8009712:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	68fa      	ldr	r2, [r7, #12]
 800971e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	689a      	ldr	r2, [r3, #8]
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	683a      	ldr	r2, [r7, #0]
 800972e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	683a      	ldr	r2, [r7, #0]
 8009734:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	1c5a      	adds	r2, r3, #1
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	601a      	str	r2, [r3, #0]
}
 8009746:	bf00      	nop
 8009748:	3714      	adds	r7, #20
 800974a:	46bd      	mov	sp, r7
 800974c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009750:	4770      	bx	lr

08009752 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009752:	b480      	push	{r7}
 8009754:	b085      	sub	sp, #20
 8009756:	af00      	add	r7, sp, #0
 8009758:	6078      	str	r0, [r7, #4]
 800975a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009762:	68bb      	ldr	r3, [r7, #8]
 8009764:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009768:	d103      	bne.n	8009772 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	691b      	ldr	r3, [r3, #16]
 800976e:	60fb      	str	r3, [r7, #12]
 8009770:	e00c      	b.n	800978c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	3308      	adds	r3, #8
 8009776:	60fb      	str	r3, [r7, #12]
 8009778:	e002      	b.n	8009780 <vListInsert+0x2e>
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	60fb      	str	r3, [r7, #12]
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	68ba      	ldr	r2, [r7, #8]
 8009788:	429a      	cmp	r2, r3
 800978a:	d2f6      	bcs.n	800977a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	685a      	ldr	r2, [r3, #4]
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	685b      	ldr	r3, [r3, #4]
 8009798:	683a      	ldr	r2, [r7, #0]
 800979a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	68fa      	ldr	r2, [r7, #12]
 80097a0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	683a      	ldr	r2, [r7, #0]
 80097a6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	687a      	ldr	r2, [r7, #4]
 80097ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	1c5a      	adds	r2, r3, #1
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	601a      	str	r2, [r3, #0]
}
 80097b8:	bf00      	nop
 80097ba:	3714      	adds	r7, #20
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr

080097c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80097c4:	b480      	push	{r7}
 80097c6:	b085      	sub	sp, #20
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	691b      	ldr	r3, [r3, #16]
 80097d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	687a      	ldr	r2, [r7, #4]
 80097d8:	6892      	ldr	r2, [r2, #8]
 80097da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	6852      	ldr	r2, [r2, #4]
 80097e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	685b      	ldr	r3, [r3, #4]
 80097ea:	687a      	ldr	r2, [r7, #4]
 80097ec:	429a      	cmp	r2, r3
 80097ee:	d103      	bne.n	80097f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	689a      	ldr	r2, [r3, #8]
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2200      	movs	r2, #0
 80097fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	1e5a      	subs	r2, r3, #1
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
}
 800980c:	4618      	mov	r0, r3
 800980e:	3714      	adds	r7, #20
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr

08009818 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b084      	sub	sp, #16
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
 8009820:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d10b      	bne.n	8009844 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800982c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009830:	b672      	cpsid	i
 8009832:	f383 8811 	msr	BASEPRI, r3
 8009836:	f3bf 8f6f 	isb	sy
 800983a:	f3bf 8f4f 	dsb	sy
 800983e:	b662      	cpsie	i
 8009840:	60bb      	str	r3, [r7, #8]
 8009842:	e7fe      	b.n	8009842 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8009844:	f002 f9b8 	bl	800bbb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681a      	ldr	r2, [r3, #0]
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009850:	68f9      	ldr	r1, [r7, #12]
 8009852:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009854:	fb01 f303 	mul.w	r3, r1, r3
 8009858:	441a      	add	r2, r3
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	2200      	movs	r2, #0
 8009862:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681a      	ldr	r2, [r3, #0]
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009874:	3b01      	subs	r3, #1
 8009876:	68f9      	ldr	r1, [r7, #12]
 8009878:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800987a:	fb01 f303 	mul.w	r3, r1, r3
 800987e:	441a      	add	r2, r3
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	22ff      	movs	r2, #255	; 0xff
 8009888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	22ff      	movs	r2, #255	; 0xff
 8009890:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d114      	bne.n	80098c4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	691b      	ldr	r3, [r3, #16]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d01a      	beq.n	80098d8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	3310      	adds	r3, #16
 80098a6:	4618      	mov	r0, r3
 80098a8:	f001 f9a8 	bl	800abfc <xTaskRemoveFromEventList>
 80098ac:	4603      	mov	r3, r0
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d012      	beq.n	80098d8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80098b2:	4b0d      	ldr	r3, [pc, #52]	; (80098e8 <xQueueGenericReset+0xd0>)
 80098b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098b8:	601a      	str	r2, [r3, #0]
 80098ba:	f3bf 8f4f 	dsb	sy
 80098be:	f3bf 8f6f 	isb	sy
 80098c2:	e009      	b.n	80098d8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	3310      	adds	r3, #16
 80098c8:	4618      	mov	r0, r3
 80098ca:	f7ff fef1 	bl	80096b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	3324      	adds	r3, #36	; 0x24
 80098d2:	4618      	mov	r0, r3
 80098d4:	f7ff feec 	bl	80096b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80098d8:	f002 f9a0 	bl	800bc1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80098dc:	2301      	movs	r3, #1
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3710      	adds	r7, #16
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	e000ed04 	.word	0xe000ed04

080098ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b08e      	sub	sp, #56	; 0x38
 80098f0:	af02      	add	r7, sp, #8
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	60b9      	str	r1, [r7, #8]
 80098f6:	607a      	str	r2, [r7, #4]
 80098f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d10b      	bne.n	8009918 <xQueueGenericCreateStatic+0x2c>
 8009900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009904:	b672      	cpsid	i
 8009906:	f383 8811 	msr	BASEPRI, r3
 800990a:	f3bf 8f6f 	isb	sy
 800990e:	f3bf 8f4f 	dsb	sy
 8009912:	b662      	cpsie	i
 8009914:	62bb      	str	r3, [r7, #40]	; 0x28
 8009916:	e7fe      	b.n	8009916 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d10b      	bne.n	8009936 <xQueueGenericCreateStatic+0x4a>
 800991e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009922:	b672      	cpsid	i
 8009924:	f383 8811 	msr	BASEPRI, r3
 8009928:	f3bf 8f6f 	isb	sy
 800992c:	f3bf 8f4f 	dsb	sy
 8009930:	b662      	cpsie	i
 8009932:	627b      	str	r3, [r7, #36]	; 0x24
 8009934:	e7fe      	b.n	8009934 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d002      	beq.n	8009942 <xQueueGenericCreateStatic+0x56>
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d001      	beq.n	8009946 <xQueueGenericCreateStatic+0x5a>
 8009942:	2301      	movs	r3, #1
 8009944:	e000      	b.n	8009948 <xQueueGenericCreateStatic+0x5c>
 8009946:	2300      	movs	r3, #0
 8009948:	2b00      	cmp	r3, #0
 800994a:	d10b      	bne.n	8009964 <xQueueGenericCreateStatic+0x78>
 800994c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009950:	b672      	cpsid	i
 8009952:	f383 8811 	msr	BASEPRI, r3
 8009956:	f3bf 8f6f 	isb	sy
 800995a:	f3bf 8f4f 	dsb	sy
 800995e:	b662      	cpsie	i
 8009960:	623b      	str	r3, [r7, #32]
 8009962:	e7fe      	b.n	8009962 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d102      	bne.n	8009970 <xQueueGenericCreateStatic+0x84>
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d101      	bne.n	8009974 <xQueueGenericCreateStatic+0x88>
 8009970:	2301      	movs	r3, #1
 8009972:	e000      	b.n	8009976 <xQueueGenericCreateStatic+0x8a>
 8009974:	2300      	movs	r3, #0
 8009976:	2b00      	cmp	r3, #0
 8009978:	d10b      	bne.n	8009992 <xQueueGenericCreateStatic+0xa6>
 800997a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800997e:	b672      	cpsid	i
 8009980:	f383 8811 	msr	BASEPRI, r3
 8009984:	f3bf 8f6f 	isb	sy
 8009988:	f3bf 8f4f 	dsb	sy
 800998c:	b662      	cpsie	i
 800998e:	61fb      	str	r3, [r7, #28]
 8009990:	e7fe      	b.n	8009990 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009992:	2350      	movs	r3, #80	; 0x50
 8009994:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	2b50      	cmp	r3, #80	; 0x50
 800999a:	d00b      	beq.n	80099b4 <xQueueGenericCreateStatic+0xc8>
 800999c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099a0:	b672      	cpsid	i
 80099a2:	f383 8811 	msr	BASEPRI, r3
 80099a6:	f3bf 8f6f 	isb	sy
 80099aa:	f3bf 8f4f 	dsb	sy
 80099ae:	b662      	cpsie	i
 80099b0:	61bb      	str	r3, [r7, #24]
 80099b2:	e7fe      	b.n	80099b2 <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80099b4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80099ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d00d      	beq.n	80099dc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80099c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099c2:	2201      	movs	r2, #1
 80099c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80099c8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80099cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099ce:	9300      	str	r3, [sp, #0]
 80099d0:	4613      	mov	r3, r2
 80099d2:	687a      	ldr	r2, [r7, #4]
 80099d4:	68b9      	ldr	r1, [r7, #8]
 80099d6:	68f8      	ldr	r0, [r7, #12]
 80099d8:	f000 f805 	bl	80099e6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80099dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80099de:	4618      	mov	r0, r3
 80099e0:	3730      	adds	r7, #48	; 0x30
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}

080099e6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80099e6:	b580      	push	{r7, lr}
 80099e8:	b084      	sub	sp, #16
 80099ea:	af00      	add	r7, sp, #0
 80099ec:	60f8      	str	r0, [r7, #12]
 80099ee:	60b9      	str	r1, [r7, #8]
 80099f0:	607a      	str	r2, [r7, #4]
 80099f2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d103      	bne.n	8009a02 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80099fa:	69bb      	ldr	r3, [r7, #24]
 80099fc:	69ba      	ldr	r2, [r7, #24]
 80099fe:	601a      	str	r2, [r3, #0]
 8009a00:	e002      	b.n	8009a08 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009a02:	69bb      	ldr	r3, [r7, #24]
 8009a04:	687a      	ldr	r2, [r7, #4]
 8009a06:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009a08:	69bb      	ldr	r3, [r7, #24]
 8009a0a:	68fa      	ldr	r2, [r7, #12]
 8009a0c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009a0e:	69bb      	ldr	r3, [r7, #24]
 8009a10:	68ba      	ldr	r2, [r7, #8]
 8009a12:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009a14:	2101      	movs	r1, #1
 8009a16:	69b8      	ldr	r0, [r7, #24]
 8009a18:	f7ff fefe 	bl	8009818 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009a1c:	69bb      	ldr	r3, [r7, #24]
 8009a1e:	78fa      	ldrb	r2, [r7, #3]
 8009a20:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009a24:	bf00      	nop
 8009a26:	3710      	adds	r7, #16
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b08e      	sub	sp, #56	; 0x38
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	60f8      	str	r0, [r7, #12]
 8009a34:	60b9      	str	r1, [r7, #8]
 8009a36:	607a      	str	r2, [r7, #4]
 8009a38:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d10b      	bne.n	8009a60 <xQueueGenericSend+0x34>
 8009a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a4c:	b672      	cpsid	i
 8009a4e:	f383 8811 	msr	BASEPRI, r3
 8009a52:	f3bf 8f6f 	isb	sy
 8009a56:	f3bf 8f4f 	dsb	sy
 8009a5a:	b662      	cpsie	i
 8009a5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8009a5e:	e7fe      	b.n	8009a5e <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d103      	bne.n	8009a6e <xQueueGenericSend+0x42>
 8009a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d101      	bne.n	8009a72 <xQueueGenericSend+0x46>
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e000      	b.n	8009a74 <xQueueGenericSend+0x48>
 8009a72:	2300      	movs	r3, #0
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d10b      	bne.n	8009a90 <xQueueGenericSend+0x64>
 8009a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a7c:	b672      	cpsid	i
 8009a7e:	f383 8811 	msr	BASEPRI, r3
 8009a82:	f3bf 8f6f 	isb	sy
 8009a86:	f3bf 8f4f 	dsb	sy
 8009a8a:	b662      	cpsie	i
 8009a8c:	627b      	str	r3, [r7, #36]	; 0x24
 8009a8e:	e7fe      	b.n	8009a8e <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	2b02      	cmp	r3, #2
 8009a94:	d103      	bne.n	8009a9e <xQueueGenericSend+0x72>
 8009a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a9a:	2b01      	cmp	r3, #1
 8009a9c:	d101      	bne.n	8009aa2 <xQueueGenericSend+0x76>
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	e000      	b.n	8009aa4 <xQueueGenericSend+0x78>
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d10b      	bne.n	8009ac0 <xQueueGenericSend+0x94>
 8009aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aac:	b672      	cpsid	i
 8009aae:	f383 8811 	msr	BASEPRI, r3
 8009ab2:	f3bf 8f6f 	isb	sy
 8009ab6:	f3bf 8f4f 	dsb	sy
 8009aba:	b662      	cpsie	i
 8009abc:	623b      	str	r3, [r7, #32]
 8009abe:	e7fe      	b.n	8009abe <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009ac0:	f001 fa5a 	bl	800af78 <xTaskGetSchedulerState>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d102      	bne.n	8009ad0 <xQueueGenericSend+0xa4>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d101      	bne.n	8009ad4 <xQueueGenericSend+0xa8>
 8009ad0:	2301      	movs	r3, #1
 8009ad2:	e000      	b.n	8009ad6 <xQueueGenericSend+0xaa>
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d10b      	bne.n	8009af2 <xQueueGenericSend+0xc6>
 8009ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ade:	b672      	cpsid	i
 8009ae0:	f383 8811 	msr	BASEPRI, r3
 8009ae4:	f3bf 8f6f 	isb	sy
 8009ae8:	f3bf 8f4f 	dsb	sy
 8009aec:	b662      	cpsie	i
 8009aee:	61fb      	str	r3, [r7, #28]
 8009af0:	e7fe      	b.n	8009af0 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009af2:	f002 f861 	bl	800bbb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009af8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009afe:	429a      	cmp	r2, r3
 8009b00:	d302      	bcc.n	8009b08 <xQueueGenericSend+0xdc>
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	2b02      	cmp	r3, #2
 8009b06:	d129      	bne.n	8009b5c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009b08:	683a      	ldr	r2, [r7, #0]
 8009b0a:	68b9      	ldr	r1, [r7, #8]
 8009b0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009b0e:	f000 fa0d 	bl	8009f2c <prvCopyDataToQueue>
 8009b12:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d010      	beq.n	8009b3e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b1e:	3324      	adds	r3, #36	; 0x24
 8009b20:	4618      	mov	r0, r3
 8009b22:	f001 f86b 	bl	800abfc <xTaskRemoveFromEventList>
 8009b26:	4603      	mov	r3, r0
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d013      	beq.n	8009b54 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009b2c:	4b3f      	ldr	r3, [pc, #252]	; (8009c2c <xQueueGenericSend+0x200>)
 8009b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b32:	601a      	str	r2, [r3, #0]
 8009b34:	f3bf 8f4f 	dsb	sy
 8009b38:	f3bf 8f6f 	isb	sy
 8009b3c:	e00a      	b.n	8009b54 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d007      	beq.n	8009b54 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009b44:	4b39      	ldr	r3, [pc, #228]	; (8009c2c <xQueueGenericSend+0x200>)
 8009b46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b4a:	601a      	str	r2, [r3, #0]
 8009b4c:	f3bf 8f4f 	dsb	sy
 8009b50:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009b54:	f002 f862 	bl	800bc1c <vPortExitCritical>
				return pdPASS;
 8009b58:	2301      	movs	r3, #1
 8009b5a:	e063      	b.n	8009c24 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d103      	bne.n	8009b6a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009b62:	f002 f85b 	bl	800bc1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009b66:	2300      	movs	r3, #0
 8009b68:	e05c      	b.n	8009c24 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009b6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d106      	bne.n	8009b7e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009b70:	f107 0314 	add.w	r3, r7, #20
 8009b74:	4618      	mov	r0, r3
 8009b76:	f001 f8a5 	bl	800acc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009b7e:	f002 f84d 	bl	800bc1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009b82:	f000 fe03 	bl	800a78c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009b86:	f002 f817 	bl	800bbb8 <vPortEnterCritical>
 8009b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009b90:	b25b      	sxtb	r3, r3
 8009b92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b96:	d103      	bne.n	8009ba0 <xQueueGenericSend+0x174>
 8009b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ba2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009ba6:	b25b      	sxtb	r3, r3
 8009ba8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009bac:	d103      	bne.n	8009bb6 <xQueueGenericSend+0x18a>
 8009bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009bb6:	f002 f831 	bl	800bc1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009bba:	1d3a      	adds	r2, r7, #4
 8009bbc:	f107 0314 	add.w	r3, r7, #20
 8009bc0:	4611      	mov	r1, r2
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f001 f894 	bl	800acf0 <xTaskCheckForTimeOut>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d124      	bne.n	8009c18 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009bce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009bd0:	f000 faa4 	bl	800a11c <prvIsQueueFull>
 8009bd4:	4603      	mov	r3, r0
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d018      	beq.n	8009c0c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bdc:	3310      	adds	r3, #16
 8009bde:	687a      	ldr	r2, [r7, #4]
 8009be0:	4611      	mov	r1, r2
 8009be2:	4618      	mov	r0, r3
 8009be4:	f000 ffb8 	bl	800ab58 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009be8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009bea:	f000 fa2f 	bl	800a04c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009bee:	f000 fddb 	bl	800a7a8 <xTaskResumeAll>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	f47f af7c 	bne.w	8009af2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009bfa:	4b0c      	ldr	r3, [pc, #48]	; (8009c2c <xQueueGenericSend+0x200>)
 8009bfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c00:	601a      	str	r2, [r3, #0]
 8009c02:	f3bf 8f4f 	dsb	sy
 8009c06:	f3bf 8f6f 	isb	sy
 8009c0a:	e772      	b.n	8009af2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009c0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009c0e:	f000 fa1d 	bl	800a04c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009c12:	f000 fdc9 	bl	800a7a8 <xTaskResumeAll>
 8009c16:	e76c      	b.n	8009af2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009c18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009c1a:	f000 fa17 	bl	800a04c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009c1e:	f000 fdc3 	bl	800a7a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009c22:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009c24:	4618      	mov	r0, r3
 8009c26:	3738      	adds	r7, #56	; 0x38
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bd80      	pop	{r7, pc}
 8009c2c:	e000ed04 	.word	0xe000ed04

08009c30 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b08e      	sub	sp, #56	; 0x38
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	60f8      	str	r0, [r7, #12]
 8009c38:	60b9      	str	r1, [r7, #8]
 8009c3a:	607a      	str	r2, [r7, #4]
 8009c3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d10b      	bne.n	8009c60 <xQueueGenericSendFromISR+0x30>
 8009c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c4c:	b672      	cpsid	i
 8009c4e:	f383 8811 	msr	BASEPRI, r3
 8009c52:	f3bf 8f6f 	isb	sy
 8009c56:	f3bf 8f4f 	dsb	sy
 8009c5a:	b662      	cpsie	i
 8009c5c:	627b      	str	r3, [r7, #36]	; 0x24
 8009c5e:	e7fe      	b.n	8009c5e <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d103      	bne.n	8009c6e <xQueueGenericSendFromISR+0x3e>
 8009c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d101      	bne.n	8009c72 <xQueueGenericSendFromISR+0x42>
 8009c6e:	2301      	movs	r3, #1
 8009c70:	e000      	b.n	8009c74 <xQueueGenericSendFromISR+0x44>
 8009c72:	2300      	movs	r3, #0
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d10b      	bne.n	8009c90 <xQueueGenericSendFromISR+0x60>
 8009c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c7c:	b672      	cpsid	i
 8009c7e:	f383 8811 	msr	BASEPRI, r3
 8009c82:	f3bf 8f6f 	isb	sy
 8009c86:	f3bf 8f4f 	dsb	sy
 8009c8a:	b662      	cpsie	i
 8009c8c:	623b      	str	r3, [r7, #32]
 8009c8e:	e7fe      	b.n	8009c8e <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	2b02      	cmp	r3, #2
 8009c94:	d103      	bne.n	8009c9e <xQueueGenericSendFromISR+0x6e>
 8009c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c9a:	2b01      	cmp	r3, #1
 8009c9c:	d101      	bne.n	8009ca2 <xQueueGenericSendFromISR+0x72>
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	e000      	b.n	8009ca4 <xQueueGenericSendFromISR+0x74>
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d10b      	bne.n	8009cc0 <xQueueGenericSendFromISR+0x90>
 8009ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cac:	b672      	cpsid	i
 8009cae:	f383 8811 	msr	BASEPRI, r3
 8009cb2:	f3bf 8f6f 	isb	sy
 8009cb6:	f3bf 8f4f 	dsb	sy
 8009cba:	b662      	cpsie	i
 8009cbc:	61fb      	str	r3, [r7, #28]
 8009cbe:	e7fe      	b.n	8009cbe <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009cc0:	f002 f85a 	bl	800bd78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009cc4:	f3ef 8211 	mrs	r2, BASEPRI
 8009cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ccc:	b672      	cpsid	i
 8009cce:	f383 8811 	msr	BASEPRI, r3
 8009cd2:	f3bf 8f6f 	isb	sy
 8009cd6:	f3bf 8f4f 	dsb	sy
 8009cda:	b662      	cpsie	i
 8009cdc:	61ba      	str	r2, [r7, #24]
 8009cde:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009ce0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ce6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cec:	429a      	cmp	r2, r3
 8009cee:	d302      	bcc.n	8009cf6 <xQueueGenericSendFromISR+0xc6>
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	2b02      	cmp	r3, #2
 8009cf4:	d12c      	bne.n	8009d50 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cf8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009cfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009d00:	683a      	ldr	r2, [r7, #0]
 8009d02:	68b9      	ldr	r1, [r7, #8]
 8009d04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d06:	f000 f911 	bl	8009f2c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009d0a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8009d0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d12:	d112      	bne.n	8009d3a <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d016      	beq.n	8009d4a <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d1e:	3324      	adds	r3, #36	; 0x24
 8009d20:	4618      	mov	r0, r3
 8009d22:	f000 ff6b 	bl	800abfc <xTaskRemoveFromEventList>
 8009d26:	4603      	mov	r3, r0
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d00e      	beq.n	8009d4a <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d00b      	beq.n	8009d4a <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2201      	movs	r2, #1
 8009d36:	601a      	str	r2, [r3, #0]
 8009d38:	e007      	b.n	8009d4a <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009d3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009d3e:	3301      	adds	r3, #1
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	b25a      	sxtb	r2, r3
 8009d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8009d4e:	e001      	b.n	8009d54 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009d50:	2300      	movs	r3, #0
 8009d52:	637b      	str	r3, [r7, #52]	; 0x34
 8009d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d56:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009d58:	693b      	ldr	r3, [r7, #16]
 8009d5a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009d5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3738      	adds	r7, #56	; 0x38
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b08c      	sub	sp, #48	; 0x30
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	60f8      	str	r0, [r7, #12]
 8009d70:	60b9      	str	r1, [r7, #8]
 8009d72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009d74:	2300      	movs	r3, #0
 8009d76:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d10b      	bne.n	8009d9a <xQueueReceive+0x32>
	__asm volatile
 8009d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d86:	b672      	cpsid	i
 8009d88:	f383 8811 	msr	BASEPRI, r3
 8009d8c:	f3bf 8f6f 	isb	sy
 8009d90:	f3bf 8f4f 	dsb	sy
 8009d94:	b662      	cpsie	i
 8009d96:	623b      	str	r3, [r7, #32]
 8009d98:	e7fe      	b.n	8009d98 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d103      	bne.n	8009da8 <xQueueReceive+0x40>
 8009da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d101      	bne.n	8009dac <xQueueReceive+0x44>
 8009da8:	2301      	movs	r3, #1
 8009daa:	e000      	b.n	8009dae <xQueueReceive+0x46>
 8009dac:	2300      	movs	r3, #0
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d10b      	bne.n	8009dca <xQueueReceive+0x62>
 8009db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009db6:	b672      	cpsid	i
 8009db8:	f383 8811 	msr	BASEPRI, r3
 8009dbc:	f3bf 8f6f 	isb	sy
 8009dc0:	f3bf 8f4f 	dsb	sy
 8009dc4:	b662      	cpsie	i
 8009dc6:	61fb      	str	r3, [r7, #28]
 8009dc8:	e7fe      	b.n	8009dc8 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009dca:	f001 f8d5 	bl	800af78 <xTaskGetSchedulerState>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d102      	bne.n	8009dda <xQueueReceive+0x72>
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d101      	bne.n	8009dde <xQueueReceive+0x76>
 8009dda:	2301      	movs	r3, #1
 8009ddc:	e000      	b.n	8009de0 <xQueueReceive+0x78>
 8009dde:	2300      	movs	r3, #0
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d10b      	bne.n	8009dfc <xQueueReceive+0x94>
 8009de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009de8:	b672      	cpsid	i
 8009dea:	f383 8811 	msr	BASEPRI, r3
 8009dee:	f3bf 8f6f 	isb	sy
 8009df2:	f3bf 8f4f 	dsb	sy
 8009df6:	b662      	cpsie	i
 8009df8:	61bb      	str	r3, [r7, #24]
 8009dfa:	e7fe      	b.n	8009dfa <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009dfc:	f001 fedc 	bl	800bbb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e04:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d01f      	beq.n	8009e4c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009e0c:	68b9      	ldr	r1, [r7, #8]
 8009e0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e10:	f000 f8f6 	bl	800a000 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e16:	1e5a      	subs	r2, r3, #1
 8009e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e1a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e1e:	691b      	ldr	r3, [r3, #16]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d00f      	beq.n	8009e44 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e26:	3310      	adds	r3, #16
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f000 fee7 	bl	800abfc <xTaskRemoveFromEventList>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d007      	beq.n	8009e44 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009e34:	4b3c      	ldr	r3, [pc, #240]	; (8009f28 <xQueueReceive+0x1c0>)
 8009e36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e3a:	601a      	str	r2, [r3, #0]
 8009e3c:	f3bf 8f4f 	dsb	sy
 8009e40:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009e44:	f001 feea 	bl	800bc1c <vPortExitCritical>
				return pdPASS;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	e069      	b.n	8009f20 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d103      	bne.n	8009e5a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009e52:	f001 fee3 	bl	800bc1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009e56:	2300      	movs	r3, #0
 8009e58:	e062      	b.n	8009f20 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d106      	bne.n	8009e6e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009e60:	f107 0310 	add.w	r3, r7, #16
 8009e64:	4618      	mov	r0, r3
 8009e66:	f000 ff2d 	bl	800acc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009e6e:	f001 fed5 	bl	800bc1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009e72:	f000 fc8b 	bl	800a78c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009e76:	f001 fe9f 	bl	800bbb8 <vPortEnterCritical>
 8009e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e80:	b25b      	sxtb	r3, r3
 8009e82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e86:	d103      	bne.n	8009e90 <xQueueReceive+0x128>
 8009e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e96:	b25b      	sxtb	r3, r3
 8009e98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e9c:	d103      	bne.n	8009ea6 <xQueueReceive+0x13e>
 8009e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009ea6:	f001 feb9 	bl	800bc1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009eaa:	1d3a      	adds	r2, r7, #4
 8009eac:	f107 0310 	add.w	r3, r7, #16
 8009eb0:	4611      	mov	r1, r2
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f000 ff1c 	bl	800acf0 <xTaskCheckForTimeOut>
 8009eb8:	4603      	mov	r3, r0
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d123      	bne.n	8009f06 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ebe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ec0:	f000 f916 	bl	800a0f0 <prvIsQueueEmpty>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d017      	beq.n	8009efa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ecc:	3324      	adds	r3, #36	; 0x24
 8009ece:	687a      	ldr	r2, [r7, #4]
 8009ed0:	4611      	mov	r1, r2
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	f000 fe40 	bl	800ab58 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009ed8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009eda:	f000 f8b7 	bl	800a04c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009ede:	f000 fc63 	bl	800a7a8 <xTaskResumeAll>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d189      	bne.n	8009dfc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009ee8:	4b0f      	ldr	r3, [pc, #60]	; (8009f28 <xQueueReceive+0x1c0>)
 8009eea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009eee:	601a      	str	r2, [r3, #0]
 8009ef0:	f3bf 8f4f 	dsb	sy
 8009ef4:	f3bf 8f6f 	isb	sy
 8009ef8:	e780      	b.n	8009dfc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009efa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009efc:	f000 f8a6 	bl	800a04c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f00:	f000 fc52 	bl	800a7a8 <xTaskResumeAll>
 8009f04:	e77a      	b.n	8009dfc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009f06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f08:	f000 f8a0 	bl	800a04c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f0c:	f000 fc4c 	bl	800a7a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f12:	f000 f8ed 	bl	800a0f0 <prvIsQueueEmpty>
 8009f16:	4603      	mov	r3, r0
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	f43f af6f 	beq.w	8009dfc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009f1e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009f20:	4618      	mov	r0, r3
 8009f22:	3730      	adds	r7, #48	; 0x30
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bd80      	pop	{r7, pc}
 8009f28:	e000ed04 	.word	0xe000ed04

08009f2c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009f2c:	b580      	push	{r7, lr}
 8009f2e:	b086      	sub	sp, #24
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	60f8      	str	r0, [r7, #12]
 8009f34:	60b9      	str	r1, [r7, #8]
 8009f36:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009f38:	2300      	movs	r3, #0
 8009f3a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f40:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d10d      	bne.n	8009f66 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d14d      	bne.n	8009fee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	689b      	ldr	r3, [r3, #8]
 8009f56:	4618      	mov	r0, r3
 8009f58:	f001 f82c 	bl	800afb4 <xTaskPriorityDisinherit>
 8009f5c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	2200      	movs	r2, #0
 8009f62:	609a      	str	r2, [r3, #8]
 8009f64:	e043      	b.n	8009fee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d119      	bne.n	8009fa0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	6858      	ldr	r0, [r3, #4]
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f74:	461a      	mov	r2, r3
 8009f76:	68b9      	ldr	r1, [r7, #8]
 8009f78:	f002 fa40 	bl	800c3fc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	685a      	ldr	r2, [r3, #4]
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f84:	441a      	add	r2, r3
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	685a      	ldr	r2, [r3, #4]
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	689b      	ldr	r3, [r3, #8]
 8009f92:	429a      	cmp	r2, r3
 8009f94:	d32b      	bcc.n	8009fee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	681a      	ldr	r2, [r3, #0]
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	605a      	str	r2, [r3, #4]
 8009f9e:	e026      	b.n	8009fee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	68d8      	ldr	r0, [r3, #12]
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fa8:	461a      	mov	r2, r3
 8009faa:	68b9      	ldr	r1, [r7, #8]
 8009fac:	f002 fa26 	bl	800c3fc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	68da      	ldr	r2, [r3, #12]
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fb8:	425b      	negs	r3, r3
 8009fba:	441a      	add	r2, r3
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	68da      	ldr	r2, [r3, #12]
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	429a      	cmp	r2, r3
 8009fca:	d207      	bcs.n	8009fdc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	689a      	ldr	r2, [r3, #8]
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fd4:	425b      	negs	r3, r3
 8009fd6:	441a      	add	r2, r3
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2b02      	cmp	r3, #2
 8009fe0:	d105      	bne.n	8009fee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009fe2:	693b      	ldr	r3, [r7, #16]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d002      	beq.n	8009fee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009fe8:	693b      	ldr	r3, [r7, #16]
 8009fea:	3b01      	subs	r3, #1
 8009fec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009fee:	693b      	ldr	r3, [r7, #16]
 8009ff0:	1c5a      	adds	r2, r3, #1
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009ff6:	697b      	ldr	r3, [r7, #20]
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3718      	adds	r7, #24
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b082      	sub	sp, #8
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
 800a008:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d018      	beq.n	800a044 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	68da      	ldr	r2, [r3, #12]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a01a:	441a      	add	r2, r3
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	68da      	ldr	r2, [r3, #12]
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	689b      	ldr	r3, [r3, #8]
 800a028:	429a      	cmp	r2, r3
 800a02a:	d303      	bcc.n	800a034 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681a      	ldr	r2, [r3, #0]
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	68d9      	ldr	r1, [r3, #12]
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a03c:	461a      	mov	r2, r3
 800a03e:	6838      	ldr	r0, [r7, #0]
 800a040:	f002 f9dc 	bl	800c3fc <memcpy>
	}
}
 800a044:	bf00      	nop
 800a046:	3708      	adds	r7, #8
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}

0800a04c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b084      	sub	sp, #16
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a054:	f001 fdb0 	bl	800bbb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a05e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a060:	e011      	b.n	800a086 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a066:	2b00      	cmp	r3, #0
 800a068:	d012      	beq.n	800a090 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	3324      	adds	r3, #36	; 0x24
 800a06e:	4618      	mov	r0, r3
 800a070:	f000 fdc4 	bl	800abfc <xTaskRemoveFromEventList>
 800a074:	4603      	mov	r3, r0
 800a076:	2b00      	cmp	r3, #0
 800a078:	d001      	beq.n	800a07e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a07a:	f000 fe9d 	bl	800adb8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a07e:	7bfb      	ldrb	r3, [r7, #15]
 800a080:	3b01      	subs	r3, #1
 800a082:	b2db      	uxtb	r3, r3
 800a084:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	dce9      	bgt.n	800a062 <prvUnlockQueue+0x16>
 800a08e:	e000      	b.n	800a092 <prvUnlockQueue+0x46>
					break;
 800a090:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	22ff      	movs	r2, #255	; 0xff
 800a096:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a09a:	f001 fdbf 	bl	800bc1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a09e:	f001 fd8b 	bl	800bbb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a0a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a0aa:	e011      	b.n	800a0d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	691b      	ldr	r3, [r3, #16]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d012      	beq.n	800a0da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	3310      	adds	r3, #16
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f000 fd9f 	bl	800abfc <xTaskRemoveFromEventList>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d001      	beq.n	800a0c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a0c4:	f000 fe78 	bl	800adb8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a0c8:	7bbb      	ldrb	r3, [r7, #14]
 800a0ca:	3b01      	subs	r3, #1
 800a0cc:	b2db      	uxtb	r3, r3
 800a0ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a0d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	dce9      	bgt.n	800a0ac <prvUnlockQueue+0x60>
 800a0d8:	e000      	b.n	800a0dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a0da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	22ff      	movs	r2, #255	; 0xff
 800a0e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a0e4:	f001 fd9a 	bl	800bc1c <vPortExitCritical>
}
 800a0e8:	bf00      	nop
 800a0ea:	3710      	adds	r7, #16
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	bd80      	pop	{r7, pc}

0800a0f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b084      	sub	sp, #16
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a0f8:	f001 fd5e 	bl	800bbb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a100:	2b00      	cmp	r3, #0
 800a102:	d102      	bne.n	800a10a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a104:	2301      	movs	r3, #1
 800a106:	60fb      	str	r3, [r7, #12]
 800a108:	e001      	b.n	800a10e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a10a:	2300      	movs	r3, #0
 800a10c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a10e:	f001 fd85 	bl	800bc1c <vPortExitCritical>

	return xReturn;
 800a112:	68fb      	ldr	r3, [r7, #12]
}
 800a114:	4618      	mov	r0, r3
 800a116:	3710      	adds	r7, #16
 800a118:	46bd      	mov	sp, r7
 800a11a:	bd80      	pop	{r7, pc}

0800a11c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b084      	sub	sp, #16
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a124:	f001 fd48 	bl	800bbb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a130:	429a      	cmp	r2, r3
 800a132:	d102      	bne.n	800a13a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a134:	2301      	movs	r3, #1
 800a136:	60fb      	str	r3, [r7, #12]
 800a138:	e001      	b.n	800a13e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a13a:	2300      	movs	r3, #0
 800a13c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a13e:	f001 fd6d 	bl	800bc1c <vPortExitCritical>

	return xReturn;
 800a142:	68fb      	ldr	r3, [r7, #12]
}
 800a144:	4618      	mov	r0, r3
 800a146:	3710      	adds	r7, #16
 800a148:	46bd      	mov	sp, r7
 800a14a:	bd80      	pop	{r7, pc}

0800a14c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a14c:	b480      	push	{r7}
 800a14e:	b085      	sub	sp, #20
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
 800a154:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a156:	2300      	movs	r3, #0
 800a158:	60fb      	str	r3, [r7, #12]
 800a15a:	e014      	b.n	800a186 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a15c:	4a0e      	ldr	r2, [pc, #56]	; (800a198 <vQueueAddToRegistry+0x4c>)
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d10b      	bne.n	800a180 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a168:	490b      	ldr	r1, [pc, #44]	; (800a198 <vQueueAddToRegistry+0x4c>)
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	683a      	ldr	r2, [r7, #0]
 800a16e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a172:	4a09      	ldr	r2, [pc, #36]	; (800a198 <vQueueAddToRegistry+0x4c>)
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	00db      	lsls	r3, r3, #3
 800a178:	4413      	add	r3, r2
 800a17a:	687a      	ldr	r2, [r7, #4]
 800a17c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a17e:	e005      	b.n	800a18c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	3301      	adds	r3, #1
 800a184:	60fb      	str	r3, [r7, #12]
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	2b07      	cmp	r3, #7
 800a18a:	d9e7      	bls.n	800a15c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a18c:	bf00      	nop
 800a18e:	3714      	adds	r7, #20
 800a190:	46bd      	mov	sp, r7
 800a192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a196:	4770      	bx	lr
 800a198:	200052c4 	.word	0x200052c4

0800a19c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b086      	sub	sp, #24
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	60f8      	str	r0, [r7, #12]
 800a1a4:	60b9      	str	r1, [r7, #8]
 800a1a6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a1ac:	f001 fd04 	bl	800bbb8 <vPortEnterCritical>
 800a1b0:	697b      	ldr	r3, [r7, #20]
 800a1b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a1b6:	b25b      	sxtb	r3, r3
 800a1b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1bc:	d103      	bne.n	800a1c6 <vQueueWaitForMessageRestricted+0x2a>
 800a1be:	697b      	ldr	r3, [r7, #20]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a1c6:	697b      	ldr	r3, [r7, #20]
 800a1c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a1cc:	b25b      	sxtb	r3, r3
 800a1ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1d2:	d103      	bne.n	800a1dc <vQueueWaitForMessageRestricted+0x40>
 800a1d4:	697b      	ldr	r3, [r7, #20]
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a1dc:	f001 fd1e 	bl	800bc1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a1e0:	697b      	ldr	r3, [r7, #20]
 800a1e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d106      	bne.n	800a1f6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	3324      	adds	r3, #36	; 0x24
 800a1ec:	687a      	ldr	r2, [r7, #4]
 800a1ee:	68b9      	ldr	r1, [r7, #8]
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	f000 fcd7 	bl	800aba4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a1f6:	6978      	ldr	r0, [r7, #20]
 800a1f8:	f7ff ff28 	bl	800a04c <prvUnlockQueue>
	}
 800a1fc:	bf00      	nop
 800a1fe:	3718      	adds	r7, #24
 800a200:	46bd      	mov	sp, r7
 800a202:	bd80      	pop	{r7, pc}

0800a204 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a204:	b580      	push	{r7, lr}
 800a206:	b08e      	sub	sp, #56	; 0x38
 800a208:	af04      	add	r7, sp, #16
 800a20a:	60f8      	str	r0, [r7, #12]
 800a20c:	60b9      	str	r1, [r7, #8]
 800a20e:	607a      	str	r2, [r7, #4]
 800a210:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a214:	2b00      	cmp	r3, #0
 800a216:	d10b      	bne.n	800a230 <xTaskCreateStatic+0x2c>
 800a218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a21c:	b672      	cpsid	i
 800a21e:	f383 8811 	msr	BASEPRI, r3
 800a222:	f3bf 8f6f 	isb	sy
 800a226:	f3bf 8f4f 	dsb	sy
 800a22a:	b662      	cpsie	i
 800a22c:	623b      	str	r3, [r7, #32]
 800a22e:	e7fe      	b.n	800a22e <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 800a230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a232:	2b00      	cmp	r3, #0
 800a234:	d10b      	bne.n	800a24e <xTaskCreateStatic+0x4a>
 800a236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a23a:	b672      	cpsid	i
 800a23c:	f383 8811 	msr	BASEPRI, r3
 800a240:	f3bf 8f6f 	isb	sy
 800a244:	f3bf 8f4f 	dsb	sy
 800a248:	b662      	cpsie	i
 800a24a:	61fb      	str	r3, [r7, #28]
 800a24c:	e7fe      	b.n	800a24c <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a24e:	235c      	movs	r3, #92	; 0x5c
 800a250:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	2b5c      	cmp	r3, #92	; 0x5c
 800a256:	d00b      	beq.n	800a270 <xTaskCreateStatic+0x6c>
 800a258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a25c:	b672      	cpsid	i
 800a25e:	f383 8811 	msr	BASEPRI, r3
 800a262:	f3bf 8f6f 	isb	sy
 800a266:	f3bf 8f4f 	dsb	sy
 800a26a:	b662      	cpsie	i
 800a26c:	61bb      	str	r3, [r7, #24]
 800a26e:	e7fe      	b.n	800a26e <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a270:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a274:	2b00      	cmp	r3, #0
 800a276:	d01e      	beq.n	800a2b6 <xTaskCreateStatic+0xb2>
 800a278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d01b      	beq.n	800a2b6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a27e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a280:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a284:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a286:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a28a:	2202      	movs	r2, #2
 800a28c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a290:	2300      	movs	r3, #0
 800a292:	9303      	str	r3, [sp, #12]
 800a294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a296:	9302      	str	r3, [sp, #8]
 800a298:	f107 0314 	add.w	r3, r7, #20
 800a29c:	9301      	str	r3, [sp, #4]
 800a29e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2a0:	9300      	str	r3, [sp, #0]
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	687a      	ldr	r2, [r7, #4]
 800a2a6:	68b9      	ldr	r1, [r7, #8]
 800a2a8:	68f8      	ldr	r0, [r7, #12]
 800a2aa:	f000 f850 	bl	800a34e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a2ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a2b0:	f000 f8de 	bl	800a470 <prvAddNewTaskToReadyList>
 800a2b4:	e001      	b.n	800a2ba <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a2ba:	697b      	ldr	r3, [r7, #20]
	}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3728      	adds	r7, #40	; 0x28
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}

0800a2c4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b08c      	sub	sp, #48	; 0x30
 800a2c8:	af04      	add	r7, sp, #16
 800a2ca:	60f8      	str	r0, [r7, #12]
 800a2cc:	60b9      	str	r1, [r7, #8]
 800a2ce:	603b      	str	r3, [r7, #0]
 800a2d0:	4613      	mov	r3, r2
 800a2d2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a2d4:	88fb      	ldrh	r3, [r7, #6]
 800a2d6:	009b      	lsls	r3, r3, #2
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f001 fd8f 	bl	800bdfc <pvPortMalloc>
 800a2de:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a2e0:	697b      	ldr	r3, [r7, #20]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d00e      	beq.n	800a304 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a2e6:	205c      	movs	r0, #92	; 0x5c
 800a2e8:	f001 fd88 	bl	800bdfc <pvPortMalloc>
 800a2ec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a2ee:	69fb      	ldr	r3, [r7, #28]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d003      	beq.n	800a2fc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a2f4:	69fb      	ldr	r3, [r7, #28]
 800a2f6:	697a      	ldr	r2, [r7, #20]
 800a2f8:	631a      	str	r2, [r3, #48]	; 0x30
 800a2fa:	e005      	b.n	800a308 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a2fc:	6978      	ldr	r0, [r7, #20]
 800a2fe:	f001 fe45 	bl	800bf8c <vPortFree>
 800a302:	e001      	b.n	800a308 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a304:	2300      	movs	r3, #0
 800a306:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a308:	69fb      	ldr	r3, [r7, #28]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d017      	beq.n	800a33e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a30e:	69fb      	ldr	r3, [r7, #28]
 800a310:	2200      	movs	r2, #0
 800a312:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a316:	88fa      	ldrh	r2, [r7, #6]
 800a318:	2300      	movs	r3, #0
 800a31a:	9303      	str	r3, [sp, #12]
 800a31c:	69fb      	ldr	r3, [r7, #28]
 800a31e:	9302      	str	r3, [sp, #8]
 800a320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a322:	9301      	str	r3, [sp, #4]
 800a324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a326:	9300      	str	r3, [sp, #0]
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	68b9      	ldr	r1, [r7, #8]
 800a32c:	68f8      	ldr	r0, [r7, #12]
 800a32e:	f000 f80e 	bl	800a34e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a332:	69f8      	ldr	r0, [r7, #28]
 800a334:	f000 f89c 	bl	800a470 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a338:	2301      	movs	r3, #1
 800a33a:	61bb      	str	r3, [r7, #24]
 800a33c:	e002      	b.n	800a344 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a33e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a342:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a344:	69bb      	ldr	r3, [r7, #24]
	}
 800a346:	4618      	mov	r0, r3
 800a348:	3720      	adds	r7, #32
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}

0800a34e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a34e:	b580      	push	{r7, lr}
 800a350:	b088      	sub	sp, #32
 800a352:	af00      	add	r7, sp, #0
 800a354:	60f8      	str	r0, [r7, #12]
 800a356:	60b9      	str	r1, [r7, #8]
 800a358:	607a      	str	r2, [r7, #4]
 800a35a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a35c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a35e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	009b      	lsls	r3, r3, #2
 800a364:	461a      	mov	r2, r3
 800a366:	21a5      	movs	r1, #165	; 0xa5
 800a368:	f002 f853 	bl	800c412 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a36c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a36e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a370:	6879      	ldr	r1, [r7, #4]
 800a372:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800a376:	440b      	add	r3, r1
 800a378:	009b      	lsls	r3, r3, #2
 800a37a:	4413      	add	r3, r2
 800a37c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a37e:	69bb      	ldr	r3, [r7, #24]
 800a380:	f023 0307 	bic.w	r3, r3, #7
 800a384:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a386:	69bb      	ldr	r3, [r7, #24]
 800a388:	f003 0307 	and.w	r3, r3, #7
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d00b      	beq.n	800a3a8 <prvInitialiseNewTask+0x5a>
 800a390:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a394:	b672      	cpsid	i
 800a396:	f383 8811 	msr	BASEPRI, r3
 800a39a:	f3bf 8f6f 	isb	sy
 800a39e:	f3bf 8f4f 	dsb	sy
 800a3a2:	b662      	cpsie	i
 800a3a4:	617b      	str	r3, [r7, #20]
 800a3a6:	e7fe      	b.n	800a3a6 <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a3a8:	68bb      	ldr	r3, [r7, #8]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d01f      	beq.n	800a3ee <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	61fb      	str	r3, [r7, #28]
 800a3b2:	e012      	b.n	800a3da <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a3b4:	68ba      	ldr	r2, [r7, #8]
 800a3b6:	69fb      	ldr	r3, [r7, #28]
 800a3b8:	4413      	add	r3, r2
 800a3ba:	7819      	ldrb	r1, [r3, #0]
 800a3bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a3be:	69fb      	ldr	r3, [r7, #28]
 800a3c0:	4413      	add	r3, r2
 800a3c2:	3334      	adds	r3, #52	; 0x34
 800a3c4:	460a      	mov	r2, r1
 800a3c6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a3c8:	68ba      	ldr	r2, [r7, #8]
 800a3ca:	69fb      	ldr	r3, [r7, #28]
 800a3cc:	4413      	add	r3, r2
 800a3ce:	781b      	ldrb	r3, [r3, #0]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d006      	beq.n	800a3e2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a3d4:	69fb      	ldr	r3, [r7, #28]
 800a3d6:	3301      	adds	r3, #1
 800a3d8:	61fb      	str	r3, [r7, #28]
 800a3da:	69fb      	ldr	r3, [r7, #28]
 800a3dc:	2b0f      	cmp	r3, #15
 800a3de:	d9e9      	bls.n	800a3b4 <prvInitialiseNewTask+0x66>
 800a3e0:	e000      	b.n	800a3e4 <prvInitialiseNewTask+0x96>
			{
				break;
 800a3e2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a3e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a3ec:	e003      	b.n	800a3f6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a3ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a3f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3f8:	2b37      	cmp	r3, #55	; 0x37
 800a3fa:	d901      	bls.n	800a400 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a3fc:	2337      	movs	r3, #55	; 0x37
 800a3fe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a402:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a404:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a408:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a40a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a40c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a40e:	2200      	movs	r2, #0
 800a410:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a414:	3304      	adds	r3, #4
 800a416:	4618      	mov	r0, r3
 800a418:	f7ff f96a 	bl	80096f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a41c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a41e:	3318      	adds	r3, #24
 800a420:	4618      	mov	r0, r3
 800a422:	f7ff f965 	bl	80096f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a428:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a42a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a42c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a42e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a434:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a438:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a43a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a43c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a43e:	2200      	movs	r2, #0
 800a440:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a444:	2200      	movs	r2, #0
 800a446:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a44a:	683a      	ldr	r2, [r7, #0]
 800a44c:	68f9      	ldr	r1, [r7, #12]
 800a44e:	69b8      	ldr	r0, [r7, #24]
 800a450:	f001 faa6 	bl	800b9a0 <pxPortInitialiseStack>
 800a454:	4602      	mov	r2, r0
 800a456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a458:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a45a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d002      	beq.n	800a466 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a462:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a464:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a466:	bf00      	nop
 800a468:	3720      	adds	r7, #32
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}
	...

0800a470 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b082      	sub	sp, #8
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a478:	f001 fb9e 	bl	800bbb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a47c:	4b2d      	ldr	r3, [pc, #180]	; (800a534 <prvAddNewTaskToReadyList+0xc4>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	3301      	adds	r3, #1
 800a482:	4a2c      	ldr	r2, [pc, #176]	; (800a534 <prvAddNewTaskToReadyList+0xc4>)
 800a484:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a486:	4b2c      	ldr	r3, [pc, #176]	; (800a538 <prvAddNewTaskToReadyList+0xc8>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d109      	bne.n	800a4a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a48e:	4a2a      	ldr	r2, [pc, #168]	; (800a538 <prvAddNewTaskToReadyList+0xc8>)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a494:	4b27      	ldr	r3, [pc, #156]	; (800a534 <prvAddNewTaskToReadyList+0xc4>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	2b01      	cmp	r3, #1
 800a49a:	d110      	bne.n	800a4be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a49c:	f000 fcb0 	bl	800ae00 <prvInitialiseTaskLists>
 800a4a0:	e00d      	b.n	800a4be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a4a2:	4b26      	ldr	r3, [pc, #152]	; (800a53c <prvAddNewTaskToReadyList+0xcc>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d109      	bne.n	800a4be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a4aa:	4b23      	ldr	r3, [pc, #140]	; (800a538 <prvAddNewTaskToReadyList+0xc8>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4b4:	429a      	cmp	r2, r3
 800a4b6:	d802      	bhi.n	800a4be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a4b8:	4a1f      	ldr	r2, [pc, #124]	; (800a538 <prvAddNewTaskToReadyList+0xc8>)
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a4be:	4b20      	ldr	r3, [pc, #128]	; (800a540 <prvAddNewTaskToReadyList+0xd0>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	4a1e      	ldr	r2, [pc, #120]	; (800a540 <prvAddNewTaskToReadyList+0xd0>)
 800a4c6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a4c8:	4b1d      	ldr	r3, [pc, #116]	; (800a540 <prvAddNewTaskToReadyList+0xd0>)
 800a4ca:	681a      	ldr	r2, [r3, #0]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4d4:	4b1b      	ldr	r3, [pc, #108]	; (800a544 <prvAddNewTaskToReadyList+0xd4>)
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	429a      	cmp	r2, r3
 800a4da:	d903      	bls.n	800a4e4 <prvAddNewTaskToReadyList+0x74>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4e0:	4a18      	ldr	r2, [pc, #96]	; (800a544 <prvAddNewTaskToReadyList+0xd4>)
 800a4e2:	6013      	str	r3, [r2, #0]
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4e8:	4613      	mov	r3, r2
 800a4ea:	009b      	lsls	r3, r3, #2
 800a4ec:	4413      	add	r3, r2
 800a4ee:	009b      	lsls	r3, r3, #2
 800a4f0:	4a15      	ldr	r2, [pc, #84]	; (800a548 <prvAddNewTaskToReadyList+0xd8>)
 800a4f2:	441a      	add	r2, r3
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	3304      	adds	r3, #4
 800a4f8:	4619      	mov	r1, r3
 800a4fa:	4610      	mov	r0, r2
 800a4fc:	f7ff f905 	bl	800970a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a500:	f001 fb8c 	bl	800bc1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a504:	4b0d      	ldr	r3, [pc, #52]	; (800a53c <prvAddNewTaskToReadyList+0xcc>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d00e      	beq.n	800a52a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a50c:	4b0a      	ldr	r3, [pc, #40]	; (800a538 <prvAddNewTaskToReadyList+0xc8>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a516:	429a      	cmp	r2, r3
 800a518:	d207      	bcs.n	800a52a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a51a:	4b0c      	ldr	r3, [pc, #48]	; (800a54c <prvAddNewTaskToReadyList+0xdc>)
 800a51c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a520:	601a      	str	r2, [r3, #0]
 800a522:	f3bf 8f4f 	dsb	sy
 800a526:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a52a:	bf00      	nop
 800a52c:	3708      	adds	r7, #8
 800a52e:	46bd      	mov	sp, r7
 800a530:	bd80      	pop	{r7, pc}
 800a532:	bf00      	nop
 800a534:	20000ea0 	.word	0x20000ea0
 800a538:	200009cc 	.word	0x200009cc
 800a53c:	20000eac 	.word	0x20000eac
 800a540:	20000ebc 	.word	0x20000ebc
 800a544:	20000ea8 	.word	0x20000ea8
 800a548:	200009d0 	.word	0x200009d0
 800a54c:	e000ed04 	.word	0xe000ed04

0800a550 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a550:	b580      	push	{r7, lr}
 800a552:	b08a      	sub	sp, #40	; 0x28
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a55a:	2300      	movs	r3, #0
 800a55c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d10b      	bne.n	800a57c <vTaskDelayUntil+0x2c>
 800a564:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a568:	b672      	cpsid	i
 800a56a:	f383 8811 	msr	BASEPRI, r3
 800a56e:	f3bf 8f6f 	isb	sy
 800a572:	f3bf 8f4f 	dsb	sy
 800a576:	b662      	cpsie	i
 800a578:	617b      	str	r3, [r7, #20]
 800a57a:	e7fe      	b.n	800a57a <vTaskDelayUntil+0x2a>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d10b      	bne.n	800a59a <vTaskDelayUntil+0x4a>
 800a582:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a586:	b672      	cpsid	i
 800a588:	f383 8811 	msr	BASEPRI, r3
 800a58c:	f3bf 8f6f 	isb	sy
 800a590:	f3bf 8f4f 	dsb	sy
 800a594:	b662      	cpsie	i
 800a596:	613b      	str	r3, [r7, #16]
 800a598:	e7fe      	b.n	800a598 <vTaskDelayUntil+0x48>
		configASSERT( uxSchedulerSuspended == 0 );
 800a59a:	4b2a      	ldr	r3, [pc, #168]	; (800a644 <vTaskDelayUntil+0xf4>)
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d00b      	beq.n	800a5ba <vTaskDelayUntil+0x6a>
 800a5a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5a6:	b672      	cpsid	i
 800a5a8:	f383 8811 	msr	BASEPRI, r3
 800a5ac:	f3bf 8f6f 	isb	sy
 800a5b0:	f3bf 8f4f 	dsb	sy
 800a5b4:	b662      	cpsie	i
 800a5b6:	60fb      	str	r3, [r7, #12]
 800a5b8:	e7fe      	b.n	800a5b8 <vTaskDelayUntil+0x68>

		vTaskSuspendAll();
 800a5ba:	f000 f8e7 	bl	800a78c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a5be:	4b22      	ldr	r3, [pc, #136]	; (800a648 <vTaskDelayUntil+0xf8>)
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	683a      	ldr	r2, [r7, #0]
 800a5ca:	4413      	add	r3, r2
 800a5cc:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	6a3a      	ldr	r2, [r7, #32]
 800a5d4:	429a      	cmp	r2, r3
 800a5d6:	d20b      	bcs.n	800a5f0 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	69fa      	ldr	r2, [r7, #28]
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d211      	bcs.n	800a606 <vTaskDelayUntil+0xb6>
 800a5e2:	69fa      	ldr	r2, [r7, #28]
 800a5e4:	6a3b      	ldr	r3, [r7, #32]
 800a5e6:	429a      	cmp	r2, r3
 800a5e8:	d90d      	bls.n	800a606 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	627b      	str	r3, [r7, #36]	; 0x24
 800a5ee:	e00a      	b.n	800a606 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	69fa      	ldr	r2, [r7, #28]
 800a5f6:	429a      	cmp	r2, r3
 800a5f8:	d303      	bcc.n	800a602 <vTaskDelayUntil+0xb2>
 800a5fa:	69fa      	ldr	r2, [r7, #28]
 800a5fc:	6a3b      	ldr	r3, [r7, #32]
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d901      	bls.n	800a606 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800a602:	2301      	movs	r3, #1
 800a604:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	69fa      	ldr	r2, [r7, #28]
 800a60a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a60c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d006      	beq.n	800a620 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a612:	69fa      	ldr	r2, [r7, #28]
 800a614:	6a3b      	ldr	r3, [r7, #32]
 800a616:	1ad3      	subs	r3, r2, r3
 800a618:	2100      	movs	r1, #0
 800a61a:	4618      	mov	r0, r3
 800a61c:	f000 fe18 	bl	800b250 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a620:	f000 f8c2 	bl	800a7a8 <xTaskResumeAll>
 800a624:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a626:	69bb      	ldr	r3, [r7, #24]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d107      	bne.n	800a63c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800a62c:	4b07      	ldr	r3, [pc, #28]	; (800a64c <vTaskDelayUntil+0xfc>)
 800a62e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a632:	601a      	str	r2, [r3, #0]
 800a634:	f3bf 8f4f 	dsb	sy
 800a638:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a63c:	bf00      	nop
 800a63e:	3728      	adds	r7, #40	; 0x28
 800a640:	46bd      	mov	sp, r7
 800a642:	bd80      	pop	{r7, pc}
 800a644:	20000ec8 	.word	0x20000ec8
 800a648:	20000ea4 	.word	0x20000ea4
 800a64c:	e000ed04 	.word	0xe000ed04

0800a650 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a650:	b580      	push	{r7, lr}
 800a652:	b084      	sub	sp, #16
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a658:	2300      	movs	r3, #0
 800a65a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d018      	beq.n	800a694 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a662:	4b14      	ldr	r3, [pc, #80]	; (800a6b4 <vTaskDelay+0x64>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d00b      	beq.n	800a682 <vTaskDelay+0x32>
 800a66a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a66e:	b672      	cpsid	i
 800a670:	f383 8811 	msr	BASEPRI, r3
 800a674:	f3bf 8f6f 	isb	sy
 800a678:	f3bf 8f4f 	dsb	sy
 800a67c:	b662      	cpsie	i
 800a67e:	60bb      	str	r3, [r7, #8]
 800a680:	e7fe      	b.n	800a680 <vTaskDelay+0x30>
			vTaskSuspendAll();
 800a682:	f000 f883 	bl	800a78c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a686:	2100      	movs	r1, #0
 800a688:	6878      	ldr	r0, [r7, #4]
 800a68a:	f000 fde1 	bl	800b250 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a68e:	f000 f88b 	bl	800a7a8 <xTaskResumeAll>
 800a692:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d107      	bne.n	800a6aa <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a69a:	4b07      	ldr	r3, [pc, #28]	; (800a6b8 <vTaskDelay+0x68>)
 800a69c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6a0:	601a      	str	r2, [r3, #0]
 800a6a2:	f3bf 8f4f 	dsb	sy
 800a6a6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a6aa:	bf00      	nop
 800a6ac:	3710      	adds	r7, #16
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}
 800a6b2:	bf00      	nop
 800a6b4:	20000ec8 	.word	0x20000ec8
 800a6b8:	e000ed04 	.word	0xe000ed04

0800a6bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b08a      	sub	sp, #40	; 0x28
 800a6c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a6ca:	463a      	mov	r2, r7
 800a6cc:	1d39      	adds	r1, r7, #4
 800a6ce:	f107 0308 	add.w	r3, r7, #8
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f7fe ffb8 	bl	8009648 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a6d8:	6839      	ldr	r1, [r7, #0]
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	68ba      	ldr	r2, [r7, #8]
 800a6de:	9202      	str	r2, [sp, #8]
 800a6e0:	9301      	str	r3, [sp, #4]
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	9300      	str	r3, [sp, #0]
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	460a      	mov	r2, r1
 800a6ea:	4922      	ldr	r1, [pc, #136]	; (800a774 <vTaskStartScheduler+0xb8>)
 800a6ec:	4822      	ldr	r0, [pc, #136]	; (800a778 <vTaskStartScheduler+0xbc>)
 800a6ee:	f7ff fd89 	bl	800a204 <xTaskCreateStatic>
 800a6f2:	4602      	mov	r2, r0
 800a6f4:	4b21      	ldr	r3, [pc, #132]	; (800a77c <vTaskStartScheduler+0xc0>)
 800a6f6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a6f8:	4b20      	ldr	r3, [pc, #128]	; (800a77c <vTaskStartScheduler+0xc0>)
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d002      	beq.n	800a706 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a700:	2301      	movs	r3, #1
 800a702:	617b      	str	r3, [r7, #20]
 800a704:	e001      	b.n	800a70a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a706:	2300      	movs	r3, #0
 800a708:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	2b01      	cmp	r3, #1
 800a70e:	d102      	bne.n	800a716 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a710:	f000 fdf2 	bl	800b2f8 <xTimerCreateTimerTask>
 800a714:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a716:	697b      	ldr	r3, [r7, #20]
 800a718:	2b01      	cmp	r3, #1
 800a71a:	d117      	bne.n	800a74c <vTaskStartScheduler+0x90>
 800a71c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a720:	b672      	cpsid	i
 800a722:	f383 8811 	msr	BASEPRI, r3
 800a726:	f3bf 8f6f 	isb	sy
 800a72a:	f3bf 8f4f 	dsb	sy
 800a72e:	b662      	cpsie	i
 800a730:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a732:	4b13      	ldr	r3, [pc, #76]	; (800a780 <vTaskStartScheduler+0xc4>)
 800a734:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a738:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a73a:	4b12      	ldr	r3, [pc, #72]	; (800a784 <vTaskStartScheduler+0xc8>)
 800a73c:	2201      	movs	r2, #1
 800a73e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a740:	4b11      	ldr	r3, [pc, #68]	; (800a788 <vTaskStartScheduler+0xcc>)
 800a742:	2200      	movs	r2, #0
 800a744:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a746:	f001 f9bb 	bl	800bac0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a74a:	e00f      	b.n	800a76c <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a74c:	697b      	ldr	r3, [r7, #20]
 800a74e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a752:	d10b      	bne.n	800a76c <vTaskStartScheduler+0xb0>
 800a754:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a758:	b672      	cpsid	i
 800a75a:	f383 8811 	msr	BASEPRI, r3
 800a75e:	f3bf 8f6f 	isb	sy
 800a762:	f3bf 8f4f 	dsb	sy
 800a766:	b662      	cpsie	i
 800a768:	60fb      	str	r3, [r7, #12]
 800a76a:	e7fe      	b.n	800a76a <vTaskStartScheduler+0xae>
}
 800a76c:	bf00      	nop
 800a76e:	3718      	adds	r7, #24
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}
 800a774:	0800f8e8 	.word	0x0800f8e8
 800a778:	0800add1 	.word	0x0800add1
 800a77c:	20000ec4 	.word	0x20000ec4
 800a780:	20000ec0 	.word	0x20000ec0
 800a784:	20000eac 	.word	0x20000eac
 800a788:	20000ea4 	.word	0x20000ea4

0800a78c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a78c:	b480      	push	{r7}
 800a78e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a790:	4b04      	ldr	r3, [pc, #16]	; (800a7a4 <vTaskSuspendAll+0x18>)
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	3301      	adds	r3, #1
 800a796:	4a03      	ldr	r2, [pc, #12]	; (800a7a4 <vTaskSuspendAll+0x18>)
 800a798:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800a79a:	bf00      	nop
 800a79c:	46bd      	mov	sp, r7
 800a79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a2:	4770      	bx	lr
 800a7a4:	20000ec8 	.word	0x20000ec8

0800a7a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b084      	sub	sp, #16
 800a7ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a7b6:	4b42      	ldr	r3, [pc, #264]	; (800a8c0 <xTaskResumeAll+0x118>)
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d10b      	bne.n	800a7d6 <xTaskResumeAll+0x2e>
 800a7be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7c2:	b672      	cpsid	i
 800a7c4:	f383 8811 	msr	BASEPRI, r3
 800a7c8:	f3bf 8f6f 	isb	sy
 800a7cc:	f3bf 8f4f 	dsb	sy
 800a7d0:	b662      	cpsie	i
 800a7d2:	603b      	str	r3, [r7, #0]
 800a7d4:	e7fe      	b.n	800a7d4 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a7d6:	f001 f9ef 	bl	800bbb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a7da:	4b39      	ldr	r3, [pc, #228]	; (800a8c0 <xTaskResumeAll+0x118>)
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	3b01      	subs	r3, #1
 800a7e0:	4a37      	ldr	r2, [pc, #220]	; (800a8c0 <xTaskResumeAll+0x118>)
 800a7e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a7e4:	4b36      	ldr	r3, [pc, #216]	; (800a8c0 <xTaskResumeAll+0x118>)
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d162      	bne.n	800a8b2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a7ec:	4b35      	ldr	r3, [pc, #212]	; (800a8c4 <xTaskResumeAll+0x11c>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d05e      	beq.n	800a8b2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a7f4:	e02f      	b.n	800a856 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7f6:	4b34      	ldr	r3, [pc, #208]	; (800a8c8 <xTaskResumeAll+0x120>)
 800a7f8:	68db      	ldr	r3, [r3, #12]
 800a7fa:	68db      	ldr	r3, [r3, #12]
 800a7fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	3318      	adds	r3, #24
 800a802:	4618      	mov	r0, r3
 800a804:	f7fe ffde 	bl	80097c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	3304      	adds	r3, #4
 800a80c:	4618      	mov	r0, r3
 800a80e:	f7fe ffd9 	bl	80097c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a816:	4b2d      	ldr	r3, [pc, #180]	; (800a8cc <xTaskResumeAll+0x124>)
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	429a      	cmp	r2, r3
 800a81c:	d903      	bls.n	800a826 <xTaskResumeAll+0x7e>
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a822:	4a2a      	ldr	r2, [pc, #168]	; (800a8cc <xTaskResumeAll+0x124>)
 800a824:	6013      	str	r3, [r2, #0]
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a82a:	4613      	mov	r3, r2
 800a82c:	009b      	lsls	r3, r3, #2
 800a82e:	4413      	add	r3, r2
 800a830:	009b      	lsls	r3, r3, #2
 800a832:	4a27      	ldr	r2, [pc, #156]	; (800a8d0 <xTaskResumeAll+0x128>)
 800a834:	441a      	add	r2, r3
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	3304      	adds	r3, #4
 800a83a:	4619      	mov	r1, r3
 800a83c:	4610      	mov	r0, r2
 800a83e:	f7fe ff64 	bl	800970a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a846:	4b23      	ldr	r3, [pc, #140]	; (800a8d4 <xTaskResumeAll+0x12c>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a84c:	429a      	cmp	r2, r3
 800a84e:	d302      	bcc.n	800a856 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a850:	4b21      	ldr	r3, [pc, #132]	; (800a8d8 <xTaskResumeAll+0x130>)
 800a852:	2201      	movs	r2, #1
 800a854:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a856:	4b1c      	ldr	r3, [pc, #112]	; (800a8c8 <xTaskResumeAll+0x120>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d1cb      	bne.n	800a7f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d001      	beq.n	800a868 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a864:	f000 fb68 	bl	800af38 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a868:	4b1c      	ldr	r3, [pc, #112]	; (800a8dc <xTaskResumeAll+0x134>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d010      	beq.n	800a896 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a874:	f000 f858 	bl	800a928 <xTaskIncrementTick>
 800a878:	4603      	mov	r3, r0
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d002      	beq.n	800a884 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a87e:	4b16      	ldr	r3, [pc, #88]	; (800a8d8 <xTaskResumeAll+0x130>)
 800a880:	2201      	movs	r2, #1
 800a882:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	3b01      	subs	r3, #1
 800a888:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d1f1      	bne.n	800a874 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800a890:	4b12      	ldr	r3, [pc, #72]	; (800a8dc <xTaskResumeAll+0x134>)
 800a892:	2200      	movs	r2, #0
 800a894:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a896:	4b10      	ldr	r3, [pc, #64]	; (800a8d8 <xTaskResumeAll+0x130>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d009      	beq.n	800a8b2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a89e:	2301      	movs	r3, #1
 800a8a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a8a2:	4b0f      	ldr	r3, [pc, #60]	; (800a8e0 <xTaskResumeAll+0x138>)
 800a8a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8a8:	601a      	str	r2, [r3, #0]
 800a8aa:	f3bf 8f4f 	dsb	sy
 800a8ae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a8b2:	f001 f9b3 	bl	800bc1c <vPortExitCritical>

	return xAlreadyYielded;
 800a8b6:	68bb      	ldr	r3, [r7, #8]
}
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	3710      	adds	r7, #16
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	bd80      	pop	{r7, pc}
 800a8c0:	20000ec8 	.word	0x20000ec8
 800a8c4:	20000ea0 	.word	0x20000ea0
 800a8c8:	20000e60 	.word	0x20000e60
 800a8cc:	20000ea8 	.word	0x20000ea8
 800a8d0:	200009d0 	.word	0x200009d0
 800a8d4:	200009cc 	.word	0x200009cc
 800a8d8:	20000eb4 	.word	0x20000eb4
 800a8dc:	20000eb0 	.word	0x20000eb0
 800a8e0:	e000ed04 	.word	0xe000ed04

0800a8e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b083      	sub	sp, #12
 800a8e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a8ea:	4b05      	ldr	r3, [pc, #20]	; (800a900 <xTaskGetTickCount+0x1c>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a8f0:	687b      	ldr	r3, [r7, #4]
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	370c      	adds	r7, #12
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fc:	4770      	bx	lr
 800a8fe:	bf00      	nop
 800a900:	20000ea4 	.word	0x20000ea4

0800a904 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b082      	sub	sp, #8
 800a908:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a90a:	f001 fa35 	bl	800bd78 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a90e:	2300      	movs	r3, #0
 800a910:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a912:	4b04      	ldr	r3, [pc, #16]	; (800a924 <xTaskGetTickCountFromISR+0x20>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a918:	683b      	ldr	r3, [r7, #0]
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	3708      	adds	r7, #8
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}
 800a922:	bf00      	nop
 800a924:	20000ea4 	.word	0x20000ea4

0800a928 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b086      	sub	sp, #24
 800a92c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a92e:	2300      	movs	r3, #0
 800a930:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a932:	4b4f      	ldr	r3, [pc, #316]	; (800aa70 <xTaskIncrementTick+0x148>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	2b00      	cmp	r3, #0
 800a938:	f040 808a 	bne.w	800aa50 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a93c:	4b4d      	ldr	r3, [pc, #308]	; (800aa74 <xTaskIncrementTick+0x14c>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	3301      	adds	r3, #1
 800a942:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a944:	4a4b      	ldr	r2, [pc, #300]	; (800aa74 <xTaskIncrementTick+0x14c>)
 800a946:	693b      	ldr	r3, [r7, #16]
 800a948:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d121      	bne.n	800a994 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a950:	4b49      	ldr	r3, [pc, #292]	; (800aa78 <xTaskIncrementTick+0x150>)
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d00b      	beq.n	800a972 <xTaskIncrementTick+0x4a>
 800a95a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a95e:	b672      	cpsid	i
 800a960:	f383 8811 	msr	BASEPRI, r3
 800a964:	f3bf 8f6f 	isb	sy
 800a968:	f3bf 8f4f 	dsb	sy
 800a96c:	b662      	cpsie	i
 800a96e:	603b      	str	r3, [r7, #0]
 800a970:	e7fe      	b.n	800a970 <xTaskIncrementTick+0x48>
 800a972:	4b41      	ldr	r3, [pc, #260]	; (800aa78 <xTaskIncrementTick+0x150>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	60fb      	str	r3, [r7, #12]
 800a978:	4b40      	ldr	r3, [pc, #256]	; (800aa7c <xTaskIncrementTick+0x154>)
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	4a3e      	ldr	r2, [pc, #248]	; (800aa78 <xTaskIncrementTick+0x150>)
 800a97e:	6013      	str	r3, [r2, #0]
 800a980:	4a3e      	ldr	r2, [pc, #248]	; (800aa7c <xTaskIncrementTick+0x154>)
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	6013      	str	r3, [r2, #0]
 800a986:	4b3e      	ldr	r3, [pc, #248]	; (800aa80 <xTaskIncrementTick+0x158>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	3301      	adds	r3, #1
 800a98c:	4a3c      	ldr	r2, [pc, #240]	; (800aa80 <xTaskIncrementTick+0x158>)
 800a98e:	6013      	str	r3, [r2, #0]
 800a990:	f000 fad2 	bl	800af38 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a994:	4b3b      	ldr	r3, [pc, #236]	; (800aa84 <xTaskIncrementTick+0x15c>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	693a      	ldr	r2, [r7, #16]
 800a99a:	429a      	cmp	r2, r3
 800a99c:	d349      	bcc.n	800aa32 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a99e:	4b36      	ldr	r3, [pc, #216]	; (800aa78 <xTaskIncrementTick+0x150>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d104      	bne.n	800a9b2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9a8:	4b36      	ldr	r3, [pc, #216]	; (800aa84 <xTaskIncrementTick+0x15c>)
 800a9aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a9ae:	601a      	str	r2, [r3, #0]
					break;
 800a9b0:	e03f      	b.n	800aa32 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9b2:	4b31      	ldr	r3, [pc, #196]	; (800aa78 <xTaskIncrementTick+0x150>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	68db      	ldr	r3, [r3, #12]
 800a9b8:	68db      	ldr	r3, [r3, #12]
 800a9ba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	685b      	ldr	r3, [r3, #4]
 800a9c0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a9c2:	693a      	ldr	r2, [r7, #16]
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	429a      	cmp	r2, r3
 800a9c8:	d203      	bcs.n	800a9d2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a9ca:	4a2e      	ldr	r2, [pc, #184]	; (800aa84 <xTaskIncrementTick+0x15c>)
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a9d0:	e02f      	b.n	800aa32 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	3304      	adds	r3, #4
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	f7fe fef4 	bl	80097c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d004      	beq.n	800a9ee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	3318      	adds	r3, #24
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	f7fe feeb 	bl	80097c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9f2:	4b25      	ldr	r3, [pc, #148]	; (800aa88 <xTaskIncrementTick+0x160>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	d903      	bls.n	800aa02 <xTaskIncrementTick+0xda>
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9fe:	4a22      	ldr	r2, [pc, #136]	; (800aa88 <xTaskIncrementTick+0x160>)
 800aa00:	6013      	str	r3, [r2, #0]
 800aa02:	68bb      	ldr	r3, [r7, #8]
 800aa04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa06:	4613      	mov	r3, r2
 800aa08:	009b      	lsls	r3, r3, #2
 800aa0a:	4413      	add	r3, r2
 800aa0c:	009b      	lsls	r3, r3, #2
 800aa0e:	4a1f      	ldr	r2, [pc, #124]	; (800aa8c <xTaskIncrementTick+0x164>)
 800aa10:	441a      	add	r2, r3
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	3304      	adds	r3, #4
 800aa16:	4619      	mov	r1, r3
 800aa18:	4610      	mov	r0, r2
 800aa1a:	f7fe fe76 	bl	800970a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa22:	4b1b      	ldr	r3, [pc, #108]	; (800aa90 <xTaskIncrementTick+0x168>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa28:	429a      	cmp	r2, r3
 800aa2a:	d3b8      	bcc.n	800a99e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa30:	e7b5      	b.n	800a99e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800aa32:	4b17      	ldr	r3, [pc, #92]	; (800aa90 <xTaskIncrementTick+0x168>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa38:	4914      	ldr	r1, [pc, #80]	; (800aa8c <xTaskIncrementTick+0x164>)
 800aa3a:	4613      	mov	r3, r2
 800aa3c:	009b      	lsls	r3, r3, #2
 800aa3e:	4413      	add	r3, r2
 800aa40:	009b      	lsls	r3, r3, #2
 800aa42:	440b      	add	r3, r1
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	2b01      	cmp	r3, #1
 800aa48:	d907      	bls.n	800aa5a <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	617b      	str	r3, [r7, #20]
 800aa4e:	e004      	b.n	800aa5a <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800aa50:	4b10      	ldr	r3, [pc, #64]	; (800aa94 <xTaskIncrementTick+0x16c>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	3301      	adds	r3, #1
 800aa56:	4a0f      	ldr	r2, [pc, #60]	; (800aa94 <xTaskIncrementTick+0x16c>)
 800aa58:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800aa5a:	4b0f      	ldr	r3, [pc, #60]	; (800aa98 <xTaskIncrementTick+0x170>)
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d001      	beq.n	800aa66 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800aa62:	2301      	movs	r3, #1
 800aa64:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800aa66:	697b      	ldr	r3, [r7, #20]
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	3718      	adds	r7, #24
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}
 800aa70:	20000ec8 	.word	0x20000ec8
 800aa74:	20000ea4 	.word	0x20000ea4
 800aa78:	20000e58 	.word	0x20000e58
 800aa7c:	20000e5c 	.word	0x20000e5c
 800aa80:	20000eb8 	.word	0x20000eb8
 800aa84:	20000ec0 	.word	0x20000ec0
 800aa88:	20000ea8 	.word	0x20000ea8
 800aa8c:	200009d0 	.word	0x200009d0
 800aa90:	200009cc 	.word	0x200009cc
 800aa94:	20000eb0 	.word	0x20000eb0
 800aa98:	20000eb4 	.word	0x20000eb4

0800aa9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b085      	sub	sp, #20
 800aaa0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800aaa2:	4b28      	ldr	r3, [pc, #160]	; (800ab44 <vTaskSwitchContext+0xa8>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d003      	beq.n	800aab2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800aaaa:	4b27      	ldr	r3, [pc, #156]	; (800ab48 <vTaskSwitchContext+0xac>)
 800aaac:	2201      	movs	r2, #1
 800aaae:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800aab0:	e042      	b.n	800ab38 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800aab2:	4b25      	ldr	r3, [pc, #148]	; (800ab48 <vTaskSwitchContext+0xac>)
 800aab4:	2200      	movs	r2, #0
 800aab6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aab8:	4b24      	ldr	r3, [pc, #144]	; (800ab4c <vTaskSwitchContext+0xb0>)
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	60fb      	str	r3, [r7, #12]
 800aabe:	e011      	b.n	800aae4 <vTaskSwitchContext+0x48>
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d10b      	bne.n	800aade <vTaskSwitchContext+0x42>
 800aac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaca:	b672      	cpsid	i
 800aacc:	f383 8811 	msr	BASEPRI, r3
 800aad0:	f3bf 8f6f 	isb	sy
 800aad4:	f3bf 8f4f 	dsb	sy
 800aad8:	b662      	cpsie	i
 800aada:	607b      	str	r3, [r7, #4]
 800aadc:	e7fe      	b.n	800aadc <vTaskSwitchContext+0x40>
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	3b01      	subs	r3, #1
 800aae2:	60fb      	str	r3, [r7, #12]
 800aae4:	491a      	ldr	r1, [pc, #104]	; (800ab50 <vTaskSwitchContext+0xb4>)
 800aae6:	68fa      	ldr	r2, [r7, #12]
 800aae8:	4613      	mov	r3, r2
 800aaea:	009b      	lsls	r3, r3, #2
 800aaec:	4413      	add	r3, r2
 800aaee:	009b      	lsls	r3, r3, #2
 800aaf0:	440b      	add	r3, r1
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d0e3      	beq.n	800aac0 <vTaskSwitchContext+0x24>
 800aaf8:	68fa      	ldr	r2, [r7, #12]
 800aafa:	4613      	mov	r3, r2
 800aafc:	009b      	lsls	r3, r3, #2
 800aafe:	4413      	add	r3, r2
 800ab00:	009b      	lsls	r3, r3, #2
 800ab02:	4a13      	ldr	r2, [pc, #76]	; (800ab50 <vTaskSwitchContext+0xb4>)
 800ab04:	4413      	add	r3, r2
 800ab06:	60bb      	str	r3, [r7, #8]
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	685b      	ldr	r3, [r3, #4]
 800ab0c:	685a      	ldr	r2, [r3, #4]
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	605a      	str	r2, [r3, #4]
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	685a      	ldr	r2, [r3, #4]
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	3308      	adds	r3, #8
 800ab1a:	429a      	cmp	r2, r3
 800ab1c:	d104      	bne.n	800ab28 <vTaskSwitchContext+0x8c>
 800ab1e:	68bb      	ldr	r3, [r7, #8]
 800ab20:	685b      	ldr	r3, [r3, #4]
 800ab22:	685a      	ldr	r2, [r3, #4]
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	605a      	str	r2, [r3, #4]
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	685b      	ldr	r3, [r3, #4]
 800ab2c:	68db      	ldr	r3, [r3, #12]
 800ab2e:	4a09      	ldr	r2, [pc, #36]	; (800ab54 <vTaskSwitchContext+0xb8>)
 800ab30:	6013      	str	r3, [r2, #0]
 800ab32:	4a06      	ldr	r2, [pc, #24]	; (800ab4c <vTaskSwitchContext+0xb0>)
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	6013      	str	r3, [r2, #0]
}
 800ab38:	bf00      	nop
 800ab3a:	3714      	adds	r7, #20
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr
 800ab44:	20000ec8 	.word	0x20000ec8
 800ab48:	20000eb4 	.word	0x20000eb4
 800ab4c:	20000ea8 	.word	0x20000ea8
 800ab50:	200009d0 	.word	0x200009d0
 800ab54:	200009cc 	.word	0x200009cc

0800ab58 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b084      	sub	sp, #16
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
 800ab60:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d10b      	bne.n	800ab80 <vTaskPlaceOnEventList+0x28>
 800ab68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab6c:	b672      	cpsid	i
 800ab6e:	f383 8811 	msr	BASEPRI, r3
 800ab72:	f3bf 8f6f 	isb	sy
 800ab76:	f3bf 8f4f 	dsb	sy
 800ab7a:	b662      	cpsie	i
 800ab7c:	60fb      	str	r3, [r7, #12]
 800ab7e:	e7fe      	b.n	800ab7e <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ab80:	4b07      	ldr	r3, [pc, #28]	; (800aba0 <vTaskPlaceOnEventList+0x48>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	3318      	adds	r3, #24
 800ab86:	4619      	mov	r1, r3
 800ab88:	6878      	ldr	r0, [r7, #4]
 800ab8a:	f7fe fde2 	bl	8009752 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ab8e:	2101      	movs	r1, #1
 800ab90:	6838      	ldr	r0, [r7, #0]
 800ab92:	f000 fb5d 	bl	800b250 <prvAddCurrentTaskToDelayedList>
}
 800ab96:	bf00      	nop
 800ab98:	3710      	adds	r7, #16
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}
 800ab9e:	bf00      	nop
 800aba0:	200009cc 	.word	0x200009cc

0800aba4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b086      	sub	sp, #24
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	60f8      	str	r0, [r7, #12]
 800abac:	60b9      	str	r1, [r7, #8]
 800abae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d10b      	bne.n	800abce <vTaskPlaceOnEventListRestricted+0x2a>
 800abb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abba:	b672      	cpsid	i
 800abbc:	f383 8811 	msr	BASEPRI, r3
 800abc0:	f3bf 8f6f 	isb	sy
 800abc4:	f3bf 8f4f 	dsb	sy
 800abc8:	b662      	cpsie	i
 800abca:	617b      	str	r3, [r7, #20]
 800abcc:	e7fe      	b.n	800abcc <vTaskPlaceOnEventListRestricted+0x28>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800abce:	4b0a      	ldr	r3, [pc, #40]	; (800abf8 <vTaskPlaceOnEventListRestricted+0x54>)
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	3318      	adds	r3, #24
 800abd4:	4619      	mov	r1, r3
 800abd6:	68f8      	ldr	r0, [r7, #12]
 800abd8:	f7fe fd97 	bl	800970a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d002      	beq.n	800abe8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800abe2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800abe6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800abe8:	6879      	ldr	r1, [r7, #4]
 800abea:	68b8      	ldr	r0, [r7, #8]
 800abec:	f000 fb30 	bl	800b250 <prvAddCurrentTaskToDelayedList>
	}
 800abf0:	bf00      	nop
 800abf2:	3718      	adds	r7, #24
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}
 800abf8:	200009cc 	.word	0x200009cc

0800abfc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b086      	sub	sp, #24
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	68db      	ldr	r3, [r3, #12]
 800ac08:	68db      	ldr	r3, [r3, #12]
 800ac0a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d10b      	bne.n	800ac2a <xTaskRemoveFromEventList+0x2e>
 800ac12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac16:	b672      	cpsid	i
 800ac18:	f383 8811 	msr	BASEPRI, r3
 800ac1c:	f3bf 8f6f 	isb	sy
 800ac20:	f3bf 8f4f 	dsb	sy
 800ac24:	b662      	cpsie	i
 800ac26:	60fb      	str	r3, [r7, #12]
 800ac28:	e7fe      	b.n	800ac28 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ac2a:	693b      	ldr	r3, [r7, #16]
 800ac2c:	3318      	adds	r3, #24
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f7fe fdc8 	bl	80097c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac34:	4b1d      	ldr	r3, [pc, #116]	; (800acac <xTaskRemoveFromEventList+0xb0>)
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d11d      	bne.n	800ac78 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ac3c:	693b      	ldr	r3, [r7, #16]
 800ac3e:	3304      	adds	r3, #4
 800ac40:	4618      	mov	r0, r3
 800ac42:	f7fe fdbf 	bl	80097c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ac46:	693b      	ldr	r3, [r7, #16]
 800ac48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac4a:	4b19      	ldr	r3, [pc, #100]	; (800acb0 <xTaskRemoveFromEventList+0xb4>)
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	429a      	cmp	r2, r3
 800ac50:	d903      	bls.n	800ac5a <xTaskRemoveFromEventList+0x5e>
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac56:	4a16      	ldr	r2, [pc, #88]	; (800acb0 <xTaskRemoveFromEventList+0xb4>)
 800ac58:	6013      	str	r3, [r2, #0]
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac5e:	4613      	mov	r3, r2
 800ac60:	009b      	lsls	r3, r3, #2
 800ac62:	4413      	add	r3, r2
 800ac64:	009b      	lsls	r3, r3, #2
 800ac66:	4a13      	ldr	r2, [pc, #76]	; (800acb4 <xTaskRemoveFromEventList+0xb8>)
 800ac68:	441a      	add	r2, r3
 800ac6a:	693b      	ldr	r3, [r7, #16]
 800ac6c:	3304      	adds	r3, #4
 800ac6e:	4619      	mov	r1, r3
 800ac70:	4610      	mov	r0, r2
 800ac72:	f7fe fd4a 	bl	800970a <vListInsertEnd>
 800ac76:	e005      	b.n	800ac84 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ac78:	693b      	ldr	r3, [r7, #16]
 800ac7a:	3318      	adds	r3, #24
 800ac7c:	4619      	mov	r1, r3
 800ac7e:	480e      	ldr	r0, [pc, #56]	; (800acb8 <xTaskRemoveFromEventList+0xbc>)
 800ac80:	f7fe fd43 	bl	800970a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ac84:	693b      	ldr	r3, [r7, #16]
 800ac86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac88:	4b0c      	ldr	r3, [pc, #48]	; (800acbc <xTaskRemoveFromEventList+0xc0>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac8e:	429a      	cmp	r2, r3
 800ac90:	d905      	bls.n	800ac9e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ac92:	2301      	movs	r3, #1
 800ac94:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ac96:	4b0a      	ldr	r3, [pc, #40]	; (800acc0 <xTaskRemoveFromEventList+0xc4>)
 800ac98:	2201      	movs	r2, #1
 800ac9a:	601a      	str	r2, [r3, #0]
 800ac9c:	e001      	b.n	800aca2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800aca2:	697b      	ldr	r3, [r7, #20]
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3718      	adds	r7, #24
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}
 800acac:	20000ec8 	.word	0x20000ec8
 800acb0:	20000ea8 	.word	0x20000ea8
 800acb4:	200009d0 	.word	0x200009d0
 800acb8:	20000e60 	.word	0x20000e60
 800acbc:	200009cc 	.word	0x200009cc
 800acc0:	20000eb4 	.word	0x20000eb4

0800acc4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800acc4:	b480      	push	{r7}
 800acc6:	b083      	sub	sp, #12
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800accc:	4b06      	ldr	r3, [pc, #24]	; (800ace8 <vTaskInternalSetTimeOutState+0x24>)
 800acce:	681a      	ldr	r2, [r3, #0]
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800acd4:	4b05      	ldr	r3, [pc, #20]	; (800acec <vTaskInternalSetTimeOutState+0x28>)
 800acd6:	681a      	ldr	r2, [r3, #0]
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	605a      	str	r2, [r3, #4]
}
 800acdc:	bf00      	nop
 800acde:	370c      	adds	r7, #12
 800ace0:	46bd      	mov	sp, r7
 800ace2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace6:	4770      	bx	lr
 800ace8:	20000eb8 	.word	0x20000eb8
 800acec:	20000ea4 	.word	0x20000ea4

0800acf0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b088      	sub	sp, #32
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d10b      	bne.n	800ad18 <xTaskCheckForTimeOut+0x28>
 800ad00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad04:	b672      	cpsid	i
 800ad06:	f383 8811 	msr	BASEPRI, r3
 800ad0a:	f3bf 8f6f 	isb	sy
 800ad0e:	f3bf 8f4f 	dsb	sy
 800ad12:	b662      	cpsie	i
 800ad14:	613b      	str	r3, [r7, #16]
 800ad16:	e7fe      	b.n	800ad16 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d10b      	bne.n	800ad36 <xTaskCheckForTimeOut+0x46>
 800ad1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad22:	b672      	cpsid	i
 800ad24:	f383 8811 	msr	BASEPRI, r3
 800ad28:	f3bf 8f6f 	isb	sy
 800ad2c:	f3bf 8f4f 	dsb	sy
 800ad30:	b662      	cpsie	i
 800ad32:	60fb      	str	r3, [r7, #12]
 800ad34:	e7fe      	b.n	800ad34 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 800ad36:	f000 ff3f 	bl	800bbb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ad3a:	4b1d      	ldr	r3, [pc, #116]	; (800adb0 <xTaskCheckForTimeOut+0xc0>)
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	685b      	ldr	r3, [r3, #4]
 800ad44:	69ba      	ldr	r2, [r7, #24]
 800ad46:	1ad3      	subs	r3, r2, r3
 800ad48:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ad52:	d102      	bne.n	800ad5a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ad54:	2300      	movs	r3, #0
 800ad56:	61fb      	str	r3, [r7, #28]
 800ad58:	e023      	b.n	800ada2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681a      	ldr	r2, [r3, #0]
 800ad5e:	4b15      	ldr	r3, [pc, #84]	; (800adb4 <xTaskCheckForTimeOut+0xc4>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	429a      	cmp	r2, r3
 800ad64:	d007      	beq.n	800ad76 <xTaskCheckForTimeOut+0x86>
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	69ba      	ldr	r2, [r7, #24]
 800ad6c:	429a      	cmp	r2, r3
 800ad6e:	d302      	bcc.n	800ad76 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ad70:	2301      	movs	r3, #1
 800ad72:	61fb      	str	r3, [r7, #28]
 800ad74:	e015      	b.n	800ada2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	697a      	ldr	r2, [r7, #20]
 800ad7c:	429a      	cmp	r2, r3
 800ad7e:	d20b      	bcs.n	800ad98 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ad80:	683b      	ldr	r3, [r7, #0]
 800ad82:	681a      	ldr	r2, [r3, #0]
 800ad84:	697b      	ldr	r3, [r7, #20]
 800ad86:	1ad2      	subs	r2, r2, r3
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ad8c:	6878      	ldr	r0, [r7, #4]
 800ad8e:	f7ff ff99 	bl	800acc4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ad92:	2300      	movs	r3, #0
 800ad94:	61fb      	str	r3, [r7, #28]
 800ad96:	e004      	b.n	800ada2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ad9e:	2301      	movs	r3, #1
 800ada0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ada2:	f000 ff3b 	bl	800bc1c <vPortExitCritical>

	return xReturn;
 800ada6:	69fb      	ldr	r3, [r7, #28]
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	3720      	adds	r7, #32
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}
 800adb0:	20000ea4 	.word	0x20000ea4
 800adb4:	20000eb8 	.word	0x20000eb8

0800adb8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800adb8:	b480      	push	{r7}
 800adba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800adbc:	4b03      	ldr	r3, [pc, #12]	; (800adcc <vTaskMissedYield+0x14>)
 800adbe:	2201      	movs	r2, #1
 800adc0:	601a      	str	r2, [r3, #0]
}
 800adc2:	bf00      	nop
 800adc4:	46bd      	mov	sp, r7
 800adc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adca:	4770      	bx	lr
 800adcc:	20000eb4 	.word	0x20000eb4

0800add0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b082      	sub	sp, #8
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800add8:	f000 f852 	bl	800ae80 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800addc:	4b06      	ldr	r3, [pc, #24]	; (800adf8 <prvIdleTask+0x28>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	2b01      	cmp	r3, #1
 800ade2:	d9f9      	bls.n	800add8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ade4:	4b05      	ldr	r3, [pc, #20]	; (800adfc <prvIdleTask+0x2c>)
 800ade6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adea:	601a      	str	r2, [r3, #0]
 800adec:	f3bf 8f4f 	dsb	sy
 800adf0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800adf4:	e7f0      	b.n	800add8 <prvIdleTask+0x8>
 800adf6:	bf00      	nop
 800adf8:	200009d0 	.word	0x200009d0
 800adfc:	e000ed04 	.word	0xe000ed04

0800ae00 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b082      	sub	sp, #8
 800ae04:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ae06:	2300      	movs	r3, #0
 800ae08:	607b      	str	r3, [r7, #4]
 800ae0a:	e00c      	b.n	800ae26 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ae0c:	687a      	ldr	r2, [r7, #4]
 800ae0e:	4613      	mov	r3, r2
 800ae10:	009b      	lsls	r3, r3, #2
 800ae12:	4413      	add	r3, r2
 800ae14:	009b      	lsls	r3, r3, #2
 800ae16:	4a12      	ldr	r2, [pc, #72]	; (800ae60 <prvInitialiseTaskLists+0x60>)
 800ae18:	4413      	add	r3, r2
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	f7fe fc48 	bl	80096b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	3301      	adds	r3, #1
 800ae24:	607b      	str	r3, [r7, #4]
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	2b37      	cmp	r3, #55	; 0x37
 800ae2a:	d9ef      	bls.n	800ae0c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ae2c:	480d      	ldr	r0, [pc, #52]	; (800ae64 <prvInitialiseTaskLists+0x64>)
 800ae2e:	f7fe fc3f 	bl	80096b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ae32:	480d      	ldr	r0, [pc, #52]	; (800ae68 <prvInitialiseTaskLists+0x68>)
 800ae34:	f7fe fc3c 	bl	80096b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ae38:	480c      	ldr	r0, [pc, #48]	; (800ae6c <prvInitialiseTaskLists+0x6c>)
 800ae3a:	f7fe fc39 	bl	80096b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ae3e:	480c      	ldr	r0, [pc, #48]	; (800ae70 <prvInitialiseTaskLists+0x70>)
 800ae40:	f7fe fc36 	bl	80096b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ae44:	480b      	ldr	r0, [pc, #44]	; (800ae74 <prvInitialiseTaskLists+0x74>)
 800ae46:	f7fe fc33 	bl	80096b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ae4a:	4b0b      	ldr	r3, [pc, #44]	; (800ae78 <prvInitialiseTaskLists+0x78>)
 800ae4c:	4a05      	ldr	r2, [pc, #20]	; (800ae64 <prvInitialiseTaskLists+0x64>)
 800ae4e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ae50:	4b0a      	ldr	r3, [pc, #40]	; (800ae7c <prvInitialiseTaskLists+0x7c>)
 800ae52:	4a05      	ldr	r2, [pc, #20]	; (800ae68 <prvInitialiseTaskLists+0x68>)
 800ae54:	601a      	str	r2, [r3, #0]
}
 800ae56:	bf00      	nop
 800ae58:	3708      	adds	r7, #8
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	200009d0 	.word	0x200009d0
 800ae64:	20000e30 	.word	0x20000e30
 800ae68:	20000e44 	.word	0x20000e44
 800ae6c:	20000e60 	.word	0x20000e60
 800ae70:	20000e74 	.word	0x20000e74
 800ae74:	20000e8c 	.word	0x20000e8c
 800ae78:	20000e58 	.word	0x20000e58
 800ae7c:	20000e5c 	.word	0x20000e5c

0800ae80 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b082      	sub	sp, #8
 800ae84:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ae86:	e019      	b.n	800aebc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ae88:	f000 fe96 	bl	800bbb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae8c:	4b0f      	ldr	r3, [pc, #60]	; (800aecc <prvCheckTasksWaitingTermination+0x4c>)
 800ae8e:	68db      	ldr	r3, [r3, #12]
 800ae90:	68db      	ldr	r3, [r3, #12]
 800ae92:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	3304      	adds	r3, #4
 800ae98:	4618      	mov	r0, r3
 800ae9a:	f7fe fc93 	bl	80097c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ae9e:	4b0c      	ldr	r3, [pc, #48]	; (800aed0 <prvCheckTasksWaitingTermination+0x50>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	3b01      	subs	r3, #1
 800aea4:	4a0a      	ldr	r2, [pc, #40]	; (800aed0 <prvCheckTasksWaitingTermination+0x50>)
 800aea6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800aea8:	4b0a      	ldr	r3, [pc, #40]	; (800aed4 <prvCheckTasksWaitingTermination+0x54>)
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	3b01      	subs	r3, #1
 800aeae:	4a09      	ldr	r2, [pc, #36]	; (800aed4 <prvCheckTasksWaitingTermination+0x54>)
 800aeb0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800aeb2:	f000 feb3 	bl	800bc1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f000 f80e 	bl	800aed8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aebc:	4b05      	ldr	r3, [pc, #20]	; (800aed4 <prvCheckTasksWaitingTermination+0x54>)
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d1e1      	bne.n	800ae88 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aec4:	bf00      	nop
 800aec6:	3708      	adds	r7, #8
 800aec8:	46bd      	mov	sp, r7
 800aeca:	bd80      	pop	{r7, pc}
 800aecc:	20000e74 	.word	0x20000e74
 800aed0:	20000ea0 	.word	0x20000ea0
 800aed4:	20000e88 	.word	0x20000e88

0800aed8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b084      	sub	sp, #16
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d108      	bne.n	800aefc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aeee:	4618      	mov	r0, r3
 800aef0:	f001 f84c 	bl	800bf8c <vPortFree>
				vPortFree( pxTCB );
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f001 f849 	bl	800bf8c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aefa:	e019      	b.n	800af30 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800af02:	2b01      	cmp	r3, #1
 800af04:	d103      	bne.n	800af0e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f001 f840 	bl	800bf8c <vPortFree>
	}
 800af0c:	e010      	b.n	800af30 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800af14:	2b02      	cmp	r3, #2
 800af16:	d00b      	beq.n	800af30 <prvDeleteTCB+0x58>
 800af18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af1c:	b672      	cpsid	i
 800af1e:	f383 8811 	msr	BASEPRI, r3
 800af22:	f3bf 8f6f 	isb	sy
 800af26:	f3bf 8f4f 	dsb	sy
 800af2a:	b662      	cpsie	i
 800af2c:	60fb      	str	r3, [r7, #12]
 800af2e:	e7fe      	b.n	800af2e <prvDeleteTCB+0x56>
	}
 800af30:	bf00      	nop
 800af32:	3710      	adds	r7, #16
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}

0800af38 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800af38:	b480      	push	{r7}
 800af3a:	b083      	sub	sp, #12
 800af3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af3e:	4b0c      	ldr	r3, [pc, #48]	; (800af70 <prvResetNextTaskUnblockTime+0x38>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d104      	bne.n	800af52 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800af48:	4b0a      	ldr	r3, [pc, #40]	; (800af74 <prvResetNextTaskUnblockTime+0x3c>)
 800af4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800af4e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800af50:	e008      	b.n	800af64 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af52:	4b07      	ldr	r3, [pc, #28]	; (800af70 <prvResetNextTaskUnblockTime+0x38>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	68db      	ldr	r3, [r3, #12]
 800af58:	68db      	ldr	r3, [r3, #12]
 800af5a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	685b      	ldr	r3, [r3, #4]
 800af60:	4a04      	ldr	r2, [pc, #16]	; (800af74 <prvResetNextTaskUnblockTime+0x3c>)
 800af62:	6013      	str	r3, [r2, #0]
}
 800af64:	bf00      	nop
 800af66:	370c      	adds	r7, #12
 800af68:	46bd      	mov	sp, r7
 800af6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6e:	4770      	bx	lr
 800af70:	20000e58 	.word	0x20000e58
 800af74:	20000ec0 	.word	0x20000ec0

0800af78 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800af78:	b480      	push	{r7}
 800af7a:	b083      	sub	sp, #12
 800af7c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800af7e:	4b0b      	ldr	r3, [pc, #44]	; (800afac <xTaskGetSchedulerState+0x34>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d102      	bne.n	800af8c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800af86:	2301      	movs	r3, #1
 800af88:	607b      	str	r3, [r7, #4]
 800af8a:	e008      	b.n	800af9e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af8c:	4b08      	ldr	r3, [pc, #32]	; (800afb0 <xTaskGetSchedulerState+0x38>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d102      	bne.n	800af9a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800af94:	2302      	movs	r3, #2
 800af96:	607b      	str	r3, [r7, #4]
 800af98:	e001      	b.n	800af9e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800af9a:	2300      	movs	r3, #0
 800af9c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800af9e:	687b      	ldr	r3, [r7, #4]
	}
 800afa0:	4618      	mov	r0, r3
 800afa2:	370c      	adds	r7, #12
 800afa4:	46bd      	mov	sp, r7
 800afa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afaa:	4770      	bx	lr
 800afac:	20000eac 	.word	0x20000eac
 800afb0:	20000ec8 	.word	0x20000ec8

0800afb4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b086      	sub	sp, #24
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800afc0:	2300      	movs	r3, #0
 800afc2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d058      	beq.n	800b07c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800afca:	4b2f      	ldr	r3, [pc, #188]	; (800b088 <xTaskPriorityDisinherit+0xd4>)
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	693a      	ldr	r2, [r7, #16]
 800afd0:	429a      	cmp	r2, r3
 800afd2:	d00b      	beq.n	800afec <xTaskPriorityDisinherit+0x38>
 800afd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afd8:	b672      	cpsid	i
 800afda:	f383 8811 	msr	BASEPRI, r3
 800afde:	f3bf 8f6f 	isb	sy
 800afe2:	f3bf 8f4f 	dsb	sy
 800afe6:	b662      	cpsie	i
 800afe8:	60fb      	str	r3, [r7, #12]
 800afea:	e7fe      	b.n	800afea <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 800afec:	693b      	ldr	r3, [r7, #16]
 800afee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d10b      	bne.n	800b00c <xTaskPriorityDisinherit+0x58>
 800aff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aff8:	b672      	cpsid	i
 800affa:	f383 8811 	msr	BASEPRI, r3
 800affe:	f3bf 8f6f 	isb	sy
 800b002:	f3bf 8f4f 	dsb	sy
 800b006:	b662      	cpsie	i
 800b008:	60bb      	str	r3, [r7, #8]
 800b00a:	e7fe      	b.n	800b00a <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b010:	1e5a      	subs	r2, r3, #1
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b016:	693b      	ldr	r3, [r7, #16]
 800b018:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b01a:	693b      	ldr	r3, [r7, #16]
 800b01c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b01e:	429a      	cmp	r2, r3
 800b020:	d02c      	beq.n	800b07c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b026:	2b00      	cmp	r3, #0
 800b028:	d128      	bne.n	800b07c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b02a:	693b      	ldr	r3, [r7, #16]
 800b02c:	3304      	adds	r3, #4
 800b02e:	4618      	mov	r0, r3
 800b030:	f7fe fbc8 	bl	80097c4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b034:	693b      	ldr	r3, [r7, #16]
 800b036:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b038:	693b      	ldr	r3, [r7, #16]
 800b03a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b03c:	693b      	ldr	r3, [r7, #16]
 800b03e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b040:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b044:	693b      	ldr	r3, [r7, #16]
 800b046:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b048:	693b      	ldr	r3, [r7, #16]
 800b04a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b04c:	4b0f      	ldr	r3, [pc, #60]	; (800b08c <xTaskPriorityDisinherit+0xd8>)
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	429a      	cmp	r2, r3
 800b052:	d903      	bls.n	800b05c <xTaskPriorityDisinherit+0xa8>
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b058:	4a0c      	ldr	r2, [pc, #48]	; (800b08c <xTaskPriorityDisinherit+0xd8>)
 800b05a:	6013      	str	r3, [r2, #0]
 800b05c:	693b      	ldr	r3, [r7, #16]
 800b05e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b060:	4613      	mov	r3, r2
 800b062:	009b      	lsls	r3, r3, #2
 800b064:	4413      	add	r3, r2
 800b066:	009b      	lsls	r3, r3, #2
 800b068:	4a09      	ldr	r2, [pc, #36]	; (800b090 <xTaskPriorityDisinherit+0xdc>)
 800b06a:	441a      	add	r2, r3
 800b06c:	693b      	ldr	r3, [r7, #16]
 800b06e:	3304      	adds	r3, #4
 800b070:	4619      	mov	r1, r3
 800b072:	4610      	mov	r0, r2
 800b074:	f7fe fb49 	bl	800970a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b078:	2301      	movs	r3, #1
 800b07a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b07c:	697b      	ldr	r3, [r7, #20]
	}
 800b07e:	4618      	mov	r0, r3
 800b080:	3718      	adds	r7, #24
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}
 800b086:	bf00      	nop
 800b088:	200009cc 	.word	0x200009cc
 800b08c:	20000ea8 	.word	0x20000ea8
 800b090:	200009d0 	.word	0x200009d0

0800b094 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800b094:	b580      	push	{r7, lr}
 800b096:	b084      	sub	sp, #16
 800b098:	af00      	add	r7, sp, #0
 800b09a:	6078      	str	r0, [r7, #4]
 800b09c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800b09e:	f000 fd8b 	bl	800bbb8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800b0a2:	4b1e      	ldr	r3, [pc, #120]	; (800b11c <ulTaskNotifyTake+0x88>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d113      	bne.n	800b0d4 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b0ac:	4b1b      	ldr	r3, [pc, #108]	; (800b11c <ulTaskNotifyTake+0x88>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	2201      	movs	r2, #1
 800b0b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d00b      	beq.n	800b0d4 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b0bc:	2101      	movs	r1, #1
 800b0be:	6838      	ldr	r0, [r7, #0]
 800b0c0:	f000 f8c6 	bl	800b250 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800b0c4:	4b16      	ldr	r3, [pc, #88]	; (800b120 <ulTaskNotifyTake+0x8c>)
 800b0c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0ca:	601a      	str	r2, [r3, #0]
 800b0cc:	f3bf 8f4f 	dsb	sy
 800b0d0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b0d4:	f000 fda2 	bl	800bc1c <vPortExitCritical>

		taskENTER_CRITICAL();
 800b0d8:	f000 fd6e 	bl	800bbb8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800b0dc:	4b0f      	ldr	r3, [pc, #60]	; (800b11c <ulTaskNotifyTake+0x88>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0e2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d00c      	beq.n	800b104 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d004      	beq.n	800b0fa <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800b0f0:	4b0a      	ldr	r3, [pc, #40]	; (800b11c <ulTaskNotifyTake+0x88>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	655a      	str	r2, [r3, #84]	; 0x54
 800b0f8:	e004      	b.n	800b104 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800b0fa:	4b08      	ldr	r3, [pc, #32]	; (800b11c <ulTaskNotifyTake+0x88>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	68fa      	ldr	r2, [r7, #12]
 800b100:	3a01      	subs	r2, #1
 800b102:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b104:	4b05      	ldr	r3, [pc, #20]	; (800b11c <ulTaskNotifyTake+0x88>)
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	2200      	movs	r2, #0
 800b10a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 800b10e:	f000 fd85 	bl	800bc1c <vPortExitCritical>

		return ulReturn;
 800b112:	68fb      	ldr	r3, [r7, #12]
	}
 800b114:	4618      	mov	r0, r3
 800b116:	3710      	adds	r7, #16
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}
 800b11c:	200009cc 	.word	0x200009cc
 800b120:	e000ed04 	.word	0xe000ed04

0800b124 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b124:	b580      	push	{r7, lr}
 800b126:	b08a      	sub	sp, #40	; 0x28
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
 800b12c:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2b00      	cmp	r3, #0
 800b132:	d10b      	bne.n	800b14c <vTaskNotifyGiveFromISR+0x28>
 800b134:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b138:	b672      	cpsid	i
 800b13a:	f383 8811 	msr	BASEPRI, r3
 800b13e:	f3bf 8f6f 	isb	sy
 800b142:	f3bf 8f4f 	dsb	sy
 800b146:	b662      	cpsie	i
 800b148:	61bb      	str	r3, [r7, #24]
 800b14a:	e7fe      	b.n	800b14a <vTaskNotifyGiveFromISR+0x26>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b14c:	f000 fe14 	bl	800bd78 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 800b154:	f3ef 8211 	mrs	r2, BASEPRI
 800b158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b15c:	b672      	cpsid	i
 800b15e:	f383 8811 	msr	BASEPRI, r3
 800b162:	f3bf 8f6f 	isb	sy
 800b166:	f3bf 8f4f 	dsb	sy
 800b16a:	b662      	cpsie	i
 800b16c:	617a      	str	r2, [r7, #20]
 800b16e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800b170:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b172:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b176:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800b17a:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b17c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b17e:	2202      	movs	r2, #2
 800b180:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800b184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b188:	1c5a      	adds	r2, r3, #1
 800b18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b18c:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b18e:	7ffb      	ldrb	r3, [r7, #31]
 800b190:	2b01      	cmp	r3, #1
 800b192:	d147      	bne.n	800b224 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d00b      	beq.n	800b1b4 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 800b19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1a0:	b672      	cpsid	i
 800b1a2:	f383 8811 	msr	BASEPRI, r3
 800b1a6:	f3bf 8f6f 	isb	sy
 800b1aa:	f3bf 8f4f 	dsb	sy
 800b1ae:	b662      	cpsie	i
 800b1b0:	60fb      	str	r3, [r7, #12]
 800b1b2:	e7fe      	b.n	800b1b2 <vTaskNotifyGiveFromISR+0x8e>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b1b4:	4b20      	ldr	r3, [pc, #128]	; (800b238 <vTaskNotifyGiveFromISR+0x114>)
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d11d      	bne.n	800b1f8 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b1bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1be:	3304      	adds	r3, #4
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	f7fe faff 	bl	80097c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b1c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1ca:	4b1c      	ldr	r3, [pc, #112]	; (800b23c <vTaskNotifyGiveFromISR+0x118>)
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	429a      	cmp	r2, r3
 800b1d0:	d903      	bls.n	800b1da <vTaskNotifyGiveFromISR+0xb6>
 800b1d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1d6:	4a19      	ldr	r2, [pc, #100]	; (800b23c <vTaskNotifyGiveFromISR+0x118>)
 800b1d8:	6013      	str	r3, [r2, #0]
 800b1da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1de:	4613      	mov	r3, r2
 800b1e0:	009b      	lsls	r3, r3, #2
 800b1e2:	4413      	add	r3, r2
 800b1e4:	009b      	lsls	r3, r3, #2
 800b1e6:	4a16      	ldr	r2, [pc, #88]	; (800b240 <vTaskNotifyGiveFromISR+0x11c>)
 800b1e8:	441a      	add	r2, r3
 800b1ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1ec:	3304      	adds	r3, #4
 800b1ee:	4619      	mov	r1, r3
 800b1f0:	4610      	mov	r0, r2
 800b1f2:	f7fe fa8a 	bl	800970a <vListInsertEnd>
 800b1f6:	e005      	b.n	800b204 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b1f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1fa:	3318      	adds	r3, #24
 800b1fc:	4619      	mov	r1, r3
 800b1fe:	4811      	ldr	r0, [pc, #68]	; (800b244 <vTaskNotifyGiveFromISR+0x120>)
 800b200:	f7fe fa83 	bl	800970a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b208:	4b0f      	ldr	r3, [pc, #60]	; (800b248 <vTaskNotifyGiveFromISR+0x124>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b20e:	429a      	cmp	r2, r3
 800b210:	d908      	bls.n	800b224 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d002      	beq.n	800b21e <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	2201      	movs	r2, #1
 800b21c:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800b21e:	4b0b      	ldr	r3, [pc, #44]	; (800b24c <vTaskNotifyGiveFromISR+0x128>)
 800b220:	2201      	movs	r2, #1
 800b222:	601a      	str	r2, [r3, #0]
 800b224:	6a3b      	ldr	r3, [r7, #32]
 800b226:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800b228:	68bb      	ldr	r3, [r7, #8]
 800b22a:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800b22e:	bf00      	nop
 800b230:	3728      	adds	r7, #40	; 0x28
 800b232:	46bd      	mov	sp, r7
 800b234:	bd80      	pop	{r7, pc}
 800b236:	bf00      	nop
 800b238:	20000ec8 	.word	0x20000ec8
 800b23c:	20000ea8 	.word	0x20000ea8
 800b240:	200009d0 	.word	0x200009d0
 800b244:	20000e60 	.word	0x20000e60
 800b248:	200009cc 	.word	0x200009cc
 800b24c:	20000eb4 	.word	0x20000eb4

0800b250 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b084      	sub	sp, #16
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
 800b258:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b25a:	4b21      	ldr	r3, [pc, #132]	; (800b2e0 <prvAddCurrentTaskToDelayedList+0x90>)
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b260:	4b20      	ldr	r3, [pc, #128]	; (800b2e4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	3304      	adds	r3, #4
 800b266:	4618      	mov	r0, r3
 800b268:	f7fe faac 	bl	80097c4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b272:	d10a      	bne.n	800b28a <prvAddCurrentTaskToDelayedList+0x3a>
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d007      	beq.n	800b28a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b27a:	4b1a      	ldr	r3, [pc, #104]	; (800b2e4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	3304      	adds	r3, #4
 800b280:	4619      	mov	r1, r3
 800b282:	4819      	ldr	r0, [pc, #100]	; (800b2e8 <prvAddCurrentTaskToDelayedList+0x98>)
 800b284:	f7fe fa41 	bl	800970a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b288:	e026      	b.n	800b2d8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b28a:	68fa      	ldr	r2, [r7, #12]
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	4413      	add	r3, r2
 800b290:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b292:	4b14      	ldr	r3, [pc, #80]	; (800b2e4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	68ba      	ldr	r2, [r7, #8]
 800b298:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b29a:	68ba      	ldr	r2, [r7, #8]
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	429a      	cmp	r2, r3
 800b2a0:	d209      	bcs.n	800b2b6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b2a2:	4b12      	ldr	r3, [pc, #72]	; (800b2ec <prvAddCurrentTaskToDelayedList+0x9c>)
 800b2a4:	681a      	ldr	r2, [r3, #0]
 800b2a6:	4b0f      	ldr	r3, [pc, #60]	; (800b2e4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	3304      	adds	r3, #4
 800b2ac:	4619      	mov	r1, r3
 800b2ae:	4610      	mov	r0, r2
 800b2b0:	f7fe fa4f 	bl	8009752 <vListInsert>
}
 800b2b4:	e010      	b.n	800b2d8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b2b6:	4b0e      	ldr	r3, [pc, #56]	; (800b2f0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b2b8:	681a      	ldr	r2, [r3, #0]
 800b2ba:	4b0a      	ldr	r3, [pc, #40]	; (800b2e4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	3304      	adds	r3, #4
 800b2c0:	4619      	mov	r1, r3
 800b2c2:	4610      	mov	r0, r2
 800b2c4:	f7fe fa45 	bl	8009752 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b2c8:	4b0a      	ldr	r3, [pc, #40]	; (800b2f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	68ba      	ldr	r2, [r7, #8]
 800b2ce:	429a      	cmp	r2, r3
 800b2d0:	d202      	bcs.n	800b2d8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b2d2:	4a08      	ldr	r2, [pc, #32]	; (800b2f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	6013      	str	r3, [r2, #0]
}
 800b2d8:	bf00      	nop
 800b2da:	3710      	adds	r7, #16
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd80      	pop	{r7, pc}
 800b2e0:	20000ea4 	.word	0x20000ea4
 800b2e4:	200009cc 	.word	0x200009cc
 800b2e8:	20000e8c 	.word	0x20000e8c
 800b2ec:	20000e5c 	.word	0x20000e5c
 800b2f0:	20000e58 	.word	0x20000e58
 800b2f4:	20000ec0 	.word	0x20000ec0

0800b2f8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b08a      	sub	sp, #40	; 0x28
 800b2fc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b2fe:	2300      	movs	r3, #0
 800b300:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b302:	f000 fb0d 	bl	800b920 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b306:	4b1d      	ldr	r3, [pc, #116]	; (800b37c <xTimerCreateTimerTask+0x84>)
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d021      	beq.n	800b352 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b30e:	2300      	movs	r3, #0
 800b310:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b312:	2300      	movs	r3, #0
 800b314:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b316:	1d3a      	adds	r2, r7, #4
 800b318:	f107 0108 	add.w	r1, r7, #8
 800b31c:	f107 030c 	add.w	r3, r7, #12
 800b320:	4618      	mov	r0, r3
 800b322:	f7fe f9ab 	bl	800967c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b326:	6879      	ldr	r1, [r7, #4]
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	68fa      	ldr	r2, [r7, #12]
 800b32c:	9202      	str	r2, [sp, #8]
 800b32e:	9301      	str	r3, [sp, #4]
 800b330:	2302      	movs	r3, #2
 800b332:	9300      	str	r3, [sp, #0]
 800b334:	2300      	movs	r3, #0
 800b336:	460a      	mov	r2, r1
 800b338:	4911      	ldr	r1, [pc, #68]	; (800b380 <xTimerCreateTimerTask+0x88>)
 800b33a:	4812      	ldr	r0, [pc, #72]	; (800b384 <xTimerCreateTimerTask+0x8c>)
 800b33c:	f7fe ff62 	bl	800a204 <xTaskCreateStatic>
 800b340:	4602      	mov	r2, r0
 800b342:	4b11      	ldr	r3, [pc, #68]	; (800b388 <xTimerCreateTimerTask+0x90>)
 800b344:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b346:	4b10      	ldr	r3, [pc, #64]	; (800b388 <xTimerCreateTimerTask+0x90>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d001      	beq.n	800b352 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b34e:	2301      	movs	r3, #1
 800b350:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b352:	697b      	ldr	r3, [r7, #20]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d10b      	bne.n	800b370 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b35c:	b672      	cpsid	i
 800b35e:	f383 8811 	msr	BASEPRI, r3
 800b362:	f3bf 8f6f 	isb	sy
 800b366:	f3bf 8f4f 	dsb	sy
 800b36a:	b662      	cpsie	i
 800b36c:	613b      	str	r3, [r7, #16]
 800b36e:	e7fe      	b.n	800b36e <xTimerCreateTimerTask+0x76>
	return xReturn;
 800b370:	697b      	ldr	r3, [r7, #20]
}
 800b372:	4618      	mov	r0, r3
 800b374:	3718      	adds	r7, #24
 800b376:	46bd      	mov	sp, r7
 800b378:	bd80      	pop	{r7, pc}
 800b37a:	bf00      	nop
 800b37c:	20000efc 	.word	0x20000efc
 800b380:	0800f8f0 	.word	0x0800f8f0
 800b384:	0800b4c5 	.word	0x0800b4c5
 800b388:	20000f00 	.word	0x20000f00

0800b38c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b08a      	sub	sp, #40	; 0x28
 800b390:	af00      	add	r7, sp, #0
 800b392:	60f8      	str	r0, [r7, #12]
 800b394:	60b9      	str	r1, [r7, #8]
 800b396:	607a      	str	r2, [r7, #4]
 800b398:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b39a:	2300      	movs	r3, #0
 800b39c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d10b      	bne.n	800b3bc <xTimerGenericCommand+0x30>
 800b3a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3a8:	b672      	cpsid	i
 800b3aa:	f383 8811 	msr	BASEPRI, r3
 800b3ae:	f3bf 8f6f 	isb	sy
 800b3b2:	f3bf 8f4f 	dsb	sy
 800b3b6:	b662      	cpsie	i
 800b3b8:	623b      	str	r3, [r7, #32]
 800b3ba:	e7fe      	b.n	800b3ba <xTimerGenericCommand+0x2e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b3bc:	4b19      	ldr	r3, [pc, #100]	; (800b424 <xTimerGenericCommand+0x98>)
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d02a      	beq.n	800b41a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b3c4:	68bb      	ldr	r3, [r7, #8]
 800b3c6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	2b05      	cmp	r3, #5
 800b3d4:	dc18      	bgt.n	800b408 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b3d6:	f7ff fdcf 	bl	800af78 <xTaskGetSchedulerState>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	2b02      	cmp	r3, #2
 800b3de:	d109      	bne.n	800b3f4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b3e0:	4b10      	ldr	r3, [pc, #64]	; (800b424 <xTimerGenericCommand+0x98>)
 800b3e2:	6818      	ldr	r0, [r3, #0]
 800b3e4:	f107 0110 	add.w	r1, r7, #16
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b3ec:	f7fe fb1e 	bl	8009a2c <xQueueGenericSend>
 800b3f0:	6278      	str	r0, [r7, #36]	; 0x24
 800b3f2:	e012      	b.n	800b41a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b3f4:	4b0b      	ldr	r3, [pc, #44]	; (800b424 <xTimerGenericCommand+0x98>)
 800b3f6:	6818      	ldr	r0, [r3, #0]
 800b3f8:	f107 0110 	add.w	r1, r7, #16
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	2200      	movs	r2, #0
 800b400:	f7fe fb14 	bl	8009a2c <xQueueGenericSend>
 800b404:	6278      	str	r0, [r7, #36]	; 0x24
 800b406:	e008      	b.n	800b41a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b408:	4b06      	ldr	r3, [pc, #24]	; (800b424 <xTimerGenericCommand+0x98>)
 800b40a:	6818      	ldr	r0, [r3, #0]
 800b40c:	f107 0110 	add.w	r1, r7, #16
 800b410:	2300      	movs	r3, #0
 800b412:	683a      	ldr	r2, [r7, #0]
 800b414:	f7fe fc0c 	bl	8009c30 <xQueueGenericSendFromISR>
 800b418:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b41a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	3728      	adds	r7, #40	; 0x28
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}
 800b424:	20000efc 	.word	0x20000efc

0800b428 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b088      	sub	sp, #32
 800b42c:	af02      	add	r7, sp, #8
 800b42e:	6078      	str	r0, [r7, #4]
 800b430:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b432:	4b23      	ldr	r3, [pc, #140]	; (800b4c0 <prvProcessExpiredTimer+0x98>)
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	68db      	ldr	r3, [r3, #12]
 800b438:	68db      	ldr	r3, [r3, #12]
 800b43a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b43c:	697b      	ldr	r3, [r7, #20]
 800b43e:	3304      	adds	r3, #4
 800b440:	4618      	mov	r0, r3
 800b442:	f7fe f9bf 	bl	80097c4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b446:	697b      	ldr	r3, [r7, #20]
 800b448:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b44c:	f003 0304 	and.w	r3, r3, #4
 800b450:	2b00      	cmp	r3, #0
 800b452:	d023      	beq.n	800b49c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b454:	697b      	ldr	r3, [r7, #20]
 800b456:	699a      	ldr	r2, [r3, #24]
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	18d1      	adds	r1, r2, r3
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	683a      	ldr	r2, [r7, #0]
 800b460:	6978      	ldr	r0, [r7, #20]
 800b462:	f000 f8d3 	bl	800b60c <prvInsertTimerInActiveList>
 800b466:	4603      	mov	r3, r0
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d020      	beq.n	800b4ae <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b46c:	2300      	movs	r3, #0
 800b46e:	9300      	str	r3, [sp, #0]
 800b470:	2300      	movs	r3, #0
 800b472:	687a      	ldr	r2, [r7, #4]
 800b474:	2100      	movs	r1, #0
 800b476:	6978      	ldr	r0, [r7, #20]
 800b478:	f7ff ff88 	bl	800b38c <xTimerGenericCommand>
 800b47c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b47e:	693b      	ldr	r3, [r7, #16]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d114      	bne.n	800b4ae <prvProcessExpiredTimer+0x86>
 800b484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b488:	b672      	cpsid	i
 800b48a:	f383 8811 	msr	BASEPRI, r3
 800b48e:	f3bf 8f6f 	isb	sy
 800b492:	f3bf 8f4f 	dsb	sy
 800b496:	b662      	cpsie	i
 800b498:	60fb      	str	r3, [r7, #12]
 800b49a:	e7fe      	b.n	800b49a <prvProcessExpiredTimer+0x72>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b49c:	697b      	ldr	r3, [r7, #20]
 800b49e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b4a2:	f023 0301 	bic.w	r3, r3, #1
 800b4a6:	b2da      	uxtb	r2, r3
 800b4a8:	697b      	ldr	r3, [r7, #20]
 800b4aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b4ae:	697b      	ldr	r3, [r7, #20]
 800b4b0:	6a1b      	ldr	r3, [r3, #32]
 800b4b2:	6978      	ldr	r0, [r7, #20]
 800b4b4:	4798      	blx	r3
}
 800b4b6:	bf00      	nop
 800b4b8:	3718      	adds	r7, #24
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	bd80      	pop	{r7, pc}
 800b4be:	bf00      	nop
 800b4c0:	20000ef4 	.word	0x20000ef4

0800b4c4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b084      	sub	sp, #16
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b4cc:	f107 0308 	add.w	r3, r7, #8
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	f000 f857 	bl	800b584 <prvGetNextExpireTime>
 800b4d6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b4d8:	68bb      	ldr	r3, [r7, #8]
 800b4da:	4619      	mov	r1, r3
 800b4dc:	68f8      	ldr	r0, [r7, #12]
 800b4de:	f000 f803 	bl	800b4e8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b4e2:	f000 f8d5 	bl	800b690 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b4e6:	e7f1      	b.n	800b4cc <prvTimerTask+0x8>

0800b4e8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b084      	sub	sp, #16
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
 800b4f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b4f2:	f7ff f94b 	bl	800a78c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b4f6:	f107 0308 	add.w	r3, r7, #8
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	f000 f866 	bl	800b5cc <prvSampleTimeNow>
 800b500:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b502:	68bb      	ldr	r3, [r7, #8]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d130      	bne.n	800b56a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d10a      	bne.n	800b524 <prvProcessTimerOrBlockTask+0x3c>
 800b50e:	687a      	ldr	r2, [r7, #4]
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	429a      	cmp	r2, r3
 800b514:	d806      	bhi.n	800b524 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b516:	f7ff f947 	bl	800a7a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b51a:	68f9      	ldr	r1, [r7, #12]
 800b51c:	6878      	ldr	r0, [r7, #4]
 800b51e:	f7ff ff83 	bl	800b428 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b522:	e024      	b.n	800b56e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d008      	beq.n	800b53c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b52a:	4b13      	ldr	r3, [pc, #76]	; (800b578 <prvProcessTimerOrBlockTask+0x90>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d101      	bne.n	800b538 <prvProcessTimerOrBlockTask+0x50>
 800b534:	2301      	movs	r3, #1
 800b536:	e000      	b.n	800b53a <prvProcessTimerOrBlockTask+0x52>
 800b538:	2300      	movs	r3, #0
 800b53a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b53c:	4b0f      	ldr	r3, [pc, #60]	; (800b57c <prvProcessTimerOrBlockTask+0x94>)
 800b53e:	6818      	ldr	r0, [r3, #0]
 800b540:	687a      	ldr	r2, [r7, #4]
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	1ad3      	subs	r3, r2, r3
 800b546:	683a      	ldr	r2, [r7, #0]
 800b548:	4619      	mov	r1, r3
 800b54a:	f7fe fe27 	bl	800a19c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b54e:	f7ff f92b 	bl	800a7a8 <xTaskResumeAll>
 800b552:	4603      	mov	r3, r0
 800b554:	2b00      	cmp	r3, #0
 800b556:	d10a      	bne.n	800b56e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b558:	4b09      	ldr	r3, [pc, #36]	; (800b580 <prvProcessTimerOrBlockTask+0x98>)
 800b55a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b55e:	601a      	str	r2, [r3, #0]
 800b560:	f3bf 8f4f 	dsb	sy
 800b564:	f3bf 8f6f 	isb	sy
}
 800b568:	e001      	b.n	800b56e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b56a:	f7ff f91d 	bl	800a7a8 <xTaskResumeAll>
}
 800b56e:	bf00      	nop
 800b570:	3710      	adds	r7, #16
 800b572:	46bd      	mov	sp, r7
 800b574:	bd80      	pop	{r7, pc}
 800b576:	bf00      	nop
 800b578:	20000ef8 	.word	0x20000ef8
 800b57c:	20000efc 	.word	0x20000efc
 800b580:	e000ed04 	.word	0xe000ed04

0800b584 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b584:	b480      	push	{r7}
 800b586:	b085      	sub	sp, #20
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b58c:	4b0e      	ldr	r3, [pc, #56]	; (800b5c8 <prvGetNextExpireTime+0x44>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d101      	bne.n	800b59a <prvGetNextExpireTime+0x16>
 800b596:	2201      	movs	r2, #1
 800b598:	e000      	b.n	800b59c <prvGetNextExpireTime+0x18>
 800b59a:	2200      	movs	r2, #0
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d105      	bne.n	800b5b4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b5a8:	4b07      	ldr	r3, [pc, #28]	; (800b5c8 <prvGetNextExpireTime+0x44>)
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	68db      	ldr	r3, [r3, #12]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	60fb      	str	r3, [r7, #12]
 800b5b2:	e001      	b.n	800b5b8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3714      	adds	r7, #20
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c4:	4770      	bx	lr
 800b5c6:	bf00      	nop
 800b5c8:	20000ef4 	.word	0x20000ef4

0800b5cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b084      	sub	sp, #16
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b5d4:	f7ff f986 	bl	800a8e4 <xTaskGetTickCount>
 800b5d8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b5da:	4b0b      	ldr	r3, [pc, #44]	; (800b608 <prvSampleTimeNow+0x3c>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	68fa      	ldr	r2, [r7, #12]
 800b5e0:	429a      	cmp	r2, r3
 800b5e2:	d205      	bcs.n	800b5f0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b5e4:	f000 f936 	bl	800b854 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2201      	movs	r2, #1
 800b5ec:	601a      	str	r2, [r3, #0]
 800b5ee:	e002      	b.n	800b5f6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b5f6:	4a04      	ldr	r2, [pc, #16]	; (800b608 <prvSampleTimeNow+0x3c>)
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	3710      	adds	r7, #16
 800b602:	46bd      	mov	sp, r7
 800b604:	bd80      	pop	{r7, pc}
 800b606:	bf00      	nop
 800b608:	20000f04 	.word	0x20000f04

0800b60c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b086      	sub	sp, #24
 800b610:	af00      	add	r7, sp, #0
 800b612:	60f8      	str	r0, [r7, #12]
 800b614:	60b9      	str	r1, [r7, #8]
 800b616:	607a      	str	r2, [r7, #4]
 800b618:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b61a:	2300      	movs	r3, #0
 800b61c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	68ba      	ldr	r2, [r7, #8]
 800b622:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	68fa      	ldr	r2, [r7, #12]
 800b628:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b62a:	68ba      	ldr	r2, [r7, #8]
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	429a      	cmp	r2, r3
 800b630:	d812      	bhi.n	800b658 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b632:	687a      	ldr	r2, [r7, #4]
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	1ad2      	subs	r2, r2, r3
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	699b      	ldr	r3, [r3, #24]
 800b63c:	429a      	cmp	r2, r3
 800b63e:	d302      	bcc.n	800b646 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b640:	2301      	movs	r3, #1
 800b642:	617b      	str	r3, [r7, #20]
 800b644:	e01b      	b.n	800b67e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b646:	4b10      	ldr	r3, [pc, #64]	; (800b688 <prvInsertTimerInActiveList+0x7c>)
 800b648:	681a      	ldr	r2, [r3, #0]
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	3304      	adds	r3, #4
 800b64e:	4619      	mov	r1, r3
 800b650:	4610      	mov	r0, r2
 800b652:	f7fe f87e 	bl	8009752 <vListInsert>
 800b656:	e012      	b.n	800b67e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b658:	687a      	ldr	r2, [r7, #4]
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	429a      	cmp	r2, r3
 800b65e:	d206      	bcs.n	800b66e <prvInsertTimerInActiveList+0x62>
 800b660:	68ba      	ldr	r2, [r7, #8]
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	429a      	cmp	r2, r3
 800b666:	d302      	bcc.n	800b66e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b668:	2301      	movs	r3, #1
 800b66a:	617b      	str	r3, [r7, #20]
 800b66c:	e007      	b.n	800b67e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b66e:	4b07      	ldr	r3, [pc, #28]	; (800b68c <prvInsertTimerInActiveList+0x80>)
 800b670:	681a      	ldr	r2, [r3, #0]
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	3304      	adds	r3, #4
 800b676:	4619      	mov	r1, r3
 800b678:	4610      	mov	r0, r2
 800b67a:	f7fe f86a 	bl	8009752 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b67e:	697b      	ldr	r3, [r7, #20]
}
 800b680:	4618      	mov	r0, r3
 800b682:	3718      	adds	r7, #24
 800b684:	46bd      	mov	sp, r7
 800b686:	bd80      	pop	{r7, pc}
 800b688:	20000ef8 	.word	0x20000ef8
 800b68c:	20000ef4 	.word	0x20000ef4

0800b690 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b690:	b580      	push	{r7, lr}
 800b692:	b08e      	sub	sp, #56	; 0x38
 800b694:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b696:	e0cc      	b.n	800b832 <prvProcessReceivedCommands+0x1a2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	da19      	bge.n	800b6d2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b69e:	1d3b      	adds	r3, r7, #4
 800b6a0:	3304      	adds	r3, #4
 800b6a2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b6a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d10b      	bne.n	800b6c2 <prvProcessReceivedCommands+0x32>
 800b6aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ae:	b672      	cpsid	i
 800b6b0:	f383 8811 	msr	BASEPRI, r3
 800b6b4:	f3bf 8f6f 	isb	sy
 800b6b8:	f3bf 8f4f 	dsb	sy
 800b6bc:	b662      	cpsie	i
 800b6be:	61fb      	str	r3, [r7, #28]
 800b6c0:	e7fe      	b.n	800b6c0 <prvProcessReceivedCommands+0x30>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b6c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b6c8:	6850      	ldr	r0, [r2, #4]
 800b6ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b6cc:	6892      	ldr	r2, [r2, #8]
 800b6ce:	4611      	mov	r1, r2
 800b6d0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	f2c0 80ab 	blt.w	800b830 <prvProcessReceivedCommands+0x1a0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b6de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6e0:	695b      	ldr	r3, [r3, #20]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d004      	beq.n	800b6f0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b6e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6e8:	3304      	adds	r3, #4
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	f7fe f86a 	bl	80097c4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b6f0:	463b      	mov	r3, r7
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	f7ff ff6a 	bl	800b5cc <prvSampleTimeNow>
 800b6f8:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	2b09      	cmp	r3, #9
 800b6fe:	f200 8098 	bhi.w	800b832 <prvProcessReceivedCommands+0x1a2>
 800b702:	a201      	add	r2, pc, #4	; (adr r2, 800b708 <prvProcessReceivedCommands+0x78>)
 800b704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b708:	0800b731 	.word	0x0800b731
 800b70c:	0800b731 	.word	0x0800b731
 800b710:	0800b731 	.word	0x0800b731
 800b714:	0800b7a7 	.word	0x0800b7a7
 800b718:	0800b7bb 	.word	0x0800b7bb
 800b71c:	0800b807 	.word	0x0800b807
 800b720:	0800b731 	.word	0x0800b731
 800b724:	0800b731 	.word	0x0800b731
 800b728:	0800b7a7 	.word	0x0800b7a7
 800b72c:	0800b7bb 	.word	0x0800b7bb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b732:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b736:	f043 0301 	orr.w	r3, r3, #1
 800b73a:	b2da      	uxtb	r2, r3
 800b73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b73e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b742:	68ba      	ldr	r2, [r7, #8]
 800b744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b746:	699b      	ldr	r3, [r3, #24]
 800b748:	18d1      	adds	r1, r2, r3
 800b74a:	68bb      	ldr	r3, [r7, #8]
 800b74c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b74e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b750:	f7ff ff5c 	bl	800b60c <prvInsertTimerInActiveList>
 800b754:	4603      	mov	r3, r0
 800b756:	2b00      	cmp	r3, #0
 800b758:	d06b      	beq.n	800b832 <prvProcessReceivedCommands+0x1a2>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b75a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b75c:	6a1b      	ldr	r3, [r3, #32]
 800b75e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b760:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b764:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b768:	f003 0304 	and.w	r3, r3, #4
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d060      	beq.n	800b832 <prvProcessReceivedCommands+0x1a2>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b770:	68ba      	ldr	r2, [r7, #8]
 800b772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b774:	699b      	ldr	r3, [r3, #24]
 800b776:	441a      	add	r2, r3
 800b778:	2300      	movs	r3, #0
 800b77a:	9300      	str	r3, [sp, #0]
 800b77c:	2300      	movs	r3, #0
 800b77e:	2100      	movs	r1, #0
 800b780:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b782:	f7ff fe03 	bl	800b38c <xTimerGenericCommand>
 800b786:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b788:	6a3b      	ldr	r3, [r7, #32]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d151      	bne.n	800b832 <prvProcessReceivedCommands+0x1a2>
 800b78e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b792:	b672      	cpsid	i
 800b794:	f383 8811 	msr	BASEPRI, r3
 800b798:	f3bf 8f6f 	isb	sy
 800b79c:	f3bf 8f4f 	dsb	sy
 800b7a0:	b662      	cpsie	i
 800b7a2:	61bb      	str	r3, [r7, #24]
 800b7a4:	e7fe      	b.n	800b7a4 <prvProcessReceivedCommands+0x114>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b7a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b7ac:	f023 0301 	bic.w	r3, r3, #1
 800b7b0:	b2da      	uxtb	r2, r3
 800b7b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b7b8:	e03b      	b.n	800b832 <prvProcessReceivedCommands+0x1a2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b7ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b7c0:	f043 0301 	orr.w	r3, r3, #1
 800b7c4:	b2da      	uxtb	r2, r3
 800b7c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b7cc:	68ba      	ldr	r2, [r7, #8]
 800b7ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7d0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b7d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7d4:	699b      	ldr	r3, [r3, #24]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d10b      	bne.n	800b7f2 <prvProcessReceivedCommands+0x162>
 800b7da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7de:	b672      	cpsid	i
 800b7e0:	f383 8811 	msr	BASEPRI, r3
 800b7e4:	f3bf 8f6f 	isb	sy
 800b7e8:	f3bf 8f4f 	dsb	sy
 800b7ec:	b662      	cpsie	i
 800b7ee:	617b      	str	r3, [r7, #20]
 800b7f0:	e7fe      	b.n	800b7f0 <prvProcessReceivedCommands+0x160>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b7f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7f4:	699a      	ldr	r2, [r3, #24]
 800b7f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7f8:	18d1      	adds	r1, r2, r3
 800b7fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b7fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b800:	f7ff ff04 	bl	800b60c <prvInsertTimerInActiveList>
					break;
 800b804:	e015      	b.n	800b832 <prvProcessReceivedCommands+0x1a2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b808:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b80c:	f003 0302 	and.w	r3, r3, #2
 800b810:	2b00      	cmp	r3, #0
 800b812:	d103      	bne.n	800b81c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b814:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b816:	f000 fbb9 	bl	800bf8c <vPortFree>
 800b81a:	e00a      	b.n	800b832 <prvProcessReceivedCommands+0x1a2>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b81c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b81e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b822:	f023 0301 	bic.w	r3, r3, #1
 800b826:	b2da      	uxtb	r2, r3
 800b828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b82a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b82e:	e000      	b.n	800b832 <prvProcessReceivedCommands+0x1a2>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b830:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b832:	4b07      	ldr	r3, [pc, #28]	; (800b850 <prvProcessReceivedCommands+0x1c0>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	1d39      	adds	r1, r7, #4
 800b838:	2200      	movs	r2, #0
 800b83a:	4618      	mov	r0, r3
 800b83c:	f7fe fa94 	bl	8009d68 <xQueueReceive>
 800b840:	4603      	mov	r3, r0
 800b842:	2b00      	cmp	r3, #0
 800b844:	f47f af28 	bne.w	800b698 <prvProcessReceivedCommands+0x8>
	}
}
 800b848:	bf00      	nop
 800b84a:	3730      	adds	r7, #48	; 0x30
 800b84c:	46bd      	mov	sp, r7
 800b84e:	bd80      	pop	{r7, pc}
 800b850:	20000efc 	.word	0x20000efc

0800b854 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b088      	sub	sp, #32
 800b858:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b85a:	e049      	b.n	800b8f0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b85c:	4b2e      	ldr	r3, [pc, #184]	; (800b918 <prvSwitchTimerLists+0xc4>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	68db      	ldr	r3, [r3, #12]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b866:	4b2c      	ldr	r3, [pc, #176]	; (800b918 <prvSwitchTimerLists+0xc4>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	68db      	ldr	r3, [r3, #12]
 800b86c:	68db      	ldr	r3, [r3, #12]
 800b86e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	3304      	adds	r3, #4
 800b874:	4618      	mov	r0, r3
 800b876:	f7fd ffa5 	bl	80097c4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	6a1b      	ldr	r3, [r3, #32]
 800b87e:	68f8      	ldr	r0, [r7, #12]
 800b880:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b888:	f003 0304 	and.w	r3, r3, #4
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d02f      	beq.n	800b8f0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	699b      	ldr	r3, [r3, #24]
 800b894:	693a      	ldr	r2, [r7, #16]
 800b896:	4413      	add	r3, r2
 800b898:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b89a:	68ba      	ldr	r2, [r7, #8]
 800b89c:	693b      	ldr	r3, [r7, #16]
 800b89e:	429a      	cmp	r2, r3
 800b8a0:	d90e      	bls.n	800b8c0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	68ba      	ldr	r2, [r7, #8]
 800b8a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	68fa      	ldr	r2, [r7, #12]
 800b8ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b8ae:	4b1a      	ldr	r3, [pc, #104]	; (800b918 <prvSwitchTimerLists+0xc4>)
 800b8b0:	681a      	ldr	r2, [r3, #0]
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	3304      	adds	r3, #4
 800b8b6:	4619      	mov	r1, r3
 800b8b8:	4610      	mov	r0, r2
 800b8ba:	f7fd ff4a 	bl	8009752 <vListInsert>
 800b8be:	e017      	b.n	800b8f0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	9300      	str	r3, [sp, #0]
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	693a      	ldr	r2, [r7, #16]
 800b8c8:	2100      	movs	r1, #0
 800b8ca:	68f8      	ldr	r0, [r7, #12]
 800b8cc:	f7ff fd5e 	bl	800b38c <xTimerGenericCommand>
 800b8d0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d10b      	bne.n	800b8f0 <prvSwitchTimerLists+0x9c>
 800b8d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8dc:	b672      	cpsid	i
 800b8de:	f383 8811 	msr	BASEPRI, r3
 800b8e2:	f3bf 8f6f 	isb	sy
 800b8e6:	f3bf 8f4f 	dsb	sy
 800b8ea:	b662      	cpsie	i
 800b8ec:	603b      	str	r3, [r7, #0]
 800b8ee:	e7fe      	b.n	800b8ee <prvSwitchTimerLists+0x9a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b8f0:	4b09      	ldr	r3, [pc, #36]	; (800b918 <prvSwitchTimerLists+0xc4>)
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d1b0      	bne.n	800b85c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b8fa:	4b07      	ldr	r3, [pc, #28]	; (800b918 <prvSwitchTimerLists+0xc4>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b900:	4b06      	ldr	r3, [pc, #24]	; (800b91c <prvSwitchTimerLists+0xc8>)
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	4a04      	ldr	r2, [pc, #16]	; (800b918 <prvSwitchTimerLists+0xc4>)
 800b906:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b908:	4a04      	ldr	r2, [pc, #16]	; (800b91c <prvSwitchTimerLists+0xc8>)
 800b90a:	697b      	ldr	r3, [r7, #20]
 800b90c:	6013      	str	r3, [r2, #0]
}
 800b90e:	bf00      	nop
 800b910:	3718      	adds	r7, #24
 800b912:	46bd      	mov	sp, r7
 800b914:	bd80      	pop	{r7, pc}
 800b916:	bf00      	nop
 800b918:	20000ef4 	.word	0x20000ef4
 800b91c:	20000ef8 	.word	0x20000ef8

0800b920 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b082      	sub	sp, #8
 800b924:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b926:	f000 f947 	bl	800bbb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b92a:	4b15      	ldr	r3, [pc, #84]	; (800b980 <prvCheckForValidListAndQueue+0x60>)
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d120      	bne.n	800b974 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b932:	4814      	ldr	r0, [pc, #80]	; (800b984 <prvCheckForValidListAndQueue+0x64>)
 800b934:	f7fd febc 	bl	80096b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b938:	4813      	ldr	r0, [pc, #76]	; (800b988 <prvCheckForValidListAndQueue+0x68>)
 800b93a:	f7fd feb9 	bl	80096b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b93e:	4b13      	ldr	r3, [pc, #76]	; (800b98c <prvCheckForValidListAndQueue+0x6c>)
 800b940:	4a10      	ldr	r2, [pc, #64]	; (800b984 <prvCheckForValidListAndQueue+0x64>)
 800b942:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b944:	4b12      	ldr	r3, [pc, #72]	; (800b990 <prvCheckForValidListAndQueue+0x70>)
 800b946:	4a10      	ldr	r2, [pc, #64]	; (800b988 <prvCheckForValidListAndQueue+0x68>)
 800b948:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b94a:	2300      	movs	r3, #0
 800b94c:	9300      	str	r3, [sp, #0]
 800b94e:	4b11      	ldr	r3, [pc, #68]	; (800b994 <prvCheckForValidListAndQueue+0x74>)
 800b950:	4a11      	ldr	r2, [pc, #68]	; (800b998 <prvCheckForValidListAndQueue+0x78>)
 800b952:	2110      	movs	r1, #16
 800b954:	200a      	movs	r0, #10
 800b956:	f7fd ffc9 	bl	80098ec <xQueueGenericCreateStatic>
 800b95a:	4602      	mov	r2, r0
 800b95c:	4b08      	ldr	r3, [pc, #32]	; (800b980 <prvCheckForValidListAndQueue+0x60>)
 800b95e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b960:	4b07      	ldr	r3, [pc, #28]	; (800b980 <prvCheckForValidListAndQueue+0x60>)
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d005      	beq.n	800b974 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b968:	4b05      	ldr	r3, [pc, #20]	; (800b980 <prvCheckForValidListAndQueue+0x60>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	490b      	ldr	r1, [pc, #44]	; (800b99c <prvCheckForValidListAndQueue+0x7c>)
 800b96e:	4618      	mov	r0, r3
 800b970:	f7fe fbec 	bl	800a14c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b974:	f000 f952 	bl	800bc1c <vPortExitCritical>
}
 800b978:	bf00      	nop
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}
 800b97e:	bf00      	nop
 800b980:	20000efc 	.word	0x20000efc
 800b984:	20000ecc 	.word	0x20000ecc
 800b988:	20000ee0 	.word	0x20000ee0
 800b98c:	20000ef4 	.word	0x20000ef4
 800b990:	20000ef8 	.word	0x20000ef8
 800b994:	20000fa8 	.word	0x20000fa8
 800b998:	20000f08 	.word	0x20000f08
 800b99c:	0800f8f8 	.word	0x0800f8f8

0800b9a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b9a0:	b480      	push	{r7}
 800b9a2:	b085      	sub	sp, #20
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	60f8      	str	r0, [r7, #12]
 800b9a8:	60b9      	str	r1, [r7, #8]
 800b9aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	3b04      	subs	r3, #4
 800b9b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b9b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	3b04      	subs	r3, #4
 800b9be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	f023 0201 	bic.w	r2, r3, #1
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	3b04      	subs	r3, #4
 800b9ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b9d0:	4a0c      	ldr	r2, [pc, #48]	; (800ba04 <pxPortInitialiseStack+0x64>)
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	3b14      	subs	r3, #20
 800b9da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b9dc:	687a      	ldr	r2, [r7, #4]
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	3b04      	subs	r3, #4
 800b9e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	f06f 0202 	mvn.w	r2, #2
 800b9ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	3b20      	subs	r3, #32
 800b9f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b9f6:	68fb      	ldr	r3, [r7, #12]
}
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	3714      	adds	r7, #20
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba02:	4770      	bx	lr
 800ba04:	0800ba09 	.word	0x0800ba09

0800ba08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ba08:	b480      	push	{r7}
 800ba0a:	b085      	sub	sp, #20
 800ba0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ba0e:	2300      	movs	r3, #0
 800ba10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ba12:	4b13      	ldr	r3, [pc, #76]	; (800ba60 <prvTaskExitError+0x58>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba1a:	d00b      	beq.n	800ba34 <prvTaskExitError+0x2c>
 800ba1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba20:	b672      	cpsid	i
 800ba22:	f383 8811 	msr	BASEPRI, r3
 800ba26:	f3bf 8f6f 	isb	sy
 800ba2a:	f3bf 8f4f 	dsb	sy
 800ba2e:	b662      	cpsie	i
 800ba30:	60fb      	str	r3, [r7, #12]
 800ba32:	e7fe      	b.n	800ba32 <prvTaskExitError+0x2a>
 800ba34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba38:	b672      	cpsid	i
 800ba3a:	f383 8811 	msr	BASEPRI, r3
 800ba3e:	f3bf 8f6f 	isb	sy
 800ba42:	f3bf 8f4f 	dsb	sy
 800ba46:	b662      	cpsie	i
 800ba48:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ba4a:	bf00      	nop
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d0fc      	beq.n	800ba4c <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ba52:	bf00      	nop
 800ba54:	3714      	adds	r7, #20
 800ba56:	46bd      	mov	sp, r7
 800ba58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5c:	4770      	bx	lr
 800ba5e:	bf00      	nop
 800ba60:	2000000c 	.word	0x2000000c
	...

0800ba70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ba70:	4b07      	ldr	r3, [pc, #28]	; (800ba90 <pxCurrentTCBConst2>)
 800ba72:	6819      	ldr	r1, [r3, #0]
 800ba74:	6808      	ldr	r0, [r1, #0]
 800ba76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba7a:	f380 8809 	msr	PSP, r0
 800ba7e:	f3bf 8f6f 	isb	sy
 800ba82:	f04f 0000 	mov.w	r0, #0
 800ba86:	f380 8811 	msr	BASEPRI, r0
 800ba8a:	4770      	bx	lr
 800ba8c:	f3af 8000 	nop.w

0800ba90 <pxCurrentTCBConst2>:
 800ba90:	200009cc 	.word	0x200009cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ba94:	bf00      	nop
 800ba96:	bf00      	nop

0800ba98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ba98:	4808      	ldr	r0, [pc, #32]	; (800babc <prvPortStartFirstTask+0x24>)
 800ba9a:	6800      	ldr	r0, [r0, #0]
 800ba9c:	6800      	ldr	r0, [r0, #0]
 800ba9e:	f380 8808 	msr	MSP, r0
 800baa2:	f04f 0000 	mov.w	r0, #0
 800baa6:	f380 8814 	msr	CONTROL, r0
 800baaa:	b662      	cpsie	i
 800baac:	b661      	cpsie	f
 800baae:	f3bf 8f4f 	dsb	sy
 800bab2:	f3bf 8f6f 	isb	sy
 800bab6:	df00      	svc	0
 800bab8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800baba:	bf00      	nop
 800babc:	e000ed08 	.word	0xe000ed08

0800bac0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b084      	sub	sp, #16
 800bac4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bac6:	4b36      	ldr	r3, [pc, #216]	; (800bba0 <xPortStartScheduler+0xe0>)
 800bac8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	781b      	ldrb	r3, [r3, #0]
 800bace:	b2db      	uxtb	r3, r3
 800bad0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	22ff      	movs	r2, #255	; 0xff
 800bad6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	781b      	ldrb	r3, [r3, #0]
 800badc:	b2db      	uxtb	r3, r3
 800bade:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bae0:	78fb      	ldrb	r3, [r7, #3]
 800bae2:	b2db      	uxtb	r3, r3
 800bae4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bae8:	b2da      	uxtb	r2, r3
 800baea:	4b2e      	ldr	r3, [pc, #184]	; (800bba4 <xPortStartScheduler+0xe4>)
 800baec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800baee:	4b2e      	ldr	r3, [pc, #184]	; (800bba8 <xPortStartScheduler+0xe8>)
 800baf0:	2207      	movs	r2, #7
 800baf2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800baf4:	e009      	b.n	800bb0a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800baf6:	4b2c      	ldr	r3, [pc, #176]	; (800bba8 <xPortStartScheduler+0xe8>)
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	3b01      	subs	r3, #1
 800bafc:	4a2a      	ldr	r2, [pc, #168]	; (800bba8 <xPortStartScheduler+0xe8>)
 800bafe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bb00:	78fb      	ldrb	r3, [r7, #3]
 800bb02:	b2db      	uxtb	r3, r3
 800bb04:	005b      	lsls	r3, r3, #1
 800bb06:	b2db      	uxtb	r3, r3
 800bb08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bb0a:	78fb      	ldrb	r3, [r7, #3]
 800bb0c:	b2db      	uxtb	r3, r3
 800bb0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb12:	2b80      	cmp	r3, #128	; 0x80
 800bb14:	d0ef      	beq.n	800baf6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bb16:	4b24      	ldr	r3, [pc, #144]	; (800bba8 <xPortStartScheduler+0xe8>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f1c3 0307 	rsb	r3, r3, #7
 800bb1e:	2b04      	cmp	r3, #4
 800bb20:	d00b      	beq.n	800bb3a <xPortStartScheduler+0x7a>
 800bb22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb26:	b672      	cpsid	i
 800bb28:	f383 8811 	msr	BASEPRI, r3
 800bb2c:	f3bf 8f6f 	isb	sy
 800bb30:	f3bf 8f4f 	dsb	sy
 800bb34:	b662      	cpsie	i
 800bb36:	60bb      	str	r3, [r7, #8]
 800bb38:	e7fe      	b.n	800bb38 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bb3a:	4b1b      	ldr	r3, [pc, #108]	; (800bba8 <xPortStartScheduler+0xe8>)
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	021b      	lsls	r3, r3, #8
 800bb40:	4a19      	ldr	r2, [pc, #100]	; (800bba8 <xPortStartScheduler+0xe8>)
 800bb42:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bb44:	4b18      	ldr	r3, [pc, #96]	; (800bba8 <xPortStartScheduler+0xe8>)
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bb4c:	4a16      	ldr	r2, [pc, #88]	; (800bba8 <xPortStartScheduler+0xe8>)
 800bb4e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	b2da      	uxtb	r2, r3
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bb58:	4b14      	ldr	r3, [pc, #80]	; (800bbac <xPortStartScheduler+0xec>)
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	4a13      	ldr	r2, [pc, #76]	; (800bbac <xPortStartScheduler+0xec>)
 800bb5e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bb62:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bb64:	4b11      	ldr	r3, [pc, #68]	; (800bbac <xPortStartScheduler+0xec>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	4a10      	ldr	r2, [pc, #64]	; (800bbac <xPortStartScheduler+0xec>)
 800bb6a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800bb6e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bb70:	f000 f8d4 	bl	800bd1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bb74:	4b0e      	ldr	r3, [pc, #56]	; (800bbb0 <xPortStartScheduler+0xf0>)
 800bb76:	2200      	movs	r2, #0
 800bb78:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bb7a:	f000 f8f3 	bl	800bd64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bb7e:	4b0d      	ldr	r3, [pc, #52]	; (800bbb4 <xPortStartScheduler+0xf4>)
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	4a0c      	ldr	r2, [pc, #48]	; (800bbb4 <xPortStartScheduler+0xf4>)
 800bb84:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bb88:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bb8a:	f7ff ff85 	bl	800ba98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bb8e:	f7fe ff85 	bl	800aa9c <vTaskSwitchContext>
	prvTaskExitError();
 800bb92:	f7ff ff39 	bl	800ba08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bb96:	2300      	movs	r3, #0
}
 800bb98:	4618      	mov	r0, r3
 800bb9a:	3710      	adds	r7, #16
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	bd80      	pop	{r7, pc}
 800bba0:	e000e400 	.word	0xe000e400
 800bba4:	20000ff8 	.word	0x20000ff8
 800bba8:	20000ffc 	.word	0x20000ffc
 800bbac:	e000ed20 	.word	0xe000ed20
 800bbb0:	2000000c 	.word	0x2000000c
 800bbb4:	e000ef34 	.word	0xe000ef34

0800bbb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b083      	sub	sp, #12
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbc2:	b672      	cpsid	i
 800bbc4:	f383 8811 	msr	BASEPRI, r3
 800bbc8:	f3bf 8f6f 	isb	sy
 800bbcc:	f3bf 8f4f 	dsb	sy
 800bbd0:	b662      	cpsie	i
 800bbd2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bbd4:	4b0f      	ldr	r3, [pc, #60]	; (800bc14 <vPortEnterCritical+0x5c>)
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	3301      	adds	r3, #1
 800bbda:	4a0e      	ldr	r2, [pc, #56]	; (800bc14 <vPortEnterCritical+0x5c>)
 800bbdc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bbde:	4b0d      	ldr	r3, [pc, #52]	; (800bc14 <vPortEnterCritical+0x5c>)
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	2b01      	cmp	r3, #1
 800bbe4:	d110      	bne.n	800bc08 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bbe6:	4b0c      	ldr	r3, [pc, #48]	; (800bc18 <vPortEnterCritical+0x60>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	b2db      	uxtb	r3, r3
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d00b      	beq.n	800bc08 <vPortEnterCritical+0x50>
 800bbf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf4:	b672      	cpsid	i
 800bbf6:	f383 8811 	msr	BASEPRI, r3
 800bbfa:	f3bf 8f6f 	isb	sy
 800bbfe:	f3bf 8f4f 	dsb	sy
 800bc02:	b662      	cpsie	i
 800bc04:	603b      	str	r3, [r7, #0]
 800bc06:	e7fe      	b.n	800bc06 <vPortEnterCritical+0x4e>
	}
}
 800bc08:	bf00      	nop
 800bc0a:	370c      	adds	r7, #12
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc12:	4770      	bx	lr
 800bc14:	2000000c 	.word	0x2000000c
 800bc18:	e000ed04 	.word	0xe000ed04

0800bc1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bc1c:	b480      	push	{r7}
 800bc1e:	b083      	sub	sp, #12
 800bc20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bc22:	4b12      	ldr	r3, [pc, #72]	; (800bc6c <vPortExitCritical+0x50>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d10b      	bne.n	800bc42 <vPortExitCritical+0x26>
 800bc2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc2e:	b672      	cpsid	i
 800bc30:	f383 8811 	msr	BASEPRI, r3
 800bc34:	f3bf 8f6f 	isb	sy
 800bc38:	f3bf 8f4f 	dsb	sy
 800bc3c:	b662      	cpsie	i
 800bc3e:	607b      	str	r3, [r7, #4]
 800bc40:	e7fe      	b.n	800bc40 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 800bc42:	4b0a      	ldr	r3, [pc, #40]	; (800bc6c <vPortExitCritical+0x50>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	3b01      	subs	r3, #1
 800bc48:	4a08      	ldr	r2, [pc, #32]	; (800bc6c <vPortExitCritical+0x50>)
 800bc4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bc4c:	4b07      	ldr	r3, [pc, #28]	; (800bc6c <vPortExitCritical+0x50>)
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d104      	bne.n	800bc5e <vPortExitCritical+0x42>
 800bc54:	2300      	movs	r3, #0
 800bc56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800bc5e:	bf00      	nop
 800bc60:	370c      	adds	r7, #12
 800bc62:	46bd      	mov	sp, r7
 800bc64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc68:	4770      	bx	lr
 800bc6a:	bf00      	nop
 800bc6c:	2000000c 	.word	0x2000000c

0800bc70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bc70:	f3ef 8009 	mrs	r0, PSP
 800bc74:	f3bf 8f6f 	isb	sy
 800bc78:	4b15      	ldr	r3, [pc, #84]	; (800bcd0 <pxCurrentTCBConst>)
 800bc7a:	681a      	ldr	r2, [r3, #0]
 800bc7c:	f01e 0f10 	tst.w	lr, #16
 800bc80:	bf08      	it	eq
 800bc82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bc86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc8a:	6010      	str	r0, [r2, #0]
 800bc8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bc90:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bc94:	b672      	cpsid	i
 800bc96:	f380 8811 	msr	BASEPRI, r0
 800bc9a:	f3bf 8f4f 	dsb	sy
 800bc9e:	f3bf 8f6f 	isb	sy
 800bca2:	b662      	cpsie	i
 800bca4:	f7fe fefa 	bl	800aa9c <vTaskSwitchContext>
 800bca8:	f04f 0000 	mov.w	r0, #0
 800bcac:	f380 8811 	msr	BASEPRI, r0
 800bcb0:	bc09      	pop	{r0, r3}
 800bcb2:	6819      	ldr	r1, [r3, #0]
 800bcb4:	6808      	ldr	r0, [r1, #0]
 800bcb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcba:	f01e 0f10 	tst.w	lr, #16
 800bcbe:	bf08      	it	eq
 800bcc0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bcc4:	f380 8809 	msr	PSP, r0
 800bcc8:	f3bf 8f6f 	isb	sy
 800bccc:	4770      	bx	lr
 800bcce:	bf00      	nop

0800bcd0 <pxCurrentTCBConst>:
 800bcd0:	200009cc 	.word	0x200009cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bcd4:	bf00      	nop
 800bcd6:	bf00      	nop

0800bcd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bcd8:	b580      	push	{r7, lr}
 800bcda:	b082      	sub	sp, #8
 800bcdc:	af00      	add	r7, sp, #0
	__asm volatile
 800bcde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bce2:	b672      	cpsid	i
 800bce4:	f383 8811 	msr	BASEPRI, r3
 800bce8:	f3bf 8f6f 	isb	sy
 800bcec:	f3bf 8f4f 	dsb	sy
 800bcf0:	b662      	cpsie	i
 800bcf2:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bcf4:	f7fe fe18 	bl	800a928 <xTaskIncrementTick>
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d003      	beq.n	800bd06 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bcfe:	4b06      	ldr	r3, [pc, #24]	; (800bd18 <SysTick_Handler+0x40>)
 800bd00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd04:	601a      	str	r2, [r3, #0]
 800bd06:	2300      	movs	r3, #0
 800bd08:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800bd10:	bf00      	nop
 800bd12:	3708      	adds	r7, #8
 800bd14:	46bd      	mov	sp, r7
 800bd16:	bd80      	pop	{r7, pc}
 800bd18:	e000ed04 	.word	0xe000ed04

0800bd1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bd1c:	b480      	push	{r7}
 800bd1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bd20:	4b0b      	ldr	r3, [pc, #44]	; (800bd50 <vPortSetupTimerInterrupt+0x34>)
 800bd22:	2200      	movs	r2, #0
 800bd24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bd26:	4b0b      	ldr	r3, [pc, #44]	; (800bd54 <vPortSetupTimerInterrupt+0x38>)
 800bd28:	2200      	movs	r2, #0
 800bd2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bd2c:	4b0a      	ldr	r3, [pc, #40]	; (800bd58 <vPortSetupTimerInterrupt+0x3c>)
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	4a0a      	ldr	r2, [pc, #40]	; (800bd5c <vPortSetupTimerInterrupt+0x40>)
 800bd32:	fba2 2303 	umull	r2, r3, r2, r3
 800bd36:	099b      	lsrs	r3, r3, #6
 800bd38:	4a09      	ldr	r2, [pc, #36]	; (800bd60 <vPortSetupTimerInterrupt+0x44>)
 800bd3a:	3b01      	subs	r3, #1
 800bd3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bd3e:	4b04      	ldr	r3, [pc, #16]	; (800bd50 <vPortSetupTimerInterrupt+0x34>)
 800bd40:	2207      	movs	r2, #7
 800bd42:	601a      	str	r2, [r3, #0]
}
 800bd44:	bf00      	nop
 800bd46:	46bd      	mov	sp, r7
 800bd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4c:	4770      	bx	lr
 800bd4e:	bf00      	nop
 800bd50:	e000e010 	.word	0xe000e010
 800bd54:	e000e018 	.word	0xe000e018
 800bd58:	20000000 	.word	0x20000000
 800bd5c:	10624dd3 	.word	0x10624dd3
 800bd60:	e000e014 	.word	0xe000e014

0800bd64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bd64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800bd74 <vPortEnableVFP+0x10>
 800bd68:	6801      	ldr	r1, [r0, #0]
 800bd6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bd6e:	6001      	str	r1, [r0, #0]
 800bd70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bd72:	bf00      	nop
 800bd74:	e000ed88 	.word	0xe000ed88

0800bd78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bd78:	b480      	push	{r7}
 800bd7a:	b085      	sub	sp, #20
 800bd7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bd7e:	f3ef 8305 	mrs	r3, IPSR
 800bd82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	2b0f      	cmp	r3, #15
 800bd88:	d915      	bls.n	800bdb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bd8a:	4a18      	ldr	r2, [pc, #96]	; (800bdec <vPortValidateInterruptPriority+0x74>)
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	4413      	add	r3, r2
 800bd90:	781b      	ldrb	r3, [r3, #0]
 800bd92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bd94:	4b16      	ldr	r3, [pc, #88]	; (800bdf0 <vPortValidateInterruptPriority+0x78>)
 800bd96:	781b      	ldrb	r3, [r3, #0]
 800bd98:	7afa      	ldrb	r2, [r7, #11]
 800bd9a:	429a      	cmp	r2, r3
 800bd9c:	d20b      	bcs.n	800bdb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bd9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bda2:	b672      	cpsid	i
 800bda4:	f383 8811 	msr	BASEPRI, r3
 800bda8:	f3bf 8f6f 	isb	sy
 800bdac:	f3bf 8f4f 	dsb	sy
 800bdb0:	b662      	cpsie	i
 800bdb2:	607b      	str	r3, [r7, #4]
 800bdb4:	e7fe      	b.n	800bdb4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bdb6:	4b0f      	ldr	r3, [pc, #60]	; (800bdf4 <vPortValidateInterruptPriority+0x7c>)
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800bdbe:	4b0e      	ldr	r3, [pc, #56]	; (800bdf8 <vPortValidateInterruptPriority+0x80>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	429a      	cmp	r2, r3
 800bdc4:	d90b      	bls.n	800bdde <vPortValidateInterruptPriority+0x66>
 800bdc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdca:	b672      	cpsid	i
 800bdcc:	f383 8811 	msr	BASEPRI, r3
 800bdd0:	f3bf 8f6f 	isb	sy
 800bdd4:	f3bf 8f4f 	dsb	sy
 800bdd8:	b662      	cpsie	i
 800bdda:	603b      	str	r3, [r7, #0]
 800bddc:	e7fe      	b.n	800bddc <vPortValidateInterruptPriority+0x64>
	}
 800bdde:	bf00      	nop
 800bde0:	3714      	adds	r7, #20
 800bde2:	46bd      	mov	sp, r7
 800bde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde8:	4770      	bx	lr
 800bdea:	bf00      	nop
 800bdec:	e000e3f0 	.word	0xe000e3f0
 800bdf0:	20000ff8 	.word	0x20000ff8
 800bdf4:	e000ed0c 	.word	0xe000ed0c
 800bdf8:	20000ffc 	.word	0x20000ffc

0800bdfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b08a      	sub	sp, #40	; 0x28
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800be04:	2300      	movs	r3, #0
 800be06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800be08:	f7fe fcc0 	bl	800a78c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800be0c:	4b5a      	ldr	r3, [pc, #360]	; (800bf78 <pvPortMalloc+0x17c>)
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d101      	bne.n	800be18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800be14:	f000 f916 	bl	800c044 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800be18:	4b58      	ldr	r3, [pc, #352]	; (800bf7c <pvPortMalloc+0x180>)
 800be1a:	681a      	ldr	r2, [r3, #0]
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	4013      	ands	r3, r2
 800be20:	2b00      	cmp	r3, #0
 800be22:	f040 8090 	bne.w	800bf46 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d01e      	beq.n	800be6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800be2c:	2208      	movs	r2, #8
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	4413      	add	r3, r2
 800be32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f003 0307 	and.w	r3, r3, #7
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d015      	beq.n	800be6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	f023 0307 	bic.w	r3, r3, #7
 800be44:	3308      	adds	r3, #8
 800be46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f003 0307 	and.w	r3, r3, #7
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d00b      	beq.n	800be6a <pvPortMalloc+0x6e>
 800be52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be56:	b672      	cpsid	i
 800be58:	f383 8811 	msr	BASEPRI, r3
 800be5c:	f3bf 8f6f 	isb	sy
 800be60:	f3bf 8f4f 	dsb	sy
 800be64:	b662      	cpsie	i
 800be66:	617b      	str	r3, [r7, #20]
 800be68:	e7fe      	b.n	800be68 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d06a      	beq.n	800bf46 <pvPortMalloc+0x14a>
 800be70:	4b43      	ldr	r3, [pc, #268]	; (800bf80 <pvPortMalloc+0x184>)
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	687a      	ldr	r2, [r7, #4]
 800be76:	429a      	cmp	r2, r3
 800be78:	d865      	bhi.n	800bf46 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800be7a:	4b42      	ldr	r3, [pc, #264]	; (800bf84 <pvPortMalloc+0x188>)
 800be7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800be7e:	4b41      	ldr	r3, [pc, #260]	; (800bf84 <pvPortMalloc+0x188>)
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800be84:	e004      	b.n	800be90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800be86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800be8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800be90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be92:	685b      	ldr	r3, [r3, #4]
 800be94:	687a      	ldr	r2, [r7, #4]
 800be96:	429a      	cmp	r2, r3
 800be98:	d903      	bls.n	800bea2 <pvPortMalloc+0xa6>
 800be9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d1f1      	bne.n	800be86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bea2:	4b35      	ldr	r3, [pc, #212]	; (800bf78 <pvPortMalloc+0x17c>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bea8:	429a      	cmp	r2, r3
 800beaa:	d04c      	beq.n	800bf46 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800beac:	6a3b      	ldr	r3, [r7, #32]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	2208      	movs	r2, #8
 800beb2:	4413      	add	r3, r2
 800beb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800beb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beb8:	681a      	ldr	r2, [r3, #0]
 800beba:	6a3b      	ldr	r3, [r7, #32]
 800bebc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bec0:	685a      	ldr	r2, [r3, #4]
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	1ad2      	subs	r2, r2, r3
 800bec6:	2308      	movs	r3, #8
 800bec8:	005b      	lsls	r3, r3, #1
 800beca:	429a      	cmp	r2, r3
 800becc:	d920      	bls.n	800bf10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bece:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	4413      	add	r3, r2
 800bed4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bed6:	69bb      	ldr	r3, [r7, #24]
 800bed8:	f003 0307 	and.w	r3, r3, #7
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d00b      	beq.n	800bef8 <pvPortMalloc+0xfc>
 800bee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bee4:	b672      	cpsid	i
 800bee6:	f383 8811 	msr	BASEPRI, r3
 800beea:	f3bf 8f6f 	isb	sy
 800beee:	f3bf 8f4f 	dsb	sy
 800bef2:	b662      	cpsie	i
 800bef4:	613b      	str	r3, [r7, #16]
 800bef6:	e7fe      	b.n	800bef6 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800befa:	685a      	ldr	r2, [r3, #4]
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	1ad2      	subs	r2, r2, r3
 800bf00:	69bb      	ldr	r3, [r7, #24]
 800bf02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bf04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf06:	687a      	ldr	r2, [r7, #4]
 800bf08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bf0a:	69b8      	ldr	r0, [r7, #24]
 800bf0c:	f000 f8fc 	bl	800c108 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bf10:	4b1b      	ldr	r3, [pc, #108]	; (800bf80 <pvPortMalloc+0x184>)
 800bf12:	681a      	ldr	r2, [r3, #0]
 800bf14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf16:	685b      	ldr	r3, [r3, #4]
 800bf18:	1ad3      	subs	r3, r2, r3
 800bf1a:	4a19      	ldr	r2, [pc, #100]	; (800bf80 <pvPortMalloc+0x184>)
 800bf1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bf1e:	4b18      	ldr	r3, [pc, #96]	; (800bf80 <pvPortMalloc+0x184>)
 800bf20:	681a      	ldr	r2, [r3, #0]
 800bf22:	4b19      	ldr	r3, [pc, #100]	; (800bf88 <pvPortMalloc+0x18c>)
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	429a      	cmp	r2, r3
 800bf28:	d203      	bcs.n	800bf32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bf2a:	4b15      	ldr	r3, [pc, #84]	; (800bf80 <pvPortMalloc+0x184>)
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	4a16      	ldr	r2, [pc, #88]	; (800bf88 <pvPortMalloc+0x18c>)
 800bf30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bf32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf34:	685a      	ldr	r2, [r3, #4]
 800bf36:	4b11      	ldr	r3, [pc, #68]	; (800bf7c <pvPortMalloc+0x180>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	431a      	orrs	r2, r3
 800bf3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bf40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf42:	2200      	movs	r2, #0
 800bf44:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bf46:	f7fe fc2f 	bl	800a7a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bf4a:	69fb      	ldr	r3, [r7, #28]
 800bf4c:	f003 0307 	and.w	r3, r3, #7
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d00b      	beq.n	800bf6c <pvPortMalloc+0x170>
 800bf54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf58:	b672      	cpsid	i
 800bf5a:	f383 8811 	msr	BASEPRI, r3
 800bf5e:	f3bf 8f6f 	isb	sy
 800bf62:	f3bf 8f4f 	dsb	sy
 800bf66:	b662      	cpsie	i
 800bf68:	60fb      	str	r3, [r7, #12]
 800bf6a:	e7fe      	b.n	800bf6a <pvPortMalloc+0x16e>
	return pvReturn;
 800bf6c:	69fb      	ldr	r3, [r7, #28]
}
 800bf6e:	4618      	mov	r0, r3
 800bf70:	3728      	adds	r7, #40	; 0x28
 800bf72:	46bd      	mov	sp, r7
 800bf74:	bd80      	pop	{r7, pc}
 800bf76:	bf00      	nop
 800bf78:	20004c08 	.word	0x20004c08
 800bf7c:	20004c14 	.word	0x20004c14
 800bf80:	20004c0c 	.word	0x20004c0c
 800bf84:	20004c00 	.word	0x20004c00
 800bf88:	20004c10 	.word	0x20004c10

0800bf8c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bf8c:	b580      	push	{r7, lr}
 800bf8e:	b086      	sub	sp, #24
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d04a      	beq.n	800c034 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bf9e:	2308      	movs	r3, #8
 800bfa0:	425b      	negs	r3, r3
 800bfa2:	697a      	ldr	r2, [r7, #20]
 800bfa4:	4413      	add	r3, r2
 800bfa6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bfa8:	697b      	ldr	r3, [r7, #20]
 800bfaa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bfac:	693b      	ldr	r3, [r7, #16]
 800bfae:	685a      	ldr	r2, [r3, #4]
 800bfb0:	4b22      	ldr	r3, [pc, #136]	; (800c03c <vPortFree+0xb0>)
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	4013      	ands	r3, r2
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d10b      	bne.n	800bfd2 <vPortFree+0x46>
 800bfba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfbe:	b672      	cpsid	i
 800bfc0:	f383 8811 	msr	BASEPRI, r3
 800bfc4:	f3bf 8f6f 	isb	sy
 800bfc8:	f3bf 8f4f 	dsb	sy
 800bfcc:	b662      	cpsie	i
 800bfce:	60fb      	str	r3, [r7, #12]
 800bfd0:	e7fe      	b.n	800bfd0 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d00b      	beq.n	800bff2 <vPortFree+0x66>
 800bfda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfde:	b672      	cpsid	i
 800bfe0:	f383 8811 	msr	BASEPRI, r3
 800bfe4:	f3bf 8f6f 	isb	sy
 800bfe8:	f3bf 8f4f 	dsb	sy
 800bfec:	b662      	cpsie	i
 800bfee:	60bb      	str	r3, [r7, #8]
 800bff0:	e7fe      	b.n	800bff0 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bff2:	693b      	ldr	r3, [r7, #16]
 800bff4:	685a      	ldr	r2, [r3, #4]
 800bff6:	4b11      	ldr	r3, [pc, #68]	; (800c03c <vPortFree+0xb0>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	4013      	ands	r3, r2
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d019      	beq.n	800c034 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d115      	bne.n	800c034 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c008:	693b      	ldr	r3, [r7, #16]
 800c00a:	685a      	ldr	r2, [r3, #4]
 800c00c:	4b0b      	ldr	r3, [pc, #44]	; (800c03c <vPortFree+0xb0>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	43db      	mvns	r3, r3
 800c012:	401a      	ands	r2, r3
 800c014:	693b      	ldr	r3, [r7, #16]
 800c016:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c018:	f7fe fbb8 	bl	800a78c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c01c:	693b      	ldr	r3, [r7, #16]
 800c01e:	685a      	ldr	r2, [r3, #4]
 800c020:	4b07      	ldr	r3, [pc, #28]	; (800c040 <vPortFree+0xb4>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	4413      	add	r3, r2
 800c026:	4a06      	ldr	r2, [pc, #24]	; (800c040 <vPortFree+0xb4>)
 800c028:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c02a:	6938      	ldr	r0, [r7, #16]
 800c02c:	f000 f86c 	bl	800c108 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c030:	f7fe fbba 	bl	800a7a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c034:	bf00      	nop
 800c036:	3718      	adds	r7, #24
 800c038:	46bd      	mov	sp, r7
 800c03a:	bd80      	pop	{r7, pc}
 800c03c:	20004c14 	.word	0x20004c14
 800c040:	20004c0c 	.word	0x20004c0c

0800c044 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c044:	b480      	push	{r7}
 800c046:	b085      	sub	sp, #20
 800c048:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c04a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c04e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c050:	4b27      	ldr	r3, [pc, #156]	; (800c0f0 <prvHeapInit+0xac>)
 800c052:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	f003 0307 	and.w	r3, r3, #7
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d00c      	beq.n	800c078 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	3307      	adds	r3, #7
 800c062:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	f023 0307 	bic.w	r3, r3, #7
 800c06a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c06c:	68ba      	ldr	r2, [r7, #8]
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	1ad3      	subs	r3, r2, r3
 800c072:	4a1f      	ldr	r2, [pc, #124]	; (800c0f0 <prvHeapInit+0xac>)
 800c074:	4413      	add	r3, r2
 800c076:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c07c:	4a1d      	ldr	r2, [pc, #116]	; (800c0f4 <prvHeapInit+0xb0>)
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c082:	4b1c      	ldr	r3, [pc, #112]	; (800c0f4 <prvHeapInit+0xb0>)
 800c084:	2200      	movs	r2, #0
 800c086:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	68ba      	ldr	r2, [r7, #8]
 800c08c:	4413      	add	r3, r2
 800c08e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c090:	2208      	movs	r2, #8
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	1a9b      	subs	r3, r3, r2
 800c096:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	f023 0307 	bic.w	r3, r3, #7
 800c09e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	4a15      	ldr	r2, [pc, #84]	; (800c0f8 <prvHeapInit+0xb4>)
 800c0a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c0a6:	4b14      	ldr	r3, [pc, #80]	; (800c0f8 <prvHeapInit+0xb4>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c0ae:	4b12      	ldr	r3, [pc, #72]	; (800c0f8 <prvHeapInit+0xb4>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c0ba:	683b      	ldr	r3, [r7, #0]
 800c0bc:	68fa      	ldr	r2, [r7, #12]
 800c0be:	1ad2      	subs	r2, r2, r3
 800c0c0:	683b      	ldr	r3, [r7, #0]
 800c0c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c0c4:	4b0c      	ldr	r3, [pc, #48]	; (800c0f8 <prvHeapInit+0xb4>)
 800c0c6:	681a      	ldr	r2, [r3, #0]
 800c0c8:	683b      	ldr	r3, [r7, #0]
 800c0ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	685b      	ldr	r3, [r3, #4]
 800c0d0:	4a0a      	ldr	r2, [pc, #40]	; (800c0fc <prvHeapInit+0xb8>)
 800c0d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c0d4:	683b      	ldr	r3, [r7, #0]
 800c0d6:	685b      	ldr	r3, [r3, #4]
 800c0d8:	4a09      	ldr	r2, [pc, #36]	; (800c100 <prvHeapInit+0xbc>)
 800c0da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c0dc:	4b09      	ldr	r3, [pc, #36]	; (800c104 <prvHeapInit+0xc0>)
 800c0de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c0e2:	601a      	str	r2, [r3, #0]
}
 800c0e4:	bf00      	nop
 800c0e6:	3714      	adds	r7, #20
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ee:	4770      	bx	lr
 800c0f0:	20001000 	.word	0x20001000
 800c0f4:	20004c00 	.word	0x20004c00
 800c0f8:	20004c08 	.word	0x20004c08
 800c0fc:	20004c10 	.word	0x20004c10
 800c100:	20004c0c 	.word	0x20004c0c
 800c104:	20004c14 	.word	0x20004c14

0800c108 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c108:	b480      	push	{r7}
 800c10a:	b085      	sub	sp, #20
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c110:	4b28      	ldr	r3, [pc, #160]	; (800c1b4 <prvInsertBlockIntoFreeList+0xac>)
 800c112:	60fb      	str	r3, [r7, #12]
 800c114:	e002      	b.n	800c11c <prvInsertBlockIntoFreeList+0x14>
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	60fb      	str	r3, [r7, #12]
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	687a      	ldr	r2, [r7, #4]
 800c122:	429a      	cmp	r2, r3
 800c124:	d8f7      	bhi.n	800c116 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	685b      	ldr	r3, [r3, #4]
 800c12e:	68ba      	ldr	r2, [r7, #8]
 800c130:	4413      	add	r3, r2
 800c132:	687a      	ldr	r2, [r7, #4]
 800c134:	429a      	cmp	r2, r3
 800c136:	d108      	bne.n	800c14a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	685a      	ldr	r2, [r3, #4]
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	685b      	ldr	r3, [r3, #4]
 800c140:	441a      	add	r2, r3
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	685b      	ldr	r3, [r3, #4]
 800c152:	68ba      	ldr	r2, [r7, #8]
 800c154:	441a      	add	r2, r3
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	429a      	cmp	r2, r3
 800c15c:	d118      	bne.n	800c190 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	681a      	ldr	r2, [r3, #0]
 800c162:	4b15      	ldr	r3, [pc, #84]	; (800c1b8 <prvInsertBlockIntoFreeList+0xb0>)
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	429a      	cmp	r2, r3
 800c168:	d00d      	beq.n	800c186 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	685a      	ldr	r2, [r3, #4]
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	685b      	ldr	r3, [r3, #4]
 800c174:	441a      	add	r2, r3
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	681a      	ldr	r2, [r3, #0]
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	601a      	str	r2, [r3, #0]
 800c184:	e008      	b.n	800c198 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c186:	4b0c      	ldr	r3, [pc, #48]	; (800c1b8 <prvInsertBlockIntoFreeList+0xb0>)
 800c188:	681a      	ldr	r2, [r3, #0]
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	601a      	str	r2, [r3, #0]
 800c18e:	e003      	b.n	800c198 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	681a      	ldr	r2, [r3, #0]
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c198:	68fa      	ldr	r2, [r7, #12]
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	429a      	cmp	r2, r3
 800c19e:	d002      	beq.n	800c1a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	687a      	ldr	r2, [r7, #4]
 800c1a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c1a6:	bf00      	nop
 800c1a8:	3714      	adds	r7, #20
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b0:	4770      	bx	lr
 800c1b2:	bf00      	nop
 800c1b4:	20004c00 	.word	0x20004c00
 800c1b8:	20004c08 	.word	0x20004c08

0800c1bc <arm_sin_f32>:
 800c1bc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c1c0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800c238 <arm_sin_f32+0x7c>
 800c1c4:	ee20 7a07 	vmul.f32	s14, s0, s14
 800c1c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1cc:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800c1d0:	d42c      	bmi.n	800c22c <arm_sin_f32+0x70>
 800c1d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c1d6:	eddf 6a19 	vldr	s13, [pc, #100]	; 800c23c <arm_sin_f32+0x80>
 800c1da:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c1de:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c1e2:	eef4 7ae6 	vcmpe.f32	s15, s13
 800c1e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1ea:	db01      	blt.n	800c1f0 <arm_sin_f32+0x34>
 800c1ec:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c1f0:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 800c1f4:	4a12      	ldr	r2, [pc, #72]	; (800c240 <arm_sin_f32+0x84>)
 800c1f6:	ee17 3a10 	vmov	r3, s14
 800c1fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c1fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c202:	ee06 3a90 	vmov	s13, r3
 800c206:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800c20a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800c20e:	ed91 0a00 	vldr	s0, [r1]
 800c212:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c216:	edd1 6a01 	vldr	s13, [r1, #4]
 800c21a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c21e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c222:	ee27 0a00 	vmul.f32	s0, s14, s0
 800c226:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c22a:	4770      	bx	lr
 800c22c:	ee17 3a90 	vmov	r3, s15
 800c230:	3b01      	subs	r3, #1
 800c232:	ee07 3a90 	vmov	s15, r3
 800c236:	e7cc      	b.n	800c1d2 <arm_sin_f32+0x16>
 800c238:	3e22f983 	.word	0x3e22f983
 800c23c:	44000000 	.word	0x44000000
 800c240:	0800f9cc 	.word	0x0800f9cc

0800c244 <__cxa_guard_acquire>:
 800c244:	6803      	ldr	r3, [r0, #0]
 800c246:	07db      	lsls	r3, r3, #31
 800c248:	d406      	bmi.n	800c258 <__cxa_guard_acquire+0x14>
 800c24a:	7843      	ldrb	r3, [r0, #1]
 800c24c:	b103      	cbz	r3, 800c250 <__cxa_guard_acquire+0xc>
 800c24e:	deff      	udf	#255	; 0xff
 800c250:	2301      	movs	r3, #1
 800c252:	7043      	strb	r3, [r0, #1]
 800c254:	4618      	mov	r0, r3
 800c256:	4770      	bx	lr
 800c258:	2000      	movs	r0, #0
 800c25a:	4770      	bx	lr

0800c25c <__cxa_guard_release>:
 800c25c:	2301      	movs	r3, #1
 800c25e:	6003      	str	r3, [r0, #0]
 800c260:	4770      	bx	lr

0800c262 <__cxa_pure_virtual>:
 800c262:	b508      	push	{r3, lr}
 800c264:	f000 f80c 	bl	800c280 <_ZSt9terminatev>

0800c268 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800c268:	b508      	push	{r3, lr}
 800c26a:	4780      	blx	r0
 800c26c:	f000 f894 	bl	800c398 <abort>

0800c270 <_ZSt13get_terminatev>:
 800c270:	4b02      	ldr	r3, [pc, #8]	; (800c27c <_ZSt13get_terminatev+0xc>)
 800c272:	6818      	ldr	r0, [r3, #0]
 800c274:	f3bf 8f5b 	dmb	ish
 800c278:	4770      	bx	lr
 800c27a:	bf00      	nop
 800c27c:	20000010 	.word	0x20000010

0800c280 <_ZSt9terminatev>:
 800c280:	b508      	push	{r3, lr}
 800c282:	f7ff fff5 	bl	800c270 <_ZSt13get_terminatev>
 800c286:	f7ff ffef 	bl	800c268 <_ZN10__cxxabiv111__terminateEPFvvE>
 800c28a:	0000      	movs	r0, r0
 800c28c:	0000      	movs	r0, r0
	...

0800c290 <floor>:
 800c290:	ec51 0b10 	vmov	r0, r1, d0
 800c294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c298:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c29c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c2a0:	2e13      	cmp	r6, #19
 800c2a2:	460c      	mov	r4, r1
 800c2a4:	ee10 5a10 	vmov	r5, s0
 800c2a8:	4680      	mov	r8, r0
 800c2aa:	dc34      	bgt.n	800c316 <floor+0x86>
 800c2ac:	2e00      	cmp	r6, #0
 800c2ae:	da16      	bge.n	800c2de <floor+0x4e>
 800c2b0:	a335      	add	r3, pc, #212	; (adr r3, 800c388 <floor+0xf8>)
 800c2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b6:	f7f4 f811 	bl	80002dc <__adddf3>
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	2300      	movs	r3, #0
 800c2be:	f7f4 fc53 	bl	8000b68 <__aeabi_dcmpgt>
 800c2c2:	b148      	cbz	r0, 800c2d8 <floor+0x48>
 800c2c4:	2c00      	cmp	r4, #0
 800c2c6:	da59      	bge.n	800c37c <floor+0xec>
 800c2c8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c2cc:	4a30      	ldr	r2, [pc, #192]	; (800c390 <floor+0x100>)
 800c2ce:	432b      	orrs	r3, r5
 800c2d0:	2500      	movs	r5, #0
 800c2d2:	42ab      	cmp	r3, r5
 800c2d4:	bf18      	it	ne
 800c2d6:	4614      	movne	r4, r2
 800c2d8:	4621      	mov	r1, r4
 800c2da:	4628      	mov	r0, r5
 800c2dc:	e025      	b.n	800c32a <floor+0x9a>
 800c2de:	4f2d      	ldr	r7, [pc, #180]	; (800c394 <floor+0x104>)
 800c2e0:	4137      	asrs	r7, r6
 800c2e2:	ea01 0307 	and.w	r3, r1, r7
 800c2e6:	4303      	orrs	r3, r0
 800c2e8:	d01f      	beq.n	800c32a <floor+0x9a>
 800c2ea:	a327      	add	r3, pc, #156	; (adr r3, 800c388 <floor+0xf8>)
 800c2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2f0:	f7f3 fff4 	bl	80002dc <__adddf3>
 800c2f4:	2200      	movs	r2, #0
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	f7f4 fc36 	bl	8000b68 <__aeabi_dcmpgt>
 800c2fc:	2800      	cmp	r0, #0
 800c2fe:	d0eb      	beq.n	800c2d8 <floor+0x48>
 800c300:	2c00      	cmp	r4, #0
 800c302:	bfbe      	ittt	lt
 800c304:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c308:	fa43 f606 	asrlt.w	r6, r3, r6
 800c30c:	19a4      	addlt	r4, r4, r6
 800c30e:	ea24 0407 	bic.w	r4, r4, r7
 800c312:	2500      	movs	r5, #0
 800c314:	e7e0      	b.n	800c2d8 <floor+0x48>
 800c316:	2e33      	cmp	r6, #51	; 0x33
 800c318:	dd0b      	ble.n	800c332 <floor+0xa2>
 800c31a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c31e:	d104      	bne.n	800c32a <floor+0x9a>
 800c320:	ee10 2a10 	vmov	r2, s0
 800c324:	460b      	mov	r3, r1
 800c326:	f7f3 ffd9 	bl	80002dc <__adddf3>
 800c32a:	ec41 0b10 	vmov	d0, r0, r1
 800c32e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c332:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c336:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c33a:	fa23 f707 	lsr.w	r7, r3, r7
 800c33e:	4207      	tst	r7, r0
 800c340:	d0f3      	beq.n	800c32a <floor+0x9a>
 800c342:	a311      	add	r3, pc, #68	; (adr r3, 800c388 <floor+0xf8>)
 800c344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c348:	f7f3 ffc8 	bl	80002dc <__adddf3>
 800c34c:	2200      	movs	r2, #0
 800c34e:	2300      	movs	r3, #0
 800c350:	f7f4 fc0a 	bl	8000b68 <__aeabi_dcmpgt>
 800c354:	2800      	cmp	r0, #0
 800c356:	d0bf      	beq.n	800c2d8 <floor+0x48>
 800c358:	2c00      	cmp	r4, #0
 800c35a:	da02      	bge.n	800c362 <floor+0xd2>
 800c35c:	2e14      	cmp	r6, #20
 800c35e:	d103      	bne.n	800c368 <floor+0xd8>
 800c360:	3401      	adds	r4, #1
 800c362:	ea25 0507 	bic.w	r5, r5, r7
 800c366:	e7b7      	b.n	800c2d8 <floor+0x48>
 800c368:	2301      	movs	r3, #1
 800c36a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c36e:	fa03 f606 	lsl.w	r6, r3, r6
 800c372:	4435      	add	r5, r6
 800c374:	4545      	cmp	r5, r8
 800c376:	bf38      	it	cc
 800c378:	18e4      	addcc	r4, r4, r3
 800c37a:	e7f2      	b.n	800c362 <floor+0xd2>
 800c37c:	2500      	movs	r5, #0
 800c37e:	462c      	mov	r4, r5
 800c380:	e7aa      	b.n	800c2d8 <floor+0x48>
 800c382:	bf00      	nop
 800c384:	f3af 8000 	nop.w
 800c388:	8800759c 	.word	0x8800759c
 800c38c:	7e37e43c 	.word	0x7e37e43c
 800c390:	bff00000 	.word	0xbff00000
 800c394:	000fffff 	.word	0x000fffff

0800c398 <abort>:
 800c398:	b508      	push	{r3, lr}
 800c39a:	2006      	movs	r0, #6
 800c39c:	f000 fd42 	bl	800ce24 <raise>
 800c3a0:	2001      	movs	r0, #1
 800c3a2:	f7f7 fad1 	bl	8003948 <_exit>
	...

0800c3a8 <__errno>:
 800c3a8:	4b01      	ldr	r3, [pc, #4]	; (800c3b0 <__errno+0x8>)
 800c3aa:	6818      	ldr	r0, [r3, #0]
 800c3ac:	4770      	bx	lr
 800c3ae:	bf00      	nop
 800c3b0:	20000014 	.word	0x20000014

0800c3b4 <__libc_init_array>:
 800c3b4:	b570      	push	{r4, r5, r6, lr}
 800c3b6:	4e0d      	ldr	r6, [pc, #52]	; (800c3ec <__libc_init_array+0x38>)
 800c3b8:	4c0d      	ldr	r4, [pc, #52]	; (800c3f0 <__libc_init_array+0x3c>)
 800c3ba:	1ba4      	subs	r4, r4, r6
 800c3bc:	10a4      	asrs	r4, r4, #2
 800c3be:	2500      	movs	r5, #0
 800c3c0:	42a5      	cmp	r5, r4
 800c3c2:	d109      	bne.n	800c3d8 <__libc_init_array+0x24>
 800c3c4:	4e0b      	ldr	r6, [pc, #44]	; (800c3f4 <__libc_init_array+0x40>)
 800c3c6:	4c0c      	ldr	r4, [pc, #48]	; (800c3f8 <__libc_init_array+0x44>)
 800c3c8:	f002 fbf2 	bl	800ebb0 <_init>
 800c3cc:	1ba4      	subs	r4, r4, r6
 800c3ce:	10a4      	asrs	r4, r4, #2
 800c3d0:	2500      	movs	r5, #0
 800c3d2:	42a5      	cmp	r5, r4
 800c3d4:	d105      	bne.n	800c3e2 <__libc_init_array+0x2e>
 800c3d6:	bd70      	pop	{r4, r5, r6, pc}
 800c3d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c3dc:	4798      	blx	r3
 800c3de:	3501      	adds	r5, #1
 800c3e0:	e7ee      	b.n	800c3c0 <__libc_init_array+0xc>
 800c3e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c3e6:	4798      	blx	r3
 800c3e8:	3501      	adds	r5, #1
 800c3ea:	e7f2      	b.n	800c3d2 <__libc_init_array+0x1e>
 800c3ec:	08010498 	.word	0x08010498
 800c3f0:	08010498 	.word	0x08010498
 800c3f4:	08010498 	.word	0x08010498
 800c3f8:	0801049c 	.word	0x0801049c

0800c3fc <memcpy>:
 800c3fc:	b510      	push	{r4, lr}
 800c3fe:	1e43      	subs	r3, r0, #1
 800c400:	440a      	add	r2, r1
 800c402:	4291      	cmp	r1, r2
 800c404:	d100      	bne.n	800c408 <memcpy+0xc>
 800c406:	bd10      	pop	{r4, pc}
 800c408:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c40c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c410:	e7f7      	b.n	800c402 <memcpy+0x6>

0800c412 <memset>:
 800c412:	4402      	add	r2, r0
 800c414:	4603      	mov	r3, r0
 800c416:	4293      	cmp	r3, r2
 800c418:	d100      	bne.n	800c41c <memset+0xa>
 800c41a:	4770      	bx	lr
 800c41c:	f803 1b01 	strb.w	r1, [r3], #1
 800c420:	e7f9      	b.n	800c416 <memset+0x4>

0800c422 <__cvt>:
 800c422:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c426:	ec55 4b10 	vmov	r4, r5, d0
 800c42a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800c42c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c430:	2d00      	cmp	r5, #0
 800c432:	460e      	mov	r6, r1
 800c434:	4691      	mov	r9, r2
 800c436:	4619      	mov	r1, r3
 800c438:	bfb8      	it	lt
 800c43a:	4622      	movlt	r2, r4
 800c43c:	462b      	mov	r3, r5
 800c43e:	f027 0720 	bic.w	r7, r7, #32
 800c442:	bfbb      	ittet	lt
 800c444:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c448:	461d      	movlt	r5, r3
 800c44a:	2300      	movge	r3, #0
 800c44c:	232d      	movlt	r3, #45	; 0x2d
 800c44e:	bfb8      	it	lt
 800c450:	4614      	movlt	r4, r2
 800c452:	2f46      	cmp	r7, #70	; 0x46
 800c454:	700b      	strb	r3, [r1, #0]
 800c456:	d004      	beq.n	800c462 <__cvt+0x40>
 800c458:	2f45      	cmp	r7, #69	; 0x45
 800c45a:	d100      	bne.n	800c45e <__cvt+0x3c>
 800c45c:	3601      	adds	r6, #1
 800c45e:	2102      	movs	r1, #2
 800c460:	e000      	b.n	800c464 <__cvt+0x42>
 800c462:	2103      	movs	r1, #3
 800c464:	ab03      	add	r3, sp, #12
 800c466:	9301      	str	r3, [sp, #4]
 800c468:	ab02      	add	r3, sp, #8
 800c46a:	9300      	str	r3, [sp, #0]
 800c46c:	4632      	mov	r2, r6
 800c46e:	4653      	mov	r3, sl
 800c470:	ec45 4b10 	vmov	d0, r4, r5
 800c474:	f000 fe40 	bl	800d0f8 <_dtoa_r>
 800c478:	2f47      	cmp	r7, #71	; 0x47
 800c47a:	4680      	mov	r8, r0
 800c47c:	d102      	bne.n	800c484 <__cvt+0x62>
 800c47e:	f019 0f01 	tst.w	r9, #1
 800c482:	d026      	beq.n	800c4d2 <__cvt+0xb0>
 800c484:	2f46      	cmp	r7, #70	; 0x46
 800c486:	eb08 0906 	add.w	r9, r8, r6
 800c48a:	d111      	bne.n	800c4b0 <__cvt+0x8e>
 800c48c:	f898 3000 	ldrb.w	r3, [r8]
 800c490:	2b30      	cmp	r3, #48	; 0x30
 800c492:	d10a      	bne.n	800c4aa <__cvt+0x88>
 800c494:	2200      	movs	r2, #0
 800c496:	2300      	movs	r3, #0
 800c498:	4620      	mov	r0, r4
 800c49a:	4629      	mov	r1, r5
 800c49c:	f7f4 fb3c 	bl	8000b18 <__aeabi_dcmpeq>
 800c4a0:	b918      	cbnz	r0, 800c4aa <__cvt+0x88>
 800c4a2:	f1c6 0601 	rsb	r6, r6, #1
 800c4a6:	f8ca 6000 	str.w	r6, [sl]
 800c4aa:	f8da 3000 	ldr.w	r3, [sl]
 800c4ae:	4499      	add	r9, r3
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	4620      	mov	r0, r4
 800c4b6:	4629      	mov	r1, r5
 800c4b8:	f7f4 fb2e 	bl	8000b18 <__aeabi_dcmpeq>
 800c4bc:	b938      	cbnz	r0, 800c4ce <__cvt+0xac>
 800c4be:	2230      	movs	r2, #48	; 0x30
 800c4c0:	9b03      	ldr	r3, [sp, #12]
 800c4c2:	454b      	cmp	r3, r9
 800c4c4:	d205      	bcs.n	800c4d2 <__cvt+0xb0>
 800c4c6:	1c59      	adds	r1, r3, #1
 800c4c8:	9103      	str	r1, [sp, #12]
 800c4ca:	701a      	strb	r2, [r3, #0]
 800c4cc:	e7f8      	b.n	800c4c0 <__cvt+0x9e>
 800c4ce:	f8cd 900c 	str.w	r9, [sp, #12]
 800c4d2:	9b03      	ldr	r3, [sp, #12]
 800c4d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c4d6:	eba3 0308 	sub.w	r3, r3, r8
 800c4da:	4640      	mov	r0, r8
 800c4dc:	6013      	str	r3, [r2, #0]
 800c4de:	b004      	add	sp, #16
 800c4e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c4e4 <__exponent>:
 800c4e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4e6:	2900      	cmp	r1, #0
 800c4e8:	4604      	mov	r4, r0
 800c4ea:	bfba      	itte	lt
 800c4ec:	4249      	neglt	r1, r1
 800c4ee:	232d      	movlt	r3, #45	; 0x2d
 800c4f0:	232b      	movge	r3, #43	; 0x2b
 800c4f2:	2909      	cmp	r1, #9
 800c4f4:	f804 2b02 	strb.w	r2, [r4], #2
 800c4f8:	7043      	strb	r3, [r0, #1]
 800c4fa:	dd20      	ble.n	800c53e <__exponent+0x5a>
 800c4fc:	f10d 0307 	add.w	r3, sp, #7
 800c500:	461f      	mov	r7, r3
 800c502:	260a      	movs	r6, #10
 800c504:	fb91 f5f6 	sdiv	r5, r1, r6
 800c508:	fb06 1115 	mls	r1, r6, r5, r1
 800c50c:	3130      	adds	r1, #48	; 0x30
 800c50e:	2d09      	cmp	r5, #9
 800c510:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c514:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800c518:	4629      	mov	r1, r5
 800c51a:	dc09      	bgt.n	800c530 <__exponent+0x4c>
 800c51c:	3130      	adds	r1, #48	; 0x30
 800c51e:	3b02      	subs	r3, #2
 800c520:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c524:	42bb      	cmp	r3, r7
 800c526:	4622      	mov	r2, r4
 800c528:	d304      	bcc.n	800c534 <__exponent+0x50>
 800c52a:	1a10      	subs	r0, r2, r0
 800c52c:	b003      	add	sp, #12
 800c52e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c530:	4613      	mov	r3, r2
 800c532:	e7e7      	b.n	800c504 <__exponent+0x20>
 800c534:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c538:	f804 2b01 	strb.w	r2, [r4], #1
 800c53c:	e7f2      	b.n	800c524 <__exponent+0x40>
 800c53e:	2330      	movs	r3, #48	; 0x30
 800c540:	4419      	add	r1, r3
 800c542:	7083      	strb	r3, [r0, #2]
 800c544:	1d02      	adds	r2, r0, #4
 800c546:	70c1      	strb	r1, [r0, #3]
 800c548:	e7ef      	b.n	800c52a <__exponent+0x46>
	...

0800c54c <_printf_float>:
 800c54c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c550:	b08d      	sub	sp, #52	; 0x34
 800c552:	460c      	mov	r4, r1
 800c554:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800c558:	4616      	mov	r6, r2
 800c55a:	461f      	mov	r7, r3
 800c55c:	4605      	mov	r5, r0
 800c55e:	f001 fcfd 	bl	800df5c <_localeconv_r>
 800c562:	6803      	ldr	r3, [r0, #0]
 800c564:	9304      	str	r3, [sp, #16]
 800c566:	4618      	mov	r0, r3
 800c568:	f7f3 fe5a 	bl	8000220 <strlen>
 800c56c:	2300      	movs	r3, #0
 800c56e:	930a      	str	r3, [sp, #40]	; 0x28
 800c570:	f8d8 3000 	ldr.w	r3, [r8]
 800c574:	9005      	str	r0, [sp, #20]
 800c576:	3307      	adds	r3, #7
 800c578:	f023 0307 	bic.w	r3, r3, #7
 800c57c:	f103 0208 	add.w	r2, r3, #8
 800c580:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c584:	f8d4 b000 	ldr.w	fp, [r4]
 800c588:	f8c8 2000 	str.w	r2, [r8]
 800c58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c590:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c594:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c598:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c59c:	9307      	str	r3, [sp, #28]
 800c59e:	f8cd 8018 	str.w	r8, [sp, #24]
 800c5a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c5a6:	4ba7      	ldr	r3, [pc, #668]	; (800c844 <_printf_float+0x2f8>)
 800c5a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c5ac:	f7f4 fae6 	bl	8000b7c <__aeabi_dcmpun>
 800c5b0:	bb70      	cbnz	r0, 800c610 <_printf_float+0xc4>
 800c5b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c5b6:	4ba3      	ldr	r3, [pc, #652]	; (800c844 <_printf_float+0x2f8>)
 800c5b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c5bc:	f7f4 fac0 	bl	8000b40 <__aeabi_dcmple>
 800c5c0:	bb30      	cbnz	r0, 800c610 <_printf_float+0xc4>
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	4640      	mov	r0, r8
 800c5c8:	4649      	mov	r1, r9
 800c5ca:	f7f4 faaf 	bl	8000b2c <__aeabi_dcmplt>
 800c5ce:	b110      	cbz	r0, 800c5d6 <_printf_float+0x8a>
 800c5d0:	232d      	movs	r3, #45	; 0x2d
 800c5d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5d6:	4a9c      	ldr	r2, [pc, #624]	; (800c848 <_printf_float+0x2fc>)
 800c5d8:	4b9c      	ldr	r3, [pc, #624]	; (800c84c <_printf_float+0x300>)
 800c5da:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c5de:	bf8c      	ite	hi
 800c5e0:	4690      	movhi	r8, r2
 800c5e2:	4698      	movls	r8, r3
 800c5e4:	2303      	movs	r3, #3
 800c5e6:	f02b 0204 	bic.w	r2, fp, #4
 800c5ea:	6123      	str	r3, [r4, #16]
 800c5ec:	6022      	str	r2, [r4, #0]
 800c5ee:	f04f 0900 	mov.w	r9, #0
 800c5f2:	9700      	str	r7, [sp, #0]
 800c5f4:	4633      	mov	r3, r6
 800c5f6:	aa0b      	add	r2, sp, #44	; 0x2c
 800c5f8:	4621      	mov	r1, r4
 800c5fa:	4628      	mov	r0, r5
 800c5fc:	f000 f9e6 	bl	800c9cc <_printf_common>
 800c600:	3001      	adds	r0, #1
 800c602:	f040 808d 	bne.w	800c720 <_printf_float+0x1d4>
 800c606:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c60a:	b00d      	add	sp, #52	; 0x34
 800c60c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c610:	4642      	mov	r2, r8
 800c612:	464b      	mov	r3, r9
 800c614:	4640      	mov	r0, r8
 800c616:	4649      	mov	r1, r9
 800c618:	f7f4 fab0 	bl	8000b7c <__aeabi_dcmpun>
 800c61c:	b110      	cbz	r0, 800c624 <_printf_float+0xd8>
 800c61e:	4a8c      	ldr	r2, [pc, #560]	; (800c850 <_printf_float+0x304>)
 800c620:	4b8c      	ldr	r3, [pc, #560]	; (800c854 <_printf_float+0x308>)
 800c622:	e7da      	b.n	800c5da <_printf_float+0x8e>
 800c624:	6861      	ldr	r1, [r4, #4]
 800c626:	1c4b      	adds	r3, r1, #1
 800c628:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800c62c:	a80a      	add	r0, sp, #40	; 0x28
 800c62e:	d13e      	bne.n	800c6ae <_printf_float+0x162>
 800c630:	2306      	movs	r3, #6
 800c632:	6063      	str	r3, [r4, #4]
 800c634:	2300      	movs	r3, #0
 800c636:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c63a:	ab09      	add	r3, sp, #36	; 0x24
 800c63c:	9300      	str	r3, [sp, #0]
 800c63e:	ec49 8b10 	vmov	d0, r8, r9
 800c642:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c646:	6022      	str	r2, [r4, #0]
 800c648:	f8cd a004 	str.w	sl, [sp, #4]
 800c64c:	6861      	ldr	r1, [r4, #4]
 800c64e:	4628      	mov	r0, r5
 800c650:	f7ff fee7 	bl	800c422 <__cvt>
 800c654:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800c658:	2b47      	cmp	r3, #71	; 0x47
 800c65a:	4680      	mov	r8, r0
 800c65c:	d109      	bne.n	800c672 <_printf_float+0x126>
 800c65e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c660:	1cd8      	adds	r0, r3, #3
 800c662:	db02      	blt.n	800c66a <_printf_float+0x11e>
 800c664:	6862      	ldr	r2, [r4, #4]
 800c666:	4293      	cmp	r3, r2
 800c668:	dd47      	ble.n	800c6fa <_printf_float+0x1ae>
 800c66a:	f1aa 0a02 	sub.w	sl, sl, #2
 800c66e:	fa5f fa8a 	uxtb.w	sl, sl
 800c672:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c676:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c678:	d824      	bhi.n	800c6c4 <_printf_float+0x178>
 800c67a:	3901      	subs	r1, #1
 800c67c:	4652      	mov	r2, sl
 800c67e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c682:	9109      	str	r1, [sp, #36]	; 0x24
 800c684:	f7ff ff2e 	bl	800c4e4 <__exponent>
 800c688:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c68a:	1813      	adds	r3, r2, r0
 800c68c:	2a01      	cmp	r2, #1
 800c68e:	4681      	mov	r9, r0
 800c690:	6123      	str	r3, [r4, #16]
 800c692:	dc02      	bgt.n	800c69a <_printf_float+0x14e>
 800c694:	6822      	ldr	r2, [r4, #0]
 800c696:	07d1      	lsls	r1, r2, #31
 800c698:	d501      	bpl.n	800c69e <_printf_float+0x152>
 800c69a:	3301      	adds	r3, #1
 800c69c:	6123      	str	r3, [r4, #16]
 800c69e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d0a5      	beq.n	800c5f2 <_printf_float+0xa6>
 800c6a6:	232d      	movs	r3, #45	; 0x2d
 800c6a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c6ac:	e7a1      	b.n	800c5f2 <_printf_float+0xa6>
 800c6ae:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800c6b2:	f000 8177 	beq.w	800c9a4 <_printf_float+0x458>
 800c6b6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c6ba:	d1bb      	bne.n	800c634 <_printf_float+0xe8>
 800c6bc:	2900      	cmp	r1, #0
 800c6be:	d1b9      	bne.n	800c634 <_printf_float+0xe8>
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	e7b6      	b.n	800c632 <_printf_float+0xe6>
 800c6c4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800c6c8:	d119      	bne.n	800c6fe <_printf_float+0x1b2>
 800c6ca:	2900      	cmp	r1, #0
 800c6cc:	6863      	ldr	r3, [r4, #4]
 800c6ce:	dd0c      	ble.n	800c6ea <_printf_float+0x19e>
 800c6d0:	6121      	str	r1, [r4, #16]
 800c6d2:	b913      	cbnz	r3, 800c6da <_printf_float+0x18e>
 800c6d4:	6822      	ldr	r2, [r4, #0]
 800c6d6:	07d2      	lsls	r2, r2, #31
 800c6d8:	d502      	bpl.n	800c6e0 <_printf_float+0x194>
 800c6da:	3301      	adds	r3, #1
 800c6dc:	440b      	add	r3, r1
 800c6de:	6123      	str	r3, [r4, #16]
 800c6e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6e2:	65a3      	str	r3, [r4, #88]	; 0x58
 800c6e4:	f04f 0900 	mov.w	r9, #0
 800c6e8:	e7d9      	b.n	800c69e <_printf_float+0x152>
 800c6ea:	b913      	cbnz	r3, 800c6f2 <_printf_float+0x1a6>
 800c6ec:	6822      	ldr	r2, [r4, #0]
 800c6ee:	07d0      	lsls	r0, r2, #31
 800c6f0:	d501      	bpl.n	800c6f6 <_printf_float+0x1aa>
 800c6f2:	3302      	adds	r3, #2
 800c6f4:	e7f3      	b.n	800c6de <_printf_float+0x192>
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	e7f1      	b.n	800c6de <_printf_float+0x192>
 800c6fa:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800c6fe:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c702:	4293      	cmp	r3, r2
 800c704:	db05      	blt.n	800c712 <_printf_float+0x1c6>
 800c706:	6822      	ldr	r2, [r4, #0]
 800c708:	6123      	str	r3, [r4, #16]
 800c70a:	07d1      	lsls	r1, r2, #31
 800c70c:	d5e8      	bpl.n	800c6e0 <_printf_float+0x194>
 800c70e:	3301      	adds	r3, #1
 800c710:	e7e5      	b.n	800c6de <_printf_float+0x192>
 800c712:	2b00      	cmp	r3, #0
 800c714:	bfd4      	ite	le
 800c716:	f1c3 0302 	rsble	r3, r3, #2
 800c71a:	2301      	movgt	r3, #1
 800c71c:	4413      	add	r3, r2
 800c71e:	e7de      	b.n	800c6de <_printf_float+0x192>
 800c720:	6823      	ldr	r3, [r4, #0]
 800c722:	055a      	lsls	r2, r3, #21
 800c724:	d407      	bmi.n	800c736 <_printf_float+0x1ea>
 800c726:	6923      	ldr	r3, [r4, #16]
 800c728:	4642      	mov	r2, r8
 800c72a:	4631      	mov	r1, r6
 800c72c:	4628      	mov	r0, r5
 800c72e:	47b8      	blx	r7
 800c730:	3001      	adds	r0, #1
 800c732:	d12b      	bne.n	800c78c <_printf_float+0x240>
 800c734:	e767      	b.n	800c606 <_printf_float+0xba>
 800c736:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c73a:	f240 80dc 	bls.w	800c8f6 <_printf_float+0x3aa>
 800c73e:	2200      	movs	r2, #0
 800c740:	2300      	movs	r3, #0
 800c742:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c746:	f7f4 f9e7 	bl	8000b18 <__aeabi_dcmpeq>
 800c74a:	2800      	cmp	r0, #0
 800c74c:	d033      	beq.n	800c7b6 <_printf_float+0x26a>
 800c74e:	2301      	movs	r3, #1
 800c750:	4a41      	ldr	r2, [pc, #260]	; (800c858 <_printf_float+0x30c>)
 800c752:	4631      	mov	r1, r6
 800c754:	4628      	mov	r0, r5
 800c756:	47b8      	blx	r7
 800c758:	3001      	adds	r0, #1
 800c75a:	f43f af54 	beq.w	800c606 <_printf_float+0xba>
 800c75e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c762:	429a      	cmp	r2, r3
 800c764:	db02      	blt.n	800c76c <_printf_float+0x220>
 800c766:	6823      	ldr	r3, [r4, #0]
 800c768:	07d8      	lsls	r0, r3, #31
 800c76a:	d50f      	bpl.n	800c78c <_printf_float+0x240>
 800c76c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c770:	4631      	mov	r1, r6
 800c772:	4628      	mov	r0, r5
 800c774:	47b8      	blx	r7
 800c776:	3001      	adds	r0, #1
 800c778:	f43f af45 	beq.w	800c606 <_printf_float+0xba>
 800c77c:	f04f 0800 	mov.w	r8, #0
 800c780:	f104 091a 	add.w	r9, r4, #26
 800c784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c786:	3b01      	subs	r3, #1
 800c788:	4543      	cmp	r3, r8
 800c78a:	dc09      	bgt.n	800c7a0 <_printf_float+0x254>
 800c78c:	6823      	ldr	r3, [r4, #0]
 800c78e:	079b      	lsls	r3, r3, #30
 800c790:	f100 8103 	bmi.w	800c99a <_printf_float+0x44e>
 800c794:	68e0      	ldr	r0, [r4, #12]
 800c796:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c798:	4298      	cmp	r0, r3
 800c79a:	bfb8      	it	lt
 800c79c:	4618      	movlt	r0, r3
 800c79e:	e734      	b.n	800c60a <_printf_float+0xbe>
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	464a      	mov	r2, r9
 800c7a4:	4631      	mov	r1, r6
 800c7a6:	4628      	mov	r0, r5
 800c7a8:	47b8      	blx	r7
 800c7aa:	3001      	adds	r0, #1
 800c7ac:	f43f af2b 	beq.w	800c606 <_printf_float+0xba>
 800c7b0:	f108 0801 	add.w	r8, r8, #1
 800c7b4:	e7e6      	b.n	800c784 <_printf_float+0x238>
 800c7b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	dc2b      	bgt.n	800c814 <_printf_float+0x2c8>
 800c7bc:	2301      	movs	r3, #1
 800c7be:	4a26      	ldr	r2, [pc, #152]	; (800c858 <_printf_float+0x30c>)
 800c7c0:	4631      	mov	r1, r6
 800c7c2:	4628      	mov	r0, r5
 800c7c4:	47b8      	blx	r7
 800c7c6:	3001      	adds	r0, #1
 800c7c8:	f43f af1d 	beq.w	800c606 <_printf_float+0xba>
 800c7cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7ce:	b923      	cbnz	r3, 800c7da <_printf_float+0x28e>
 800c7d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7d2:	b913      	cbnz	r3, 800c7da <_printf_float+0x28e>
 800c7d4:	6823      	ldr	r3, [r4, #0]
 800c7d6:	07d9      	lsls	r1, r3, #31
 800c7d8:	d5d8      	bpl.n	800c78c <_printf_float+0x240>
 800c7da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c7de:	4631      	mov	r1, r6
 800c7e0:	4628      	mov	r0, r5
 800c7e2:	47b8      	blx	r7
 800c7e4:	3001      	adds	r0, #1
 800c7e6:	f43f af0e 	beq.w	800c606 <_printf_float+0xba>
 800c7ea:	f04f 0900 	mov.w	r9, #0
 800c7ee:	f104 0a1a 	add.w	sl, r4, #26
 800c7f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7f4:	425b      	negs	r3, r3
 800c7f6:	454b      	cmp	r3, r9
 800c7f8:	dc01      	bgt.n	800c7fe <_printf_float+0x2b2>
 800c7fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7fc:	e794      	b.n	800c728 <_printf_float+0x1dc>
 800c7fe:	2301      	movs	r3, #1
 800c800:	4652      	mov	r2, sl
 800c802:	4631      	mov	r1, r6
 800c804:	4628      	mov	r0, r5
 800c806:	47b8      	blx	r7
 800c808:	3001      	adds	r0, #1
 800c80a:	f43f aefc 	beq.w	800c606 <_printf_float+0xba>
 800c80e:	f109 0901 	add.w	r9, r9, #1
 800c812:	e7ee      	b.n	800c7f2 <_printf_float+0x2a6>
 800c814:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c816:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c818:	429a      	cmp	r2, r3
 800c81a:	bfa8      	it	ge
 800c81c:	461a      	movge	r2, r3
 800c81e:	2a00      	cmp	r2, #0
 800c820:	4691      	mov	r9, r2
 800c822:	dd07      	ble.n	800c834 <_printf_float+0x2e8>
 800c824:	4613      	mov	r3, r2
 800c826:	4631      	mov	r1, r6
 800c828:	4642      	mov	r2, r8
 800c82a:	4628      	mov	r0, r5
 800c82c:	47b8      	blx	r7
 800c82e:	3001      	adds	r0, #1
 800c830:	f43f aee9 	beq.w	800c606 <_printf_float+0xba>
 800c834:	f104 031a 	add.w	r3, r4, #26
 800c838:	f04f 0b00 	mov.w	fp, #0
 800c83c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c840:	9306      	str	r3, [sp, #24]
 800c842:	e015      	b.n	800c870 <_printf_float+0x324>
 800c844:	7fefffff 	.word	0x7fefffff
 800c848:	080101d8 	.word	0x080101d8
 800c84c:	080101d4 	.word	0x080101d4
 800c850:	080101e0 	.word	0x080101e0
 800c854:	080101dc 	.word	0x080101dc
 800c858:	080101e4 	.word	0x080101e4
 800c85c:	2301      	movs	r3, #1
 800c85e:	9a06      	ldr	r2, [sp, #24]
 800c860:	4631      	mov	r1, r6
 800c862:	4628      	mov	r0, r5
 800c864:	47b8      	blx	r7
 800c866:	3001      	adds	r0, #1
 800c868:	f43f aecd 	beq.w	800c606 <_printf_float+0xba>
 800c86c:	f10b 0b01 	add.w	fp, fp, #1
 800c870:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c874:	ebaa 0309 	sub.w	r3, sl, r9
 800c878:	455b      	cmp	r3, fp
 800c87a:	dcef      	bgt.n	800c85c <_printf_float+0x310>
 800c87c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c880:	429a      	cmp	r2, r3
 800c882:	44d0      	add	r8, sl
 800c884:	db15      	blt.n	800c8b2 <_printf_float+0x366>
 800c886:	6823      	ldr	r3, [r4, #0]
 800c888:	07da      	lsls	r2, r3, #31
 800c88a:	d412      	bmi.n	800c8b2 <_printf_float+0x366>
 800c88c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c88e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c890:	eba3 020a 	sub.w	r2, r3, sl
 800c894:	eba3 0a01 	sub.w	sl, r3, r1
 800c898:	4592      	cmp	sl, r2
 800c89a:	bfa8      	it	ge
 800c89c:	4692      	movge	sl, r2
 800c89e:	f1ba 0f00 	cmp.w	sl, #0
 800c8a2:	dc0e      	bgt.n	800c8c2 <_printf_float+0x376>
 800c8a4:	f04f 0800 	mov.w	r8, #0
 800c8a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c8ac:	f104 091a 	add.w	r9, r4, #26
 800c8b0:	e019      	b.n	800c8e6 <_printf_float+0x39a>
 800c8b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8b6:	4631      	mov	r1, r6
 800c8b8:	4628      	mov	r0, r5
 800c8ba:	47b8      	blx	r7
 800c8bc:	3001      	adds	r0, #1
 800c8be:	d1e5      	bne.n	800c88c <_printf_float+0x340>
 800c8c0:	e6a1      	b.n	800c606 <_printf_float+0xba>
 800c8c2:	4653      	mov	r3, sl
 800c8c4:	4642      	mov	r2, r8
 800c8c6:	4631      	mov	r1, r6
 800c8c8:	4628      	mov	r0, r5
 800c8ca:	47b8      	blx	r7
 800c8cc:	3001      	adds	r0, #1
 800c8ce:	d1e9      	bne.n	800c8a4 <_printf_float+0x358>
 800c8d0:	e699      	b.n	800c606 <_printf_float+0xba>
 800c8d2:	2301      	movs	r3, #1
 800c8d4:	464a      	mov	r2, r9
 800c8d6:	4631      	mov	r1, r6
 800c8d8:	4628      	mov	r0, r5
 800c8da:	47b8      	blx	r7
 800c8dc:	3001      	adds	r0, #1
 800c8de:	f43f ae92 	beq.w	800c606 <_printf_float+0xba>
 800c8e2:	f108 0801 	add.w	r8, r8, #1
 800c8e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c8ea:	1a9b      	subs	r3, r3, r2
 800c8ec:	eba3 030a 	sub.w	r3, r3, sl
 800c8f0:	4543      	cmp	r3, r8
 800c8f2:	dcee      	bgt.n	800c8d2 <_printf_float+0x386>
 800c8f4:	e74a      	b.n	800c78c <_printf_float+0x240>
 800c8f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c8f8:	2a01      	cmp	r2, #1
 800c8fa:	dc01      	bgt.n	800c900 <_printf_float+0x3b4>
 800c8fc:	07db      	lsls	r3, r3, #31
 800c8fe:	d53a      	bpl.n	800c976 <_printf_float+0x42a>
 800c900:	2301      	movs	r3, #1
 800c902:	4642      	mov	r2, r8
 800c904:	4631      	mov	r1, r6
 800c906:	4628      	mov	r0, r5
 800c908:	47b8      	blx	r7
 800c90a:	3001      	adds	r0, #1
 800c90c:	f43f ae7b 	beq.w	800c606 <_printf_float+0xba>
 800c910:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c914:	4631      	mov	r1, r6
 800c916:	4628      	mov	r0, r5
 800c918:	47b8      	blx	r7
 800c91a:	3001      	adds	r0, #1
 800c91c:	f108 0801 	add.w	r8, r8, #1
 800c920:	f43f ae71 	beq.w	800c606 <_printf_float+0xba>
 800c924:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c926:	2200      	movs	r2, #0
 800c928:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800c92c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c930:	2300      	movs	r3, #0
 800c932:	f7f4 f8f1 	bl	8000b18 <__aeabi_dcmpeq>
 800c936:	b9c8      	cbnz	r0, 800c96c <_printf_float+0x420>
 800c938:	4653      	mov	r3, sl
 800c93a:	4642      	mov	r2, r8
 800c93c:	4631      	mov	r1, r6
 800c93e:	4628      	mov	r0, r5
 800c940:	47b8      	blx	r7
 800c942:	3001      	adds	r0, #1
 800c944:	d10e      	bne.n	800c964 <_printf_float+0x418>
 800c946:	e65e      	b.n	800c606 <_printf_float+0xba>
 800c948:	2301      	movs	r3, #1
 800c94a:	4652      	mov	r2, sl
 800c94c:	4631      	mov	r1, r6
 800c94e:	4628      	mov	r0, r5
 800c950:	47b8      	blx	r7
 800c952:	3001      	adds	r0, #1
 800c954:	f43f ae57 	beq.w	800c606 <_printf_float+0xba>
 800c958:	f108 0801 	add.w	r8, r8, #1
 800c95c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c95e:	3b01      	subs	r3, #1
 800c960:	4543      	cmp	r3, r8
 800c962:	dcf1      	bgt.n	800c948 <_printf_float+0x3fc>
 800c964:	464b      	mov	r3, r9
 800c966:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c96a:	e6de      	b.n	800c72a <_printf_float+0x1de>
 800c96c:	f04f 0800 	mov.w	r8, #0
 800c970:	f104 0a1a 	add.w	sl, r4, #26
 800c974:	e7f2      	b.n	800c95c <_printf_float+0x410>
 800c976:	2301      	movs	r3, #1
 800c978:	e7df      	b.n	800c93a <_printf_float+0x3ee>
 800c97a:	2301      	movs	r3, #1
 800c97c:	464a      	mov	r2, r9
 800c97e:	4631      	mov	r1, r6
 800c980:	4628      	mov	r0, r5
 800c982:	47b8      	blx	r7
 800c984:	3001      	adds	r0, #1
 800c986:	f43f ae3e 	beq.w	800c606 <_printf_float+0xba>
 800c98a:	f108 0801 	add.w	r8, r8, #1
 800c98e:	68e3      	ldr	r3, [r4, #12]
 800c990:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c992:	1a9b      	subs	r3, r3, r2
 800c994:	4543      	cmp	r3, r8
 800c996:	dcf0      	bgt.n	800c97a <_printf_float+0x42e>
 800c998:	e6fc      	b.n	800c794 <_printf_float+0x248>
 800c99a:	f04f 0800 	mov.w	r8, #0
 800c99e:	f104 0919 	add.w	r9, r4, #25
 800c9a2:	e7f4      	b.n	800c98e <_printf_float+0x442>
 800c9a4:	2900      	cmp	r1, #0
 800c9a6:	f43f ae8b 	beq.w	800c6c0 <_printf_float+0x174>
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c9b0:	ab09      	add	r3, sp, #36	; 0x24
 800c9b2:	9300      	str	r3, [sp, #0]
 800c9b4:	ec49 8b10 	vmov	d0, r8, r9
 800c9b8:	6022      	str	r2, [r4, #0]
 800c9ba:	f8cd a004 	str.w	sl, [sp, #4]
 800c9be:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c9c2:	4628      	mov	r0, r5
 800c9c4:	f7ff fd2d 	bl	800c422 <__cvt>
 800c9c8:	4680      	mov	r8, r0
 800c9ca:	e648      	b.n	800c65e <_printf_float+0x112>

0800c9cc <_printf_common>:
 800c9cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9d0:	4691      	mov	r9, r2
 800c9d2:	461f      	mov	r7, r3
 800c9d4:	688a      	ldr	r2, [r1, #8]
 800c9d6:	690b      	ldr	r3, [r1, #16]
 800c9d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c9dc:	4293      	cmp	r3, r2
 800c9de:	bfb8      	it	lt
 800c9e0:	4613      	movlt	r3, r2
 800c9e2:	f8c9 3000 	str.w	r3, [r9]
 800c9e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c9ea:	4606      	mov	r6, r0
 800c9ec:	460c      	mov	r4, r1
 800c9ee:	b112      	cbz	r2, 800c9f6 <_printf_common+0x2a>
 800c9f0:	3301      	adds	r3, #1
 800c9f2:	f8c9 3000 	str.w	r3, [r9]
 800c9f6:	6823      	ldr	r3, [r4, #0]
 800c9f8:	0699      	lsls	r1, r3, #26
 800c9fa:	bf42      	ittt	mi
 800c9fc:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ca00:	3302      	addmi	r3, #2
 800ca02:	f8c9 3000 	strmi.w	r3, [r9]
 800ca06:	6825      	ldr	r5, [r4, #0]
 800ca08:	f015 0506 	ands.w	r5, r5, #6
 800ca0c:	d107      	bne.n	800ca1e <_printf_common+0x52>
 800ca0e:	f104 0a19 	add.w	sl, r4, #25
 800ca12:	68e3      	ldr	r3, [r4, #12]
 800ca14:	f8d9 2000 	ldr.w	r2, [r9]
 800ca18:	1a9b      	subs	r3, r3, r2
 800ca1a:	42ab      	cmp	r3, r5
 800ca1c:	dc28      	bgt.n	800ca70 <_printf_common+0xa4>
 800ca1e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ca22:	6822      	ldr	r2, [r4, #0]
 800ca24:	3300      	adds	r3, #0
 800ca26:	bf18      	it	ne
 800ca28:	2301      	movne	r3, #1
 800ca2a:	0692      	lsls	r2, r2, #26
 800ca2c:	d42d      	bmi.n	800ca8a <_printf_common+0xbe>
 800ca2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ca32:	4639      	mov	r1, r7
 800ca34:	4630      	mov	r0, r6
 800ca36:	47c0      	blx	r8
 800ca38:	3001      	adds	r0, #1
 800ca3a:	d020      	beq.n	800ca7e <_printf_common+0xb2>
 800ca3c:	6823      	ldr	r3, [r4, #0]
 800ca3e:	68e5      	ldr	r5, [r4, #12]
 800ca40:	f8d9 2000 	ldr.w	r2, [r9]
 800ca44:	f003 0306 	and.w	r3, r3, #6
 800ca48:	2b04      	cmp	r3, #4
 800ca4a:	bf08      	it	eq
 800ca4c:	1aad      	subeq	r5, r5, r2
 800ca4e:	68a3      	ldr	r3, [r4, #8]
 800ca50:	6922      	ldr	r2, [r4, #16]
 800ca52:	bf0c      	ite	eq
 800ca54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ca58:	2500      	movne	r5, #0
 800ca5a:	4293      	cmp	r3, r2
 800ca5c:	bfc4      	itt	gt
 800ca5e:	1a9b      	subgt	r3, r3, r2
 800ca60:	18ed      	addgt	r5, r5, r3
 800ca62:	f04f 0900 	mov.w	r9, #0
 800ca66:	341a      	adds	r4, #26
 800ca68:	454d      	cmp	r5, r9
 800ca6a:	d11a      	bne.n	800caa2 <_printf_common+0xd6>
 800ca6c:	2000      	movs	r0, #0
 800ca6e:	e008      	b.n	800ca82 <_printf_common+0xb6>
 800ca70:	2301      	movs	r3, #1
 800ca72:	4652      	mov	r2, sl
 800ca74:	4639      	mov	r1, r7
 800ca76:	4630      	mov	r0, r6
 800ca78:	47c0      	blx	r8
 800ca7a:	3001      	adds	r0, #1
 800ca7c:	d103      	bne.n	800ca86 <_printf_common+0xba>
 800ca7e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ca82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca86:	3501      	adds	r5, #1
 800ca88:	e7c3      	b.n	800ca12 <_printf_common+0x46>
 800ca8a:	18e1      	adds	r1, r4, r3
 800ca8c:	1c5a      	adds	r2, r3, #1
 800ca8e:	2030      	movs	r0, #48	; 0x30
 800ca90:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ca94:	4422      	add	r2, r4
 800ca96:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ca9a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ca9e:	3302      	adds	r3, #2
 800caa0:	e7c5      	b.n	800ca2e <_printf_common+0x62>
 800caa2:	2301      	movs	r3, #1
 800caa4:	4622      	mov	r2, r4
 800caa6:	4639      	mov	r1, r7
 800caa8:	4630      	mov	r0, r6
 800caaa:	47c0      	blx	r8
 800caac:	3001      	adds	r0, #1
 800caae:	d0e6      	beq.n	800ca7e <_printf_common+0xb2>
 800cab0:	f109 0901 	add.w	r9, r9, #1
 800cab4:	e7d8      	b.n	800ca68 <_printf_common+0x9c>
	...

0800cab8 <_printf_i>:
 800cab8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cabc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800cac0:	460c      	mov	r4, r1
 800cac2:	7e09      	ldrb	r1, [r1, #24]
 800cac4:	b085      	sub	sp, #20
 800cac6:	296e      	cmp	r1, #110	; 0x6e
 800cac8:	4617      	mov	r7, r2
 800caca:	4606      	mov	r6, r0
 800cacc:	4698      	mov	r8, r3
 800cace:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cad0:	f000 80b3 	beq.w	800cc3a <_printf_i+0x182>
 800cad4:	d822      	bhi.n	800cb1c <_printf_i+0x64>
 800cad6:	2963      	cmp	r1, #99	; 0x63
 800cad8:	d036      	beq.n	800cb48 <_printf_i+0x90>
 800cada:	d80a      	bhi.n	800caf2 <_printf_i+0x3a>
 800cadc:	2900      	cmp	r1, #0
 800cade:	f000 80b9 	beq.w	800cc54 <_printf_i+0x19c>
 800cae2:	2958      	cmp	r1, #88	; 0x58
 800cae4:	f000 8083 	beq.w	800cbee <_printf_i+0x136>
 800cae8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800caec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800caf0:	e032      	b.n	800cb58 <_printf_i+0xa0>
 800caf2:	2964      	cmp	r1, #100	; 0x64
 800caf4:	d001      	beq.n	800cafa <_printf_i+0x42>
 800caf6:	2969      	cmp	r1, #105	; 0x69
 800caf8:	d1f6      	bne.n	800cae8 <_printf_i+0x30>
 800cafa:	6820      	ldr	r0, [r4, #0]
 800cafc:	6813      	ldr	r3, [r2, #0]
 800cafe:	0605      	lsls	r5, r0, #24
 800cb00:	f103 0104 	add.w	r1, r3, #4
 800cb04:	d52a      	bpl.n	800cb5c <_printf_i+0xa4>
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	6011      	str	r1, [r2, #0]
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	da03      	bge.n	800cb16 <_printf_i+0x5e>
 800cb0e:	222d      	movs	r2, #45	; 0x2d
 800cb10:	425b      	negs	r3, r3
 800cb12:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800cb16:	486f      	ldr	r0, [pc, #444]	; (800ccd4 <_printf_i+0x21c>)
 800cb18:	220a      	movs	r2, #10
 800cb1a:	e039      	b.n	800cb90 <_printf_i+0xd8>
 800cb1c:	2973      	cmp	r1, #115	; 0x73
 800cb1e:	f000 809d 	beq.w	800cc5c <_printf_i+0x1a4>
 800cb22:	d808      	bhi.n	800cb36 <_printf_i+0x7e>
 800cb24:	296f      	cmp	r1, #111	; 0x6f
 800cb26:	d020      	beq.n	800cb6a <_printf_i+0xb2>
 800cb28:	2970      	cmp	r1, #112	; 0x70
 800cb2a:	d1dd      	bne.n	800cae8 <_printf_i+0x30>
 800cb2c:	6823      	ldr	r3, [r4, #0]
 800cb2e:	f043 0320 	orr.w	r3, r3, #32
 800cb32:	6023      	str	r3, [r4, #0]
 800cb34:	e003      	b.n	800cb3e <_printf_i+0x86>
 800cb36:	2975      	cmp	r1, #117	; 0x75
 800cb38:	d017      	beq.n	800cb6a <_printf_i+0xb2>
 800cb3a:	2978      	cmp	r1, #120	; 0x78
 800cb3c:	d1d4      	bne.n	800cae8 <_printf_i+0x30>
 800cb3e:	2378      	movs	r3, #120	; 0x78
 800cb40:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cb44:	4864      	ldr	r0, [pc, #400]	; (800ccd8 <_printf_i+0x220>)
 800cb46:	e055      	b.n	800cbf4 <_printf_i+0x13c>
 800cb48:	6813      	ldr	r3, [r2, #0]
 800cb4a:	1d19      	adds	r1, r3, #4
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	6011      	str	r1, [r2, #0]
 800cb50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cb54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cb58:	2301      	movs	r3, #1
 800cb5a:	e08c      	b.n	800cc76 <_printf_i+0x1be>
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	6011      	str	r1, [r2, #0]
 800cb60:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cb64:	bf18      	it	ne
 800cb66:	b21b      	sxthne	r3, r3
 800cb68:	e7cf      	b.n	800cb0a <_printf_i+0x52>
 800cb6a:	6813      	ldr	r3, [r2, #0]
 800cb6c:	6825      	ldr	r5, [r4, #0]
 800cb6e:	1d18      	adds	r0, r3, #4
 800cb70:	6010      	str	r0, [r2, #0]
 800cb72:	0628      	lsls	r0, r5, #24
 800cb74:	d501      	bpl.n	800cb7a <_printf_i+0xc2>
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	e002      	b.n	800cb80 <_printf_i+0xc8>
 800cb7a:	0668      	lsls	r0, r5, #25
 800cb7c:	d5fb      	bpl.n	800cb76 <_printf_i+0xbe>
 800cb7e:	881b      	ldrh	r3, [r3, #0]
 800cb80:	4854      	ldr	r0, [pc, #336]	; (800ccd4 <_printf_i+0x21c>)
 800cb82:	296f      	cmp	r1, #111	; 0x6f
 800cb84:	bf14      	ite	ne
 800cb86:	220a      	movne	r2, #10
 800cb88:	2208      	moveq	r2, #8
 800cb8a:	2100      	movs	r1, #0
 800cb8c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cb90:	6865      	ldr	r5, [r4, #4]
 800cb92:	60a5      	str	r5, [r4, #8]
 800cb94:	2d00      	cmp	r5, #0
 800cb96:	f2c0 8095 	blt.w	800ccc4 <_printf_i+0x20c>
 800cb9a:	6821      	ldr	r1, [r4, #0]
 800cb9c:	f021 0104 	bic.w	r1, r1, #4
 800cba0:	6021      	str	r1, [r4, #0]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d13d      	bne.n	800cc22 <_printf_i+0x16a>
 800cba6:	2d00      	cmp	r5, #0
 800cba8:	f040 808e 	bne.w	800ccc8 <_printf_i+0x210>
 800cbac:	4665      	mov	r5, ip
 800cbae:	2a08      	cmp	r2, #8
 800cbb0:	d10b      	bne.n	800cbca <_printf_i+0x112>
 800cbb2:	6823      	ldr	r3, [r4, #0]
 800cbb4:	07db      	lsls	r3, r3, #31
 800cbb6:	d508      	bpl.n	800cbca <_printf_i+0x112>
 800cbb8:	6923      	ldr	r3, [r4, #16]
 800cbba:	6862      	ldr	r2, [r4, #4]
 800cbbc:	429a      	cmp	r2, r3
 800cbbe:	bfde      	ittt	le
 800cbc0:	2330      	movle	r3, #48	; 0x30
 800cbc2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cbc6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800cbca:	ebac 0305 	sub.w	r3, ip, r5
 800cbce:	6123      	str	r3, [r4, #16]
 800cbd0:	f8cd 8000 	str.w	r8, [sp]
 800cbd4:	463b      	mov	r3, r7
 800cbd6:	aa03      	add	r2, sp, #12
 800cbd8:	4621      	mov	r1, r4
 800cbda:	4630      	mov	r0, r6
 800cbdc:	f7ff fef6 	bl	800c9cc <_printf_common>
 800cbe0:	3001      	adds	r0, #1
 800cbe2:	d14d      	bne.n	800cc80 <_printf_i+0x1c8>
 800cbe4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cbe8:	b005      	add	sp, #20
 800cbea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cbee:	4839      	ldr	r0, [pc, #228]	; (800ccd4 <_printf_i+0x21c>)
 800cbf0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800cbf4:	6813      	ldr	r3, [r2, #0]
 800cbf6:	6821      	ldr	r1, [r4, #0]
 800cbf8:	1d1d      	adds	r5, r3, #4
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	6015      	str	r5, [r2, #0]
 800cbfe:	060a      	lsls	r2, r1, #24
 800cc00:	d50b      	bpl.n	800cc1a <_printf_i+0x162>
 800cc02:	07ca      	lsls	r2, r1, #31
 800cc04:	bf44      	itt	mi
 800cc06:	f041 0120 	orrmi.w	r1, r1, #32
 800cc0a:	6021      	strmi	r1, [r4, #0]
 800cc0c:	b91b      	cbnz	r3, 800cc16 <_printf_i+0x15e>
 800cc0e:	6822      	ldr	r2, [r4, #0]
 800cc10:	f022 0220 	bic.w	r2, r2, #32
 800cc14:	6022      	str	r2, [r4, #0]
 800cc16:	2210      	movs	r2, #16
 800cc18:	e7b7      	b.n	800cb8a <_printf_i+0xd2>
 800cc1a:	064d      	lsls	r5, r1, #25
 800cc1c:	bf48      	it	mi
 800cc1e:	b29b      	uxthmi	r3, r3
 800cc20:	e7ef      	b.n	800cc02 <_printf_i+0x14a>
 800cc22:	4665      	mov	r5, ip
 800cc24:	fbb3 f1f2 	udiv	r1, r3, r2
 800cc28:	fb02 3311 	mls	r3, r2, r1, r3
 800cc2c:	5cc3      	ldrb	r3, [r0, r3]
 800cc2e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800cc32:	460b      	mov	r3, r1
 800cc34:	2900      	cmp	r1, #0
 800cc36:	d1f5      	bne.n	800cc24 <_printf_i+0x16c>
 800cc38:	e7b9      	b.n	800cbae <_printf_i+0xf6>
 800cc3a:	6813      	ldr	r3, [r2, #0]
 800cc3c:	6825      	ldr	r5, [r4, #0]
 800cc3e:	6961      	ldr	r1, [r4, #20]
 800cc40:	1d18      	adds	r0, r3, #4
 800cc42:	6010      	str	r0, [r2, #0]
 800cc44:	0628      	lsls	r0, r5, #24
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	d501      	bpl.n	800cc4e <_printf_i+0x196>
 800cc4a:	6019      	str	r1, [r3, #0]
 800cc4c:	e002      	b.n	800cc54 <_printf_i+0x19c>
 800cc4e:	066a      	lsls	r2, r5, #25
 800cc50:	d5fb      	bpl.n	800cc4a <_printf_i+0x192>
 800cc52:	8019      	strh	r1, [r3, #0]
 800cc54:	2300      	movs	r3, #0
 800cc56:	6123      	str	r3, [r4, #16]
 800cc58:	4665      	mov	r5, ip
 800cc5a:	e7b9      	b.n	800cbd0 <_printf_i+0x118>
 800cc5c:	6813      	ldr	r3, [r2, #0]
 800cc5e:	1d19      	adds	r1, r3, #4
 800cc60:	6011      	str	r1, [r2, #0]
 800cc62:	681d      	ldr	r5, [r3, #0]
 800cc64:	6862      	ldr	r2, [r4, #4]
 800cc66:	2100      	movs	r1, #0
 800cc68:	4628      	mov	r0, r5
 800cc6a:	f7f3 fae1 	bl	8000230 <memchr>
 800cc6e:	b108      	cbz	r0, 800cc74 <_printf_i+0x1bc>
 800cc70:	1b40      	subs	r0, r0, r5
 800cc72:	6060      	str	r0, [r4, #4]
 800cc74:	6863      	ldr	r3, [r4, #4]
 800cc76:	6123      	str	r3, [r4, #16]
 800cc78:	2300      	movs	r3, #0
 800cc7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cc7e:	e7a7      	b.n	800cbd0 <_printf_i+0x118>
 800cc80:	6923      	ldr	r3, [r4, #16]
 800cc82:	462a      	mov	r2, r5
 800cc84:	4639      	mov	r1, r7
 800cc86:	4630      	mov	r0, r6
 800cc88:	47c0      	blx	r8
 800cc8a:	3001      	adds	r0, #1
 800cc8c:	d0aa      	beq.n	800cbe4 <_printf_i+0x12c>
 800cc8e:	6823      	ldr	r3, [r4, #0]
 800cc90:	079b      	lsls	r3, r3, #30
 800cc92:	d413      	bmi.n	800ccbc <_printf_i+0x204>
 800cc94:	68e0      	ldr	r0, [r4, #12]
 800cc96:	9b03      	ldr	r3, [sp, #12]
 800cc98:	4298      	cmp	r0, r3
 800cc9a:	bfb8      	it	lt
 800cc9c:	4618      	movlt	r0, r3
 800cc9e:	e7a3      	b.n	800cbe8 <_printf_i+0x130>
 800cca0:	2301      	movs	r3, #1
 800cca2:	464a      	mov	r2, r9
 800cca4:	4639      	mov	r1, r7
 800cca6:	4630      	mov	r0, r6
 800cca8:	47c0      	blx	r8
 800ccaa:	3001      	adds	r0, #1
 800ccac:	d09a      	beq.n	800cbe4 <_printf_i+0x12c>
 800ccae:	3501      	adds	r5, #1
 800ccb0:	68e3      	ldr	r3, [r4, #12]
 800ccb2:	9a03      	ldr	r2, [sp, #12]
 800ccb4:	1a9b      	subs	r3, r3, r2
 800ccb6:	42ab      	cmp	r3, r5
 800ccb8:	dcf2      	bgt.n	800cca0 <_printf_i+0x1e8>
 800ccba:	e7eb      	b.n	800cc94 <_printf_i+0x1dc>
 800ccbc:	2500      	movs	r5, #0
 800ccbe:	f104 0919 	add.w	r9, r4, #25
 800ccc2:	e7f5      	b.n	800ccb0 <_printf_i+0x1f8>
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d1ac      	bne.n	800cc22 <_printf_i+0x16a>
 800ccc8:	7803      	ldrb	r3, [r0, #0]
 800ccca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ccce:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ccd2:	e76c      	b.n	800cbae <_printf_i+0xf6>
 800ccd4:	080101e6 	.word	0x080101e6
 800ccd8:	080101f7 	.word	0x080101f7

0800ccdc <iprintf>:
 800ccdc:	b40f      	push	{r0, r1, r2, r3}
 800ccde:	4b0a      	ldr	r3, [pc, #40]	; (800cd08 <iprintf+0x2c>)
 800cce0:	b513      	push	{r0, r1, r4, lr}
 800cce2:	681c      	ldr	r4, [r3, #0]
 800cce4:	b124      	cbz	r4, 800ccf0 <iprintf+0x14>
 800cce6:	69a3      	ldr	r3, [r4, #24]
 800cce8:	b913      	cbnz	r3, 800ccf0 <iprintf+0x14>
 800ccea:	4620      	mov	r0, r4
 800ccec:	f001 f8ac 	bl	800de48 <__sinit>
 800ccf0:	ab05      	add	r3, sp, #20
 800ccf2:	9a04      	ldr	r2, [sp, #16]
 800ccf4:	68a1      	ldr	r1, [r4, #8]
 800ccf6:	9301      	str	r3, [sp, #4]
 800ccf8:	4620      	mov	r0, r4
 800ccfa:	f001 fd65 	bl	800e7c8 <_vfiprintf_r>
 800ccfe:	b002      	add	sp, #8
 800cd00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd04:	b004      	add	sp, #16
 800cd06:	4770      	bx	lr
 800cd08:	20000014 	.word	0x20000014

0800cd0c <_puts_r>:
 800cd0c:	b570      	push	{r4, r5, r6, lr}
 800cd0e:	460e      	mov	r6, r1
 800cd10:	4605      	mov	r5, r0
 800cd12:	b118      	cbz	r0, 800cd1c <_puts_r+0x10>
 800cd14:	6983      	ldr	r3, [r0, #24]
 800cd16:	b90b      	cbnz	r3, 800cd1c <_puts_r+0x10>
 800cd18:	f001 f896 	bl	800de48 <__sinit>
 800cd1c:	69ab      	ldr	r3, [r5, #24]
 800cd1e:	68ac      	ldr	r4, [r5, #8]
 800cd20:	b913      	cbnz	r3, 800cd28 <_puts_r+0x1c>
 800cd22:	4628      	mov	r0, r5
 800cd24:	f001 f890 	bl	800de48 <__sinit>
 800cd28:	4b23      	ldr	r3, [pc, #140]	; (800cdb8 <_puts_r+0xac>)
 800cd2a:	429c      	cmp	r4, r3
 800cd2c:	d117      	bne.n	800cd5e <_puts_r+0x52>
 800cd2e:	686c      	ldr	r4, [r5, #4]
 800cd30:	89a3      	ldrh	r3, [r4, #12]
 800cd32:	071b      	lsls	r3, r3, #28
 800cd34:	d51d      	bpl.n	800cd72 <_puts_r+0x66>
 800cd36:	6923      	ldr	r3, [r4, #16]
 800cd38:	b1db      	cbz	r3, 800cd72 <_puts_r+0x66>
 800cd3a:	3e01      	subs	r6, #1
 800cd3c:	68a3      	ldr	r3, [r4, #8]
 800cd3e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cd42:	3b01      	subs	r3, #1
 800cd44:	60a3      	str	r3, [r4, #8]
 800cd46:	b9e9      	cbnz	r1, 800cd84 <_puts_r+0x78>
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	da2e      	bge.n	800cdaa <_puts_r+0x9e>
 800cd4c:	4622      	mov	r2, r4
 800cd4e:	210a      	movs	r1, #10
 800cd50:	4628      	mov	r0, r5
 800cd52:	f000 f883 	bl	800ce5c <__swbuf_r>
 800cd56:	3001      	adds	r0, #1
 800cd58:	d011      	beq.n	800cd7e <_puts_r+0x72>
 800cd5a:	200a      	movs	r0, #10
 800cd5c:	e011      	b.n	800cd82 <_puts_r+0x76>
 800cd5e:	4b17      	ldr	r3, [pc, #92]	; (800cdbc <_puts_r+0xb0>)
 800cd60:	429c      	cmp	r4, r3
 800cd62:	d101      	bne.n	800cd68 <_puts_r+0x5c>
 800cd64:	68ac      	ldr	r4, [r5, #8]
 800cd66:	e7e3      	b.n	800cd30 <_puts_r+0x24>
 800cd68:	4b15      	ldr	r3, [pc, #84]	; (800cdc0 <_puts_r+0xb4>)
 800cd6a:	429c      	cmp	r4, r3
 800cd6c:	bf08      	it	eq
 800cd6e:	68ec      	ldreq	r4, [r5, #12]
 800cd70:	e7de      	b.n	800cd30 <_puts_r+0x24>
 800cd72:	4621      	mov	r1, r4
 800cd74:	4628      	mov	r0, r5
 800cd76:	f000 f8c3 	bl	800cf00 <__swsetup_r>
 800cd7a:	2800      	cmp	r0, #0
 800cd7c:	d0dd      	beq.n	800cd3a <_puts_r+0x2e>
 800cd7e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cd82:	bd70      	pop	{r4, r5, r6, pc}
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	da04      	bge.n	800cd92 <_puts_r+0x86>
 800cd88:	69a2      	ldr	r2, [r4, #24]
 800cd8a:	429a      	cmp	r2, r3
 800cd8c:	dc06      	bgt.n	800cd9c <_puts_r+0x90>
 800cd8e:	290a      	cmp	r1, #10
 800cd90:	d004      	beq.n	800cd9c <_puts_r+0x90>
 800cd92:	6823      	ldr	r3, [r4, #0]
 800cd94:	1c5a      	adds	r2, r3, #1
 800cd96:	6022      	str	r2, [r4, #0]
 800cd98:	7019      	strb	r1, [r3, #0]
 800cd9a:	e7cf      	b.n	800cd3c <_puts_r+0x30>
 800cd9c:	4622      	mov	r2, r4
 800cd9e:	4628      	mov	r0, r5
 800cda0:	f000 f85c 	bl	800ce5c <__swbuf_r>
 800cda4:	3001      	adds	r0, #1
 800cda6:	d1c9      	bne.n	800cd3c <_puts_r+0x30>
 800cda8:	e7e9      	b.n	800cd7e <_puts_r+0x72>
 800cdaa:	6823      	ldr	r3, [r4, #0]
 800cdac:	200a      	movs	r0, #10
 800cdae:	1c5a      	adds	r2, r3, #1
 800cdb0:	6022      	str	r2, [r4, #0]
 800cdb2:	7018      	strb	r0, [r3, #0]
 800cdb4:	e7e5      	b.n	800cd82 <_puts_r+0x76>
 800cdb6:	bf00      	nop
 800cdb8:	08010238 	.word	0x08010238
 800cdbc:	08010258 	.word	0x08010258
 800cdc0:	08010218 	.word	0x08010218

0800cdc4 <puts>:
 800cdc4:	4b02      	ldr	r3, [pc, #8]	; (800cdd0 <puts+0xc>)
 800cdc6:	4601      	mov	r1, r0
 800cdc8:	6818      	ldr	r0, [r3, #0]
 800cdca:	f7ff bf9f 	b.w	800cd0c <_puts_r>
 800cdce:	bf00      	nop
 800cdd0:	20000014 	.word	0x20000014

0800cdd4 <_raise_r>:
 800cdd4:	291f      	cmp	r1, #31
 800cdd6:	b538      	push	{r3, r4, r5, lr}
 800cdd8:	4604      	mov	r4, r0
 800cdda:	460d      	mov	r5, r1
 800cddc:	d904      	bls.n	800cde8 <_raise_r+0x14>
 800cdde:	2316      	movs	r3, #22
 800cde0:	6003      	str	r3, [r0, #0]
 800cde2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cde6:	bd38      	pop	{r3, r4, r5, pc}
 800cde8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cdea:	b112      	cbz	r2, 800cdf2 <_raise_r+0x1e>
 800cdec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cdf0:	b94b      	cbnz	r3, 800ce06 <_raise_r+0x32>
 800cdf2:	4620      	mov	r0, r4
 800cdf4:	f000 f830 	bl	800ce58 <_getpid_r>
 800cdf8:	462a      	mov	r2, r5
 800cdfa:	4601      	mov	r1, r0
 800cdfc:	4620      	mov	r0, r4
 800cdfe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce02:	f000 b817 	b.w	800ce34 <_kill_r>
 800ce06:	2b01      	cmp	r3, #1
 800ce08:	d00a      	beq.n	800ce20 <_raise_r+0x4c>
 800ce0a:	1c59      	adds	r1, r3, #1
 800ce0c:	d103      	bne.n	800ce16 <_raise_r+0x42>
 800ce0e:	2316      	movs	r3, #22
 800ce10:	6003      	str	r3, [r0, #0]
 800ce12:	2001      	movs	r0, #1
 800ce14:	e7e7      	b.n	800cde6 <_raise_r+0x12>
 800ce16:	2400      	movs	r4, #0
 800ce18:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ce1c:	4628      	mov	r0, r5
 800ce1e:	4798      	blx	r3
 800ce20:	2000      	movs	r0, #0
 800ce22:	e7e0      	b.n	800cde6 <_raise_r+0x12>

0800ce24 <raise>:
 800ce24:	4b02      	ldr	r3, [pc, #8]	; (800ce30 <raise+0xc>)
 800ce26:	4601      	mov	r1, r0
 800ce28:	6818      	ldr	r0, [r3, #0]
 800ce2a:	f7ff bfd3 	b.w	800cdd4 <_raise_r>
 800ce2e:	bf00      	nop
 800ce30:	20000014 	.word	0x20000014

0800ce34 <_kill_r>:
 800ce34:	b538      	push	{r3, r4, r5, lr}
 800ce36:	4c07      	ldr	r4, [pc, #28]	; (800ce54 <_kill_r+0x20>)
 800ce38:	2300      	movs	r3, #0
 800ce3a:	4605      	mov	r5, r0
 800ce3c:	4608      	mov	r0, r1
 800ce3e:	4611      	mov	r1, r2
 800ce40:	6023      	str	r3, [r4, #0]
 800ce42:	f7f6 fd71 	bl	8003928 <_kill>
 800ce46:	1c43      	adds	r3, r0, #1
 800ce48:	d102      	bne.n	800ce50 <_kill_r+0x1c>
 800ce4a:	6823      	ldr	r3, [r4, #0]
 800ce4c:	b103      	cbz	r3, 800ce50 <_kill_r+0x1c>
 800ce4e:	602b      	str	r3, [r5, #0]
 800ce50:	bd38      	pop	{r3, r4, r5, pc}
 800ce52:	bf00      	nop
 800ce54:	20005304 	.word	0x20005304

0800ce58 <_getpid_r>:
 800ce58:	f7f6 bd5e 	b.w	8003918 <_getpid>

0800ce5c <__swbuf_r>:
 800ce5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce5e:	460e      	mov	r6, r1
 800ce60:	4614      	mov	r4, r2
 800ce62:	4605      	mov	r5, r0
 800ce64:	b118      	cbz	r0, 800ce6e <__swbuf_r+0x12>
 800ce66:	6983      	ldr	r3, [r0, #24]
 800ce68:	b90b      	cbnz	r3, 800ce6e <__swbuf_r+0x12>
 800ce6a:	f000 ffed 	bl	800de48 <__sinit>
 800ce6e:	4b21      	ldr	r3, [pc, #132]	; (800cef4 <__swbuf_r+0x98>)
 800ce70:	429c      	cmp	r4, r3
 800ce72:	d12a      	bne.n	800ceca <__swbuf_r+0x6e>
 800ce74:	686c      	ldr	r4, [r5, #4]
 800ce76:	69a3      	ldr	r3, [r4, #24]
 800ce78:	60a3      	str	r3, [r4, #8]
 800ce7a:	89a3      	ldrh	r3, [r4, #12]
 800ce7c:	071a      	lsls	r2, r3, #28
 800ce7e:	d52e      	bpl.n	800cede <__swbuf_r+0x82>
 800ce80:	6923      	ldr	r3, [r4, #16]
 800ce82:	b363      	cbz	r3, 800cede <__swbuf_r+0x82>
 800ce84:	6923      	ldr	r3, [r4, #16]
 800ce86:	6820      	ldr	r0, [r4, #0]
 800ce88:	1ac0      	subs	r0, r0, r3
 800ce8a:	6963      	ldr	r3, [r4, #20]
 800ce8c:	b2f6      	uxtb	r6, r6
 800ce8e:	4283      	cmp	r3, r0
 800ce90:	4637      	mov	r7, r6
 800ce92:	dc04      	bgt.n	800ce9e <__swbuf_r+0x42>
 800ce94:	4621      	mov	r1, r4
 800ce96:	4628      	mov	r0, r5
 800ce98:	f000 ff6c 	bl	800dd74 <_fflush_r>
 800ce9c:	bb28      	cbnz	r0, 800ceea <__swbuf_r+0x8e>
 800ce9e:	68a3      	ldr	r3, [r4, #8]
 800cea0:	3b01      	subs	r3, #1
 800cea2:	60a3      	str	r3, [r4, #8]
 800cea4:	6823      	ldr	r3, [r4, #0]
 800cea6:	1c5a      	adds	r2, r3, #1
 800cea8:	6022      	str	r2, [r4, #0]
 800ceaa:	701e      	strb	r6, [r3, #0]
 800ceac:	6963      	ldr	r3, [r4, #20]
 800ceae:	3001      	adds	r0, #1
 800ceb0:	4283      	cmp	r3, r0
 800ceb2:	d004      	beq.n	800cebe <__swbuf_r+0x62>
 800ceb4:	89a3      	ldrh	r3, [r4, #12]
 800ceb6:	07db      	lsls	r3, r3, #31
 800ceb8:	d519      	bpl.n	800ceee <__swbuf_r+0x92>
 800ceba:	2e0a      	cmp	r6, #10
 800cebc:	d117      	bne.n	800ceee <__swbuf_r+0x92>
 800cebe:	4621      	mov	r1, r4
 800cec0:	4628      	mov	r0, r5
 800cec2:	f000 ff57 	bl	800dd74 <_fflush_r>
 800cec6:	b190      	cbz	r0, 800ceee <__swbuf_r+0x92>
 800cec8:	e00f      	b.n	800ceea <__swbuf_r+0x8e>
 800ceca:	4b0b      	ldr	r3, [pc, #44]	; (800cef8 <__swbuf_r+0x9c>)
 800cecc:	429c      	cmp	r4, r3
 800cece:	d101      	bne.n	800ced4 <__swbuf_r+0x78>
 800ced0:	68ac      	ldr	r4, [r5, #8]
 800ced2:	e7d0      	b.n	800ce76 <__swbuf_r+0x1a>
 800ced4:	4b09      	ldr	r3, [pc, #36]	; (800cefc <__swbuf_r+0xa0>)
 800ced6:	429c      	cmp	r4, r3
 800ced8:	bf08      	it	eq
 800ceda:	68ec      	ldreq	r4, [r5, #12]
 800cedc:	e7cb      	b.n	800ce76 <__swbuf_r+0x1a>
 800cede:	4621      	mov	r1, r4
 800cee0:	4628      	mov	r0, r5
 800cee2:	f000 f80d 	bl	800cf00 <__swsetup_r>
 800cee6:	2800      	cmp	r0, #0
 800cee8:	d0cc      	beq.n	800ce84 <__swbuf_r+0x28>
 800ceea:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ceee:	4638      	mov	r0, r7
 800cef0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cef2:	bf00      	nop
 800cef4:	08010238 	.word	0x08010238
 800cef8:	08010258 	.word	0x08010258
 800cefc:	08010218 	.word	0x08010218

0800cf00 <__swsetup_r>:
 800cf00:	4b32      	ldr	r3, [pc, #200]	; (800cfcc <__swsetup_r+0xcc>)
 800cf02:	b570      	push	{r4, r5, r6, lr}
 800cf04:	681d      	ldr	r5, [r3, #0]
 800cf06:	4606      	mov	r6, r0
 800cf08:	460c      	mov	r4, r1
 800cf0a:	b125      	cbz	r5, 800cf16 <__swsetup_r+0x16>
 800cf0c:	69ab      	ldr	r3, [r5, #24]
 800cf0e:	b913      	cbnz	r3, 800cf16 <__swsetup_r+0x16>
 800cf10:	4628      	mov	r0, r5
 800cf12:	f000 ff99 	bl	800de48 <__sinit>
 800cf16:	4b2e      	ldr	r3, [pc, #184]	; (800cfd0 <__swsetup_r+0xd0>)
 800cf18:	429c      	cmp	r4, r3
 800cf1a:	d10f      	bne.n	800cf3c <__swsetup_r+0x3c>
 800cf1c:	686c      	ldr	r4, [r5, #4]
 800cf1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf22:	b29a      	uxth	r2, r3
 800cf24:	0715      	lsls	r5, r2, #28
 800cf26:	d42c      	bmi.n	800cf82 <__swsetup_r+0x82>
 800cf28:	06d0      	lsls	r0, r2, #27
 800cf2a:	d411      	bmi.n	800cf50 <__swsetup_r+0x50>
 800cf2c:	2209      	movs	r2, #9
 800cf2e:	6032      	str	r2, [r6, #0]
 800cf30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf34:	81a3      	strh	r3, [r4, #12]
 800cf36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cf3a:	e03e      	b.n	800cfba <__swsetup_r+0xba>
 800cf3c:	4b25      	ldr	r3, [pc, #148]	; (800cfd4 <__swsetup_r+0xd4>)
 800cf3e:	429c      	cmp	r4, r3
 800cf40:	d101      	bne.n	800cf46 <__swsetup_r+0x46>
 800cf42:	68ac      	ldr	r4, [r5, #8]
 800cf44:	e7eb      	b.n	800cf1e <__swsetup_r+0x1e>
 800cf46:	4b24      	ldr	r3, [pc, #144]	; (800cfd8 <__swsetup_r+0xd8>)
 800cf48:	429c      	cmp	r4, r3
 800cf4a:	bf08      	it	eq
 800cf4c:	68ec      	ldreq	r4, [r5, #12]
 800cf4e:	e7e6      	b.n	800cf1e <__swsetup_r+0x1e>
 800cf50:	0751      	lsls	r1, r2, #29
 800cf52:	d512      	bpl.n	800cf7a <__swsetup_r+0x7a>
 800cf54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cf56:	b141      	cbz	r1, 800cf6a <__swsetup_r+0x6a>
 800cf58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cf5c:	4299      	cmp	r1, r3
 800cf5e:	d002      	beq.n	800cf66 <__swsetup_r+0x66>
 800cf60:	4630      	mov	r0, r6
 800cf62:	f001 fb5f 	bl	800e624 <_free_r>
 800cf66:	2300      	movs	r3, #0
 800cf68:	6363      	str	r3, [r4, #52]	; 0x34
 800cf6a:	89a3      	ldrh	r3, [r4, #12]
 800cf6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cf70:	81a3      	strh	r3, [r4, #12]
 800cf72:	2300      	movs	r3, #0
 800cf74:	6063      	str	r3, [r4, #4]
 800cf76:	6923      	ldr	r3, [r4, #16]
 800cf78:	6023      	str	r3, [r4, #0]
 800cf7a:	89a3      	ldrh	r3, [r4, #12]
 800cf7c:	f043 0308 	orr.w	r3, r3, #8
 800cf80:	81a3      	strh	r3, [r4, #12]
 800cf82:	6923      	ldr	r3, [r4, #16]
 800cf84:	b94b      	cbnz	r3, 800cf9a <__swsetup_r+0x9a>
 800cf86:	89a3      	ldrh	r3, [r4, #12]
 800cf88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cf8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cf90:	d003      	beq.n	800cf9a <__swsetup_r+0x9a>
 800cf92:	4621      	mov	r1, r4
 800cf94:	4630      	mov	r0, r6
 800cf96:	f001 f813 	bl	800dfc0 <__smakebuf_r>
 800cf9a:	89a2      	ldrh	r2, [r4, #12]
 800cf9c:	f012 0301 	ands.w	r3, r2, #1
 800cfa0:	d00c      	beq.n	800cfbc <__swsetup_r+0xbc>
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	60a3      	str	r3, [r4, #8]
 800cfa6:	6963      	ldr	r3, [r4, #20]
 800cfa8:	425b      	negs	r3, r3
 800cfaa:	61a3      	str	r3, [r4, #24]
 800cfac:	6923      	ldr	r3, [r4, #16]
 800cfae:	b953      	cbnz	r3, 800cfc6 <__swsetup_r+0xc6>
 800cfb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfb4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800cfb8:	d1ba      	bne.n	800cf30 <__swsetup_r+0x30>
 800cfba:	bd70      	pop	{r4, r5, r6, pc}
 800cfbc:	0792      	lsls	r2, r2, #30
 800cfbe:	bf58      	it	pl
 800cfc0:	6963      	ldrpl	r3, [r4, #20]
 800cfc2:	60a3      	str	r3, [r4, #8]
 800cfc4:	e7f2      	b.n	800cfac <__swsetup_r+0xac>
 800cfc6:	2000      	movs	r0, #0
 800cfc8:	e7f7      	b.n	800cfba <__swsetup_r+0xba>
 800cfca:	bf00      	nop
 800cfcc:	20000014 	.word	0x20000014
 800cfd0:	08010238 	.word	0x08010238
 800cfd4:	08010258 	.word	0x08010258
 800cfd8:	08010218 	.word	0x08010218

0800cfdc <quorem>:
 800cfdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfe0:	6903      	ldr	r3, [r0, #16]
 800cfe2:	690c      	ldr	r4, [r1, #16]
 800cfe4:	42a3      	cmp	r3, r4
 800cfe6:	4680      	mov	r8, r0
 800cfe8:	f2c0 8082 	blt.w	800d0f0 <quorem+0x114>
 800cfec:	3c01      	subs	r4, #1
 800cfee:	f101 0714 	add.w	r7, r1, #20
 800cff2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800cff6:	f100 0614 	add.w	r6, r0, #20
 800cffa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800cffe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800d002:	eb06 030c 	add.w	r3, r6, ip
 800d006:	3501      	adds	r5, #1
 800d008:	eb07 090c 	add.w	r9, r7, ip
 800d00c:	9301      	str	r3, [sp, #4]
 800d00e:	fbb0 f5f5 	udiv	r5, r0, r5
 800d012:	b395      	cbz	r5, 800d07a <quorem+0x9e>
 800d014:	f04f 0a00 	mov.w	sl, #0
 800d018:	4638      	mov	r0, r7
 800d01a:	46b6      	mov	lr, r6
 800d01c:	46d3      	mov	fp, sl
 800d01e:	f850 2b04 	ldr.w	r2, [r0], #4
 800d022:	b293      	uxth	r3, r2
 800d024:	fb05 a303 	mla	r3, r5, r3, sl
 800d028:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d02c:	b29b      	uxth	r3, r3
 800d02e:	ebab 0303 	sub.w	r3, fp, r3
 800d032:	0c12      	lsrs	r2, r2, #16
 800d034:	f8de b000 	ldr.w	fp, [lr]
 800d038:	fb05 a202 	mla	r2, r5, r2, sl
 800d03c:	fa13 f38b 	uxtah	r3, r3, fp
 800d040:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800d044:	fa1f fb82 	uxth.w	fp, r2
 800d048:	f8de 2000 	ldr.w	r2, [lr]
 800d04c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800d050:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d054:	b29b      	uxth	r3, r3
 800d056:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d05a:	4581      	cmp	r9, r0
 800d05c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800d060:	f84e 3b04 	str.w	r3, [lr], #4
 800d064:	d2db      	bcs.n	800d01e <quorem+0x42>
 800d066:	f856 300c 	ldr.w	r3, [r6, ip]
 800d06a:	b933      	cbnz	r3, 800d07a <quorem+0x9e>
 800d06c:	9b01      	ldr	r3, [sp, #4]
 800d06e:	3b04      	subs	r3, #4
 800d070:	429e      	cmp	r6, r3
 800d072:	461a      	mov	r2, r3
 800d074:	d330      	bcc.n	800d0d8 <quorem+0xfc>
 800d076:	f8c8 4010 	str.w	r4, [r8, #16]
 800d07a:	4640      	mov	r0, r8
 800d07c:	f001 f9fe 	bl	800e47c <__mcmp>
 800d080:	2800      	cmp	r0, #0
 800d082:	db25      	blt.n	800d0d0 <quorem+0xf4>
 800d084:	3501      	adds	r5, #1
 800d086:	4630      	mov	r0, r6
 800d088:	f04f 0c00 	mov.w	ip, #0
 800d08c:	f857 2b04 	ldr.w	r2, [r7], #4
 800d090:	f8d0 e000 	ldr.w	lr, [r0]
 800d094:	b293      	uxth	r3, r2
 800d096:	ebac 0303 	sub.w	r3, ip, r3
 800d09a:	0c12      	lsrs	r2, r2, #16
 800d09c:	fa13 f38e 	uxtah	r3, r3, lr
 800d0a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d0a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d0a8:	b29b      	uxth	r3, r3
 800d0aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d0ae:	45b9      	cmp	r9, r7
 800d0b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d0b4:	f840 3b04 	str.w	r3, [r0], #4
 800d0b8:	d2e8      	bcs.n	800d08c <quorem+0xb0>
 800d0ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800d0be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800d0c2:	b92a      	cbnz	r2, 800d0d0 <quorem+0xf4>
 800d0c4:	3b04      	subs	r3, #4
 800d0c6:	429e      	cmp	r6, r3
 800d0c8:	461a      	mov	r2, r3
 800d0ca:	d30b      	bcc.n	800d0e4 <quorem+0x108>
 800d0cc:	f8c8 4010 	str.w	r4, [r8, #16]
 800d0d0:	4628      	mov	r0, r5
 800d0d2:	b003      	add	sp, #12
 800d0d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0d8:	6812      	ldr	r2, [r2, #0]
 800d0da:	3b04      	subs	r3, #4
 800d0dc:	2a00      	cmp	r2, #0
 800d0de:	d1ca      	bne.n	800d076 <quorem+0x9a>
 800d0e0:	3c01      	subs	r4, #1
 800d0e2:	e7c5      	b.n	800d070 <quorem+0x94>
 800d0e4:	6812      	ldr	r2, [r2, #0]
 800d0e6:	3b04      	subs	r3, #4
 800d0e8:	2a00      	cmp	r2, #0
 800d0ea:	d1ef      	bne.n	800d0cc <quorem+0xf0>
 800d0ec:	3c01      	subs	r4, #1
 800d0ee:	e7ea      	b.n	800d0c6 <quorem+0xea>
 800d0f0:	2000      	movs	r0, #0
 800d0f2:	e7ee      	b.n	800d0d2 <quorem+0xf6>
 800d0f4:	0000      	movs	r0, r0
	...

0800d0f8 <_dtoa_r>:
 800d0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0fc:	ec57 6b10 	vmov	r6, r7, d0
 800d100:	b097      	sub	sp, #92	; 0x5c
 800d102:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d104:	9106      	str	r1, [sp, #24]
 800d106:	4604      	mov	r4, r0
 800d108:	920b      	str	r2, [sp, #44]	; 0x2c
 800d10a:	9312      	str	r3, [sp, #72]	; 0x48
 800d10c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d110:	e9cd 6700 	strd	r6, r7, [sp]
 800d114:	b93d      	cbnz	r5, 800d126 <_dtoa_r+0x2e>
 800d116:	2010      	movs	r0, #16
 800d118:	f000 ff92 	bl	800e040 <malloc>
 800d11c:	6260      	str	r0, [r4, #36]	; 0x24
 800d11e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d122:	6005      	str	r5, [r0, #0]
 800d124:	60c5      	str	r5, [r0, #12]
 800d126:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d128:	6819      	ldr	r1, [r3, #0]
 800d12a:	b151      	cbz	r1, 800d142 <_dtoa_r+0x4a>
 800d12c:	685a      	ldr	r2, [r3, #4]
 800d12e:	604a      	str	r2, [r1, #4]
 800d130:	2301      	movs	r3, #1
 800d132:	4093      	lsls	r3, r2
 800d134:	608b      	str	r3, [r1, #8]
 800d136:	4620      	mov	r0, r4
 800d138:	f000 ffbe 	bl	800e0b8 <_Bfree>
 800d13c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d13e:	2200      	movs	r2, #0
 800d140:	601a      	str	r2, [r3, #0]
 800d142:	1e3b      	subs	r3, r7, #0
 800d144:	bfbb      	ittet	lt
 800d146:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d14a:	9301      	strlt	r3, [sp, #4]
 800d14c:	2300      	movge	r3, #0
 800d14e:	2201      	movlt	r2, #1
 800d150:	bfac      	ite	ge
 800d152:	f8c8 3000 	strge.w	r3, [r8]
 800d156:	f8c8 2000 	strlt.w	r2, [r8]
 800d15a:	4baf      	ldr	r3, [pc, #700]	; (800d418 <_dtoa_r+0x320>)
 800d15c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d160:	ea33 0308 	bics.w	r3, r3, r8
 800d164:	d114      	bne.n	800d190 <_dtoa_r+0x98>
 800d166:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d168:	f242 730f 	movw	r3, #9999	; 0x270f
 800d16c:	6013      	str	r3, [r2, #0]
 800d16e:	9b00      	ldr	r3, [sp, #0]
 800d170:	b923      	cbnz	r3, 800d17c <_dtoa_r+0x84>
 800d172:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800d176:	2800      	cmp	r0, #0
 800d178:	f000 8542 	beq.w	800dc00 <_dtoa_r+0xb08>
 800d17c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d17e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800d42c <_dtoa_r+0x334>
 800d182:	2b00      	cmp	r3, #0
 800d184:	f000 8544 	beq.w	800dc10 <_dtoa_r+0xb18>
 800d188:	f10b 0303 	add.w	r3, fp, #3
 800d18c:	f000 bd3e 	b.w	800dc0c <_dtoa_r+0xb14>
 800d190:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d194:	2200      	movs	r2, #0
 800d196:	2300      	movs	r3, #0
 800d198:	4630      	mov	r0, r6
 800d19a:	4639      	mov	r1, r7
 800d19c:	f7f3 fcbc 	bl	8000b18 <__aeabi_dcmpeq>
 800d1a0:	4681      	mov	r9, r0
 800d1a2:	b168      	cbz	r0, 800d1c0 <_dtoa_r+0xc8>
 800d1a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d1a6:	2301      	movs	r3, #1
 800d1a8:	6013      	str	r3, [r2, #0]
 800d1aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	f000 8524 	beq.w	800dbfa <_dtoa_r+0xb02>
 800d1b2:	4b9a      	ldr	r3, [pc, #616]	; (800d41c <_dtoa_r+0x324>)
 800d1b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d1b6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800d1ba:	6013      	str	r3, [r2, #0]
 800d1bc:	f000 bd28 	b.w	800dc10 <_dtoa_r+0xb18>
 800d1c0:	aa14      	add	r2, sp, #80	; 0x50
 800d1c2:	a915      	add	r1, sp, #84	; 0x54
 800d1c4:	ec47 6b10 	vmov	d0, r6, r7
 800d1c8:	4620      	mov	r0, r4
 800d1ca:	f001 f9ce 	bl	800e56a <__d2b>
 800d1ce:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800d1d2:	9004      	str	r0, [sp, #16]
 800d1d4:	2d00      	cmp	r5, #0
 800d1d6:	d07c      	beq.n	800d2d2 <_dtoa_r+0x1da>
 800d1d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d1dc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800d1e0:	46b2      	mov	sl, r6
 800d1e2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800d1e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d1ea:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	4b8b      	ldr	r3, [pc, #556]	; (800d420 <_dtoa_r+0x328>)
 800d1f2:	4650      	mov	r0, sl
 800d1f4:	4659      	mov	r1, fp
 800d1f6:	f7f3 f86f 	bl	80002d8 <__aeabi_dsub>
 800d1fa:	a381      	add	r3, pc, #516	; (adr r3, 800d400 <_dtoa_r+0x308>)
 800d1fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d200:	f7f3 fa22 	bl	8000648 <__aeabi_dmul>
 800d204:	a380      	add	r3, pc, #512	; (adr r3, 800d408 <_dtoa_r+0x310>)
 800d206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d20a:	f7f3 f867 	bl	80002dc <__adddf3>
 800d20e:	4606      	mov	r6, r0
 800d210:	4628      	mov	r0, r5
 800d212:	460f      	mov	r7, r1
 800d214:	f7f3 f9ae 	bl	8000574 <__aeabi_i2d>
 800d218:	a37d      	add	r3, pc, #500	; (adr r3, 800d410 <_dtoa_r+0x318>)
 800d21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d21e:	f7f3 fa13 	bl	8000648 <__aeabi_dmul>
 800d222:	4602      	mov	r2, r0
 800d224:	460b      	mov	r3, r1
 800d226:	4630      	mov	r0, r6
 800d228:	4639      	mov	r1, r7
 800d22a:	f7f3 f857 	bl	80002dc <__adddf3>
 800d22e:	4606      	mov	r6, r0
 800d230:	460f      	mov	r7, r1
 800d232:	f7f3 fcb9 	bl	8000ba8 <__aeabi_d2iz>
 800d236:	2200      	movs	r2, #0
 800d238:	4682      	mov	sl, r0
 800d23a:	2300      	movs	r3, #0
 800d23c:	4630      	mov	r0, r6
 800d23e:	4639      	mov	r1, r7
 800d240:	f7f3 fc74 	bl	8000b2c <__aeabi_dcmplt>
 800d244:	b148      	cbz	r0, 800d25a <_dtoa_r+0x162>
 800d246:	4650      	mov	r0, sl
 800d248:	f7f3 f994 	bl	8000574 <__aeabi_i2d>
 800d24c:	4632      	mov	r2, r6
 800d24e:	463b      	mov	r3, r7
 800d250:	f7f3 fc62 	bl	8000b18 <__aeabi_dcmpeq>
 800d254:	b908      	cbnz	r0, 800d25a <_dtoa_r+0x162>
 800d256:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d25a:	f1ba 0f16 	cmp.w	sl, #22
 800d25e:	d859      	bhi.n	800d314 <_dtoa_r+0x21c>
 800d260:	4970      	ldr	r1, [pc, #448]	; (800d424 <_dtoa_r+0x32c>)
 800d262:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800d266:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d26a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d26e:	f7f3 fc7b 	bl	8000b68 <__aeabi_dcmpgt>
 800d272:	2800      	cmp	r0, #0
 800d274:	d050      	beq.n	800d318 <_dtoa_r+0x220>
 800d276:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d27a:	2300      	movs	r3, #0
 800d27c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d27e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d280:	1b5d      	subs	r5, r3, r5
 800d282:	f1b5 0801 	subs.w	r8, r5, #1
 800d286:	bf49      	itett	mi
 800d288:	f1c5 0301 	rsbmi	r3, r5, #1
 800d28c:	2300      	movpl	r3, #0
 800d28e:	9305      	strmi	r3, [sp, #20]
 800d290:	f04f 0800 	movmi.w	r8, #0
 800d294:	bf58      	it	pl
 800d296:	9305      	strpl	r3, [sp, #20]
 800d298:	f1ba 0f00 	cmp.w	sl, #0
 800d29c:	db3e      	blt.n	800d31c <_dtoa_r+0x224>
 800d29e:	2300      	movs	r3, #0
 800d2a0:	44d0      	add	r8, sl
 800d2a2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800d2a6:	9307      	str	r3, [sp, #28]
 800d2a8:	9b06      	ldr	r3, [sp, #24]
 800d2aa:	2b09      	cmp	r3, #9
 800d2ac:	f200 8090 	bhi.w	800d3d0 <_dtoa_r+0x2d8>
 800d2b0:	2b05      	cmp	r3, #5
 800d2b2:	bfc4      	itt	gt
 800d2b4:	3b04      	subgt	r3, #4
 800d2b6:	9306      	strgt	r3, [sp, #24]
 800d2b8:	9b06      	ldr	r3, [sp, #24]
 800d2ba:	f1a3 0302 	sub.w	r3, r3, #2
 800d2be:	bfcc      	ite	gt
 800d2c0:	2500      	movgt	r5, #0
 800d2c2:	2501      	movle	r5, #1
 800d2c4:	2b03      	cmp	r3, #3
 800d2c6:	f200 808f 	bhi.w	800d3e8 <_dtoa_r+0x2f0>
 800d2ca:	e8df f003 	tbb	[pc, r3]
 800d2ce:	7f7d      	.short	0x7f7d
 800d2d0:	7131      	.short	0x7131
 800d2d2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800d2d6:	441d      	add	r5, r3
 800d2d8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800d2dc:	2820      	cmp	r0, #32
 800d2de:	dd13      	ble.n	800d308 <_dtoa_r+0x210>
 800d2e0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800d2e4:	9b00      	ldr	r3, [sp, #0]
 800d2e6:	fa08 f800 	lsl.w	r8, r8, r0
 800d2ea:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800d2ee:	fa23 f000 	lsr.w	r0, r3, r0
 800d2f2:	ea48 0000 	orr.w	r0, r8, r0
 800d2f6:	f7f3 f92d 	bl	8000554 <__aeabi_ui2d>
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	4682      	mov	sl, r0
 800d2fe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800d302:	3d01      	subs	r5, #1
 800d304:	9313      	str	r3, [sp, #76]	; 0x4c
 800d306:	e772      	b.n	800d1ee <_dtoa_r+0xf6>
 800d308:	9b00      	ldr	r3, [sp, #0]
 800d30a:	f1c0 0020 	rsb	r0, r0, #32
 800d30e:	fa03 f000 	lsl.w	r0, r3, r0
 800d312:	e7f0      	b.n	800d2f6 <_dtoa_r+0x1fe>
 800d314:	2301      	movs	r3, #1
 800d316:	e7b1      	b.n	800d27c <_dtoa_r+0x184>
 800d318:	900f      	str	r0, [sp, #60]	; 0x3c
 800d31a:	e7b0      	b.n	800d27e <_dtoa_r+0x186>
 800d31c:	9b05      	ldr	r3, [sp, #20]
 800d31e:	eba3 030a 	sub.w	r3, r3, sl
 800d322:	9305      	str	r3, [sp, #20]
 800d324:	f1ca 0300 	rsb	r3, sl, #0
 800d328:	9307      	str	r3, [sp, #28]
 800d32a:	2300      	movs	r3, #0
 800d32c:	930e      	str	r3, [sp, #56]	; 0x38
 800d32e:	e7bb      	b.n	800d2a8 <_dtoa_r+0x1b0>
 800d330:	2301      	movs	r3, #1
 800d332:	930a      	str	r3, [sp, #40]	; 0x28
 800d334:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d336:	2b00      	cmp	r3, #0
 800d338:	dd59      	ble.n	800d3ee <_dtoa_r+0x2f6>
 800d33a:	9302      	str	r3, [sp, #8]
 800d33c:	4699      	mov	r9, r3
 800d33e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d340:	2200      	movs	r2, #0
 800d342:	6072      	str	r2, [r6, #4]
 800d344:	2204      	movs	r2, #4
 800d346:	f102 0014 	add.w	r0, r2, #20
 800d34a:	4298      	cmp	r0, r3
 800d34c:	6871      	ldr	r1, [r6, #4]
 800d34e:	d953      	bls.n	800d3f8 <_dtoa_r+0x300>
 800d350:	4620      	mov	r0, r4
 800d352:	f000 fe7d 	bl	800e050 <_Balloc>
 800d356:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d358:	6030      	str	r0, [r6, #0]
 800d35a:	f1b9 0f0e 	cmp.w	r9, #14
 800d35e:	f8d3 b000 	ldr.w	fp, [r3]
 800d362:	f200 80e6 	bhi.w	800d532 <_dtoa_r+0x43a>
 800d366:	2d00      	cmp	r5, #0
 800d368:	f000 80e3 	beq.w	800d532 <_dtoa_r+0x43a>
 800d36c:	ed9d 7b00 	vldr	d7, [sp]
 800d370:	f1ba 0f00 	cmp.w	sl, #0
 800d374:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800d378:	dd74      	ble.n	800d464 <_dtoa_r+0x36c>
 800d37a:	4a2a      	ldr	r2, [pc, #168]	; (800d424 <_dtoa_r+0x32c>)
 800d37c:	f00a 030f 	and.w	r3, sl, #15
 800d380:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d384:	ed93 7b00 	vldr	d7, [r3]
 800d388:	ea4f 162a 	mov.w	r6, sl, asr #4
 800d38c:	06f0      	lsls	r0, r6, #27
 800d38e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800d392:	d565      	bpl.n	800d460 <_dtoa_r+0x368>
 800d394:	4b24      	ldr	r3, [pc, #144]	; (800d428 <_dtoa_r+0x330>)
 800d396:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d39a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d39e:	f7f3 fa7d 	bl	800089c <__aeabi_ddiv>
 800d3a2:	e9cd 0100 	strd	r0, r1, [sp]
 800d3a6:	f006 060f 	and.w	r6, r6, #15
 800d3aa:	2503      	movs	r5, #3
 800d3ac:	4f1e      	ldr	r7, [pc, #120]	; (800d428 <_dtoa_r+0x330>)
 800d3ae:	e04c      	b.n	800d44a <_dtoa_r+0x352>
 800d3b0:	2301      	movs	r3, #1
 800d3b2:	930a      	str	r3, [sp, #40]	; 0x28
 800d3b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3b6:	4453      	add	r3, sl
 800d3b8:	f103 0901 	add.w	r9, r3, #1
 800d3bc:	9302      	str	r3, [sp, #8]
 800d3be:	464b      	mov	r3, r9
 800d3c0:	2b01      	cmp	r3, #1
 800d3c2:	bfb8      	it	lt
 800d3c4:	2301      	movlt	r3, #1
 800d3c6:	e7ba      	b.n	800d33e <_dtoa_r+0x246>
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	e7b2      	b.n	800d332 <_dtoa_r+0x23a>
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	e7f0      	b.n	800d3b2 <_dtoa_r+0x2ba>
 800d3d0:	2501      	movs	r5, #1
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	9306      	str	r3, [sp, #24]
 800d3d6:	950a      	str	r5, [sp, #40]	; 0x28
 800d3d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d3dc:	9302      	str	r3, [sp, #8]
 800d3de:	4699      	mov	r9, r3
 800d3e0:	2200      	movs	r2, #0
 800d3e2:	2312      	movs	r3, #18
 800d3e4:	920b      	str	r2, [sp, #44]	; 0x2c
 800d3e6:	e7aa      	b.n	800d33e <_dtoa_r+0x246>
 800d3e8:	2301      	movs	r3, #1
 800d3ea:	930a      	str	r3, [sp, #40]	; 0x28
 800d3ec:	e7f4      	b.n	800d3d8 <_dtoa_r+0x2e0>
 800d3ee:	2301      	movs	r3, #1
 800d3f0:	9302      	str	r3, [sp, #8]
 800d3f2:	4699      	mov	r9, r3
 800d3f4:	461a      	mov	r2, r3
 800d3f6:	e7f5      	b.n	800d3e4 <_dtoa_r+0x2ec>
 800d3f8:	3101      	adds	r1, #1
 800d3fa:	6071      	str	r1, [r6, #4]
 800d3fc:	0052      	lsls	r2, r2, #1
 800d3fe:	e7a2      	b.n	800d346 <_dtoa_r+0x24e>
 800d400:	636f4361 	.word	0x636f4361
 800d404:	3fd287a7 	.word	0x3fd287a7
 800d408:	8b60c8b3 	.word	0x8b60c8b3
 800d40c:	3fc68a28 	.word	0x3fc68a28
 800d410:	509f79fb 	.word	0x509f79fb
 800d414:	3fd34413 	.word	0x3fd34413
 800d418:	7ff00000 	.word	0x7ff00000
 800d41c:	080101e5 	.word	0x080101e5
 800d420:	3ff80000 	.word	0x3ff80000
 800d424:	080102a0 	.word	0x080102a0
 800d428:	08010278 	.word	0x08010278
 800d42c:	08010211 	.word	0x08010211
 800d430:	07f1      	lsls	r1, r6, #31
 800d432:	d508      	bpl.n	800d446 <_dtoa_r+0x34e>
 800d434:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d438:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d43c:	f7f3 f904 	bl	8000648 <__aeabi_dmul>
 800d440:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d444:	3501      	adds	r5, #1
 800d446:	1076      	asrs	r6, r6, #1
 800d448:	3708      	adds	r7, #8
 800d44a:	2e00      	cmp	r6, #0
 800d44c:	d1f0      	bne.n	800d430 <_dtoa_r+0x338>
 800d44e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d452:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d456:	f7f3 fa21 	bl	800089c <__aeabi_ddiv>
 800d45a:	e9cd 0100 	strd	r0, r1, [sp]
 800d45e:	e01a      	b.n	800d496 <_dtoa_r+0x39e>
 800d460:	2502      	movs	r5, #2
 800d462:	e7a3      	b.n	800d3ac <_dtoa_r+0x2b4>
 800d464:	f000 80a0 	beq.w	800d5a8 <_dtoa_r+0x4b0>
 800d468:	f1ca 0600 	rsb	r6, sl, #0
 800d46c:	4b9f      	ldr	r3, [pc, #636]	; (800d6ec <_dtoa_r+0x5f4>)
 800d46e:	4fa0      	ldr	r7, [pc, #640]	; (800d6f0 <_dtoa_r+0x5f8>)
 800d470:	f006 020f 	and.w	r2, r6, #15
 800d474:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d47c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d480:	f7f3 f8e2 	bl	8000648 <__aeabi_dmul>
 800d484:	e9cd 0100 	strd	r0, r1, [sp]
 800d488:	1136      	asrs	r6, r6, #4
 800d48a:	2300      	movs	r3, #0
 800d48c:	2502      	movs	r5, #2
 800d48e:	2e00      	cmp	r6, #0
 800d490:	d17f      	bne.n	800d592 <_dtoa_r+0x49a>
 800d492:	2b00      	cmp	r3, #0
 800d494:	d1e1      	bne.n	800d45a <_dtoa_r+0x362>
 800d496:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d498:	2b00      	cmp	r3, #0
 800d49a:	f000 8087 	beq.w	800d5ac <_dtoa_r+0x4b4>
 800d49e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d4a2:	2200      	movs	r2, #0
 800d4a4:	4b93      	ldr	r3, [pc, #588]	; (800d6f4 <_dtoa_r+0x5fc>)
 800d4a6:	4630      	mov	r0, r6
 800d4a8:	4639      	mov	r1, r7
 800d4aa:	f7f3 fb3f 	bl	8000b2c <__aeabi_dcmplt>
 800d4ae:	2800      	cmp	r0, #0
 800d4b0:	d07c      	beq.n	800d5ac <_dtoa_r+0x4b4>
 800d4b2:	f1b9 0f00 	cmp.w	r9, #0
 800d4b6:	d079      	beq.n	800d5ac <_dtoa_r+0x4b4>
 800d4b8:	9b02      	ldr	r3, [sp, #8]
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	dd35      	ble.n	800d52a <_dtoa_r+0x432>
 800d4be:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800d4c2:	9308      	str	r3, [sp, #32]
 800d4c4:	4639      	mov	r1, r7
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	4b8b      	ldr	r3, [pc, #556]	; (800d6f8 <_dtoa_r+0x600>)
 800d4ca:	4630      	mov	r0, r6
 800d4cc:	f7f3 f8bc 	bl	8000648 <__aeabi_dmul>
 800d4d0:	e9cd 0100 	strd	r0, r1, [sp]
 800d4d4:	9f02      	ldr	r7, [sp, #8]
 800d4d6:	3501      	adds	r5, #1
 800d4d8:	4628      	mov	r0, r5
 800d4da:	f7f3 f84b 	bl	8000574 <__aeabi_i2d>
 800d4de:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d4e2:	f7f3 f8b1 	bl	8000648 <__aeabi_dmul>
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	4b84      	ldr	r3, [pc, #528]	; (800d6fc <_dtoa_r+0x604>)
 800d4ea:	f7f2 fef7 	bl	80002dc <__adddf3>
 800d4ee:	4605      	mov	r5, r0
 800d4f0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800d4f4:	2f00      	cmp	r7, #0
 800d4f6:	d15d      	bne.n	800d5b4 <_dtoa_r+0x4bc>
 800d4f8:	2200      	movs	r2, #0
 800d4fa:	4b81      	ldr	r3, [pc, #516]	; (800d700 <_dtoa_r+0x608>)
 800d4fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d500:	f7f2 feea 	bl	80002d8 <__aeabi_dsub>
 800d504:	462a      	mov	r2, r5
 800d506:	4633      	mov	r3, r6
 800d508:	e9cd 0100 	strd	r0, r1, [sp]
 800d50c:	f7f3 fb2c 	bl	8000b68 <__aeabi_dcmpgt>
 800d510:	2800      	cmp	r0, #0
 800d512:	f040 8288 	bne.w	800da26 <_dtoa_r+0x92e>
 800d516:	462a      	mov	r2, r5
 800d518:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800d51c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d520:	f7f3 fb04 	bl	8000b2c <__aeabi_dcmplt>
 800d524:	2800      	cmp	r0, #0
 800d526:	f040 827c 	bne.w	800da22 <_dtoa_r+0x92a>
 800d52a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d52e:	e9cd 2300 	strd	r2, r3, [sp]
 800d532:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d534:	2b00      	cmp	r3, #0
 800d536:	f2c0 8150 	blt.w	800d7da <_dtoa_r+0x6e2>
 800d53a:	f1ba 0f0e 	cmp.w	sl, #14
 800d53e:	f300 814c 	bgt.w	800d7da <_dtoa_r+0x6e2>
 800d542:	4b6a      	ldr	r3, [pc, #424]	; (800d6ec <_dtoa_r+0x5f4>)
 800d544:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d548:	ed93 7b00 	vldr	d7, [r3]
 800d54c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d54e:	2b00      	cmp	r3, #0
 800d550:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d554:	f280 80d8 	bge.w	800d708 <_dtoa_r+0x610>
 800d558:	f1b9 0f00 	cmp.w	r9, #0
 800d55c:	f300 80d4 	bgt.w	800d708 <_dtoa_r+0x610>
 800d560:	f040 825e 	bne.w	800da20 <_dtoa_r+0x928>
 800d564:	2200      	movs	r2, #0
 800d566:	4b66      	ldr	r3, [pc, #408]	; (800d700 <_dtoa_r+0x608>)
 800d568:	ec51 0b17 	vmov	r0, r1, d7
 800d56c:	f7f3 f86c 	bl	8000648 <__aeabi_dmul>
 800d570:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d574:	f7f3 faee 	bl	8000b54 <__aeabi_dcmpge>
 800d578:	464f      	mov	r7, r9
 800d57a:	464e      	mov	r6, r9
 800d57c:	2800      	cmp	r0, #0
 800d57e:	f040 8234 	bne.w	800d9ea <_dtoa_r+0x8f2>
 800d582:	2331      	movs	r3, #49	; 0x31
 800d584:	f10b 0501 	add.w	r5, fp, #1
 800d588:	f88b 3000 	strb.w	r3, [fp]
 800d58c:	f10a 0a01 	add.w	sl, sl, #1
 800d590:	e22f      	b.n	800d9f2 <_dtoa_r+0x8fa>
 800d592:	07f2      	lsls	r2, r6, #31
 800d594:	d505      	bpl.n	800d5a2 <_dtoa_r+0x4aa>
 800d596:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d59a:	f7f3 f855 	bl	8000648 <__aeabi_dmul>
 800d59e:	3501      	adds	r5, #1
 800d5a0:	2301      	movs	r3, #1
 800d5a2:	1076      	asrs	r6, r6, #1
 800d5a4:	3708      	adds	r7, #8
 800d5a6:	e772      	b.n	800d48e <_dtoa_r+0x396>
 800d5a8:	2502      	movs	r5, #2
 800d5aa:	e774      	b.n	800d496 <_dtoa_r+0x39e>
 800d5ac:	f8cd a020 	str.w	sl, [sp, #32]
 800d5b0:	464f      	mov	r7, r9
 800d5b2:	e791      	b.n	800d4d8 <_dtoa_r+0x3e0>
 800d5b4:	4b4d      	ldr	r3, [pc, #308]	; (800d6ec <_dtoa_r+0x5f4>)
 800d5b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d5ba:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800d5be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d047      	beq.n	800d654 <_dtoa_r+0x55c>
 800d5c4:	4602      	mov	r2, r0
 800d5c6:	460b      	mov	r3, r1
 800d5c8:	2000      	movs	r0, #0
 800d5ca:	494e      	ldr	r1, [pc, #312]	; (800d704 <_dtoa_r+0x60c>)
 800d5cc:	f7f3 f966 	bl	800089c <__aeabi_ddiv>
 800d5d0:	462a      	mov	r2, r5
 800d5d2:	4633      	mov	r3, r6
 800d5d4:	f7f2 fe80 	bl	80002d8 <__aeabi_dsub>
 800d5d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d5dc:	465d      	mov	r5, fp
 800d5de:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d5e2:	f7f3 fae1 	bl	8000ba8 <__aeabi_d2iz>
 800d5e6:	4606      	mov	r6, r0
 800d5e8:	f7f2 ffc4 	bl	8000574 <__aeabi_i2d>
 800d5ec:	4602      	mov	r2, r0
 800d5ee:	460b      	mov	r3, r1
 800d5f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d5f4:	f7f2 fe70 	bl	80002d8 <__aeabi_dsub>
 800d5f8:	3630      	adds	r6, #48	; 0x30
 800d5fa:	f805 6b01 	strb.w	r6, [r5], #1
 800d5fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d602:	e9cd 0100 	strd	r0, r1, [sp]
 800d606:	f7f3 fa91 	bl	8000b2c <__aeabi_dcmplt>
 800d60a:	2800      	cmp	r0, #0
 800d60c:	d163      	bne.n	800d6d6 <_dtoa_r+0x5de>
 800d60e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d612:	2000      	movs	r0, #0
 800d614:	4937      	ldr	r1, [pc, #220]	; (800d6f4 <_dtoa_r+0x5fc>)
 800d616:	f7f2 fe5f 	bl	80002d8 <__aeabi_dsub>
 800d61a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d61e:	f7f3 fa85 	bl	8000b2c <__aeabi_dcmplt>
 800d622:	2800      	cmp	r0, #0
 800d624:	f040 80b7 	bne.w	800d796 <_dtoa_r+0x69e>
 800d628:	eba5 030b 	sub.w	r3, r5, fp
 800d62c:	429f      	cmp	r7, r3
 800d62e:	f77f af7c 	ble.w	800d52a <_dtoa_r+0x432>
 800d632:	2200      	movs	r2, #0
 800d634:	4b30      	ldr	r3, [pc, #192]	; (800d6f8 <_dtoa_r+0x600>)
 800d636:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d63a:	f7f3 f805 	bl	8000648 <__aeabi_dmul>
 800d63e:	2200      	movs	r2, #0
 800d640:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d644:	4b2c      	ldr	r3, [pc, #176]	; (800d6f8 <_dtoa_r+0x600>)
 800d646:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d64a:	f7f2 fffd 	bl	8000648 <__aeabi_dmul>
 800d64e:	e9cd 0100 	strd	r0, r1, [sp]
 800d652:	e7c4      	b.n	800d5de <_dtoa_r+0x4e6>
 800d654:	462a      	mov	r2, r5
 800d656:	4633      	mov	r3, r6
 800d658:	f7f2 fff6 	bl	8000648 <__aeabi_dmul>
 800d65c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d660:	eb0b 0507 	add.w	r5, fp, r7
 800d664:	465e      	mov	r6, fp
 800d666:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d66a:	f7f3 fa9d 	bl	8000ba8 <__aeabi_d2iz>
 800d66e:	4607      	mov	r7, r0
 800d670:	f7f2 ff80 	bl	8000574 <__aeabi_i2d>
 800d674:	3730      	adds	r7, #48	; 0x30
 800d676:	4602      	mov	r2, r0
 800d678:	460b      	mov	r3, r1
 800d67a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d67e:	f7f2 fe2b 	bl	80002d8 <__aeabi_dsub>
 800d682:	f806 7b01 	strb.w	r7, [r6], #1
 800d686:	42ae      	cmp	r6, r5
 800d688:	e9cd 0100 	strd	r0, r1, [sp]
 800d68c:	f04f 0200 	mov.w	r2, #0
 800d690:	d126      	bne.n	800d6e0 <_dtoa_r+0x5e8>
 800d692:	4b1c      	ldr	r3, [pc, #112]	; (800d704 <_dtoa_r+0x60c>)
 800d694:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d698:	f7f2 fe20 	bl	80002dc <__adddf3>
 800d69c:	4602      	mov	r2, r0
 800d69e:	460b      	mov	r3, r1
 800d6a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d6a4:	f7f3 fa60 	bl	8000b68 <__aeabi_dcmpgt>
 800d6a8:	2800      	cmp	r0, #0
 800d6aa:	d174      	bne.n	800d796 <_dtoa_r+0x69e>
 800d6ac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d6b0:	2000      	movs	r0, #0
 800d6b2:	4914      	ldr	r1, [pc, #80]	; (800d704 <_dtoa_r+0x60c>)
 800d6b4:	f7f2 fe10 	bl	80002d8 <__aeabi_dsub>
 800d6b8:	4602      	mov	r2, r0
 800d6ba:	460b      	mov	r3, r1
 800d6bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d6c0:	f7f3 fa34 	bl	8000b2c <__aeabi_dcmplt>
 800d6c4:	2800      	cmp	r0, #0
 800d6c6:	f43f af30 	beq.w	800d52a <_dtoa_r+0x432>
 800d6ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d6ce:	2b30      	cmp	r3, #48	; 0x30
 800d6d0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d6d4:	d002      	beq.n	800d6dc <_dtoa_r+0x5e4>
 800d6d6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d6da:	e04a      	b.n	800d772 <_dtoa_r+0x67a>
 800d6dc:	4615      	mov	r5, r2
 800d6de:	e7f4      	b.n	800d6ca <_dtoa_r+0x5d2>
 800d6e0:	4b05      	ldr	r3, [pc, #20]	; (800d6f8 <_dtoa_r+0x600>)
 800d6e2:	f7f2 ffb1 	bl	8000648 <__aeabi_dmul>
 800d6e6:	e9cd 0100 	strd	r0, r1, [sp]
 800d6ea:	e7bc      	b.n	800d666 <_dtoa_r+0x56e>
 800d6ec:	080102a0 	.word	0x080102a0
 800d6f0:	08010278 	.word	0x08010278
 800d6f4:	3ff00000 	.word	0x3ff00000
 800d6f8:	40240000 	.word	0x40240000
 800d6fc:	401c0000 	.word	0x401c0000
 800d700:	40140000 	.word	0x40140000
 800d704:	3fe00000 	.word	0x3fe00000
 800d708:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d70c:	465d      	mov	r5, fp
 800d70e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d712:	4630      	mov	r0, r6
 800d714:	4639      	mov	r1, r7
 800d716:	f7f3 f8c1 	bl	800089c <__aeabi_ddiv>
 800d71a:	f7f3 fa45 	bl	8000ba8 <__aeabi_d2iz>
 800d71e:	4680      	mov	r8, r0
 800d720:	f7f2 ff28 	bl	8000574 <__aeabi_i2d>
 800d724:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d728:	f7f2 ff8e 	bl	8000648 <__aeabi_dmul>
 800d72c:	4602      	mov	r2, r0
 800d72e:	460b      	mov	r3, r1
 800d730:	4630      	mov	r0, r6
 800d732:	4639      	mov	r1, r7
 800d734:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800d738:	f7f2 fdce 	bl	80002d8 <__aeabi_dsub>
 800d73c:	f805 6b01 	strb.w	r6, [r5], #1
 800d740:	eba5 060b 	sub.w	r6, r5, fp
 800d744:	45b1      	cmp	r9, r6
 800d746:	4602      	mov	r2, r0
 800d748:	460b      	mov	r3, r1
 800d74a:	d139      	bne.n	800d7c0 <_dtoa_r+0x6c8>
 800d74c:	f7f2 fdc6 	bl	80002dc <__adddf3>
 800d750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d754:	4606      	mov	r6, r0
 800d756:	460f      	mov	r7, r1
 800d758:	f7f3 fa06 	bl	8000b68 <__aeabi_dcmpgt>
 800d75c:	b9c8      	cbnz	r0, 800d792 <_dtoa_r+0x69a>
 800d75e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d762:	4630      	mov	r0, r6
 800d764:	4639      	mov	r1, r7
 800d766:	f7f3 f9d7 	bl	8000b18 <__aeabi_dcmpeq>
 800d76a:	b110      	cbz	r0, 800d772 <_dtoa_r+0x67a>
 800d76c:	f018 0f01 	tst.w	r8, #1
 800d770:	d10f      	bne.n	800d792 <_dtoa_r+0x69a>
 800d772:	9904      	ldr	r1, [sp, #16]
 800d774:	4620      	mov	r0, r4
 800d776:	f000 fc9f 	bl	800e0b8 <_Bfree>
 800d77a:	2300      	movs	r3, #0
 800d77c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d77e:	702b      	strb	r3, [r5, #0]
 800d780:	f10a 0301 	add.w	r3, sl, #1
 800d784:	6013      	str	r3, [r2, #0]
 800d786:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d788:	2b00      	cmp	r3, #0
 800d78a:	f000 8241 	beq.w	800dc10 <_dtoa_r+0xb18>
 800d78e:	601d      	str	r5, [r3, #0]
 800d790:	e23e      	b.n	800dc10 <_dtoa_r+0xb18>
 800d792:	f8cd a020 	str.w	sl, [sp, #32]
 800d796:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d79a:	2a39      	cmp	r2, #57	; 0x39
 800d79c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800d7a0:	d108      	bne.n	800d7b4 <_dtoa_r+0x6bc>
 800d7a2:	459b      	cmp	fp, r3
 800d7a4:	d10a      	bne.n	800d7bc <_dtoa_r+0x6c4>
 800d7a6:	9b08      	ldr	r3, [sp, #32]
 800d7a8:	3301      	adds	r3, #1
 800d7aa:	9308      	str	r3, [sp, #32]
 800d7ac:	2330      	movs	r3, #48	; 0x30
 800d7ae:	f88b 3000 	strb.w	r3, [fp]
 800d7b2:	465b      	mov	r3, fp
 800d7b4:	781a      	ldrb	r2, [r3, #0]
 800d7b6:	3201      	adds	r2, #1
 800d7b8:	701a      	strb	r2, [r3, #0]
 800d7ba:	e78c      	b.n	800d6d6 <_dtoa_r+0x5de>
 800d7bc:	461d      	mov	r5, r3
 800d7be:	e7ea      	b.n	800d796 <_dtoa_r+0x69e>
 800d7c0:	2200      	movs	r2, #0
 800d7c2:	4b9b      	ldr	r3, [pc, #620]	; (800da30 <_dtoa_r+0x938>)
 800d7c4:	f7f2 ff40 	bl	8000648 <__aeabi_dmul>
 800d7c8:	2200      	movs	r2, #0
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	4606      	mov	r6, r0
 800d7ce:	460f      	mov	r7, r1
 800d7d0:	f7f3 f9a2 	bl	8000b18 <__aeabi_dcmpeq>
 800d7d4:	2800      	cmp	r0, #0
 800d7d6:	d09a      	beq.n	800d70e <_dtoa_r+0x616>
 800d7d8:	e7cb      	b.n	800d772 <_dtoa_r+0x67a>
 800d7da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d7dc:	2a00      	cmp	r2, #0
 800d7de:	f000 808b 	beq.w	800d8f8 <_dtoa_r+0x800>
 800d7e2:	9a06      	ldr	r2, [sp, #24]
 800d7e4:	2a01      	cmp	r2, #1
 800d7e6:	dc6e      	bgt.n	800d8c6 <_dtoa_r+0x7ce>
 800d7e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d7ea:	2a00      	cmp	r2, #0
 800d7ec:	d067      	beq.n	800d8be <_dtoa_r+0x7c6>
 800d7ee:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d7f2:	9f07      	ldr	r7, [sp, #28]
 800d7f4:	9d05      	ldr	r5, [sp, #20]
 800d7f6:	9a05      	ldr	r2, [sp, #20]
 800d7f8:	2101      	movs	r1, #1
 800d7fa:	441a      	add	r2, r3
 800d7fc:	4620      	mov	r0, r4
 800d7fe:	9205      	str	r2, [sp, #20]
 800d800:	4498      	add	r8, r3
 800d802:	f000 fcf9 	bl	800e1f8 <__i2b>
 800d806:	4606      	mov	r6, r0
 800d808:	2d00      	cmp	r5, #0
 800d80a:	dd0c      	ble.n	800d826 <_dtoa_r+0x72e>
 800d80c:	f1b8 0f00 	cmp.w	r8, #0
 800d810:	dd09      	ble.n	800d826 <_dtoa_r+0x72e>
 800d812:	4545      	cmp	r5, r8
 800d814:	9a05      	ldr	r2, [sp, #20]
 800d816:	462b      	mov	r3, r5
 800d818:	bfa8      	it	ge
 800d81a:	4643      	movge	r3, r8
 800d81c:	1ad2      	subs	r2, r2, r3
 800d81e:	9205      	str	r2, [sp, #20]
 800d820:	1aed      	subs	r5, r5, r3
 800d822:	eba8 0803 	sub.w	r8, r8, r3
 800d826:	9b07      	ldr	r3, [sp, #28]
 800d828:	b1eb      	cbz	r3, 800d866 <_dtoa_r+0x76e>
 800d82a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d067      	beq.n	800d900 <_dtoa_r+0x808>
 800d830:	b18f      	cbz	r7, 800d856 <_dtoa_r+0x75e>
 800d832:	4631      	mov	r1, r6
 800d834:	463a      	mov	r2, r7
 800d836:	4620      	mov	r0, r4
 800d838:	f000 fd7e 	bl	800e338 <__pow5mult>
 800d83c:	9a04      	ldr	r2, [sp, #16]
 800d83e:	4601      	mov	r1, r0
 800d840:	4606      	mov	r6, r0
 800d842:	4620      	mov	r0, r4
 800d844:	f000 fce1 	bl	800e20a <__multiply>
 800d848:	9904      	ldr	r1, [sp, #16]
 800d84a:	9008      	str	r0, [sp, #32]
 800d84c:	4620      	mov	r0, r4
 800d84e:	f000 fc33 	bl	800e0b8 <_Bfree>
 800d852:	9b08      	ldr	r3, [sp, #32]
 800d854:	9304      	str	r3, [sp, #16]
 800d856:	9b07      	ldr	r3, [sp, #28]
 800d858:	1bda      	subs	r2, r3, r7
 800d85a:	d004      	beq.n	800d866 <_dtoa_r+0x76e>
 800d85c:	9904      	ldr	r1, [sp, #16]
 800d85e:	4620      	mov	r0, r4
 800d860:	f000 fd6a 	bl	800e338 <__pow5mult>
 800d864:	9004      	str	r0, [sp, #16]
 800d866:	2101      	movs	r1, #1
 800d868:	4620      	mov	r0, r4
 800d86a:	f000 fcc5 	bl	800e1f8 <__i2b>
 800d86e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d870:	4607      	mov	r7, r0
 800d872:	2b00      	cmp	r3, #0
 800d874:	f000 81d0 	beq.w	800dc18 <_dtoa_r+0xb20>
 800d878:	461a      	mov	r2, r3
 800d87a:	4601      	mov	r1, r0
 800d87c:	4620      	mov	r0, r4
 800d87e:	f000 fd5b 	bl	800e338 <__pow5mult>
 800d882:	9b06      	ldr	r3, [sp, #24]
 800d884:	2b01      	cmp	r3, #1
 800d886:	4607      	mov	r7, r0
 800d888:	dc40      	bgt.n	800d90c <_dtoa_r+0x814>
 800d88a:	9b00      	ldr	r3, [sp, #0]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d139      	bne.n	800d904 <_dtoa_r+0x80c>
 800d890:	9b01      	ldr	r3, [sp, #4]
 800d892:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d896:	2b00      	cmp	r3, #0
 800d898:	d136      	bne.n	800d908 <_dtoa_r+0x810>
 800d89a:	9b01      	ldr	r3, [sp, #4]
 800d89c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d8a0:	0d1b      	lsrs	r3, r3, #20
 800d8a2:	051b      	lsls	r3, r3, #20
 800d8a4:	b12b      	cbz	r3, 800d8b2 <_dtoa_r+0x7ba>
 800d8a6:	9b05      	ldr	r3, [sp, #20]
 800d8a8:	3301      	adds	r3, #1
 800d8aa:	9305      	str	r3, [sp, #20]
 800d8ac:	f108 0801 	add.w	r8, r8, #1
 800d8b0:	2301      	movs	r3, #1
 800d8b2:	9307      	str	r3, [sp, #28]
 800d8b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d12a      	bne.n	800d910 <_dtoa_r+0x818>
 800d8ba:	2001      	movs	r0, #1
 800d8bc:	e030      	b.n	800d920 <_dtoa_r+0x828>
 800d8be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d8c0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d8c4:	e795      	b.n	800d7f2 <_dtoa_r+0x6fa>
 800d8c6:	9b07      	ldr	r3, [sp, #28]
 800d8c8:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800d8cc:	42bb      	cmp	r3, r7
 800d8ce:	bfbf      	itttt	lt
 800d8d0:	9b07      	ldrlt	r3, [sp, #28]
 800d8d2:	9707      	strlt	r7, [sp, #28]
 800d8d4:	1afa      	sublt	r2, r7, r3
 800d8d6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800d8d8:	bfbb      	ittet	lt
 800d8da:	189b      	addlt	r3, r3, r2
 800d8dc:	930e      	strlt	r3, [sp, #56]	; 0x38
 800d8de:	1bdf      	subge	r7, r3, r7
 800d8e0:	2700      	movlt	r7, #0
 800d8e2:	f1b9 0f00 	cmp.w	r9, #0
 800d8e6:	bfb5      	itete	lt
 800d8e8:	9b05      	ldrlt	r3, [sp, #20]
 800d8ea:	9d05      	ldrge	r5, [sp, #20]
 800d8ec:	eba3 0509 	sublt.w	r5, r3, r9
 800d8f0:	464b      	movge	r3, r9
 800d8f2:	bfb8      	it	lt
 800d8f4:	2300      	movlt	r3, #0
 800d8f6:	e77e      	b.n	800d7f6 <_dtoa_r+0x6fe>
 800d8f8:	9f07      	ldr	r7, [sp, #28]
 800d8fa:	9d05      	ldr	r5, [sp, #20]
 800d8fc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d8fe:	e783      	b.n	800d808 <_dtoa_r+0x710>
 800d900:	9a07      	ldr	r2, [sp, #28]
 800d902:	e7ab      	b.n	800d85c <_dtoa_r+0x764>
 800d904:	2300      	movs	r3, #0
 800d906:	e7d4      	b.n	800d8b2 <_dtoa_r+0x7ba>
 800d908:	9b00      	ldr	r3, [sp, #0]
 800d90a:	e7d2      	b.n	800d8b2 <_dtoa_r+0x7ba>
 800d90c:	2300      	movs	r3, #0
 800d90e:	9307      	str	r3, [sp, #28]
 800d910:	693b      	ldr	r3, [r7, #16]
 800d912:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800d916:	6918      	ldr	r0, [r3, #16]
 800d918:	f000 fc20 	bl	800e15c <__hi0bits>
 800d91c:	f1c0 0020 	rsb	r0, r0, #32
 800d920:	4440      	add	r0, r8
 800d922:	f010 001f 	ands.w	r0, r0, #31
 800d926:	d047      	beq.n	800d9b8 <_dtoa_r+0x8c0>
 800d928:	f1c0 0320 	rsb	r3, r0, #32
 800d92c:	2b04      	cmp	r3, #4
 800d92e:	dd3b      	ble.n	800d9a8 <_dtoa_r+0x8b0>
 800d930:	9b05      	ldr	r3, [sp, #20]
 800d932:	f1c0 001c 	rsb	r0, r0, #28
 800d936:	4403      	add	r3, r0
 800d938:	9305      	str	r3, [sp, #20]
 800d93a:	4405      	add	r5, r0
 800d93c:	4480      	add	r8, r0
 800d93e:	9b05      	ldr	r3, [sp, #20]
 800d940:	2b00      	cmp	r3, #0
 800d942:	dd05      	ble.n	800d950 <_dtoa_r+0x858>
 800d944:	461a      	mov	r2, r3
 800d946:	9904      	ldr	r1, [sp, #16]
 800d948:	4620      	mov	r0, r4
 800d94a:	f000 fd43 	bl	800e3d4 <__lshift>
 800d94e:	9004      	str	r0, [sp, #16]
 800d950:	f1b8 0f00 	cmp.w	r8, #0
 800d954:	dd05      	ble.n	800d962 <_dtoa_r+0x86a>
 800d956:	4639      	mov	r1, r7
 800d958:	4642      	mov	r2, r8
 800d95a:	4620      	mov	r0, r4
 800d95c:	f000 fd3a 	bl	800e3d4 <__lshift>
 800d960:	4607      	mov	r7, r0
 800d962:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d964:	b353      	cbz	r3, 800d9bc <_dtoa_r+0x8c4>
 800d966:	4639      	mov	r1, r7
 800d968:	9804      	ldr	r0, [sp, #16]
 800d96a:	f000 fd87 	bl	800e47c <__mcmp>
 800d96e:	2800      	cmp	r0, #0
 800d970:	da24      	bge.n	800d9bc <_dtoa_r+0x8c4>
 800d972:	2300      	movs	r3, #0
 800d974:	220a      	movs	r2, #10
 800d976:	9904      	ldr	r1, [sp, #16]
 800d978:	4620      	mov	r0, r4
 800d97a:	f000 fbb4 	bl	800e0e6 <__multadd>
 800d97e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d980:	9004      	str	r0, [sp, #16]
 800d982:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d986:	2b00      	cmp	r3, #0
 800d988:	f000 814d 	beq.w	800dc26 <_dtoa_r+0xb2e>
 800d98c:	2300      	movs	r3, #0
 800d98e:	4631      	mov	r1, r6
 800d990:	220a      	movs	r2, #10
 800d992:	4620      	mov	r0, r4
 800d994:	f000 fba7 	bl	800e0e6 <__multadd>
 800d998:	9b02      	ldr	r3, [sp, #8]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	4606      	mov	r6, r0
 800d99e:	dc4f      	bgt.n	800da40 <_dtoa_r+0x948>
 800d9a0:	9b06      	ldr	r3, [sp, #24]
 800d9a2:	2b02      	cmp	r3, #2
 800d9a4:	dd4c      	ble.n	800da40 <_dtoa_r+0x948>
 800d9a6:	e011      	b.n	800d9cc <_dtoa_r+0x8d4>
 800d9a8:	d0c9      	beq.n	800d93e <_dtoa_r+0x846>
 800d9aa:	9a05      	ldr	r2, [sp, #20]
 800d9ac:	331c      	adds	r3, #28
 800d9ae:	441a      	add	r2, r3
 800d9b0:	9205      	str	r2, [sp, #20]
 800d9b2:	441d      	add	r5, r3
 800d9b4:	4498      	add	r8, r3
 800d9b6:	e7c2      	b.n	800d93e <_dtoa_r+0x846>
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	e7f6      	b.n	800d9aa <_dtoa_r+0x8b2>
 800d9bc:	f1b9 0f00 	cmp.w	r9, #0
 800d9c0:	dc38      	bgt.n	800da34 <_dtoa_r+0x93c>
 800d9c2:	9b06      	ldr	r3, [sp, #24]
 800d9c4:	2b02      	cmp	r3, #2
 800d9c6:	dd35      	ble.n	800da34 <_dtoa_r+0x93c>
 800d9c8:	f8cd 9008 	str.w	r9, [sp, #8]
 800d9cc:	9b02      	ldr	r3, [sp, #8]
 800d9ce:	b963      	cbnz	r3, 800d9ea <_dtoa_r+0x8f2>
 800d9d0:	4639      	mov	r1, r7
 800d9d2:	2205      	movs	r2, #5
 800d9d4:	4620      	mov	r0, r4
 800d9d6:	f000 fb86 	bl	800e0e6 <__multadd>
 800d9da:	4601      	mov	r1, r0
 800d9dc:	4607      	mov	r7, r0
 800d9de:	9804      	ldr	r0, [sp, #16]
 800d9e0:	f000 fd4c 	bl	800e47c <__mcmp>
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	f73f adcc 	bgt.w	800d582 <_dtoa_r+0x48a>
 800d9ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d9ec:	465d      	mov	r5, fp
 800d9ee:	ea6f 0a03 	mvn.w	sl, r3
 800d9f2:	f04f 0900 	mov.w	r9, #0
 800d9f6:	4639      	mov	r1, r7
 800d9f8:	4620      	mov	r0, r4
 800d9fa:	f000 fb5d 	bl	800e0b8 <_Bfree>
 800d9fe:	2e00      	cmp	r6, #0
 800da00:	f43f aeb7 	beq.w	800d772 <_dtoa_r+0x67a>
 800da04:	f1b9 0f00 	cmp.w	r9, #0
 800da08:	d005      	beq.n	800da16 <_dtoa_r+0x91e>
 800da0a:	45b1      	cmp	r9, r6
 800da0c:	d003      	beq.n	800da16 <_dtoa_r+0x91e>
 800da0e:	4649      	mov	r1, r9
 800da10:	4620      	mov	r0, r4
 800da12:	f000 fb51 	bl	800e0b8 <_Bfree>
 800da16:	4631      	mov	r1, r6
 800da18:	4620      	mov	r0, r4
 800da1a:	f000 fb4d 	bl	800e0b8 <_Bfree>
 800da1e:	e6a8      	b.n	800d772 <_dtoa_r+0x67a>
 800da20:	2700      	movs	r7, #0
 800da22:	463e      	mov	r6, r7
 800da24:	e7e1      	b.n	800d9ea <_dtoa_r+0x8f2>
 800da26:	f8dd a020 	ldr.w	sl, [sp, #32]
 800da2a:	463e      	mov	r6, r7
 800da2c:	e5a9      	b.n	800d582 <_dtoa_r+0x48a>
 800da2e:	bf00      	nop
 800da30:	40240000 	.word	0x40240000
 800da34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da36:	f8cd 9008 	str.w	r9, [sp, #8]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	f000 80fa 	beq.w	800dc34 <_dtoa_r+0xb3c>
 800da40:	2d00      	cmp	r5, #0
 800da42:	dd05      	ble.n	800da50 <_dtoa_r+0x958>
 800da44:	4631      	mov	r1, r6
 800da46:	462a      	mov	r2, r5
 800da48:	4620      	mov	r0, r4
 800da4a:	f000 fcc3 	bl	800e3d4 <__lshift>
 800da4e:	4606      	mov	r6, r0
 800da50:	9b07      	ldr	r3, [sp, #28]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d04c      	beq.n	800daf0 <_dtoa_r+0x9f8>
 800da56:	6871      	ldr	r1, [r6, #4]
 800da58:	4620      	mov	r0, r4
 800da5a:	f000 faf9 	bl	800e050 <_Balloc>
 800da5e:	6932      	ldr	r2, [r6, #16]
 800da60:	3202      	adds	r2, #2
 800da62:	4605      	mov	r5, r0
 800da64:	0092      	lsls	r2, r2, #2
 800da66:	f106 010c 	add.w	r1, r6, #12
 800da6a:	300c      	adds	r0, #12
 800da6c:	f7fe fcc6 	bl	800c3fc <memcpy>
 800da70:	2201      	movs	r2, #1
 800da72:	4629      	mov	r1, r5
 800da74:	4620      	mov	r0, r4
 800da76:	f000 fcad 	bl	800e3d4 <__lshift>
 800da7a:	9b00      	ldr	r3, [sp, #0]
 800da7c:	f8cd b014 	str.w	fp, [sp, #20]
 800da80:	f003 0301 	and.w	r3, r3, #1
 800da84:	46b1      	mov	r9, r6
 800da86:	9307      	str	r3, [sp, #28]
 800da88:	4606      	mov	r6, r0
 800da8a:	4639      	mov	r1, r7
 800da8c:	9804      	ldr	r0, [sp, #16]
 800da8e:	f7ff faa5 	bl	800cfdc <quorem>
 800da92:	4649      	mov	r1, r9
 800da94:	4605      	mov	r5, r0
 800da96:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800da9a:	9804      	ldr	r0, [sp, #16]
 800da9c:	f000 fcee 	bl	800e47c <__mcmp>
 800daa0:	4632      	mov	r2, r6
 800daa2:	9000      	str	r0, [sp, #0]
 800daa4:	4639      	mov	r1, r7
 800daa6:	4620      	mov	r0, r4
 800daa8:	f000 fd02 	bl	800e4b0 <__mdiff>
 800daac:	68c3      	ldr	r3, [r0, #12]
 800daae:	4602      	mov	r2, r0
 800dab0:	bb03      	cbnz	r3, 800daf4 <_dtoa_r+0x9fc>
 800dab2:	4601      	mov	r1, r0
 800dab4:	9008      	str	r0, [sp, #32]
 800dab6:	9804      	ldr	r0, [sp, #16]
 800dab8:	f000 fce0 	bl	800e47c <__mcmp>
 800dabc:	9a08      	ldr	r2, [sp, #32]
 800dabe:	4603      	mov	r3, r0
 800dac0:	4611      	mov	r1, r2
 800dac2:	4620      	mov	r0, r4
 800dac4:	9308      	str	r3, [sp, #32]
 800dac6:	f000 faf7 	bl	800e0b8 <_Bfree>
 800daca:	9b08      	ldr	r3, [sp, #32]
 800dacc:	b9a3      	cbnz	r3, 800daf8 <_dtoa_r+0xa00>
 800dace:	9a06      	ldr	r2, [sp, #24]
 800dad0:	b992      	cbnz	r2, 800daf8 <_dtoa_r+0xa00>
 800dad2:	9a07      	ldr	r2, [sp, #28]
 800dad4:	b982      	cbnz	r2, 800daf8 <_dtoa_r+0xa00>
 800dad6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800dada:	d029      	beq.n	800db30 <_dtoa_r+0xa38>
 800dadc:	9b00      	ldr	r3, [sp, #0]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	dd01      	ble.n	800dae6 <_dtoa_r+0x9ee>
 800dae2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800dae6:	9b05      	ldr	r3, [sp, #20]
 800dae8:	1c5d      	adds	r5, r3, #1
 800daea:	f883 8000 	strb.w	r8, [r3]
 800daee:	e782      	b.n	800d9f6 <_dtoa_r+0x8fe>
 800daf0:	4630      	mov	r0, r6
 800daf2:	e7c2      	b.n	800da7a <_dtoa_r+0x982>
 800daf4:	2301      	movs	r3, #1
 800daf6:	e7e3      	b.n	800dac0 <_dtoa_r+0x9c8>
 800daf8:	9a00      	ldr	r2, [sp, #0]
 800dafa:	2a00      	cmp	r2, #0
 800dafc:	db04      	blt.n	800db08 <_dtoa_r+0xa10>
 800dafe:	d125      	bne.n	800db4c <_dtoa_r+0xa54>
 800db00:	9a06      	ldr	r2, [sp, #24]
 800db02:	bb1a      	cbnz	r2, 800db4c <_dtoa_r+0xa54>
 800db04:	9a07      	ldr	r2, [sp, #28]
 800db06:	bb0a      	cbnz	r2, 800db4c <_dtoa_r+0xa54>
 800db08:	2b00      	cmp	r3, #0
 800db0a:	ddec      	ble.n	800dae6 <_dtoa_r+0x9ee>
 800db0c:	2201      	movs	r2, #1
 800db0e:	9904      	ldr	r1, [sp, #16]
 800db10:	4620      	mov	r0, r4
 800db12:	f000 fc5f 	bl	800e3d4 <__lshift>
 800db16:	4639      	mov	r1, r7
 800db18:	9004      	str	r0, [sp, #16]
 800db1a:	f000 fcaf 	bl	800e47c <__mcmp>
 800db1e:	2800      	cmp	r0, #0
 800db20:	dc03      	bgt.n	800db2a <_dtoa_r+0xa32>
 800db22:	d1e0      	bne.n	800dae6 <_dtoa_r+0x9ee>
 800db24:	f018 0f01 	tst.w	r8, #1
 800db28:	d0dd      	beq.n	800dae6 <_dtoa_r+0x9ee>
 800db2a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800db2e:	d1d8      	bne.n	800dae2 <_dtoa_r+0x9ea>
 800db30:	9b05      	ldr	r3, [sp, #20]
 800db32:	9a05      	ldr	r2, [sp, #20]
 800db34:	1c5d      	adds	r5, r3, #1
 800db36:	2339      	movs	r3, #57	; 0x39
 800db38:	7013      	strb	r3, [r2, #0]
 800db3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800db3e:	2b39      	cmp	r3, #57	; 0x39
 800db40:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800db44:	d04f      	beq.n	800dbe6 <_dtoa_r+0xaee>
 800db46:	3301      	adds	r3, #1
 800db48:	7013      	strb	r3, [r2, #0]
 800db4a:	e754      	b.n	800d9f6 <_dtoa_r+0x8fe>
 800db4c:	9a05      	ldr	r2, [sp, #20]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	f102 0501 	add.w	r5, r2, #1
 800db54:	dd06      	ble.n	800db64 <_dtoa_r+0xa6c>
 800db56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800db5a:	d0e9      	beq.n	800db30 <_dtoa_r+0xa38>
 800db5c:	f108 0801 	add.w	r8, r8, #1
 800db60:	9b05      	ldr	r3, [sp, #20]
 800db62:	e7c2      	b.n	800daea <_dtoa_r+0x9f2>
 800db64:	9a02      	ldr	r2, [sp, #8]
 800db66:	f805 8c01 	strb.w	r8, [r5, #-1]
 800db6a:	eba5 030b 	sub.w	r3, r5, fp
 800db6e:	4293      	cmp	r3, r2
 800db70:	d021      	beq.n	800dbb6 <_dtoa_r+0xabe>
 800db72:	2300      	movs	r3, #0
 800db74:	220a      	movs	r2, #10
 800db76:	9904      	ldr	r1, [sp, #16]
 800db78:	4620      	mov	r0, r4
 800db7a:	f000 fab4 	bl	800e0e6 <__multadd>
 800db7e:	45b1      	cmp	r9, r6
 800db80:	9004      	str	r0, [sp, #16]
 800db82:	f04f 0300 	mov.w	r3, #0
 800db86:	f04f 020a 	mov.w	r2, #10
 800db8a:	4649      	mov	r1, r9
 800db8c:	4620      	mov	r0, r4
 800db8e:	d105      	bne.n	800db9c <_dtoa_r+0xaa4>
 800db90:	f000 faa9 	bl	800e0e6 <__multadd>
 800db94:	4681      	mov	r9, r0
 800db96:	4606      	mov	r6, r0
 800db98:	9505      	str	r5, [sp, #20]
 800db9a:	e776      	b.n	800da8a <_dtoa_r+0x992>
 800db9c:	f000 faa3 	bl	800e0e6 <__multadd>
 800dba0:	4631      	mov	r1, r6
 800dba2:	4681      	mov	r9, r0
 800dba4:	2300      	movs	r3, #0
 800dba6:	220a      	movs	r2, #10
 800dba8:	4620      	mov	r0, r4
 800dbaa:	f000 fa9c 	bl	800e0e6 <__multadd>
 800dbae:	4606      	mov	r6, r0
 800dbb0:	e7f2      	b.n	800db98 <_dtoa_r+0xaa0>
 800dbb2:	f04f 0900 	mov.w	r9, #0
 800dbb6:	2201      	movs	r2, #1
 800dbb8:	9904      	ldr	r1, [sp, #16]
 800dbba:	4620      	mov	r0, r4
 800dbbc:	f000 fc0a 	bl	800e3d4 <__lshift>
 800dbc0:	4639      	mov	r1, r7
 800dbc2:	9004      	str	r0, [sp, #16]
 800dbc4:	f000 fc5a 	bl	800e47c <__mcmp>
 800dbc8:	2800      	cmp	r0, #0
 800dbca:	dcb6      	bgt.n	800db3a <_dtoa_r+0xa42>
 800dbcc:	d102      	bne.n	800dbd4 <_dtoa_r+0xadc>
 800dbce:	f018 0f01 	tst.w	r8, #1
 800dbd2:	d1b2      	bne.n	800db3a <_dtoa_r+0xa42>
 800dbd4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dbd8:	2b30      	cmp	r3, #48	; 0x30
 800dbda:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800dbde:	f47f af0a 	bne.w	800d9f6 <_dtoa_r+0x8fe>
 800dbe2:	4615      	mov	r5, r2
 800dbe4:	e7f6      	b.n	800dbd4 <_dtoa_r+0xadc>
 800dbe6:	4593      	cmp	fp, r2
 800dbe8:	d105      	bne.n	800dbf6 <_dtoa_r+0xafe>
 800dbea:	2331      	movs	r3, #49	; 0x31
 800dbec:	f10a 0a01 	add.w	sl, sl, #1
 800dbf0:	f88b 3000 	strb.w	r3, [fp]
 800dbf4:	e6ff      	b.n	800d9f6 <_dtoa_r+0x8fe>
 800dbf6:	4615      	mov	r5, r2
 800dbf8:	e79f      	b.n	800db3a <_dtoa_r+0xa42>
 800dbfa:	f8df b064 	ldr.w	fp, [pc, #100]	; 800dc60 <_dtoa_r+0xb68>
 800dbfe:	e007      	b.n	800dc10 <_dtoa_r+0xb18>
 800dc00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc02:	f8df b060 	ldr.w	fp, [pc, #96]	; 800dc64 <_dtoa_r+0xb6c>
 800dc06:	b11b      	cbz	r3, 800dc10 <_dtoa_r+0xb18>
 800dc08:	f10b 0308 	add.w	r3, fp, #8
 800dc0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800dc0e:	6013      	str	r3, [r2, #0]
 800dc10:	4658      	mov	r0, fp
 800dc12:	b017      	add	sp, #92	; 0x5c
 800dc14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc18:	9b06      	ldr	r3, [sp, #24]
 800dc1a:	2b01      	cmp	r3, #1
 800dc1c:	f77f ae35 	ble.w	800d88a <_dtoa_r+0x792>
 800dc20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc22:	9307      	str	r3, [sp, #28]
 800dc24:	e649      	b.n	800d8ba <_dtoa_r+0x7c2>
 800dc26:	9b02      	ldr	r3, [sp, #8]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	dc03      	bgt.n	800dc34 <_dtoa_r+0xb3c>
 800dc2c:	9b06      	ldr	r3, [sp, #24]
 800dc2e:	2b02      	cmp	r3, #2
 800dc30:	f73f aecc 	bgt.w	800d9cc <_dtoa_r+0x8d4>
 800dc34:	465d      	mov	r5, fp
 800dc36:	4639      	mov	r1, r7
 800dc38:	9804      	ldr	r0, [sp, #16]
 800dc3a:	f7ff f9cf 	bl	800cfdc <quorem>
 800dc3e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800dc42:	f805 8b01 	strb.w	r8, [r5], #1
 800dc46:	9a02      	ldr	r2, [sp, #8]
 800dc48:	eba5 030b 	sub.w	r3, r5, fp
 800dc4c:	429a      	cmp	r2, r3
 800dc4e:	ddb0      	ble.n	800dbb2 <_dtoa_r+0xaba>
 800dc50:	2300      	movs	r3, #0
 800dc52:	220a      	movs	r2, #10
 800dc54:	9904      	ldr	r1, [sp, #16]
 800dc56:	4620      	mov	r0, r4
 800dc58:	f000 fa45 	bl	800e0e6 <__multadd>
 800dc5c:	9004      	str	r0, [sp, #16]
 800dc5e:	e7ea      	b.n	800dc36 <_dtoa_r+0xb3e>
 800dc60:	080101e4 	.word	0x080101e4
 800dc64:	08010208 	.word	0x08010208

0800dc68 <__sflush_r>:
 800dc68:	898a      	ldrh	r2, [r1, #12]
 800dc6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc6e:	4605      	mov	r5, r0
 800dc70:	0710      	lsls	r0, r2, #28
 800dc72:	460c      	mov	r4, r1
 800dc74:	d458      	bmi.n	800dd28 <__sflush_r+0xc0>
 800dc76:	684b      	ldr	r3, [r1, #4]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	dc05      	bgt.n	800dc88 <__sflush_r+0x20>
 800dc7c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	dc02      	bgt.n	800dc88 <__sflush_r+0x20>
 800dc82:	2000      	movs	r0, #0
 800dc84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dc8a:	2e00      	cmp	r6, #0
 800dc8c:	d0f9      	beq.n	800dc82 <__sflush_r+0x1a>
 800dc8e:	2300      	movs	r3, #0
 800dc90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dc94:	682f      	ldr	r7, [r5, #0]
 800dc96:	6a21      	ldr	r1, [r4, #32]
 800dc98:	602b      	str	r3, [r5, #0]
 800dc9a:	d032      	beq.n	800dd02 <__sflush_r+0x9a>
 800dc9c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dc9e:	89a3      	ldrh	r3, [r4, #12]
 800dca0:	075a      	lsls	r2, r3, #29
 800dca2:	d505      	bpl.n	800dcb0 <__sflush_r+0x48>
 800dca4:	6863      	ldr	r3, [r4, #4]
 800dca6:	1ac0      	subs	r0, r0, r3
 800dca8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dcaa:	b10b      	cbz	r3, 800dcb0 <__sflush_r+0x48>
 800dcac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dcae:	1ac0      	subs	r0, r0, r3
 800dcb0:	2300      	movs	r3, #0
 800dcb2:	4602      	mov	r2, r0
 800dcb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dcb6:	6a21      	ldr	r1, [r4, #32]
 800dcb8:	4628      	mov	r0, r5
 800dcba:	47b0      	blx	r6
 800dcbc:	1c43      	adds	r3, r0, #1
 800dcbe:	89a3      	ldrh	r3, [r4, #12]
 800dcc0:	d106      	bne.n	800dcd0 <__sflush_r+0x68>
 800dcc2:	6829      	ldr	r1, [r5, #0]
 800dcc4:	291d      	cmp	r1, #29
 800dcc6:	d848      	bhi.n	800dd5a <__sflush_r+0xf2>
 800dcc8:	4a29      	ldr	r2, [pc, #164]	; (800dd70 <__sflush_r+0x108>)
 800dcca:	40ca      	lsrs	r2, r1
 800dccc:	07d6      	lsls	r6, r2, #31
 800dcce:	d544      	bpl.n	800dd5a <__sflush_r+0xf2>
 800dcd0:	2200      	movs	r2, #0
 800dcd2:	6062      	str	r2, [r4, #4]
 800dcd4:	04d9      	lsls	r1, r3, #19
 800dcd6:	6922      	ldr	r2, [r4, #16]
 800dcd8:	6022      	str	r2, [r4, #0]
 800dcda:	d504      	bpl.n	800dce6 <__sflush_r+0x7e>
 800dcdc:	1c42      	adds	r2, r0, #1
 800dcde:	d101      	bne.n	800dce4 <__sflush_r+0x7c>
 800dce0:	682b      	ldr	r3, [r5, #0]
 800dce2:	b903      	cbnz	r3, 800dce6 <__sflush_r+0x7e>
 800dce4:	6560      	str	r0, [r4, #84]	; 0x54
 800dce6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dce8:	602f      	str	r7, [r5, #0]
 800dcea:	2900      	cmp	r1, #0
 800dcec:	d0c9      	beq.n	800dc82 <__sflush_r+0x1a>
 800dcee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dcf2:	4299      	cmp	r1, r3
 800dcf4:	d002      	beq.n	800dcfc <__sflush_r+0x94>
 800dcf6:	4628      	mov	r0, r5
 800dcf8:	f000 fc94 	bl	800e624 <_free_r>
 800dcfc:	2000      	movs	r0, #0
 800dcfe:	6360      	str	r0, [r4, #52]	; 0x34
 800dd00:	e7c0      	b.n	800dc84 <__sflush_r+0x1c>
 800dd02:	2301      	movs	r3, #1
 800dd04:	4628      	mov	r0, r5
 800dd06:	47b0      	blx	r6
 800dd08:	1c41      	adds	r1, r0, #1
 800dd0a:	d1c8      	bne.n	800dc9e <__sflush_r+0x36>
 800dd0c:	682b      	ldr	r3, [r5, #0]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d0c5      	beq.n	800dc9e <__sflush_r+0x36>
 800dd12:	2b1d      	cmp	r3, #29
 800dd14:	d001      	beq.n	800dd1a <__sflush_r+0xb2>
 800dd16:	2b16      	cmp	r3, #22
 800dd18:	d101      	bne.n	800dd1e <__sflush_r+0xb6>
 800dd1a:	602f      	str	r7, [r5, #0]
 800dd1c:	e7b1      	b.n	800dc82 <__sflush_r+0x1a>
 800dd1e:	89a3      	ldrh	r3, [r4, #12]
 800dd20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd24:	81a3      	strh	r3, [r4, #12]
 800dd26:	e7ad      	b.n	800dc84 <__sflush_r+0x1c>
 800dd28:	690f      	ldr	r7, [r1, #16]
 800dd2a:	2f00      	cmp	r7, #0
 800dd2c:	d0a9      	beq.n	800dc82 <__sflush_r+0x1a>
 800dd2e:	0793      	lsls	r3, r2, #30
 800dd30:	680e      	ldr	r6, [r1, #0]
 800dd32:	bf08      	it	eq
 800dd34:	694b      	ldreq	r3, [r1, #20]
 800dd36:	600f      	str	r7, [r1, #0]
 800dd38:	bf18      	it	ne
 800dd3a:	2300      	movne	r3, #0
 800dd3c:	eba6 0807 	sub.w	r8, r6, r7
 800dd40:	608b      	str	r3, [r1, #8]
 800dd42:	f1b8 0f00 	cmp.w	r8, #0
 800dd46:	dd9c      	ble.n	800dc82 <__sflush_r+0x1a>
 800dd48:	4643      	mov	r3, r8
 800dd4a:	463a      	mov	r2, r7
 800dd4c:	6a21      	ldr	r1, [r4, #32]
 800dd4e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dd50:	4628      	mov	r0, r5
 800dd52:	47b0      	blx	r6
 800dd54:	2800      	cmp	r0, #0
 800dd56:	dc06      	bgt.n	800dd66 <__sflush_r+0xfe>
 800dd58:	89a3      	ldrh	r3, [r4, #12]
 800dd5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd5e:	81a3      	strh	r3, [r4, #12]
 800dd60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dd64:	e78e      	b.n	800dc84 <__sflush_r+0x1c>
 800dd66:	4407      	add	r7, r0
 800dd68:	eba8 0800 	sub.w	r8, r8, r0
 800dd6c:	e7e9      	b.n	800dd42 <__sflush_r+0xda>
 800dd6e:	bf00      	nop
 800dd70:	20400001 	.word	0x20400001

0800dd74 <_fflush_r>:
 800dd74:	b538      	push	{r3, r4, r5, lr}
 800dd76:	690b      	ldr	r3, [r1, #16]
 800dd78:	4605      	mov	r5, r0
 800dd7a:	460c      	mov	r4, r1
 800dd7c:	b1db      	cbz	r3, 800ddb6 <_fflush_r+0x42>
 800dd7e:	b118      	cbz	r0, 800dd88 <_fflush_r+0x14>
 800dd80:	6983      	ldr	r3, [r0, #24]
 800dd82:	b90b      	cbnz	r3, 800dd88 <_fflush_r+0x14>
 800dd84:	f000 f860 	bl	800de48 <__sinit>
 800dd88:	4b0c      	ldr	r3, [pc, #48]	; (800ddbc <_fflush_r+0x48>)
 800dd8a:	429c      	cmp	r4, r3
 800dd8c:	d109      	bne.n	800dda2 <_fflush_r+0x2e>
 800dd8e:	686c      	ldr	r4, [r5, #4]
 800dd90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd94:	b17b      	cbz	r3, 800ddb6 <_fflush_r+0x42>
 800dd96:	4621      	mov	r1, r4
 800dd98:	4628      	mov	r0, r5
 800dd9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd9e:	f7ff bf63 	b.w	800dc68 <__sflush_r>
 800dda2:	4b07      	ldr	r3, [pc, #28]	; (800ddc0 <_fflush_r+0x4c>)
 800dda4:	429c      	cmp	r4, r3
 800dda6:	d101      	bne.n	800ddac <_fflush_r+0x38>
 800dda8:	68ac      	ldr	r4, [r5, #8]
 800ddaa:	e7f1      	b.n	800dd90 <_fflush_r+0x1c>
 800ddac:	4b05      	ldr	r3, [pc, #20]	; (800ddc4 <_fflush_r+0x50>)
 800ddae:	429c      	cmp	r4, r3
 800ddb0:	bf08      	it	eq
 800ddb2:	68ec      	ldreq	r4, [r5, #12]
 800ddb4:	e7ec      	b.n	800dd90 <_fflush_r+0x1c>
 800ddb6:	2000      	movs	r0, #0
 800ddb8:	bd38      	pop	{r3, r4, r5, pc}
 800ddba:	bf00      	nop
 800ddbc:	08010238 	.word	0x08010238
 800ddc0:	08010258 	.word	0x08010258
 800ddc4:	08010218 	.word	0x08010218

0800ddc8 <std>:
 800ddc8:	2300      	movs	r3, #0
 800ddca:	b510      	push	{r4, lr}
 800ddcc:	4604      	mov	r4, r0
 800ddce:	e9c0 3300 	strd	r3, r3, [r0]
 800ddd2:	6083      	str	r3, [r0, #8]
 800ddd4:	8181      	strh	r1, [r0, #12]
 800ddd6:	6643      	str	r3, [r0, #100]	; 0x64
 800ddd8:	81c2      	strh	r2, [r0, #14]
 800ddda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ddde:	6183      	str	r3, [r0, #24]
 800dde0:	4619      	mov	r1, r3
 800dde2:	2208      	movs	r2, #8
 800dde4:	305c      	adds	r0, #92	; 0x5c
 800dde6:	f7fe fb14 	bl	800c412 <memset>
 800ddea:	4b05      	ldr	r3, [pc, #20]	; (800de00 <std+0x38>)
 800ddec:	6263      	str	r3, [r4, #36]	; 0x24
 800ddee:	4b05      	ldr	r3, [pc, #20]	; (800de04 <std+0x3c>)
 800ddf0:	62a3      	str	r3, [r4, #40]	; 0x28
 800ddf2:	4b05      	ldr	r3, [pc, #20]	; (800de08 <std+0x40>)
 800ddf4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ddf6:	4b05      	ldr	r3, [pc, #20]	; (800de0c <std+0x44>)
 800ddf8:	6224      	str	r4, [r4, #32]
 800ddfa:	6323      	str	r3, [r4, #48]	; 0x30
 800ddfc:	bd10      	pop	{r4, pc}
 800ddfe:	bf00      	nop
 800de00:	0800ea15 	.word	0x0800ea15
 800de04:	0800ea37 	.word	0x0800ea37
 800de08:	0800ea6f 	.word	0x0800ea6f
 800de0c:	0800ea93 	.word	0x0800ea93

0800de10 <_cleanup_r>:
 800de10:	4901      	ldr	r1, [pc, #4]	; (800de18 <_cleanup_r+0x8>)
 800de12:	f000 b885 	b.w	800df20 <_fwalk_reent>
 800de16:	bf00      	nop
 800de18:	0800dd75 	.word	0x0800dd75

0800de1c <__sfmoreglue>:
 800de1c:	b570      	push	{r4, r5, r6, lr}
 800de1e:	1e4a      	subs	r2, r1, #1
 800de20:	2568      	movs	r5, #104	; 0x68
 800de22:	4355      	muls	r5, r2
 800de24:	460e      	mov	r6, r1
 800de26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800de2a:	f000 fc49 	bl	800e6c0 <_malloc_r>
 800de2e:	4604      	mov	r4, r0
 800de30:	b140      	cbz	r0, 800de44 <__sfmoreglue+0x28>
 800de32:	2100      	movs	r1, #0
 800de34:	e9c0 1600 	strd	r1, r6, [r0]
 800de38:	300c      	adds	r0, #12
 800de3a:	60a0      	str	r0, [r4, #8]
 800de3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800de40:	f7fe fae7 	bl	800c412 <memset>
 800de44:	4620      	mov	r0, r4
 800de46:	bd70      	pop	{r4, r5, r6, pc}

0800de48 <__sinit>:
 800de48:	6983      	ldr	r3, [r0, #24]
 800de4a:	b510      	push	{r4, lr}
 800de4c:	4604      	mov	r4, r0
 800de4e:	bb33      	cbnz	r3, 800de9e <__sinit+0x56>
 800de50:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800de54:	6503      	str	r3, [r0, #80]	; 0x50
 800de56:	4b12      	ldr	r3, [pc, #72]	; (800dea0 <__sinit+0x58>)
 800de58:	4a12      	ldr	r2, [pc, #72]	; (800dea4 <__sinit+0x5c>)
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	6282      	str	r2, [r0, #40]	; 0x28
 800de5e:	4298      	cmp	r0, r3
 800de60:	bf04      	itt	eq
 800de62:	2301      	moveq	r3, #1
 800de64:	6183      	streq	r3, [r0, #24]
 800de66:	f000 f81f 	bl	800dea8 <__sfp>
 800de6a:	6060      	str	r0, [r4, #4]
 800de6c:	4620      	mov	r0, r4
 800de6e:	f000 f81b 	bl	800dea8 <__sfp>
 800de72:	60a0      	str	r0, [r4, #8]
 800de74:	4620      	mov	r0, r4
 800de76:	f000 f817 	bl	800dea8 <__sfp>
 800de7a:	2200      	movs	r2, #0
 800de7c:	60e0      	str	r0, [r4, #12]
 800de7e:	2104      	movs	r1, #4
 800de80:	6860      	ldr	r0, [r4, #4]
 800de82:	f7ff ffa1 	bl	800ddc8 <std>
 800de86:	2201      	movs	r2, #1
 800de88:	2109      	movs	r1, #9
 800de8a:	68a0      	ldr	r0, [r4, #8]
 800de8c:	f7ff ff9c 	bl	800ddc8 <std>
 800de90:	2202      	movs	r2, #2
 800de92:	2112      	movs	r1, #18
 800de94:	68e0      	ldr	r0, [r4, #12]
 800de96:	f7ff ff97 	bl	800ddc8 <std>
 800de9a:	2301      	movs	r3, #1
 800de9c:	61a3      	str	r3, [r4, #24]
 800de9e:	bd10      	pop	{r4, pc}
 800dea0:	080101d0 	.word	0x080101d0
 800dea4:	0800de11 	.word	0x0800de11

0800dea8 <__sfp>:
 800dea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deaa:	4b1b      	ldr	r3, [pc, #108]	; (800df18 <__sfp+0x70>)
 800deac:	681e      	ldr	r6, [r3, #0]
 800deae:	69b3      	ldr	r3, [r6, #24]
 800deb0:	4607      	mov	r7, r0
 800deb2:	b913      	cbnz	r3, 800deba <__sfp+0x12>
 800deb4:	4630      	mov	r0, r6
 800deb6:	f7ff ffc7 	bl	800de48 <__sinit>
 800deba:	3648      	adds	r6, #72	; 0x48
 800debc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800dec0:	3b01      	subs	r3, #1
 800dec2:	d503      	bpl.n	800decc <__sfp+0x24>
 800dec4:	6833      	ldr	r3, [r6, #0]
 800dec6:	b133      	cbz	r3, 800ded6 <__sfp+0x2e>
 800dec8:	6836      	ldr	r6, [r6, #0]
 800deca:	e7f7      	b.n	800debc <__sfp+0x14>
 800decc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ded0:	b16d      	cbz	r5, 800deee <__sfp+0x46>
 800ded2:	3468      	adds	r4, #104	; 0x68
 800ded4:	e7f4      	b.n	800dec0 <__sfp+0x18>
 800ded6:	2104      	movs	r1, #4
 800ded8:	4638      	mov	r0, r7
 800deda:	f7ff ff9f 	bl	800de1c <__sfmoreglue>
 800dede:	6030      	str	r0, [r6, #0]
 800dee0:	2800      	cmp	r0, #0
 800dee2:	d1f1      	bne.n	800dec8 <__sfp+0x20>
 800dee4:	230c      	movs	r3, #12
 800dee6:	603b      	str	r3, [r7, #0]
 800dee8:	4604      	mov	r4, r0
 800deea:	4620      	mov	r0, r4
 800deec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800deee:	4b0b      	ldr	r3, [pc, #44]	; (800df1c <__sfp+0x74>)
 800def0:	6665      	str	r5, [r4, #100]	; 0x64
 800def2:	e9c4 5500 	strd	r5, r5, [r4]
 800def6:	60a5      	str	r5, [r4, #8]
 800def8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800defc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800df00:	2208      	movs	r2, #8
 800df02:	4629      	mov	r1, r5
 800df04:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800df08:	f7fe fa83 	bl	800c412 <memset>
 800df0c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800df10:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800df14:	e7e9      	b.n	800deea <__sfp+0x42>
 800df16:	bf00      	nop
 800df18:	080101d0 	.word	0x080101d0
 800df1c:	ffff0001 	.word	0xffff0001

0800df20 <_fwalk_reent>:
 800df20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df24:	4680      	mov	r8, r0
 800df26:	4689      	mov	r9, r1
 800df28:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800df2c:	2600      	movs	r6, #0
 800df2e:	b914      	cbnz	r4, 800df36 <_fwalk_reent+0x16>
 800df30:	4630      	mov	r0, r6
 800df32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df36:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800df3a:	3f01      	subs	r7, #1
 800df3c:	d501      	bpl.n	800df42 <_fwalk_reent+0x22>
 800df3e:	6824      	ldr	r4, [r4, #0]
 800df40:	e7f5      	b.n	800df2e <_fwalk_reent+0xe>
 800df42:	89ab      	ldrh	r3, [r5, #12]
 800df44:	2b01      	cmp	r3, #1
 800df46:	d907      	bls.n	800df58 <_fwalk_reent+0x38>
 800df48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800df4c:	3301      	adds	r3, #1
 800df4e:	d003      	beq.n	800df58 <_fwalk_reent+0x38>
 800df50:	4629      	mov	r1, r5
 800df52:	4640      	mov	r0, r8
 800df54:	47c8      	blx	r9
 800df56:	4306      	orrs	r6, r0
 800df58:	3568      	adds	r5, #104	; 0x68
 800df5a:	e7ee      	b.n	800df3a <_fwalk_reent+0x1a>

0800df5c <_localeconv_r>:
 800df5c:	4b04      	ldr	r3, [pc, #16]	; (800df70 <_localeconv_r+0x14>)
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	6a18      	ldr	r0, [r3, #32]
 800df62:	4b04      	ldr	r3, [pc, #16]	; (800df74 <_localeconv_r+0x18>)
 800df64:	2800      	cmp	r0, #0
 800df66:	bf08      	it	eq
 800df68:	4618      	moveq	r0, r3
 800df6a:	30f0      	adds	r0, #240	; 0xf0
 800df6c:	4770      	bx	lr
 800df6e:	bf00      	nop
 800df70:	20000014 	.word	0x20000014
 800df74:	20000078 	.word	0x20000078

0800df78 <__swhatbuf_r>:
 800df78:	b570      	push	{r4, r5, r6, lr}
 800df7a:	460e      	mov	r6, r1
 800df7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df80:	2900      	cmp	r1, #0
 800df82:	b096      	sub	sp, #88	; 0x58
 800df84:	4614      	mov	r4, r2
 800df86:	461d      	mov	r5, r3
 800df88:	da07      	bge.n	800df9a <__swhatbuf_r+0x22>
 800df8a:	2300      	movs	r3, #0
 800df8c:	602b      	str	r3, [r5, #0]
 800df8e:	89b3      	ldrh	r3, [r6, #12]
 800df90:	061a      	lsls	r2, r3, #24
 800df92:	d410      	bmi.n	800dfb6 <__swhatbuf_r+0x3e>
 800df94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800df98:	e00e      	b.n	800dfb8 <__swhatbuf_r+0x40>
 800df9a:	466a      	mov	r2, sp
 800df9c:	f000 fda0 	bl	800eae0 <_fstat_r>
 800dfa0:	2800      	cmp	r0, #0
 800dfa2:	dbf2      	blt.n	800df8a <__swhatbuf_r+0x12>
 800dfa4:	9a01      	ldr	r2, [sp, #4]
 800dfa6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800dfaa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800dfae:	425a      	negs	r2, r3
 800dfb0:	415a      	adcs	r2, r3
 800dfb2:	602a      	str	r2, [r5, #0]
 800dfb4:	e7ee      	b.n	800df94 <__swhatbuf_r+0x1c>
 800dfb6:	2340      	movs	r3, #64	; 0x40
 800dfb8:	2000      	movs	r0, #0
 800dfba:	6023      	str	r3, [r4, #0]
 800dfbc:	b016      	add	sp, #88	; 0x58
 800dfbe:	bd70      	pop	{r4, r5, r6, pc}

0800dfc0 <__smakebuf_r>:
 800dfc0:	898b      	ldrh	r3, [r1, #12]
 800dfc2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dfc4:	079d      	lsls	r5, r3, #30
 800dfc6:	4606      	mov	r6, r0
 800dfc8:	460c      	mov	r4, r1
 800dfca:	d507      	bpl.n	800dfdc <__smakebuf_r+0x1c>
 800dfcc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800dfd0:	6023      	str	r3, [r4, #0]
 800dfd2:	6123      	str	r3, [r4, #16]
 800dfd4:	2301      	movs	r3, #1
 800dfd6:	6163      	str	r3, [r4, #20]
 800dfd8:	b002      	add	sp, #8
 800dfda:	bd70      	pop	{r4, r5, r6, pc}
 800dfdc:	ab01      	add	r3, sp, #4
 800dfde:	466a      	mov	r2, sp
 800dfe0:	f7ff ffca 	bl	800df78 <__swhatbuf_r>
 800dfe4:	9900      	ldr	r1, [sp, #0]
 800dfe6:	4605      	mov	r5, r0
 800dfe8:	4630      	mov	r0, r6
 800dfea:	f000 fb69 	bl	800e6c0 <_malloc_r>
 800dfee:	b948      	cbnz	r0, 800e004 <__smakebuf_r+0x44>
 800dff0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dff4:	059a      	lsls	r2, r3, #22
 800dff6:	d4ef      	bmi.n	800dfd8 <__smakebuf_r+0x18>
 800dff8:	f023 0303 	bic.w	r3, r3, #3
 800dffc:	f043 0302 	orr.w	r3, r3, #2
 800e000:	81a3      	strh	r3, [r4, #12]
 800e002:	e7e3      	b.n	800dfcc <__smakebuf_r+0xc>
 800e004:	4b0d      	ldr	r3, [pc, #52]	; (800e03c <__smakebuf_r+0x7c>)
 800e006:	62b3      	str	r3, [r6, #40]	; 0x28
 800e008:	89a3      	ldrh	r3, [r4, #12]
 800e00a:	6020      	str	r0, [r4, #0]
 800e00c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e010:	81a3      	strh	r3, [r4, #12]
 800e012:	9b00      	ldr	r3, [sp, #0]
 800e014:	6163      	str	r3, [r4, #20]
 800e016:	9b01      	ldr	r3, [sp, #4]
 800e018:	6120      	str	r0, [r4, #16]
 800e01a:	b15b      	cbz	r3, 800e034 <__smakebuf_r+0x74>
 800e01c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e020:	4630      	mov	r0, r6
 800e022:	f000 fd6f 	bl	800eb04 <_isatty_r>
 800e026:	b128      	cbz	r0, 800e034 <__smakebuf_r+0x74>
 800e028:	89a3      	ldrh	r3, [r4, #12]
 800e02a:	f023 0303 	bic.w	r3, r3, #3
 800e02e:	f043 0301 	orr.w	r3, r3, #1
 800e032:	81a3      	strh	r3, [r4, #12]
 800e034:	89a3      	ldrh	r3, [r4, #12]
 800e036:	431d      	orrs	r5, r3
 800e038:	81a5      	strh	r5, [r4, #12]
 800e03a:	e7cd      	b.n	800dfd8 <__smakebuf_r+0x18>
 800e03c:	0800de11 	.word	0x0800de11

0800e040 <malloc>:
 800e040:	4b02      	ldr	r3, [pc, #8]	; (800e04c <malloc+0xc>)
 800e042:	4601      	mov	r1, r0
 800e044:	6818      	ldr	r0, [r3, #0]
 800e046:	f000 bb3b 	b.w	800e6c0 <_malloc_r>
 800e04a:	bf00      	nop
 800e04c:	20000014 	.word	0x20000014

0800e050 <_Balloc>:
 800e050:	b570      	push	{r4, r5, r6, lr}
 800e052:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e054:	4604      	mov	r4, r0
 800e056:	460e      	mov	r6, r1
 800e058:	b93d      	cbnz	r5, 800e06a <_Balloc+0x1a>
 800e05a:	2010      	movs	r0, #16
 800e05c:	f7ff fff0 	bl	800e040 <malloc>
 800e060:	6260      	str	r0, [r4, #36]	; 0x24
 800e062:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e066:	6005      	str	r5, [r0, #0]
 800e068:	60c5      	str	r5, [r0, #12]
 800e06a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e06c:	68eb      	ldr	r3, [r5, #12]
 800e06e:	b183      	cbz	r3, 800e092 <_Balloc+0x42>
 800e070:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e072:	68db      	ldr	r3, [r3, #12]
 800e074:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e078:	b9b8      	cbnz	r0, 800e0aa <_Balloc+0x5a>
 800e07a:	2101      	movs	r1, #1
 800e07c:	fa01 f506 	lsl.w	r5, r1, r6
 800e080:	1d6a      	adds	r2, r5, #5
 800e082:	0092      	lsls	r2, r2, #2
 800e084:	4620      	mov	r0, r4
 800e086:	f000 fabf 	bl	800e608 <_calloc_r>
 800e08a:	b160      	cbz	r0, 800e0a6 <_Balloc+0x56>
 800e08c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800e090:	e00e      	b.n	800e0b0 <_Balloc+0x60>
 800e092:	2221      	movs	r2, #33	; 0x21
 800e094:	2104      	movs	r1, #4
 800e096:	4620      	mov	r0, r4
 800e098:	f000 fab6 	bl	800e608 <_calloc_r>
 800e09c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e09e:	60e8      	str	r0, [r5, #12]
 800e0a0:	68db      	ldr	r3, [r3, #12]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d1e4      	bne.n	800e070 <_Balloc+0x20>
 800e0a6:	2000      	movs	r0, #0
 800e0a8:	bd70      	pop	{r4, r5, r6, pc}
 800e0aa:	6802      	ldr	r2, [r0, #0]
 800e0ac:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e0b6:	e7f7      	b.n	800e0a8 <_Balloc+0x58>

0800e0b8 <_Bfree>:
 800e0b8:	b570      	push	{r4, r5, r6, lr}
 800e0ba:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e0bc:	4606      	mov	r6, r0
 800e0be:	460d      	mov	r5, r1
 800e0c0:	b93c      	cbnz	r4, 800e0d2 <_Bfree+0x1a>
 800e0c2:	2010      	movs	r0, #16
 800e0c4:	f7ff ffbc 	bl	800e040 <malloc>
 800e0c8:	6270      	str	r0, [r6, #36]	; 0x24
 800e0ca:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e0ce:	6004      	str	r4, [r0, #0]
 800e0d0:	60c4      	str	r4, [r0, #12]
 800e0d2:	b13d      	cbz	r5, 800e0e4 <_Bfree+0x2c>
 800e0d4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e0d6:	686a      	ldr	r2, [r5, #4]
 800e0d8:	68db      	ldr	r3, [r3, #12]
 800e0da:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e0de:	6029      	str	r1, [r5, #0]
 800e0e0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800e0e4:	bd70      	pop	{r4, r5, r6, pc}

0800e0e6 <__multadd>:
 800e0e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0ea:	690d      	ldr	r5, [r1, #16]
 800e0ec:	461f      	mov	r7, r3
 800e0ee:	4606      	mov	r6, r0
 800e0f0:	460c      	mov	r4, r1
 800e0f2:	f101 0c14 	add.w	ip, r1, #20
 800e0f6:	2300      	movs	r3, #0
 800e0f8:	f8dc 0000 	ldr.w	r0, [ip]
 800e0fc:	b281      	uxth	r1, r0
 800e0fe:	fb02 7101 	mla	r1, r2, r1, r7
 800e102:	0c0f      	lsrs	r7, r1, #16
 800e104:	0c00      	lsrs	r0, r0, #16
 800e106:	fb02 7000 	mla	r0, r2, r0, r7
 800e10a:	b289      	uxth	r1, r1
 800e10c:	3301      	adds	r3, #1
 800e10e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800e112:	429d      	cmp	r5, r3
 800e114:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800e118:	f84c 1b04 	str.w	r1, [ip], #4
 800e11c:	dcec      	bgt.n	800e0f8 <__multadd+0x12>
 800e11e:	b1d7      	cbz	r7, 800e156 <__multadd+0x70>
 800e120:	68a3      	ldr	r3, [r4, #8]
 800e122:	42ab      	cmp	r3, r5
 800e124:	dc12      	bgt.n	800e14c <__multadd+0x66>
 800e126:	6861      	ldr	r1, [r4, #4]
 800e128:	4630      	mov	r0, r6
 800e12a:	3101      	adds	r1, #1
 800e12c:	f7ff ff90 	bl	800e050 <_Balloc>
 800e130:	6922      	ldr	r2, [r4, #16]
 800e132:	3202      	adds	r2, #2
 800e134:	f104 010c 	add.w	r1, r4, #12
 800e138:	4680      	mov	r8, r0
 800e13a:	0092      	lsls	r2, r2, #2
 800e13c:	300c      	adds	r0, #12
 800e13e:	f7fe f95d 	bl	800c3fc <memcpy>
 800e142:	4621      	mov	r1, r4
 800e144:	4630      	mov	r0, r6
 800e146:	f7ff ffb7 	bl	800e0b8 <_Bfree>
 800e14a:	4644      	mov	r4, r8
 800e14c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e150:	3501      	adds	r5, #1
 800e152:	615f      	str	r7, [r3, #20]
 800e154:	6125      	str	r5, [r4, #16]
 800e156:	4620      	mov	r0, r4
 800e158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e15c <__hi0bits>:
 800e15c:	0c02      	lsrs	r2, r0, #16
 800e15e:	0412      	lsls	r2, r2, #16
 800e160:	4603      	mov	r3, r0
 800e162:	b9b2      	cbnz	r2, 800e192 <__hi0bits+0x36>
 800e164:	0403      	lsls	r3, r0, #16
 800e166:	2010      	movs	r0, #16
 800e168:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e16c:	bf04      	itt	eq
 800e16e:	021b      	lsleq	r3, r3, #8
 800e170:	3008      	addeq	r0, #8
 800e172:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e176:	bf04      	itt	eq
 800e178:	011b      	lsleq	r3, r3, #4
 800e17a:	3004      	addeq	r0, #4
 800e17c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e180:	bf04      	itt	eq
 800e182:	009b      	lsleq	r3, r3, #2
 800e184:	3002      	addeq	r0, #2
 800e186:	2b00      	cmp	r3, #0
 800e188:	db06      	blt.n	800e198 <__hi0bits+0x3c>
 800e18a:	005b      	lsls	r3, r3, #1
 800e18c:	d503      	bpl.n	800e196 <__hi0bits+0x3a>
 800e18e:	3001      	adds	r0, #1
 800e190:	4770      	bx	lr
 800e192:	2000      	movs	r0, #0
 800e194:	e7e8      	b.n	800e168 <__hi0bits+0xc>
 800e196:	2020      	movs	r0, #32
 800e198:	4770      	bx	lr

0800e19a <__lo0bits>:
 800e19a:	6803      	ldr	r3, [r0, #0]
 800e19c:	f013 0207 	ands.w	r2, r3, #7
 800e1a0:	4601      	mov	r1, r0
 800e1a2:	d00b      	beq.n	800e1bc <__lo0bits+0x22>
 800e1a4:	07da      	lsls	r2, r3, #31
 800e1a6:	d423      	bmi.n	800e1f0 <__lo0bits+0x56>
 800e1a8:	0798      	lsls	r0, r3, #30
 800e1aa:	bf49      	itett	mi
 800e1ac:	085b      	lsrmi	r3, r3, #1
 800e1ae:	089b      	lsrpl	r3, r3, #2
 800e1b0:	2001      	movmi	r0, #1
 800e1b2:	600b      	strmi	r3, [r1, #0]
 800e1b4:	bf5c      	itt	pl
 800e1b6:	600b      	strpl	r3, [r1, #0]
 800e1b8:	2002      	movpl	r0, #2
 800e1ba:	4770      	bx	lr
 800e1bc:	b298      	uxth	r0, r3
 800e1be:	b9a8      	cbnz	r0, 800e1ec <__lo0bits+0x52>
 800e1c0:	0c1b      	lsrs	r3, r3, #16
 800e1c2:	2010      	movs	r0, #16
 800e1c4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e1c8:	bf04      	itt	eq
 800e1ca:	0a1b      	lsreq	r3, r3, #8
 800e1cc:	3008      	addeq	r0, #8
 800e1ce:	071a      	lsls	r2, r3, #28
 800e1d0:	bf04      	itt	eq
 800e1d2:	091b      	lsreq	r3, r3, #4
 800e1d4:	3004      	addeq	r0, #4
 800e1d6:	079a      	lsls	r2, r3, #30
 800e1d8:	bf04      	itt	eq
 800e1da:	089b      	lsreq	r3, r3, #2
 800e1dc:	3002      	addeq	r0, #2
 800e1de:	07da      	lsls	r2, r3, #31
 800e1e0:	d402      	bmi.n	800e1e8 <__lo0bits+0x4e>
 800e1e2:	085b      	lsrs	r3, r3, #1
 800e1e4:	d006      	beq.n	800e1f4 <__lo0bits+0x5a>
 800e1e6:	3001      	adds	r0, #1
 800e1e8:	600b      	str	r3, [r1, #0]
 800e1ea:	4770      	bx	lr
 800e1ec:	4610      	mov	r0, r2
 800e1ee:	e7e9      	b.n	800e1c4 <__lo0bits+0x2a>
 800e1f0:	2000      	movs	r0, #0
 800e1f2:	4770      	bx	lr
 800e1f4:	2020      	movs	r0, #32
 800e1f6:	4770      	bx	lr

0800e1f8 <__i2b>:
 800e1f8:	b510      	push	{r4, lr}
 800e1fa:	460c      	mov	r4, r1
 800e1fc:	2101      	movs	r1, #1
 800e1fe:	f7ff ff27 	bl	800e050 <_Balloc>
 800e202:	2201      	movs	r2, #1
 800e204:	6144      	str	r4, [r0, #20]
 800e206:	6102      	str	r2, [r0, #16]
 800e208:	bd10      	pop	{r4, pc}

0800e20a <__multiply>:
 800e20a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e20e:	4614      	mov	r4, r2
 800e210:	690a      	ldr	r2, [r1, #16]
 800e212:	6923      	ldr	r3, [r4, #16]
 800e214:	429a      	cmp	r2, r3
 800e216:	bfb8      	it	lt
 800e218:	460b      	movlt	r3, r1
 800e21a:	4688      	mov	r8, r1
 800e21c:	bfbc      	itt	lt
 800e21e:	46a0      	movlt	r8, r4
 800e220:	461c      	movlt	r4, r3
 800e222:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e226:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e22a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e22e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e232:	eb07 0609 	add.w	r6, r7, r9
 800e236:	42b3      	cmp	r3, r6
 800e238:	bfb8      	it	lt
 800e23a:	3101      	addlt	r1, #1
 800e23c:	f7ff ff08 	bl	800e050 <_Balloc>
 800e240:	f100 0514 	add.w	r5, r0, #20
 800e244:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800e248:	462b      	mov	r3, r5
 800e24a:	2200      	movs	r2, #0
 800e24c:	4573      	cmp	r3, lr
 800e24e:	d316      	bcc.n	800e27e <__multiply+0x74>
 800e250:	f104 0214 	add.w	r2, r4, #20
 800e254:	f108 0114 	add.w	r1, r8, #20
 800e258:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800e25c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800e260:	9300      	str	r3, [sp, #0]
 800e262:	9b00      	ldr	r3, [sp, #0]
 800e264:	9201      	str	r2, [sp, #4]
 800e266:	4293      	cmp	r3, r2
 800e268:	d80c      	bhi.n	800e284 <__multiply+0x7a>
 800e26a:	2e00      	cmp	r6, #0
 800e26c:	dd03      	ble.n	800e276 <__multiply+0x6c>
 800e26e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e272:	2b00      	cmp	r3, #0
 800e274:	d05d      	beq.n	800e332 <__multiply+0x128>
 800e276:	6106      	str	r6, [r0, #16]
 800e278:	b003      	add	sp, #12
 800e27a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e27e:	f843 2b04 	str.w	r2, [r3], #4
 800e282:	e7e3      	b.n	800e24c <__multiply+0x42>
 800e284:	f8b2 b000 	ldrh.w	fp, [r2]
 800e288:	f1bb 0f00 	cmp.w	fp, #0
 800e28c:	d023      	beq.n	800e2d6 <__multiply+0xcc>
 800e28e:	4689      	mov	r9, r1
 800e290:	46ac      	mov	ip, r5
 800e292:	f04f 0800 	mov.w	r8, #0
 800e296:	f859 4b04 	ldr.w	r4, [r9], #4
 800e29a:	f8dc a000 	ldr.w	sl, [ip]
 800e29e:	b2a3      	uxth	r3, r4
 800e2a0:	fa1f fa8a 	uxth.w	sl, sl
 800e2a4:	fb0b a303 	mla	r3, fp, r3, sl
 800e2a8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e2ac:	f8dc 4000 	ldr.w	r4, [ip]
 800e2b0:	4443      	add	r3, r8
 800e2b2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e2b6:	fb0b 840a 	mla	r4, fp, sl, r8
 800e2ba:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800e2be:	46e2      	mov	sl, ip
 800e2c0:	b29b      	uxth	r3, r3
 800e2c2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e2c6:	454f      	cmp	r7, r9
 800e2c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e2cc:	f84a 3b04 	str.w	r3, [sl], #4
 800e2d0:	d82b      	bhi.n	800e32a <__multiply+0x120>
 800e2d2:	f8cc 8004 	str.w	r8, [ip, #4]
 800e2d6:	9b01      	ldr	r3, [sp, #4]
 800e2d8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800e2dc:	3204      	adds	r2, #4
 800e2de:	f1ba 0f00 	cmp.w	sl, #0
 800e2e2:	d020      	beq.n	800e326 <__multiply+0x11c>
 800e2e4:	682b      	ldr	r3, [r5, #0]
 800e2e6:	4689      	mov	r9, r1
 800e2e8:	46a8      	mov	r8, r5
 800e2ea:	f04f 0b00 	mov.w	fp, #0
 800e2ee:	f8b9 c000 	ldrh.w	ip, [r9]
 800e2f2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800e2f6:	fb0a 440c 	mla	r4, sl, ip, r4
 800e2fa:	445c      	add	r4, fp
 800e2fc:	46c4      	mov	ip, r8
 800e2fe:	b29b      	uxth	r3, r3
 800e300:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e304:	f84c 3b04 	str.w	r3, [ip], #4
 800e308:	f859 3b04 	ldr.w	r3, [r9], #4
 800e30c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800e310:	0c1b      	lsrs	r3, r3, #16
 800e312:	fb0a b303 	mla	r3, sl, r3, fp
 800e316:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800e31a:	454f      	cmp	r7, r9
 800e31c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800e320:	d805      	bhi.n	800e32e <__multiply+0x124>
 800e322:	f8c8 3004 	str.w	r3, [r8, #4]
 800e326:	3504      	adds	r5, #4
 800e328:	e79b      	b.n	800e262 <__multiply+0x58>
 800e32a:	46d4      	mov	ip, sl
 800e32c:	e7b3      	b.n	800e296 <__multiply+0x8c>
 800e32e:	46e0      	mov	r8, ip
 800e330:	e7dd      	b.n	800e2ee <__multiply+0xe4>
 800e332:	3e01      	subs	r6, #1
 800e334:	e799      	b.n	800e26a <__multiply+0x60>
	...

0800e338 <__pow5mult>:
 800e338:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e33c:	4615      	mov	r5, r2
 800e33e:	f012 0203 	ands.w	r2, r2, #3
 800e342:	4606      	mov	r6, r0
 800e344:	460f      	mov	r7, r1
 800e346:	d007      	beq.n	800e358 <__pow5mult+0x20>
 800e348:	3a01      	subs	r2, #1
 800e34a:	4c21      	ldr	r4, [pc, #132]	; (800e3d0 <__pow5mult+0x98>)
 800e34c:	2300      	movs	r3, #0
 800e34e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e352:	f7ff fec8 	bl	800e0e6 <__multadd>
 800e356:	4607      	mov	r7, r0
 800e358:	10ad      	asrs	r5, r5, #2
 800e35a:	d035      	beq.n	800e3c8 <__pow5mult+0x90>
 800e35c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e35e:	b93c      	cbnz	r4, 800e370 <__pow5mult+0x38>
 800e360:	2010      	movs	r0, #16
 800e362:	f7ff fe6d 	bl	800e040 <malloc>
 800e366:	6270      	str	r0, [r6, #36]	; 0x24
 800e368:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e36c:	6004      	str	r4, [r0, #0]
 800e36e:	60c4      	str	r4, [r0, #12]
 800e370:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e374:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e378:	b94c      	cbnz	r4, 800e38e <__pow5mult+0x56>
 800e37a:	f240 2171 	movw	r1, #625	; 0x271
 800e37e:	4630      	mov	r0, r6
 800e380:	f7ff ff3a 	bl	800e1f8 <__i2b>
 800e384:	2300      	movs	r3, #0
 800e386:	f8c8 0008 	str.w	r0, [r8, #8]
 800e38a:	4604      	mov	r4, r0
 800e38c:	6003      	str	r3, [r0, #0]
 800e38e:	f04f 0800 	mov.w	r8, #0
 800e392:	07eb      	lsls	r3, r5, #31
 800e394:	d50a      	bpl.n	800e3ac <__pow5mult+0x74>
 800e396:	4639      	mov	r1, r7
 800e398:	4622      	mov	r2, r4
 800e39a:	4630      	mov	r0, r6
 800e39c:	f7ff ff35 	bl	800e20a <__multiply>
 800e3a0:	4639      	mov	r1, r7
 800e3a2:	4681      	mov	r9, r0
 800e3a4:	4630      	mov	r0, r6
 800e3a6:	f7ff fe87 	bl	800e0b8 <_Bfree>
 800e3aa:	464f      	mov	r7, r9
 800e3ac:	106d      	asrs	r5, r5, #1
 800e3ae:	d00b      	beq.n	800e3c8 <__pow5mult+0x90>
 800e3b0:	6820      	ldr	r0, [r4, #0]
 800e3b2:	b938      	cbnz	r0, 800e3c4 <__pow5mult+0x8c>
 800e3b4:	4622      	mov	r2, r4
 800e3b6:	4621      	mov	r1, r4
 800e3b8:	4630      	mov	r0, r6
 800e3ba:	f7ff ff26 	bl	800e20a <__multiply>
 800e3be:	6020      	str	r0, [r4, #0]
 800e3c0:	f8c0 8000 	str.w	r8, [r0]
 800e3c4:	4604      	mov	r4, r0
 800e3c6:	e7e4      	b.n	800e392 <__pow5mult+0x5a>
 800e3c8:	4638      	mov	r0, r7
 800e3ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3ce:	bf00      	nop
 800e3d0:	08010368 	.word	0x08010368

0800e3d4 <__lshift>:
 800e3d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3d8:	460c      	mov	r4, r1
 800e3da:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e3de:	6923      	ldr	r3, [r4, #16]
 800e3e0:	6849      	ldr	r1, [r1, #4]
 800e3e2:	eb0a 0903 	add.w	r9, sl, r3
 800e3e6:	68a3      	ldr	r3, [r4, #8]
 800e3e8:	4607      	mov	r7, r0
 800e3ea:	4616      	mov	r6, r2
 800e3ec:	f109 0501 	add.w	r5, r9, #1
 800e3f0:	42ab      	cmp	r3, r5
 800e3f2:	db32      	blt.n	800e45a <__lshift+0x86>
 800e3f4:	4638      	mov	r0, r7
 800e3f6:	f7ff fe2b 	bl	800e050 <_Balloc>
 800e3fa:	2300      	movs	r3, #0
 800e3fc:	4680      	mov	r8, r0
 800e3fe:	f100 0114 	add.w	r1, r0, #20
 800e402:	461a      	mov	r2, r3
 800e404:	4553      	cmp	r3, sl
 800e406:	db2b      	blt.n	800e460 <__lshift+0x8c>
 800e408:	6920      	ldr	r0, [r4, #16]
 800e40a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e40e:	f104 0314 	add.w	r3, r4, #20
 800e412:	f016 021f 	ands.w	r2, r6, #31
 800e416:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e41a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e41e:	d025      	beq.n	800e46c <__lshift+0x98>
 800e420:	f1c2 0e20 	rsb	lr, r2, #32
 800e424:	2000      	movs	r0, #0
 800e426:	681e      	ldr	r6, [r3, #0]
 800e428:	468a      	mov	sl, r1
 800e42a:	4096      	lsls	r6, r2
 800e42c:	4330      	orrs	r0, r6
 800e42e:	f84a 0b04 	str.w	r0, [sl], #4
 800e432:	f853 0b04 	ldr.w	r0, [r3], #4
 800e436:	459c      	cmp	ip, r3
 800e438:	fa20 f00e 	lsr.w	r0, r0, lr
 800e43c:	d814      	bhi.n	800e468 <__lshift+0x94>
 800e43e:	6048      	str	r0, [r1, #4]
 800e440:	b108      	cbz	r0, 800e446 <__lshift+0x72>
 800e442:	f109 0502 	add.w	r5, r9, #2
 800e446:	3d01      	subs	r5, #1
 800e448:	4638      	mov	r0, r7
 800e44a:	f8c8 5010 	str.w	r5, [r8, #16]
 800e44e:	4621      	mov	r1, r4
 800e450:	f7ff fe32 	bl	800e0b8 <_Bfree>
 800e454:	4640      	mov	r0, r8
 800e456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e45a:	3101      	adds	r1, #1
 800e45c:	005b      	lsls	r3, r3, #1
 800e45e:	e7c7      	b.n	800e3f0 <__lshift+0x1c>
 800e460:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e464:	3301      	adds	r3, #1
 800e466:	e7cd      	b.n	800e404 <__lshift+0x30>
 800e468:	4651      	mov	r1, sl
 800e46a:	e7dc      	b.n	800e426 <__lshift+0x52>
 800e46c:	3904      	subs	r1, #4
 800e46e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e472:	f841 2f04 	str.w	r2, [r1, #4]!
 800e476:	459c      	cmp	ip, r3
 800e478:	d8f9      	bhi.n	800e46e <__lshift+0x9a>
 800e47a:	e7e4      	b.n	800e446 <__lshift+0x72>

0800e47c <__mcmp>:
 800e47c:	6903      	ldr	r3, [r0, #16]
 800e47e:	690a      	ldr	r2, [r1, #16]
 800e480:	1a9b      	subs	r3, r3, r2
 800e482:	b530      	push	{r4, r5, lr}
 800e484:	d10c      	bne.n	800e4a0 <__mcmp+0x24>
 800e486:	0092      	lsls	r2, r2, #2
 800e488:	3014      	adds	r0, #20
 800e48a:	3114      	adds	r1, #20
 800e48c:	1884      	adds	r4, r0, r2
 800e48e:	4411      	add	r1, r2
 800e490:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e494:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e498:	4295      	cmp	r5, r2
 800e49a:	d003      	beq.n	800e4a4 <__mcmp+0x28>
 800e49c:	d305      	bcc.n	800e4aa <__mcmp+0x2e>
 800e49e:	2301      	movs	r3, #1
 800e4a0:	4618      	mov	r0, r3
 800e4a2:	bd30      	pop	{r4, r5, pc}
 800e4a4:	42a0      	cmp	r0, r4
 800e4a6:	d3f3      	bcc.n	800e490 <__mcmp+0x14>
 800e4a8:	e7fa      	b.n	800e4a0 <__mcmp+0x24>
 800e4aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e4ae:	e7f7      	b.n	800e4a0 <__mcmp+0x24>

0800e4b0 <__mdiff>:
 800e4b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4b4:	460d      	mov	r5, r1
 800e4b6:	4607      	mov	r7, r0
 800e4b8:	4611      	mov	r1, r2
 800e4ba:	4628      	mov	r0, r5
 800e4bc:	4614      	mov	r4, r2
 800e4be:	f7ff ffdd 	bl	800e47c <__mcmp>
 800e4c2:	1e06      	subs	r6, r0, #0
 800e4c4:	d108      	bne.n	800e4d8 <__mdiff+0x28>
 800e4c6:	4631      	mov	r1, r6
 800e4c8:	4638      	mov	r0, r7
 800e4ca:	f7ff fdc1 	bl	800e050 <_Balloc>
 800e4ce:	2301      	movs	r3, #1
 800e4d0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800e4d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4d8:	bfa4      	itt	ge
 800e4da:	4623      	movge	r3, r4
 800e4dc:	462c      	movge	r4, r5
 800e4de:	4638      	mov	r0, r7
 800e4e0:	6861      	ldr	r1, [r4, #4]
 800e4e2:	bfa6      	itte	ge
 800e4e4:	461d      	movge	r5, r3
 800e4e6:	2600      	movge	r6, #0
 800e4e8:	2601      	movlt	r6, #1
 800e4ea:	f7ff fdb1 	bl	800e050 <_Balloc>
 800e4ee:	692b      	ldr	r3, [r5, #16]
 800e4f0:	60c6      	str	r6, [r0, #12]
 800e4f2:	6926      	ldr	r6, [r4, #16]
 800e4f4:	f105 0914 	add.w	r9, r5, #20
 800e4f8:	f104 0214 	add.w	r2, r4, #20
 800e4fc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800e500:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800e504:	f100 0514 	add.w	r5, r0, #20
 800e508:	f04f 0e00 	mov.w	lr, #0
 800e50c:	f852 ab04 	ldr.w	sl, [r2], #4
 800e510:	f859 4b04 	ldr.w	r4, [r9], #4
 800e514:	fa1e f18a 	uxtah	r1, lr, sl
 800e518:	b2a3      	uxth	r3, r4
 800e51a:	1ac9      	subs	r1, r1, r3
 800e51c:	0c23      	lsrs	r3, r4, #16
 800e51e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800e522:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800e526:	b289      	uxth	r1, r1
 800e528:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800e52c:	45c8      	cmp	r8, r9
 800e52e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800e532:	4694      	mov	ip, r2
 800e534:	f845 3b04 	str.w	r3, [r5], #4
 800e538:	d8e8      	bhi.n	800e50c <__mdiff+0x5c>
 800e53a:	45bc      	cmp	ip, r7
 800e53c:	d304      	bcc.n	800e548 <__mdiff+0x98>
 800e53e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800e542:	b183      	cbz	r3, 800e566 <__mdiff+0xb6>
 800e544:	6106      	str	r6, [r0, #16]
 800e546:	e7c5      	b.n	800e4d4 <__mdiff+0x24>
 800e548:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e54c:	fa1e f381 	uxtah	r3, lr, r1
 800e550:	141a      	asrs	r2, r3, #16
 800e552:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e556:	b29b      	uxth	r3, r3
 800e558:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e55c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800e560:	f845 3b04 	str.w	r3, [r5], #4
 800e564:	e7e9      	b.n	800e53a <__mdiff+0x8a>
 800e566:	3e01      	subs	r6, #1
 800e568:	e7e9      	b.n	800e53e <__mdiff+0x8e>

0800e56a <__d2b>:
 800e56a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e56e:	460e      	mov	r6, r1
 800e570:	2101      	movs	r1, #1
 800e572:	ec59 8b10 	vmov	r8, r9, d0
 800e576:	4615      	mov	r5, r2
 800e578:	f7ff fd6a 	bl	800e050 <_Balloc>
 800e57c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800e580:	4607      	mov	r7, r0
 800e582:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e586:	bb34      	cbnz	r4, 800e5d6 <__d2b+0x6c>
 800e588:	9301      	str	r3, [sp, #4]
 800e58a:	f1b8 0300 	subs.w	r3, r8, #0
 800e58e:	d027      	beq.n	800e5e0 <__d2b+0x76>
 800e590:	a802      	add	r0, sp, #8
 800e592:	f840 3d08 	str.w	r3, [r0, #-8]!
 800e596:	f7ff fe00 	bl	800e19a <__lo0bits>
 800e59a:	9900      	ldr	r1, [sp, #0]
 800e59c:	b1f0      	cbz	r0, 800e5dc <__d2b+0x72>
 800e59e:	9a01      	ldr	r2, [sp, #4]
 800e5a0:	f1c0 0320 	rsb	r3, r0, #32
 800e5a4:	fa02 f303 	lsl.w	r3, r2, r3
 800e5a8:	430b      	orrs	r3, r1
 800e5aa:	40c2      	lsrs	r2, r0
 800e5ac:	617b      	str	r3, [r7, #20]
 800e5ae:	9201      	str	r2, [sp, #4]
 800e5b0:	9b01      	ldr	r3, [sp, #4]
 800e5b2:	61bb      	str	r3, [r7, #24]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	bf14      	ite	ne
 800e5b8:	2102      	movne	r1, #2
 800e5ba:	2101      	moveq	r1, #1
 800e5bc:	6139      	str	r1, [r7, #16]
 800e5be:	b1c4      	cbz	r4, 800e5f2 <__d2b+0x88>
 800e5c0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800e5c4:	4404      	add	r4, r0
 800e5c6:	6034      	str	r4, [r6, #0]
 800e5c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e5cc:	6028      	str	r0, [r5, #0]
 800e5ce:	4638      	mov	r0, r7
 800e5d0:	b003      	add	sp, #12
 800e5d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e5d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e5da:	e7d5      	b.n	800e588 <__d2b+0x1e>
 800e5dc:	6179      	str	r1, [r7, #20]
 800e5de:	e7e7      	b.n	800e5b0 <__d2b+0x46>
 800e5e0:	a801      	add	r0, sp, #4
 800e5e2:	f7ff fdda 	bl	800e19a <__lo0bits>
 800e5e6:	9b01      	ldr	r3, [sp, #4]
 800e5e8:	617b      	str	r3, [r7, #20]
 800e5ea:	2101      	movs	r1, #1
 800e5ec:	6139      	str	r1, [r7, #16]
 800e5ee:	3020      	adds	r0, #32
 800e5f0:	e7e5      	b.n	800e5be <__d2b+0x54>
 800e5f2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800e5f6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e5fa:	6030      	str	r0, [r6, #0]
 800e5fc:	6918      	ldr	r0, [r3, #16]
 800e5fe:	f7ff fdad 	bl	800e15c <__hi0bits>
 800e602:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e606:	e7e1      	b.n	800e5cc <__d2b+0x62>

0800e608 <_calloc_r>:
 800e608:	b538      	push	{r3, r4, r5, lr}
 800e60a:	fb02 f401 	mul.w	r4, r2, r1
 800e60e:	4621      	mov	r1, r4
 800e610:	f000 f856 	bl	800e6c0 <_malloc_r>
 800e614:	4605      	mov	r5, r0
 800e616:	b118      	cbz	r0, 800e620 <_calloc_r+0x18>
 800e618:	4622      	mov	r2, r4
 800e61a:	2100      	movs	r1, #0
 800e61c:	f7fd fef9 	bl	800c412 <memset>
 800e620:	4628      	mov	r0, r5
 800e622:	bd38      	pop	{r3, r4, r5, pc}

0800e624 <_free_r>:
 800e624:	b538      	push	{r3, r4, r5, lr}
 800e626:	4605      	mov	r5, r0
 800e628:	2900      	cmp	r1, #0
 800e62a:	d045      	beq.n	800e6b8 <_free_r+0x94>
 800e62c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e630:	1f0c      	subs	r4, r1, #4
 800e632:	2b00      	cmp	r3, #0
 800e634:	bfb8      	it	lt
 800e636:	18e4      	addlt	r4, r4, r3
 800e638:	f000 fa98 	bl	800eb6c <__malloc_lock>
 800e63c:	4a1f      	ldr	r2, [pc, #124]	; (800e6bc <_free_r+0x98>)
 800e63e:	6813      	ldr	r3, [r2, #0]
 800e640:	4610      	mov	r0, r2
 800e642:	b933      	cbnz	r3, 800e652 <_free_r+0x2e>
 800e644:	6063      	str	r3, [r4, #4]
 800e646:	6014      	str	r4, [r2, #0]
 800e648:	4628      	mov	r0, r5
 800e64a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e64e:	f000 ba8e 	b.w	800eb6e <__malloc_unlock>
 800e652:	42a3      	cmp	r3, r4
 800e654:	d90c      	bls.n	800e670 <_free_r+0x4c>
 800e656:	6821      	ldr	r1, [r4, #0]
 800e658:	1862      	adds	r2, r4, r1
 800e65a:	4293      	cmp	r3, r2
 800e65c:	bf04      	itt	eq
 800e65e:	681a      	ldreq	r2, [r3, #0]
 800e660:	685b      	ldreq	r3, [r3, #4]
 800e662:	6063      	str	r3, [r4, #4]
 800e664:	bf04      	itt	eq
 800e666:	1852      	addeq	r2, r2, r1
 800e668:	6022      	streq	r2, [r4, #0]
 800e66a:	6004      	str	r4, [r0, #0]
 800e66c:	e7ec      	b.n	800e648 <_free_r+0x24>
 800e66e:	4613      	mov	r3, r2
 800e670:	685a      	ldr	r2, [r3, #4]
 800e672:	b10a      	cbz	r2, 800e678 <_free_r+0x54>
 800e674:	42a2      	cmp	r2, r4
 800e676:	d9fa      	bls.n	800e66e <_free_r+0x4a>
 800e678:	6819      	ldr	r1, [r3, #0]
 800e67a:	1858      	adds	r0, r3, r1
 800e67c:	42a0      	cmp	r0, r4
 800e67e:	d10b      	bne.n	800e698 <_free_r+0x74>
 800e680:	6820      	ldr	r0, [r4, #0]
 800e682:	4401      	add	r1, r0
 800e684:	1858      	adds	r0, r3, r1
 800e686:	4282      	cmp	r2, r0
 800e688:	6019      	str	r1, [r3, #0]
 800e68a:	d1dd      	bne.n	800e648 <_free_r+0x24>
 800e68c:	6810      	ldr	r0, [r2, #0]
 800e68e:	6852      	ldr	r2, [r2, #4]
 800e690:	605a      	str	r2, [r3, #4]
 800e692:	4401      	add	r1, r0
 800e694:	6019      	str	r1, [r3, #0]
 800e696:	e7d7      	b.n	800e648 <_free_r+0x24>
 800e698:	d902      	bls.n	800e6a0 <_free_r+0x7c>
 800e69a:	230c      	movs	r3, #12
 800e69c:	602b      	str	r3, [r5, #0]
 800e69e:	e7d3      	b.n	800e648 <_free_r+0x24>
 800e6a0:	6820      	ldr	r0, [r4, #0]
 800e6a2:	1821      	adds	r1, r4, r0
 800e6a4:	428a      	cmp	r2, r1
 800e6a6:	bf04      	itt	eq
 800e6a8:	6811      	ldreq	r1, [r2, #0]
 800e6aa:	6852      	ldreq	r2, [r2, #4]
 800e6ac:	6062      	str	r2, [r4, #4]
 800e6ae:	bf04      	itt	eq
 800e6b0:	1809      	addeq	r1, r1, r0
 800e6b2:	6021      	streq	r1, [r4, #0]
 800e6b4:	605c      	str	r4, [r3, #4]
 800e6b6:	e7c7      	b.n	800e648 <_free_r+0x24>
 800e6b8:	bd38      	pop	{r3, r4, r5, pc}
 800e6ba:	bf00      	nop
 800e6bc:	20004c18 	.word	0x20004c18

0800e6c0 <_malloc_r>:
 800e6c0:	b570      	push	{r4, r5, r6, lr}
 800e6c2:	1ccd      	adds	r5, r1, #3
 800e6c4:	f025 0503 	bic.w	r5, r5, #3
 800e6c8:	3508      	adds	r5, #8
 800e6ca:	2d0c      	cmp	r5, #12
 800e6cc:	bf38      	it	cc
 800e6ce:	250c      	movcc	r5, #12
 800e6d0:	2d00      	cmp	r5, #0
 800e6d2:	4606      	mov	r6, r0
 800e6d4:	db01      	blt.n	800e6da <_malloc_r+0x1a>
 800e6d6:	42a9      	cmp	r1, r5
 800e6d8:	d903      	bls.n	800e6e2 <_malloc_r+0x22>
 800e6da:	230c      	movs	r3, #12
 800e6dc:	6033      	str	r3, [r6, #0]
 800e6de:	2000      	movs	r0, #0
 800e6e0:	bd70      	pop	{r4, r5, r6, pc}
 800e6e2:	f000 fa43 	bl	800eb6c <__malloc_lock>
 800e6e6:	4a21      	ldr	r2, [pc, #132]	; (800e76c <_malloc_r+0xac>)
 800e6e8:	6814      	ldr	r4, [r2, #0]
 800e6ea:	4621      	mov	r1, r4
 800e6ec:	b991      	cbnz	r1, 800e714 <_malloc_r+0x54>
 800e6ee:	4c20      	ldr	r4, [pc, #128]	; (800e770 <_malloc_r+0xb0>)
 800e6f0:	6823      	ldr	r3, [r4, #0]
 800e6f2:	b91b      	cbnz	r3, 800e6fc <_malloc_r+0x3c>
 800e6f4:	4630      	mov	r0, r6
 800e6f6:	f000 f97d 	bl	800e9f4 <_sbrk_r>
 800e6fa:	6020      	str	r0, [r4, #0]
 800e6fc:	4629      	mov	r1, r5
 800e6fe:	4630      	mov	r0, r6
 800e700:	f000 f978 	bl	800e9f4 <_sbrk_r>
 800e704:	1c43      	adds	r3, r0, #1
 800e706:	d124      	bne.n	800e752 <_malloc_r+0x92>
 800e708:	230c      	movs	r3, #12
 800e70a:	6033      	str	r3, [r6, #0]
 800e70c:	4630      	mov	r0, r6
 800e70e:	f000 fa2e 	bl	800eb6e <__malloc_unlock>
 800e712:	e7e4      	b.n	800e6de <_malloc_r+0x1e>
 800e714:	680b      	ldr	r3, [r1, #0]
 800e716:	1b5b      	subs	r3, r3, r5
 800e718:	d418      	bmi.n	800e74c <_malloc_r+0x8c>
 800e71a:	2b0b      	cmp	r3, #11
 800e71c:	d90f      	bls.n	800e73e <_malloc_r+0x7e>
 800e71e:	600b      	str	r3, [r1, #0]
 800e720:	50cd      	str	r5, [r1, r3]
 800e722:	18cc      	adds	r4, r1, r3
 800e724:	4630      	mov	r0, r6
 800e726:	f000 fa22 	bl	800eb6e <__malloc_unlock>
 800e72a:	f104 000b 	add.w	r0, r4, #11
 800e72e:	1d23      	adds	r3, r4, #4
 800e730:	f020 0007 	bic.w	r0, r0, #7
 800e734:	1ac3      	subs	r3, r0, r3
 800e736:	d0d3      	beq.n	800e6e0 <_malloc_r+0x20>
 800e738:	425a      	negs	r2, r3
 800e73a:	50e2      	str	r2, [r4, r3]
 800e73c:	e7d0      	b.n	800e6e0 <_malloc_r+0x20>
 800e73e:	428c      	cmp	r4, r1
 800e740:	684b      	ldr	r3, [r1, #4]
 800e742:	bf16      	itet	ne
 800e744:	6063      	strne	r3, [r4, #4]
 800e746:	6013      	streq	r3, [r2, #0]
 800e748:	460c      	movne	r4, r1
 800e74a:	e7eb      	b.n	800e724 <_malloc_r+0x64>
 800e74c:	460c      	mov	r4, r1
 800e74e:	6849      	ldr	r1, [r1, #4]
 800e750:	e7cc      	b.n	800e6ec <_malloc_r+0x2c>
 800e752:	1cc4      	adds	r4, r0, #3
 800e754:	f024 0403 	bic.w	r4, r4, #3
 800e758:	42a0      	cmp	r0, r4
 800e75a:	d005      	beq.n	800e768 <_malloc_r+0xa8>
 800e75c:	1a21      	subs	r1, r4, r0
 800e75e:	4630      	mov	r0, r6
 800e760:	f000 f948 	bl	800e9f4 <_sbrk_r>
 800e764:	3001      	adds	r0, #1
 800e766:	d0cf      	beq.n	800e708 <_malloc_r+0x48>
 800e768:	6025      	str	r5, [r4, #0]
 800e76a:	e7db      	b.n	800e724 <_malloc_r+0x64>
 800e76c:	20004c18 	.word	0x20004c18
 800e770:	20004c1c 	.word	0x20004c1c

0800e774 <__sfputc_r>:
 800e774:	6893      	ldr	r3, [r2, #8]
 800e776:	3b01      	subs	r3, #1
 800e778:	2b00      	cmp	r3, #0
 800e77a:	b410      	push	{r4}
 800e77c:	6093      	str	r3, [r2, #8]
 800e77e:	da08      	bge.n	800e792 <__sfputc_r+0x1e>
 800e780:	6994      	ldr	r4, [r2, #24]
 800e782:	42a3      	cmp	r3, r4
 800e784:	db01      	blt.n	800e78a <__sfputc_r+0x16>
 800e786:	290a      	cmp	r1, #10
 800e788:	d103      	bne.n	800e792 <__sfputc_r+0x1e>
 800e78a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e78e:	f7fe bb65 	b.w	800ce5c <__swbuf_r>
 800e792:	6813      	ldr	r3, [r2, #0]
 800e794:	1c58      	adds	r0, r3, #1
 800e796:	6010      	str	r0, [r2, #0]
 800e798:	7019      	strb	r1, [r3, #0]
 800e79a:	4608      	mov	r0, r1
 800e79c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e7a0:	4770      	bx	lr

0800e7a2 <__sfputs_r>:
 800e7a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7a4:	4606      	mov	r6, r0
 800e7a6:	460f      	mov	r7, r1
 800e7a8:	4614      	mov	r4, r2
 800e7aa:	18d5      	adds	r5, r2, r3
 800e7ac:	42ac      	cmp	r4, r5
 800e7ae:	d101      	bne.n	800e7b4 <__sfputs_r+0x12>
 800e7b0:	2000      	movs	r0, #0
 800e7b2:	e007      	b.n	800e7c4 <__sfputs_r+0x22>
 800e7b4:	463a      	mov	r2, r7
 800e7b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7ba:	4630      	mov	r0, r6
 800e7bc:	f7ff ffda 	bl	800e774 <__sfputc_r>
 800e7c0:	1c43      	adds	r3, r0, #1
 800e7c2:	d1f3      	bne.n	800e7ac <__sfputs_r+0xa>
 800e7c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e7c8 <_vfiprintf_r>:
 800e7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7cc:	460c      	mov	r4, r1
 800e7ce:	b09d      	sub	sp, #116	; 0x74
 800e7d0:	4617      	mov	r7, r2
 800e7d2:	461d      	mov	r5, r3
 800e7d4:	4606      	mov	r6, r0
 800e7d6:	b118      	cbz	r0, 800e7e0 <_vfiprintf_r+0x18>
 800e7d8:	6983      	ldr	r3, [r0, #24]
 800e7da:	b90b      	cbnz	r3, 800e7e0 <_vfiprintf_r+0x18>
 800e7dc:	f7ff fb34 	bl	800de48 <__sinit>
 800e7e0:	4b7c      	ldr	r3, [pc, #496]	; (800e9d4 <_vfiprintf_r+0x20c>)
 800e7e2:	429c      	cmp	r4, r3
 800e7e4:	d158      	bne.n	800e898 <_vfiprintf_r+0xd0>
 800e7e6:	6874      	ldr	r4, [r6, #4]
 800e7e8:	89a3      	ldrh	r3, [r4, #12]
 800e7ea:	0718      	lsls	r0, r3, #28
 800e7ec:	d55e      	bpl.n	800e8ac <_vfiprintf_r+0xe4>
 800e7ee:	6923      	ldr	r3, [r4, #16]
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d05b      	beq.n	800e8ac <_vfiprintf_r+0xe4>
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	9309      	str	r3, [sp, #36]	; 0x24
 800e7f8:	2320      	movs	r3, #32
 800e7fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e7fe:	2330      	movs	r3, #48	; 0x30
 800e800:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e804:	9503      	str	r5, [sp, #12]
 800e806:	f04f 0b01 	mov.w	fp, #1
 800e80a:	46b8      	mov	r8, r7
 800e80c:	4645      	mov	r5, r8
 800e80e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e812:	b10b      	cbz	r3, 800e818 <_vfiprintf_r+0x50>
 800e814:	2b25      	cmp	r3, #37	; 0x25
 800e816:	d154      	bne.n	800e8c2 <_vfiprintf_r+0xfa>
 800e818:	ebb8 0a07 	subs.w	sl, r8, r7
 800e81c:	d00b      	beq.n	800e836 <_vfiprintf_r+0x6e>
 800e81e:	4653      	mov	r3, sl
 800e820:	463a      	mov	r2, r7
 800e822:	4621      	mov	r1, r4
 800e824:	4630      	mov	r0, r6
 800e826:	f7ff ffbc 	bl	800e7a2 <__sfputs_r>
 800e82a:	3001      	adds	r0, #1
 800e82c:	f000 80c2 	beq.w	800e9b4 <_vfiprintf_r+0x1ec>
 800e830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e832:	4453      	add	r3, sl
 800e834:	9309      	str	r3, [sp, #36]	; 0x24
 800e836:	f898 3000 	ldrb.w	r3, [r8]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	f000 80ba 	beq.w	800e9b4 <_vfiprintf_r+0x1ec>
 800e840:	2300      	movs	r3, #0
 800e842:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e846:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e84a:	9304      	str	r3, [sp, #16]
 800e84c:	9307      	str	r3, [sp, #28]
 800e84e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e852:	931a      	str	r3, [sp, #104]	; 0x68
 800e854:	46a8      	mov	r8, r5
 800e856:	2205      	movs	r2, #5
 800e858:	f818 1b01 	ldrb.w	r1, [r8], #1
 800e85c:	485e      	ldr	r0, [pc, #376]	; (800e9d8 <_vfiprintf_r+0x210>)
 800e85e:	f7f1 fce7 	bl	8000230 <memchr>
 800e862:	9b04      	ldr	r3, [sp, #16]
 800e864:	bb78      	cbnz	r0, 800e8c6 <_vfiprintf_r+0xfe>
 800e866:	06d9      	lsls	r1, r3, #27
 800e868:	bf44      	itt	mi
 800e86a:	2220      	movmi	r2, #32
 800e86c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e870:	071a      	lsls	r2, r3, #28
 800e872:	bf44      	itt	mi
 800e874:	222b      	movmi	r2, #43	; 0x2b
 800e876:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e87a:	782a      	ldrb	r2, [r5, #0]
 800e87c:	2a2a      	cmp	r2, #42	; 0x2a
 800e87e:	d02a      	beq.n	800e8d6 <_vfiprintf_r+0x10e>
 800e880:	9a07      	ldr	r2, [sp, #28]
 800e882:	46a8      	mov	r8, r5
 800e884:	2000      	movs	r0, #0
 800e886:	250a      	movs	r5, #10
 800e888:	4641      	mov	r1, r8
 800e88a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e88e:	3b30      	subs	r3, #48	; 0x30
 800e890:	2b09      	cmp	r3, #9
 800e892:	d969      	bls.n	800e968 <_vfiprintf_r+0x1a0>
 800e894:	b360      	cbz	r0, 800e8f0 <_vfiprintf_r+0x128>
 800e896:	e024      	b.n	800e8e2 <_vfiprintf_r+0x11a>
 800e898:	4b50      	ldr	r3, [pc, #320]	; (800e9dc <_vfiprintf_r+0x214>)
 800e89a:	429c      	cmp	r4, r3
 800e89c:	d101      	bne.n	800e8a2 <_vfiprintf_r+0xda>
 800e89e:	68b4      	ldr	r4, [r6, #8]
 800e8a0:	e7a2      	b.n	800e7e8 <_vfiprintf_r+0x20>
 800e8a2:	4b4f      	ldr	r3, [pc, #316]	; (800e9e0 <_vfiprintf_r+0x218>)
 800e8a4:	429c      	cmp	r4, r3
 800e8a6:	bf08      	it	eq
 800e8a8:	68f4      	ldreq	r4, [r6, #12]
 800e8aa:	e79d      	b.n	800e7e8 <_vfiprintf_r+0x20>
 800e8ac:	4621      	mov	r1, r4
 800e8ae:	4630      	mov	r0, r6
 800e8b0:	f7fe fb26 	bl	800cf00 <__swsetup_r>
 800e8b4:	2800      	cmp	r0, #0
 800e8b6:	d09d      	beq.n	800e7f4 <_vfiprintf_r+0x2c>
 800e8b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e8bc:	b01d      	add	sp, #116	; 0x74
 800e8be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8c2:	46a8      	mov	r8, r5
 800e8c4:	e7a2      	b.n	800e80c <_vfiprintf_r+0x44>
 800e8c6:	4a44      	ldr	r2, [pc, #272]	; (800e9d8 <_vfiprintf_r+0x210>)
 800e8c8:	1a80      	subs	r0, r0, r2
 800e8ca:	fa0b f000 	lsl.w	r0, fp, r0
 800e8ce:	4318      	orrs	r0, r3
 800e8d0:	9004      	str	r0, [sp, #16]
 800e8d2:	4645      	mov	r5, r8
 800e8d4:	e7be      	b.n	800e854 <_vfiprintf_r+0x8c>
 800e8d6:	9a03      	ldr	r2, [sp, #12]
 800e8d8:	1d11      	adds	r1, r2, #4
 800e8da:	6812      	ldr	r2, [r2, #0]
 800e8dc:	9103      	str	r1, [sp, #12]
 800e8de:	2a00      	cmp	r2, #0
 800e8e0:	db01      	blt.n	800e8e6 <_vfiprintf_r+0x11e>
 800e8e2:	9207      	str	r2, [sp, #28]
 800e8e4:	e004      	b.n	800e8f0 <_vfiprintf_r+0x128>
 800e8e6:	4252      	negs	r2, r2
 800e8e8:	f043 0302 	orr.w	r3, r3, #2
 800e8ec:	9207      	str	r2, [sp, #28]
 800e8ee:	9304      	str	r3, [sp, #16]
 800e8f0:	f898 3000 	ldrb.w	r3, [r8]
 800e8f4:	2b2e      	cmp	r3, #46	; 0x2e
 800e8f6:	d10e      	bne.n	800e916 <_vfiprintf_r+0x14e>
 800e8f8:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e8fc:	2b2a      	cmp	r3, #42	; 0x2a
 800e8fe:	d138      	bne.n	800e972 <_vfiprintf_r+0x1aa>
 800e900:	9b03      	ldr	r3, [sp, #12]
 800e902:	1d1a      	adds	r2, r3, #4
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	9203      	str	r2, [sp, #12]
 800e908:	2b00      	cmp	r3, #0
 800e90a:	bfb8      	it	lt
 800e90c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e910:	f108 0802 	add.w	r8, r8, #2
 800e914:	9305      	str	r3, [sp, #20]
 800e916:	4d33      	ldr	r5, [pc, #204]	; (800e9e4 <_vfiprintf_r+0x21c>)
 800e918:	f898 1000 	ldrb.w	r1, [r8]
 800e91c:	2203      	movs	r2, #3
 800e91e:	4628      	mov	r0, r5
 800e920:	f7f1 fc86 	bl	8000230 <memchr>
 800e924:	b140      	cbz	r0, 800e938 <_vfiprintf_r+0x170>
 800e926:	2340      	movs	r3, #64	; 0x40
 800e928:	1b40      	subs	r0, r0, r5
 800e92a:	fa03 f000 	lsl.w	r0, r3, r0
 800e92e:	9b04      	ldr	r3, [sp, #16]
 800e930:	4303      	orrs	r3, r0
 800e932:	f108 0801 	add.w	r8, r8, #1
 800e936:	9304      	str	r3, [sp, #16]
 800e938:	f898 1000 	ldrb.w	r1, [r8]
 800e93c:	482a      	ldr	r0, [pc, #168]	; (800e9e8 <_vfiprintf_r+0x220>)
 800e93e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e942:	2206      	movs	r2, #6
 800e944:	f108 0701 	add.w	r7, r8, #1
 800e948:	f7f1 fc72 	bl	8000230 <memchr>
 800e94c:	2800      	cmp	r0, #0
 800e94e:	d037      	beq.n	800e9c0 <_vfiprintf_r+0x1f8>
 800e950:	4b26      	ldr	r3, [pc, #152]	; (800e9ec <_vfiprintf_r+0x224>)
 800e952:	bb1b      	cbnz	r3, 800e99c <_vfiprintf_r+0x1d4>
 800e954:	9b03      	ldr	r3, [sp, #12]
 800e956:	3307      	adds	r3, #7
 800e958:	f023 0307 	bic.w	r3, r3, #7
 800e95c:	3308      	adds	r3, #8
 800e95e:	9303      	str	r3, [sp, #12]
 800e960:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e962:	444b      	add	r3, r9
 800e964:	9309      	str	r3, [sp, #36]	; 0x24
 800e966:	e750      	b.n	800e80a <_vfiprintf_r+0x42>
 800e968:	fb05 3202 	mla	r2, r5, r2, r3
 800e96c:	2001      	movs	r0, #1
 800e96e:	4688      	mov	r8, r1
 800e970:	e78a      	b.n	800e888 <_vfiprintf_r+0xc0>
 800e972:	2300      	movs	r3, #0
 800e974:	f108 0801 	add.w	r8, r8, #1
 800e978:	9305      	str	r3, [sp, #20]
 800e97a:	4619      	mov	r1, r3
 800e97c:	250a      	movs	r5, #10
 800e97e:	4640      	mov	r0, r8
 800e980:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e984:	3a30      	subs	r2, #48	; 0x30
 800e986:	2a09      	cmp	r2, #9
 800e988:	d903      	bls.n	800e992 <_vfiprintf_r+0x1ca>
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d0c3      	beq.n	800e916 <_vfiprintf_r+0x14e>
 800e98e:	9105      	str	r1, [sp, #20]
 800e990:	e7c1      	b.n	800e916 <_vfiprintf_r+0x14e>
 800e992:	fb05 2101 	mla	r1, r5, r1, r2
 800e996:	2301      	movs	r3, #1
 800e998:	4680      	mov	r8, r0
 800e99a:	e7f0      	b.n	800e97e <_vfiprintf_r+0x1b6>
 800e99c:	ab03      	add	r3, sp, #12
 800e99e:	9300      	str	r3, [sp, #0]
 800e9a0:	4622      	mov	r2, r4
 800e9a2:	4b13      	ldr	r3, [pc, #76]	; (800e9f0 <_vfiprintf_r+0x228>)
 800e9a4:	a904      	add	r1, sp, #16
 800e9a6:	4630      	mov	r0, r6
 800e9a8:	f7fd fdd0 	bl	800c54c <_printf_float>
 800e9ac:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800e9b0:	4681      	mov	r9, r0
 800e9b2:	d1d5      	bne.n	800e960 <_vfiprintf_r+0x198>
 800e9b4:	89a3      	ldrh	r3, [r4, #12]
 800e9b6:	065b      	lsls	r3, r3, #25
 800e9b8:	f53f af7e 	bmi.w	800e8b8 <_vfiprintf_r+0xf0>
 800e9bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e9be:	e77d      	b.n	800e8bc <_vfiprintf_r+0xf4>
 800e9c0:	ab03      	add	r3, sp, #12
 800e9c2:	9300      	str	r3, [sp, #0]
 800e9c4:	4622      	mov	r2, r4
 800e9c6:	4b0a      	ldr	r3, [pc, #40]	; (800e9f0 <_vfiprintf_r+0x228>)
 800e9c8:	a904      	add	r1, sp, #16
 800e9ca:	4630      	mov	r0, r6
 800e9cc:	f7fe f874 	bl	800cab8 <_printf_i>
 800e9d0:	e7ec      	b.n	800e9ac <_vfiprintf_r+0x1e4>
 800e9d2:	bf00      	nop
 800e9d4:	08010238 	.word	0x08010238
 800e9d8:	08010374 	.word	0x08010374
 800e9dc:	08010258 	.word	0x08010258
 800e9e0:	08010218 	.word	0x08010218
 800e9e4:	0801037a 	.word	0x0801037a
 800e9e8:	0801037e 	.word	0x0801037e
 800e9ec:	0800c54d 	.word	0x0800c54d
 800e9f0:	0800e7a3 	.word	0x0800e7a3

0800e9f4 <_sbrk_r>:
 800e9f4:	b538      	push	{r3, r4, r5, lr}
 800e9f6:	4c06      	ldr	r4, [pc, #24]	; (800ea10 <_sbrk_r+0x1c>)
 800e9f8:	2300      	movs	r3, #0
 800e9fa:	4605      	mov	r5, r0
 800e9fc:	4608      	mov	r0, r1
 800e9fe:	6023      	str	r3, [r4, #0]
 800ea00:	f7f5 f81a 	bl	8003a38 <_sbrk>
 800ea04:	1c43      	adds	r3, r0, #1
 800ea06:	d102      	bne.n	800ea0e <_sbrk_r+0x1a>
 800ea08:	6823      	ldr	r3, [r4, #0]
 800ea0a:	b103      	cbz	r3, 800ea0e <_sbrk_r+0x1a>
 800ea0c:	602b      	str	r3, [r5, #0]
 800ea0e:	bd38      	pop	{r3, r4, r5, pc}
 800ea10:	20005304 	.word	0x20005304

0800ea14 <__sread>:
 800ea14:	b510      	push	{r4, lr}
 800ea16:	460c      	mov	r4, r1
 800ea18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea1c:	f000 f8a8 	bl	800eb70 <_read_r>
 800ea20:	2800      	cmp	r0, #0
 800ea22:	bfab      	itete	ge
 800ea24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ea26:	89a3      	ldrhlt	r3, [r4, #12]
 800ea28:	181b      	addge	r3, r3, r0
 800ea2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ea2e:	bfac      	ite	ge
 800ea30:	6563      	strge	r3, [r4, #84]	; 0x54
 800ea32:	81a3      	strhlt	r3, [r4, #12]
 800ea34:	bd10      	pop	{r4, pc}

0800ea36 <__swrite>:
 800ea36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea3a:	461f      	mov	r7, r3
 800ea3c:	898b      	ldrh	r3, [r1, #12]
 800ea3e:	05db      	lsls	r3, r3, #23
 800ea40:	4605      	mov	r5, r0
 800ea42:	460c      	mov	r4, r1
 800ea44:	4616      	mov	r6, r2
 800ea46:	d505      	bpl.n	800ea54 <__swrite+0x1e>
 800ea48:	2302      	movs	r3, #2
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea50:	f000 f868 	bl	800eb24 <_lseek_r>
 800ea54:	89a3      	ldrh	r3, [r4, #12]
 800ea56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ea5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ea5e:	81a3      	strh	r3, [r4, #12]
 800ea60:	4632      	mov	r2, r6
 800ea62:	463b      	mov	r3, r7
 800ea64:	4628      	mov	r0, r5
 800ea66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ea6a:	f000 b817 	b.w	800ea9c <_write_r>

0800ea6e <__sseek>:
 800ea6e:	b510      	push	{r4, lr}
 800ea70:	460c      	mov	r4, r1
 800ea72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea76:	f000 f855 	bl	800eb24 <_lseek_r>
 800ea7a:	1c43      	adds	r3, r0, #1
 800ea7c:	89a3      	ldrh	r3, [r4, #12]
 800ea7e:	bf15      	itete	ne
 800ea80:	6560      	strne	r0, [r4, #84]	; 0x54
 800ea82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ea86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ea8a:	81a3      	strheq	r3, [r4, #12]
 800ea8c:	bf18      	it	ne
 800ea8e:	81a3      	strhne	r3, [r4, #12]
 800ea90:	bd10      	pop	{r4, pc}

0800ea92 <__sclose>:
 800ea92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea96:	f000 b813 	b.w	800eac0 <_close_r>
	...

0800ea9c <_write_r>:
 800ea9c:	b538      	push	{r3, r4, r5, lr}
 800ea9e:	4c07      	ldr	r4, [pc, #28]	; (800eabc <_write_r+0x20>)
 800eaa0:	4605      	mov	r5, r0
 800eaa2:	4608      	mov	r0, r1
 800eaa4:	4611      	mov	r1, r2
 800eaa6:	2200      	movs	r2, #0
 800eaa8:	6022      	str	r2, [r4, #0]
 800eaaa:	461a      	mov	r2, r3
 800eaac:	f7f4 ff73 	bl	8003996 <_write>
 800eab0:	1c43      	adds	r3, r0, #1
 800eab2:	d102      	bne.n	800eaba <_write_r+0x1e>
 800eab4:	6823      	ldr	r3, [r4, #0]
 800eab6:	b103      	cbz	r3, 800eaba <_write_r+0x1e>
 800eab8:	602b      	str	r3, [r5, #0]
 800eaba:	bd38      	pop	{r3, r4, r5, pc}
 800eabc:	20005304 	.word	0x20005304

0800eac0 <_close_r>:
 800eac0:	b538      	push	{r3, r4, r5, lr}
 800eac2:	4c06      	ldr	r4, [pc, #24]	; (800eadc <_close_r+0x1c>)
 800eac4:	2300      	movs	r3, #0
 800eac6:	4605      	mov	r5, r0
 800eac8:	4608      	mov	r0, r1
 800eaca:	6023      	str	r3, [r4, #0]
 800eacc:	f7f4 ff7f 	bl	80039ce <_close>
 800ead0:	1c43      	adds	r3, r0, #1
 800ead2:	d102      	bne.n	800eada <_close_r+0x1a>
 800ead4:	6823      	ldr	r3, [r4, #0]
 800ead6:	b103      	cbz	r3, 800eada <_close_r+0x1a>
 800ead8:	602b      	str	r3, [r5, #0]
 800eada:	bd38      	pop	{r3, r4, r5, pc}
 800eadc:	20005304 	.word	0x20005304

0800eae0 <_fstat_r>:
 800eae0:	b538      	push	{r3, r4, r5, lr}
 800eae2:	4c07      	ldr	r4, [pc, #28]	; (800eb00 <_fstat_r+0x20>)
 800eae4:	2300      	movs	r3, #0
 800eae6:	4605      	mov	r5, r0
 800eae8:	4608      	mov	r0, r1
 800eaea:	4611      	mov	r1, r2
 800eaec:	6023      	str	r3, [r4, #0]
 800eaee:	f7f4 ff7a 	bl	80039e6 <_fstat>
 800eaf2:	1c43      	adds	r3, r0, #1
 800eaf4:	d102      	bne.n	800eafc <_fstat_r+0x1c>
 800eaf6:	6823      	ldr	r3, [r4, #0]
 800eaf8:	b103      	cbz	r3, 800eafc <_fstat_r+0x1c>
 800eafa:	602b      	str	r3, [r5, #0]
 800eafc:	bd38      	pop	{r3, r4, r5, pc}
 800eafe:	bf00      	nop
 800eb00:	20005304 	.word	0x20005304

0800eb04 <_isatty_r>:
 800eb04:	b538      	push	{r3, r4, r5, lr}
 800eb06:	4c06      	ldr	r4, [pc, #24]	; (800eb20 <_isatty_r+0x1c>)
 800eb08:	2300      	movs	r3, #0
 800eb0a:	4605      	mov	r5, r0
 800eb0c:	4608      	mov	r0, r1
 800eb0e:	6023      	str	r3, [r4, #0]
 800eb10:	f7f4 ff79 	bl	8003a06 <_isatty>
 800eb14:	1c43      	adds	r3, r0, #1
 800eb16:	d102      	bne.n	800eb1e <_isatty_r+0x1a>
 800eb18:	6823      	ldr	r3, [r4, #0]
 800eb1a:	b103      	cbz	r3, 800eb1e <_isatty_r+0x1a>
 800eb1c:	602b      	str	r3, [r5, #0]
 800eb1e:	bd38      	pop	{r3, r4, r5, pc}
 800eb20:	20005304 	.word	0x20005304

0800eb24 <_lseek_r>:
 800eb24:	b538      	push	{r3, r4, r5, lr}
 800eb26:	4c07      	ldr	r4, [pc, #28]	; (800eb44 <_lseek_r+0x20>)
 800eb28:	4605      	mov	r5, r0
 800eb2a:	4608      	mov	r0, r1
 800eb2c:	4611      	mov	r1, r2
 800eb2e:	2200      	movs	r2, #0
 800eb30:	6022      	str	r2, [r4, #0]
 800eb32:	461a      	mov	r2, r3
 800eb34:	f7f4 ff72 	bl	8003a1c <_lseek>
 800eb38:	1c43      	adds	r3, r0, #1
 800eb3a:	d102      	bne.n	800eb42 <_lseek_r+0x1e>
 800eb3c:	6823      	ldr	r3, [r4, #0]
 800eb3e:	b103      	cbz	r3, 800eb42 <_lseek_r+0x1e>
 800eb40:	602b      	str	r3, [r5, #0]
 800eb42:	bd38      	pop	{r3, r4, r5, pc}
 800eb44:	20005304 	.word	0x20005304

0800eb48 <__ascii_mbtowc>:
 800eb48:	b082      	sub	sp, #8
 800eb4a:	b901      	cbnz	r1, 800eb4e <__ascii_mbtowc+0x6>
 800eb4c:	a901      	add	r1, sp, #4
 800eb4e:	b142      	cbz	r2, 800eb62 <__ascii_mbtowc+0x1a>
 800eb50:	b14b      	cbz	r3, 800eb66 <__ascii_mbtowc+0x1e>
 800eb52:	7813      	ldrb	r3, [r2, #0]
 800eb54:	600b      	str	r3, [r1, #0]
 800eb56:	7812      	ldrb	r2, [r2, #0]
 800eb58:	1c10      	adds	r0, r2, #0
 800eb5a:	bf18      	it	ne
 800eb5c:	2001      	movne	r0, #1
 800eb5e:	b002      	add	sp, #8
 800eb60:	4770      	bx	lr
 800eb62:	4610      	mov	r0, r2
 800eb64:	e7fb      	b.n	800eb5e <__ascii_mbtowc+0x16>
 800eb66:	f06f 0001 	mvn.w	r0, #1
 800eb6a:	e7f8      	b.n	800eb5e <__ascii_mbtowc+0x16>

0800eb6c <__malloc_lock>:
 800eb6c:	4770      	bx	lr

0800eb6e <__malloc_unlock>:
 800eb6e:	4770      	bx	lr

0800eb70 <_read_r>:
 800eb70:	b538      	push	{r3, r4, r5, lr}
 800eb72:	4c07      	ldr	r4, [pc, #28]	; (800eb90 <_read_r+0x20>)
 800eb74:	4605      	mov	r5, r0
 800eb76:	4608      	mov	r0, r1
 800eb78:	4611      	mov	r1, r2
 800eb7a:	2200      	movs	r2, #0
 800eb7c:	6022      	str	r2, [r4, #0]
 800eb7e:	461a      	mov	r2, r3
 800eb80:	f7f4 feec 	bl	800395c <_read>
 800eb84:	1c43      	adds	r3, r0, #1
 800eb86:	d102      	bne.n	800eb8e <_read_r+0x1e>
 800eb88:	6823      	ldr	r3, [r4, #0]
 800eb8a:	b103      	cbz	r3, 800eb8e <_read_r+0x1e>
 800eb8c:	602b      	str	r3, [r5, #0]
 800eb8e:	bd38      	pop	{r3, r4, r5, pc}
 800eb90:	20005304 	.word	0x20005304

0800eb94 <__ascii_wctomb>:
 800eb94:	b149      	cbz	r1, 800ebaa <__ascii_wctomb+0x16>
 800eb96:	2aff      	cmp	r2, #255	; 0xff
 800eb98:	bf85      	ittet	hi
 800eb9a:	238a      	movhi	r3, #138	; 0x8a
 800eb9c:	6003      	strhi	r3, [r0, #0]
 800eb9e:	700a      	strbls	r2, [r1, #0]
 800eba0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800eba4:	bf98      	it	ls
 800eba6:	2001      	movls	r0, #1
 800eba8:	4770      	bx	lr
 800ebaa:	4608      	mov	r0, r1
 800ebac:	4770      	bx	lr
	...

0800ebb0 <_init>:
 800ebb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebb2:	bf00      	nop
 800ebb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ebb6:	bc08      	pop	{r3}
 800ebb8:	469e      	mov	lr, r3
 800ebba:	4770      	bx	lr

0800ebbc <_fini>:
 800ebbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebbe:	bf00      	nop
 800ebc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ebc2:	bc08      	pop	{r3}
 800ebc4:	469e      	mov	lr, r3
 800ebc6:	4770      	bx	lr
