# README.md

## ğŸ“ CORDIC ç®—æ³• RTL å®ç°é¡¹ç›®

å®Œæ•´çš„ CORDIC ç®—æ³•å®ç°ï¼ŒåŒ…å« Verilog RTL è®¾è®¡ã€Python æ¨¡å‹å’Œè‡ªåŠ¨åŒ–éªŒè¯æµç¨‹ã€‚

## ğŸ“‚ é¡¹ç›®ç»“æ„

```
â”œâ”€â”€ vscode/
â”‚   â””â”€â”€ tasks.json           # VS Codeé…ç½®
â”œâ”€â”€ Cordic.assets/           # Cordicæ–‡æ¡£å›¾ç‰‡èµ„æº
â”‚   â””â”€â”€ image.png
â”œâ”€â”€ Dataset/
â”‚   â”œâ”€â”€ Model_Data/          # Pythonæ¨¡å‹æ•°æ®
â”‚   â”‚   â”œâ”€â”€ Model_Theta_SO18F0.dat
â”‚   â”‚   â”œâ”€â”€ Model_Cos_Out_SO18F0.dat
â”‚   â”‚   â””â”€â”€ Model_Sin_Out_SO18F0.dat
â”‚   â”œâ”€â”€ RTL_Data/            # RTLæ¨¡å‹æ•°æ®
â”‚   â”‚   â”œâ”€â”€ RTL_Cos_Out_SO18F0.dat
â”‚   â”‚   â””â”€â”€ RTL_Sin_Out_SO18F0.dat
â”œâ”€â”€ python_model/            # Pythonæ¨¡å‹
â”‚   â””â”€â”€ Cordic.py
â”œâ”€â”€ rtl_model/               # RTLæ¨¡å‹
â”‚   â”œâ”€â”€ Cordic.v             # CORDICæ ¸å¿ƒæ¨¡å—
â”‚   â”œâ”€â”€ Cordic_Test.v        # æµ‹è¯•å¹³å°
â”‚   â””â”€â”€ simulation/          # ä»¿çœŸæ—¥å¿—
â”‚   â””â”€â”€ check_data.py        # æ•°æ®éªŒè¯è„šæœ¬
â””â”€â”€ Codic.ipynb              # æ ¸å¿ƒä»£ç å®éªŒè®°å½•
```

## âš™ï¸ ä¾èµ–ç¯å¢ƒ

1. **ä»¿çœŸå·¥å…·**
   â€¢ Icarus Verilog (iverilog) â‰¥ 11.0
   â€¢ VVP è¿è¡Œæ—¶ï¼ˆéš Icarus å®‰è£…ï¼‰

2. **Python ç¯å¢ƒ**
   â€¢ Python 3.11+

3. **æ¨èå·¥å…·**
   â€¢ Visual Studio Code + Verilog æ‰©å±•æ’ä»¶
   â€¢ Jupyter Labï¼ˆæŸ¥çœ‹å®éªŒè®°å½•ï¼‰

## ğŸ“š ç›®å½•æŒ‡å—

1. **/vscode**
   â€¢ `tasks.json`: é¢„é…ç½®çš„ä¸€é”®å¼ä»¿çœŸä»»åŠ¡
   â€¢ æ”¯æŒä»»åŠ¡ï¼š
   â–¶ï¸ RTL ç¼–è¯‘
   â–¶ï¸ ä»¿çœŸè¿è¡Œ
   â–¶ï¸ æ•°æ®éªŒè¯

2. **/rtl_model**
   â€¢ `Cordic.v`: æµæ°´çº¿å¼ CORDIC æ ¸å¿ƒï¼ˆ16 çº§è¿­ä»£ï¼‰
   â€¢ `Cordic_Test.v`: æ”¯æŒæ–‡ä»¶ IO çš„æµ‹è¯•å¹³å°
   â€¢ å…³é”®å‚æ•°ï¼š

   ```verilog
   parameter NUM_ITER = 16;    // CORDICè¿­ä»£æ¬¡æ•°
   parameter FRAC_BITS = 16;   // Q1.16å®šç‚¹æ•°æ ¼å¼
   ```

3. **/Dataset**
   â€¢ Model_Data/: 1Â°-89Â° å‚è€ƒæ•°æ®ï¼ˆé»„é‡‘æ ‡å‡†ï¼‰
   â€¢ RTL_Data/: ä»¿çœŸè¾“å‡ºæ•°æ®
   â€¢ éªŒè¯è„šæœ¬ï¼š

   ```bash
   python3 Dataset/check_data.py -t 3 Model_Data/ RTL_Data/
   ```

4. **/python_model**
   â€¢ å®Œæ•´çš„ CORDIC å®ç°ä¸è¯¯å·®åˆ†æ
   â€¢ å‘½ä»¤è¡Œæ“ä½œï¼š

   ```bash
   # ç”Ÿæˆæ•°æ®
   python3 Cordic.py generate

   # éªŒè¯ç²¾åº¦
   python3 Cordic.py verify
   ```

## ğŸš€ ä½¿ç”¨æµç¨‹

**æ­¥éª¤ 1ï¼šç”Ÿæˆå‚è€ƒæ•°æ®**

```bash
cd python_model
python Cordic.py generate
```

**æ­¥éª¤ 2ï¼šéªŒè¯å‚è€ƒæ•°æ®**

```bash
cd python_model
python Cordic.py verify
```

**æ³¨æ„**ï¼šéœ€å…ˆç”Ÿæˆå‚è€ƒæ•°æ®ä»¥éªŒè¯æ¨¡å‹æ•°æ®ç²¾åº¦

**æ­¥éª¤ 3ï¼šè¿è¡Œ RTL ä»¿çœŸ**
åœ¨è·¯å¾„ `rtl_model` ä¸‹æ‰§è¡Œï¼š

```bash
# ç¼–è¯‘ï¼ˆé¡¹ç›®æ ¹ç›®å½•ï¼‰
iverilog -o simv Cordic.v Cordic_Test.v

# è¿è¡Œä»¿çœŸï¼ˆç¼–è¯‘åæ‰§è¡Œï¼‰
vvp simv
```

æˆ–  
**VSCode ç”¨æˆ·**ï¼šä½¿ç”¨é¢„é…ç½®ä»»åŠ¡ï¼š  
`è¿è¡Œä»»åŠ¡(Run Task) -> Run Cordic Test` ç¼–è¯‘  
`è¿è¡Œä»»åŠ¡(Run Task) -> Simulate` ç”ŸæˆéªŒè¯ç”¨ RTL æ•°æ®

**æ­¥éª¤ 4ï¼šæ•°æ®éªŒè¯**
åœ¨é¡¹ç›®æ ¹ç›®å½• `Cordic` ä¸‹æ‰§è¡Œï¼š

```bash
python Dataset/check_data.py Dataset/Model_Data Dataset/RTL_Data
```

æˆ–  
åœ¨è·¯å¾„ `Cordic/Dataset` ä¸‹æ‰§è¡Œï¼š

```bash
python check_data.py Model_Data RTL_Data
```

**VSCode ç”¨æˆ·**ï¼šé€šè¿‡èœå•è·¯å¾„  
`ç»ˆç«¯ > è¿è¡Œä»»åŠ¡(Run Task) -> Verify Data` ä½¿ç”¨é¢„é…ç½®ä»»åŠ¡
