"id","query","user","given_date","exp_date","exp_seconds","valid_for_milestone","status","conditions","reason"
"1","BadVariationCellOnClockPath","prbhatt","Sun May 20 14:59:31 PDT 2018","FOREVER","-1","","active","((((cell_name LIKE 'syn\\_20' AND cell_type LIKE 'svt') OR (cell_name LIKE 'syn\\_21' AND cell_type LIKE 'svt'))) AND ((1))) && (1)","these are clocks"
"2","HIPMissingAttributeXml","prbhatt","Sun May 20 14:59:55 PDT 2018","FOREVER","-1","","active","((((cell_name LIKE 'gclk\\_glitchfree\\_clkmux'))) AND ((1))) && (1)","waived as per wiki"
"3","ISOandScanSelectDriverCheck","prbhatt","Sun May 20 15:00:12 PDT 2018","FOREVER","-1","","active","((((driver LIKE 'i\\_agtclk\\_ctech\\_lib\\_doublesync\\_rstb.ctech\\_lib\\_doublesync\\_rstb.ctech\\_lib\\_doublesync\\_rstb\\_dcszo\\_0(ec0fmw203ab1n04x5)') OR (driver LIKE 'i\\_x12clk\\_ctech\\_lib\\_doublesync\\_rstb.ctech\\_lib\\_doublesync\\_rstb.ctech\\_lib\\_doublesync\\_rstb\\_dcszo\\_0(ec0fmw203ab1n04x5)') OR (driver LIKE 'x12clk\\_ctech\\_lib\\_doublesync\\_rstb.ctech\\_lib\\_doublesync\\_rstb.ctech\\_lib\\_doublesync\\_rstb\\_dcszo\\_0(ec0fmw203ab1n04x5)') OR (driver LIKE 'agentclk\\_iso\\_b\\_sync.ctech\\_lib\\_doublesync\\_rstb.ctech\\_lib\\_doublesync\\_rstb\\_dcszo\\_0(ec0fmw203ab1n04x5)') OR (driver LIKE 'x12clk\\_iso\\_b\\_sync.ctech\\_lib\\_doublesync\\_rstb.ctech\\_lib\\_doublesync\\_rstb\\_dcszo\\_0(ec0fmw203ab1n04x5)') OR (driver LIKE 'agtclk\\_ctech\\_lib\\_doublesync\\_rstb.ctech\\_lib\\_doublesync\\_rstb.ctech\\_lib\\_doublesync\\_rstb\\_dcszo\\_0(ec0fmw203ab1n04x5)'))) AND ((1))) && (1)","waived as per wiki"
"4","GatedClockEnableMargin","prbhatt","Sun May 20 15:00:33 PDT 2018","FOREVER","-1","","active","((((elemName LIKE 'clk\\_ctech\\_clock\\_mux2\\_glitch\\_free.ctech\\_lib\\_clock\\_mux2\\_glitch\\_free.ctech\\_lib\\_clock\\_mux2\\_glitch\\_free\\_dcszo1') OR (elemName LIKE 'clk\\_ctech\\_clock\\_mux2\\_glitch\\_free.ctech\\_lib\\_clock\\_mux2\\_glitch\\_free.ctech\\_lib\\_clock\\_mux2\\_glitch\\_free\\_dcszo2'))) AND ((1))) && (1)","waived as per wiki"
"5","MissingClockOnDualClockCells","kcorrell","Wed Jan 23 14:09:44 PST 2019","FOREVER","-1","","active","((((clk_pin_name LIKE 'clk\\_ctech\\_clock\\_mux2\\_glitch\\_free.ctech\\_lib\\_clock\\_mux2\\_glitch\\_free.ctech\\_lib\\_clock\\_mux2\\_glitch\\_free\\_dcszo/sel1') OR (clk_pin_name LIKE 'clk\\_ctech\\_clock\\_mux2\\_glitch\\_free.ctech\\_lib\\_clock\\_mux2\\_glitch\\_free.ctech\\_lib\\_clock\\_mux2\\_glitch\\_free\\_dcszo/sel2'))) AND ((1))) && (1)","sel1 and sel2 pins are missing the is_mux_select_pin pin attribute"
