# OTP-based-Home-Security
This project implements a smart home door lock system using Finite State Machine (FSM) in Verilog. The door unlocks only when the correct OTP (One Time Password) is entered. If a wrong OTP is entered, the system denies access and triggers an alarm.
