// Seed: 3356893812
module module_0 #(
    parameter id_4 = 32'd97
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [1 : 1] _id_4, id_5;
  logic [1 : -1] id_6[-1 : id_4], id_7;
  parameter id_8 = 1;
  wire id_9 = id_8;
  wire [1 : -1] id_10, id_11, id_12[!  {  1  { "" }  } : -1];
endmodule
module module_1 #(
    parameter id_7 = 32'd88
) (
    input wor id_0,
    input tri0 id_1,
    output tri id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wire id_5,
    input tri1 id_6,
    input wand _id_7
);
  logic id_9;
  ;
  assign id_3 = 1 + 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  wire id_10, id_11, id_12[1 : id_7];
  assign id_11 = id_11;
endmodule
