
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _461_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    2.01 v _372_/A (sky130_fd_sc_hd__buf_1)
                  0.22    0.23    2.24 v _372_/X (sky130_fd_sc_hd__buf_1)
    10    0.04                           _199_ (net)
                  0.22    0.00    2.24 v _384_/A (sky130_fd_sc_hd__buf_1)
                  0.29    0.38    2.62 v _384_/X (sky130_fd_sc_hd__buf_1)
    10    0.05                           _201_ (net)
                  0.29    0.00    2.62 v _393_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.12    2.74 ^ _393_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _051_ (net)
                  0.07    0.00    2.74 ^ _461_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  2.74   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _461_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.24    9.99   library recovery time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.26   slack (MET)


Startpoint: y (input port clocked by clk)
Endpoint: _473_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ y (in)
     1    0.00                           y (net)
                  0.02    0.00    2.01 ^ _206_/A (sky130_fd_sc_hd__buf_1)
                  0.57    0.46    2.47 ^ _206_/X (sky130_fd_sc_hd__buf_1)
    10    0.05                           _097_ (net)
                  0.57    0.00    2.47 ^ _207_/A (sky130_fd_sc_hd__buf_1)
                  0.52    0.50    2.97 ^ _207_/X (sky130_fd_sc_hd__buf_1)
    10    0.04                           _098_ (net)
                  0.52    0.00    2.97 ^ _264_/A (sky130_fd_sc_hd__buf_1)
                  0.40    0.41    3.38 ^ _264_/X (sky130_fd_sc_hd__buf_1)
    10    0.03                           _133_ (net)
                  0.40    0.00    3.38 ^ _287_/A1 (sky130_fd_sc_hd__a31o_2)
                  0.04    0.23    3.61 ^ _287_/X (sky130_fd_sc_hd__a31o_2)
     1    0.00                           _005_ (net)
                  0.04    0.00    3.61 ^ _473_/D (sky130_fd_sc_hd__dfrtp_2)
                                  3.61   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _473_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.05    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -3.61   data arrival time
-----------------------------------------------------------------------------
                                  6.10   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 336 unannotated drivers.
 clk
 rst
 x[0]
 x[10]
 x[11]
 x[12]
 x[13]
 x[14]
 x[15]
 x[16]
 x[17]
 x[18]
 x[19]
 x[1]
 x[20]
 x[21]
 x[22]
 x[23]
 x[24]
 x[25]
 x[26]
 x[27]
 x[28]
 x[29]
 x[2]
 x[30]
 x[31]
 x[3]
 x[4]
 x[5]
 x[6]
 x[7]
 x[8]
 x[9]
 y
 _206_/X
 _207_/X
 _208_/X
 _209_/X
 _210_/X
 _211_/X
 _212_/Y
 _213_/Y
 _214_/X
 _215_/Y
 _216_/X
 _217_/X
 _218_/X
 _219_/X
 _220_/X
 _221_/Y
 _222_/Y
 _223_/X
 _224_/X
 _225_/X
 _226_/Y
 _227_/Y
 _228_/X
 _229_/X
 _230_/X
 _231_/Y
 _232_/Y
 _233_/X
 _234_/X
 _235_/X
 _236_/Y
 _237_/Y
 _238_/X
 _239_/X
 _240_/X
 _241_/Y
 _242_/Y
 _243_/X
 _244_/X
 _245_/X
 _246_/X
 _247_/Y
 _248_/Y
 _249_/X
 _250_/X
 _251_/X
 _252_/Y
 _253_/Y
 _254_/X
 _255_/X
 _256_/X
 _257_/Y
 _258_/Y
 _259_/X
 _260_/X
 _261_/X
 _262_/Y
 _263_/Y
 _264_/X
 _265_/X
 _266_/X
 _267_/X
 _268_/Y
 _269_/Y
 _270_/X
 _271_/X
 _272_/X
 _273_/Y
 _274_/Y
 _275_/X
 _276_/X
 _277_/X
 _278_/Y
 _279_/Y
 _280_/X
 _281_/X
 _282_/X
 _283_/Y
 _284_/Y
 _285_/X
 _286_/X
 _287_/X
 _288_/Y
 _289_/Y
 _290_/X
 _291_/X
 _292_/X
 _293_/Y
 _294_/Y
 _295_/X
 _296_/X
 _297_/X
 _298_/X
 _299_/Y
 _300_/Y
 _301_/X
 _302_/X
 _303_/X
 _304_/Y
 _305_/Y
 _306_/X
 _307_/X
 _308_/X
 _309_/Y
 _310_/Y
 _311_/X
 _312_/X
 _313_/X
 _314_/Y
 _315_/Y
 _316_/X
 _317_/X
 _318_/X
 _319_/X
 _320_/Y
 _321_/Y
 _322_/X
 _323_/X
 _324_/X
 _325_/Y
 _326_/Y
 _327_/X
 _328_/X
 _329_/X
 _330_/Y
 _331_/Y
 _332_/X
 _333_/X
 _334_/X
 _335_/Y
 _336_/Y
 _337_/X
 _338_/X
 _339_/X
 _340_/Y
 _341_/Y
 _342_/X
 _343_/X
 _344_/X
 _345_/Y
 _346_/Y
 _347_/X
 _348_/X
 _349_/X
 _350_/Y
 _351_/Y
 _352_/X
 _353_/X
 _354_/X
 _355_/Y
 _356_/Y
 _357_/X
 _358_/X
 _359_/X
 _360_/Y
 _361_/Y
 _362_/X
 _363_/X
 _364_/X
 _365_/Y
 _366_/Y
 _367_/X
 _368_/X
 _369_/X
 _370_/Y
 _371_/Y
 _372_/X
 _373_/X
 _374_/Y
 _375_/Y
 _376_/Y
 _377_/Y
 _378_/Y
 _379_/Y
 _380_/Y
 _381_/Y
 _382_/Y
 _383_/Y
 _384_/X
 _385_/Y
 _386_/Y
 _387_/Y
 _388_/Y
 _389_/Y
 _390_/Y
 _391_/Y
 _392_/Y
 _393_/Y
 _394_/Y
 _395_/X
 _396_/Y
 _397_/Y
 _398_/Y
 _399_/Y
 _400_/Y
 _401_/Y
 _402_/Y
 _403_/Y
 _404_/Y
 _405_/Y
 _406_/X
 _407_/Y
 _408_/Y
 _409_/Y
 _410_/Y
 _411_/Y
 _412_/Y
 _413_/Y
 _414_/Y
 _415_/Y
 _416_/Y
 _417_/X
 _418_/Y
 _419_/Y
 _420_/Y
 _421_/Y
 _422_/Y
 _423_/Y
 _424_/Y
 _425_/Y
 _426_/Y
 _427_/Y
 _428_/X
 _429_/Y
 _430_/Y
 _431_/Y
 _432_/Y
 _433_/Y
 _434_/Y
 _435_/Y
 _436_/Y
 _437_/Y
 _438_/Y
 _439_/Y
 _440_/Y
 _441_/Y
 _442_/Y
 _443_/Q
 _444_/Q
 _445_/Q
 _446_/Q
 _447_/Q
 _448_/Q
 _449_/Q
 _450_/Q
 _451_/Q
 _452_/Q
 _453_/Q
 _454_/Q
 _455_/Q
 _456_/Q
 _457_/Q
 _458_/Q
 _459_/Q
 _460_/Q
 _461_/Q
 _462_/Q
 _463_/Q
 _464_/Q
 _465_/Q
 _466_/Q
 _467_/Q
 _468_/Q
 _469_/Q
 _470_/Q
 _471_/Q
 _472_/Q
 _473_/Q
 _474_/Q
 _475_/Q
 _476_/Q
 _477_/Q
 _478_/Q
 _479_/Q
 _480_/Q
 _481_/Q
 _482_/Q
 _483_/Q
 _484_/Q
 _485_/Q
 _486_/Q
 _487_/Q
 _488_/Q
 _489_/Q
 _490_/Q
 _491_/Q
 _492_/Q
 _493_/Q
 _494_/Q
 _495_/Q
 _496_/Q
 _497_/Q
 _498_/Q
 _499_/Q
 _500_/Q
 _501_/Q
 _502_/Q
 _503_/Q
 _504_/Q
 _505_/Q
 _506_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
