<stg><name>AddRoundKey</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %roundKey_V_offset_re = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %roundKey_V_offset)

]]></Node>
<StgValue><ssdm name="roundKey_V_offset_re"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="8">
<![CDATA[
:1  %trunc_ln1503 = trunc i8 %roundKey_V_offset_re to i6

]]></Node>
<StgValue><ssdm name="trunc_ln1503"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %j_0 = phi i3 [ 0, %0 ], [ %j, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln111 = icmp eq i3 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln111, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %zext_ln1503 = zext i3 %j_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1503"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1  %add_ln1503 = add i6 %trunc_ln1503, %zext_ln1503

]]></Node>
<StgValue><ssdm name="add_ln1503"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:2  %zext_ln1503_1 = zext i6 %add_ln1503 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1503_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %roundKey_V_addr = getelementptr [44 x i32]* %roundKey_V, i64 0, i64 %zext_ln1503_1

]]></Node>
<StgValue><ssdm name="roundKey_V_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln116"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %i_0 = phi i3 [ %i, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln112 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln112, label %.loopexit.loopexit, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="5">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %zext_ln719 = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="zext_ln719"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  %add_ln719 = add i6 %zext_ln719, %zext_ln1503

]]></Node>
<StgValue><ssdm name="add_ln719"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  %zext_ln719_1 = zext i6 %add_ln719 to i64

]]></Node>
<StgValue><ssdm name="zext_ln719_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  %state_V_addr = getelementptr [16 x i8]* %state_V, i64 0, i64 %zext_ln719_1

]]></Node>
<StgValue><ssdm name="state_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:5  %trunc_ln113 = trunc i3 %i_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:9  %roundKey_V_load = load i32* %roundKey_V_addr, align 4

]]></Node>
<StgValue><ssdm name="roundKey_V_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="4">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:12  %state_V_load = load i8* %state_V_addr, align 1

]]></Node>
<StgValue><ssdm name="state_V_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln113, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:7  %sub_ln113 = sub i5 -8, %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln113"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="5">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  %zext_ln113 = zext i5 %sub_ln113 to i32

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:9  %roundKey_V_load = load i32* %roundKey_V_addr, align 4

]]></Node>
<StgValue><ssdm name="roundKey_V_load"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:10  %lshr_ln1503 = lshr i32 %roundKey_V_load, %zext_ln113

]]></Node>
<StgValue><ssdm name="lshr_ln1503"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:11  %trunc_ln1503_1 = trunc i32 %lshr_ln1503 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln1503_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="4">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:12  %state_V_load = load i8* %state_V_addr, align 1

]]></Node>
<StgValue><ssdm name="state_V_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:13  %xor_ln719 = xor i8 %state_V_load, %trunc_ln1503_1

]]></Node>
<StgValue><ssdm name="xor_ln719"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:14  store i8 %xor_ln719, i8* %state_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:15  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="state_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="roundKey_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="roundKey_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="roundKey_V_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="roundKey_V_offset"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.i8" to="roundKey_V_offset_re" fromId="52" toId="5">
</dataflow>
<dataflow id="54" from="roundKey_V_offset" to="roundKey_V_offset_re" fromId="51" toId="5">
</dataflow>
<dataflow id="55" from="roundKey_V_offset_re" to="trunc_ln1503" fromId="5" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_56" to="j_0" fromId="56" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="58" from="br_ln111" to="j_0" fromId="7" toId="8">
</dataflow>
<dataflow id="59" from="j" to="j_0" fromId="11" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="60" from="br_ln0" to="j_0" fromId="32" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="61" from="j_0" to="icmp_ln111" fromId="8" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_62" to="icmp_ln111" fromId="62" toId="9">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="64" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_66" to="empty" fromId="66" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_66" to="empty" fromId="66" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_66" to="empty" fromId="66" toId="10">
</dataflow>
<dataflow id="70" from="j_0" to="j" fromId="8" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_71" to="j" fromId="71" toId="11">
</dataflow>
<dataflow id="73" from="icmp_ln111" to="br_ln111" fromId="9" toId="12">
</dataflow>
<dataflow id="74" from="j_0" to="zext_ln1503" fromId="8" toId="13">
</dataflow>
<dataflow id="75" from="trunc_ln1503" to="add_ln1503" fromId="6" toId="14">
</dataflow>
<dataflow id="76" from="zext_ln1503" to="add_ln1503" fromId="13" toId="14">
</dataflow>
<dataflow id="77" from="add_ln1503" to="zext_ln1503_1" fromId="14" toId="15">
</dataflow>
<dataflow id="78" from="roundKey_V" to="roundKey_V_addr" fromId="50" toId="16">
</dataflow>
<dataflow id="80" from="StgValue_79" to="roundKey_V_addr" fromId="79" toId="16">
</dataflow>
<dataflow id="81" from="zext_ln1503_1" to="roundKey_V_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="82" from="i" to="i_0" fromId="22" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="br_ln112" to="i_0" fromId="42" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="84" from="StgValue_56" to="i_0" fromId="56" toId="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="85" from="br_ln112" to="i_0" fromId="17" toId="19">
</dataflow>
<dataflow id="86" from="i_0" to="icmp_ln112" fromId="19" toId="20">
</dataflow>
<dataflow id="87" from="StgValue_62" to="icmp_ln112" fromId="62" toId="20">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecLoopTripCount" to="empty_33" fromId="64" toId="21">
</dataflow>
<dataflow id="89" from="StgValue_66" to="empty_33" fromId="66" toId="21">
</dataflow>
<dataflow id="90" from="StgValue_66" to="empty_33" fromId="66" toId="21">
</dataflow>
<dataflow id="91" from="StgValue_66" to="empty_33" fromId="66" toId="21">
</dataflow>
<dataflow id="92" from="i_0" to="i" fromId="19" toId="22">
</dataflow>
<dataflow id="93" from="StgValue_71" to="i" fromId="71" toId="22">
</dataflow>
<dataflow id="94" from="icmp_ln112" to="br_ln112" fromId="20" toId="23">
</dataflow>
<dataflow id="96" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp" fromId="95" toId="24">
</dataflow>
<dataflow id="97" from="i_0" to="tmp" fromId="19" toId="24">
</dataflow>
<dataflow id="99" from="StgValue_98" to="tmp" fromId="98" toId="24">
</dataflow>
<dataflow id="100" from="tmp" to="zext_ln719" fromId="24" toId="25">
</dataflow>
<dataflow id="101" from="zext_ln719" to="add_ln719" fromId="25" toId="26">
</dataflow>
<dataflow id="102" from="zext_ln1503" to="add_ln719" fromId="13" toId="26">
</dataflow>
<dataflow id="103" from="add_ln719" to="zext_ln719_1" fromId="26" toId="27">
</dataflow>
<dataflow id="104" from="state_V" to="state_V_addr" fromId="49" toId="28">
</dataflow>
<dataflow id="105" from="StgValue_79" to="state_V_addr" fromId="79" toId="28">
</dataflow>
<dataflow id="106" from="zext_ln719_1" to="state_V_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="107" from="i_0" to="trunc_ln113" fromId="19" toId="29">
</dataflow>
<dataflow id="108" from="roundKey_V_addr" to="roundKey_V_load" fromId="16" toId="30">
</dataflow>
<dataflow id="109" from="state_V_addr" to="state_V_load" fromId="28" toId="31">
</dataflow>
<dataflow id="111" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="shl_ln" fromId="110" toId="33">
</dataflow>
<dataflow id="112" from="trunc_ln113" to="shl_ln" fromId="29" toId="33">
</dataflow>
<dataflow id="113" from="StgValue_56" to="shl_ln" fromId="56" toId="33">
</dataflow>
<dataflow id="115" from="StgValue_114" to="sub_ln113" fromId="114" toId="34">
</dataflow>
<dataflow id="116" from="shl_ln" to="sub_ln113" fromId="33" toId="34">
</dataflow>
<dataflow id="117" from="sub_ln113" to="zext_ln113" fromId="34" toId="35">
</dataflow>
<dataflow id="118" from="roundKey_V_addr" to="roundKey_V_load" fromId="16" toId="36">
</dataflow>
<dataflow id="119" from="roundKey_V_load" to="lshr_ln1503" fromId="36" toId="37">
</dataflow>
<dataflow id="120" from="zext_ln113" to="lshr_ln1503" fromId="35" toId="37">
</dataflow>
<dataflow id="121" from="lshr_ln1503" to="trunc_ln1503_1" fromId="37" toId="38">
</dataflow>
<dataflow id="122" from="state_V_addr" to="state_V_load" fromId="28" toId="39">
</dataflow>
<dataflow id="123" from="state_V_load" to="xor_ln719" fromId="39" toId="40">
</dataflow>
<dataflow id="124" from="trunc_ln1503_1" to="xor_ln719" fromId="38" toId="40">
</dataflow>
<dataflow id="125" from="xor_ln719" to="store_ln113" fromId="40" toId="41">
</dataflow>
<dataflow id="126" from="state_V_addr" to="store_ln113" fromId="28" toId="41">
</dataflow>
<dataflow id="127" from="icmp_ln111" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="128" from="icmp_ln112" to="StgValue_3" fromId="20" toId="3">
</dataflow>
</dataflows>


</stg>
