{"Source Block": ["oh/elink/hdl/emaxi.v@481:491@HdlStmAssign", "   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full;  \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready;\n   assign    fifo_rd_en           = m_axi_rvalid & ~txrr_wait;\n\t\t\t\t      \n   //#################################################################\n   //Read response channel\n   //#################################################################\n   assign    m_axi_rready         = ~txrr_wait;\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@479:489", "   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full;  \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready;\n   assign    fifo_rd_en           = m_axi_rvalid & ~txrr_wait;\n\t\t\t\t      \n   //#################################################################\n   //Read response channel\n"], ["oh/elink/hdl/emaxi.v@476:486", "   //###################################################################\n   //Read address channel\n   //###################################################################\n   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full;  \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready;\n   assign    fifo_rd_en           = m_axi_rvalid & ~txrr_wait;\n"], ["oh/elink/hdl/emaxi.v@477:487", "   //Read address channel\n   //###################################################################\n   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full;  \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready;\n   assign    fifo_rd_en           = m_axi_rvalid & ~txrr_wait;\n\t\t\t\t      \n"], ["oh/elink/hdl/emaxi.v@480:490", "   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full;  \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready;\n   assign    fifo_rd_en           = m_axi_rvalid & ~txrr_wait;\n\t\t\t\t      \n   //#################################################################\n   //Read response channel\n   //#################################################################\n"], ["oh/elink/hdl/emaxi.v@478:488", "   //###################################################################\n   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full;  \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready;\n   assign    fifo_rd_en           = m_axi_rvalid & ~txrr_wait;\n\t\t\t\t      \n   //#################################################################\n"], ["oh/elink/hdl/emaxi.v@475:485", "\n   //###################################################################\n   //Read address channel\n   //###################################################################\n   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full;  \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready;\n"]], "Diff Content": {"Delete": [[486, "   assign    fifo_rd_en           = m_axi_rvalid & ~txrr_wait;\n"]], "Add": [[486, "   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove \n"], [486, "   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait\n"], [486, "   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;\n"], [486, "   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait\n"]]}}