// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "03/21/2022 23:02:17"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module slc3_testtop (
	SW,
	Clk,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	PC,
	MAR,
	MDR,
	IR,
	Reset_Val,
	MARMUXval,
	SR1MUX_Outval);
input 	[9:0] SW;
input 	Clk;
input 	Run;
input 	\Continue ;
output 	[9:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[15:0] PC;
output 	[15:0] MAR;
output 	[15:0] MDR;
output 	[15:0] IR;
output 	Reset_Val;
output 	[15:0] MARMUXval;
output 	[15:0] SR1MUX_Outval;

// Design Ports Information
// LED[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[0]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[1]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[2]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[3]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[4]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[5]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[6]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[7]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[8]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[9]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[10]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[11]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[12]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[13]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[14]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[15]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[1]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[3]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[4]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[5]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[6]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[7]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[8]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[9]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[10]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[11]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[12]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[13]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[14]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR[15]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[0]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[1]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[4]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[7]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[8]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[9]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[10]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[11]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[12]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[13]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[14]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[15]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset_Val	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[0]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[1]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[2]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[3]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[4]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[6]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[7]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[8]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[9]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[10]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[11]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[12]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[13]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[14]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARMUXval[15]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[0]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[2]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[3]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[4]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[5]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[6]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[7]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[8]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[9]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[10]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[11]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[12]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[13]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[14]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR1MUX_Outval[15]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \PC[7]~output_o ;
wire \PC[8]~output_o ;
wire \PC[9]~output_o ;
wire \PC[10]~output_o ;
wire \PC[11]~output_o ;
wire \PC[12]~output_o ;
wire \PC[13]~output_o ;
wire \PC[14]~output_o ;
wire \PC[15]~output_o ;
wire \MAR[0]~output_o ;
wire \MAR[1]~output_o ;
wire \MAR[2]~output_o ;
wire \MAR[3]~output_o ;
wire \MAR[4]~output_o ;
wire \MAR[5]~output_o ;
wire \MAR[6]~output_o ;
wire \MAR[7]~output_o ;
wire \MAR[8]~output_o ;
wire \MAR[9]~output_o ;
wire \MAR[10]~output_o ;
wire \MAR[11]~output_o ;
wire \MAR[12]~output_o ;
wire \MAR[13]~output_o ;
wire \MAR[14]~output_o ;
wire \MAR[15]~output_o ;
wire \MDR[0]~output_o ;
wire \MDR[1]~output_o ;
wire \MDR[2]~output_o ;
wire \MDR[3]~output_o ;
wire \MDR[4]~output_o ;
wire \MDR[5]~output_o ;
wire \MDR[6]~output_o ;
wire \MDR[7]~output_o ;
wire \MDR[8]~output_o ;
wire \MDR[9]~output_o ;
wire \MDR[10]~output_o ;
wire \MDR[11]~output_o ;
wire \MDR[12]~output_o ;
wire \MDR[13]~output_o ;
wire \MDR[14]~output_o ;
wire \MDR[15]~output_o ;
wire \IR[0]~output_o ;
wire \IR[1]~output_o ;
wire \IR[2]~output_o ;
wire \IR[3]~output_o ;
wire \IR[4]~output_o ;
wire \IR[5]~output_o ;
wire \IR[6]~output_o ;
wire \IR[7]~output_o ;
wire \IR[8]~output_o ;
wire \IR[9]~output_o ;
wire \IR[10]~output_o ;
wire \IR[11]~output_o ;
wire \IR[12]~output_o ;
wire \IR[13]~output_o ;
wire \IR[14]~output_o ;
wire \IR[15]~output_o ;
wire \Reset_Val~output_o ;
wire \MARMUXval[0]~output_o ;
wire \MARMUXval[1]~output_o ;
wire \MARMUXval[2]~output_o ;
wire \MARMUXval[3]~output_o ;
wire \MARMUXval[4]~output_o ;
wire \MARMUXval[5]~output_o ;
wire \MARMUXval[6]~output_o ;
wire \MARMUXval[7]~output_o ;
wire \MARMUXval[8]~output_o ;
wire \MARMUXval[9]~output_o ;
wire \MARMUXval[10]~output_o ;
wire \MARMUXval[11]~output_o ;
wire \MARMUXval[12]~output_o ;
wire \MARMUXval[13]~output_o ;
wire \MARMUXval[14]~output_o ;
wire \MARMUXval[15]~output_o ;
wire \SR1MUX_Outval[0]~output_o ;
wire \SR1MUX_Outval[1]~output_o ;
wire \SR1MUX_Outval[2]~output_o ;
wire \SR1MUX_Outval[3]~output_o ;
wire \SR1MUX_Outval[4]~output_o ;
wire \SR1MUX_Outval[5]~output_o ;
wire \SR1MUX_Outval[6]~output_o ;
wire \SR1MUX_Outval[7]~output_o ;
wire \SR1MUX_Outval[8]~output_o ;
wire \SR1MUX_Outval[9]~output_o ;
wire \SR1MUX_Outval[10]~output_o ;
wire \SR1MUX_Outval[11]~output_o ;
wire \SR1MUX_Outval[12]~output_o ;
wire \SR1MUX_Outval[13]~output_o ;
wire \SR1MUX_Outval[14]~output_o ;
wire \SR1MUX_Outval[15]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Continue~input_o ;
wire \button_sync[0]|q~q ;
wire \Run~input_o ;
wire \button_sync[1]|q~feeder_combout ;
wire \button_sync[1]|q~q ;
wire \Reset_ah~combout ;
wire \slc|d0|pc|pc_reg|Data_Out[0]~16_combout ;
wire \slc|state_controller|State~54_combout ;
wire \slc|state_controller|State.S_04~q ;
wire \slc|state_controller|State~42_combout ;
wire \slc|state_controller|State.S_21~q ;
wire \slc|state_controller|WideOr27~0_combout ;
wire \slc|state_controller|State~67_combout ;
wire \slc|state_controller|State.S_05~q ;
wire \slc|state_controller|State~46_combout ;
wire \slc|state_controller|State.S_01~q ;
wire \slc|d0|bus|BUS[8]~16_combout ;
wire \slc|state_controller|State~55_combout ;
wire \slc|state_controller|State.S_23~q ;
wire \slc|d0|bus|BUS[8]~17_combout ;
wire \slc|state_controller|State~62_combout ;
wire \slc|state_controller|State.S_25_1~q ;
wire \slc|state_controller|State~63_combout ;
wire \slc|state_controller|State.S_25_2~q ;
wire \slc|state_controller|State~59_combout ;
wire \slc|state_controller|State.S_25_3~q ;
wire \slc|state_controller|WideOr24~0_combout ;
wire \slc|state_controller|WideOr24~combout ;
wire \SW[0]~input_o ;
wire \slc|state_controller|State~50_combout ;
wire \slc|state_controller|State.S_16_1~q ;
wire \slc|state_controller|State~51_combout ;
wire \slc|state_controller|State.S_16_2~q ;
wire \slc|state_controller|State~52_combout ;
wire \slc|state_controller|State.S_16_3~q ;
wire \slc|d0|miomux|MUX_21_OUT[0]~12_combout ;
wire \slc|d0|addr_adder|ADDR2MUX_OUT[5]~5_combout ;
wire \slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ;
wire \slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ;
wire \slc|d0|regfile|reg_4|Data_Out[5]~feeder_combout ;
wire \slc|d0|regfile|decoder|DECODER_Out[4]~4_combout ;
wire \slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ;
wire \slc|d0|bus|BUS[8]~18_combout ;
wire \slc|state_controller|State~57_combout ;
wire \slc|state_controller|State.S_27~q ;
wire \slc|d0|bus|BUS[8]~19_combout ;
wire \slc|d0|addr_adder|Mux9~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux9~0_combout ;
wire \slc|d0|regfile|decoder|DECODER_Out[1]~0_combout ;
wire \slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux9~1_combout ;
wire \slc|d0|regfile|decoder|DECODER_Out[2]~7_combout ;
wire \slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ;
wire \slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ;
wire \slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux9~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux9~3_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux9~4_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[6]~9_combout ;
wire \slc|d0|bus|BUS[0]~36_combout ;
wire \slc|state_controller|SR2MUX~0_combout ;
wire \SW[1]~input_o ;
wire \slc|d0|miomux|MUX_21_OUT[1]~15_combout ;
wire \slc|state_controller|WideOr25~combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[1]~2_combout ;
wire \slc|d0|regfile|reg_6|Data_Out[1]~feeder_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux14~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux14~1_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux14~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux14~3_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[1]~3_combout ;
wire \slc|d0|addr_adder|ADDR2MUX_OUT[1]~1_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[0]~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux15~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux15~1_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux15~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux15~3_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[0]~1_combout ;
wire \slc|d0|addr_adder|MARMUX[0]~1 ;
wire \slc|d0|addr_adder|MARMUX[1]~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux14~4_combout ;
wire \slc|d0|addr_adder|ALU_B[1]~9_combout ;
wire \slc|d0|addr_adder|ALU_B[1]~10_combout ;
wire \slc|d0|addr_adder|ALU_B[1]~7_combout ;
wire \slc|d0|addr_adder|ALU_B[1]~8_combout ;
wire \SW[2]~input_o ;
wire \slc|d0|miomux|MUX_21_OUT[2]~16_combout ;
wire \slc|d0|bus|BUS[2]~30_combout ;
wire \slc|d0|regfile|reg_4|Data_Out[2]~feeder_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux13~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux13~1_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[2]~4_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux13~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux13~3_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[2]~5_combout ;
wire \slc|d0|addr_adder|ADDR2MUX_OUT[2]~2_combout ;
wire \slc|d0|addr_adder|MARMUX[1]~3 ;
wire \slc|d0|addr_adder|MARMUX[2]~4_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux13~4_combout ;
wire \slc|d0|addr_adder|ALU_B[2]~15_combout ;
wire \slc|d0|addr_adder|ALU_B[2]~16_combout ;
wire \slc|d0|addr_adder|ALU_B[2]~13_combout ;
wire \slc|d0|addr_adder|ALU_B[2]~14_combout ;
wire \slc|d0|addr_adder|ALU_B[2]~17_combout ;
wire \slc|d0|bus|BUS[2]~103_combout ;
wire \slc|d0|addr_adder|ALU_B[1]~12_combout ;
wire \slc|d0|addr_adder|ALU_B[0]~0_combout ;
wire \slc|d0|addr_adder|ALU_B[0]~1_combout ;
wire \slc|d0|addr_adder|ALU_B[0]~2_combout ;
wire \slc|d0|addr_adder|ALU_B[0]~3_combout ;
wire \slc|d0|addr_adder|ALU_B[0]~4_combout ;
wire \slc|d0|addr_adder|ALU_B[0]~5_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux15~4_combout ;
wire \slc|d0|alu|Add0~1 ;
wire \slc|d0|alu|Add0~3 ;
wire \slc|d0|alu|Add0~4_combout ;
wire \slc|d0|bus|BUS[2]~31_combout ;
wire \slc|d0|bus|BUS[2]~32_combout ;
wire \slc|d0|addr_adder|ALU_B[1]~11_combout ;
wire \slc|d0|bus|BUS[1]~26_combout ;
wire \slc|d0|alu|Add0~2_combout ;
wire \slc|d0|bus|BUS[1]~25_combout ;
wire \slc|d0|bus|BUS[1]~27_combout ;
wire \slc|d0|bus|BUS[1]~28_combout ;
wire \slc|d0|bus|BUS[1]~29_combout ;
wire \slc|d0|addr_adder|ALU_B[4]~24_combout ;
wire \slc|d0|addr_adder|ALU_B[4]~25_combout ;
wire \slc|d0|addr_adder|ALU_B[4]~26_combout ;
wire \slc|d0|addr_adder|ALU_B[4]~27_combout ;
wire \slc|d0|addr_adder|ALU_B[4]~28_combout ;
wire \slc|d0|addr_adder|ALU_B[4]~29_combout ;
wire \slc|d0|bus|BUS[4]~40_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux11~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux11~1_combout ;
wire \slc|d0|bus|BUS[0]~34_combout ;
wire \slc|d0|bus|BUS[4]~41_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux12~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux12~1_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux12~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux12~3_combout ;
wire \slc|d0|bus|BUS[3]~35_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux12~4_combout ;
wire \slc|d0|alu|Add0~5 ;
wire \slc|d0|alu|Add0~6_combout ;
wire \slc|d0|bus|BUS[3]~33_combout ;
wire \slc|d0|bus|BUS[3]~37_combout ;
wire \slc|d0|bus|BUS[3]~38_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[3]~6_combout ;
wire \slc|d0|addr_adder|ADDR2MUX_OUT[3]~3_combout ;
wire \slc|d0|addr_adder|MARMUX[2]~5 ;
wire \slc|d0|addr_adder|MARMUX[3]~6_combout ;
wire \SW[3]~input_o ;
wire \slc|d0|miomux|MUX_21_OUT[3]~17_combout ;
wire \slc|d0|bus|BUS[3]~39_combout ;
wire \slc|d0|addr_adder|ALU_B[3]~20_combout ;
wire \slc|d0|addr_adder|ALU_B[3]~21_combout ;
wire \slc|d0|addr_adder|ALU_B[3]~18_combout ;
wire \slc|d0|addr_adder|ALU_B[3]~19_combout ;
wire \slc|d0|addr_adder|ALU_B[3]~22_combout ;
wire \slc|d0|addr_adder|ALU_B[3]~23_combout ;
wire \slc|d0|alu|Add0~7 ;
wire \slc|d0|alu|Add0~8_combout ;
wire \slc|d0|bus|BUS[4]~42_combout ;
wire \slc|d0|addr_adder|ADDR2MUX_OUT[4]~4_combout ;
wire \slc|d0|addr_adder|MARMUX[3]~7 ;
wire \slc|d0|addr_adder|MARMUX[4]~8_combout ;
wire \slc|d0|bus|BUS[4]~43_combout ;
wire \SW[4]~input_o ;
wire \slc|d0|miomux|MUX_21_OUT[4]~18_combout ;
wire \slc|d0|bus|BUS[4]~44_combout ;
wire \slc|d0|regfile|reg_1|Data_Out[4]~feeder_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux11~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux11~3_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux11~4_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[4]~7_combout ;
wire \slc|d0|addr_adder|MARMUX[4]~9 ;
wire \slc|d0|addr_adder|MARMUX[5]~11 ;
wire \slc|d0|addr_adder|MARMUX[6]~12_combout ;
wire \slc|d0|addr_adder|ALU_B[6]~38_combout ;
wire \slc|d0|addr_adder|ALU_B[6]~39_combout ;
wire \slc|d0|addr_adder|ALU_B[6]~36_combout ;
wire \slc|d0|addr_adder|ALU_B[6]~37_combout ;
wire \slc|d0|addr_adder|ALU_B[6]~40_combout ;
wire \slc|d0|bus|BUS[6]~51_combout ;
wire \slc|d0|addr_adder|ALU_B[6]~41_combout ;
wire \slc|d0|addr_adder|ALU_B[5]~32_combout ;
wire \slc|d0|addr_adder|ALU_B[5]~33_combout ;
wire \slc|d0|addr_adder|ALU_B[5]~30_combout ;
wire \slc|d0|addr_adder|ALU_B[5]~31_combout ;
wire \slc|d0|addr_adder|ALU_B[5]~34_combout ;
wire \slc|d0|addr_adder|ALU_B[5]~35_combout ;
wire \slc|d0|alu|Add0~9 ;
wire \slc|d0|alu|Add0~11 ;
wire \slc|d0|alu|Add0~12_combout ;
wire \slc|d0|bus|BUS[6]~50_combout ;
wire \slc|d0|bus|BUS[6]~52_combout ;
wire \slc|d0|bus|BUS[6]~53_combout ;
wire \SW[6]~input_o ;
wire \slc|d0|miomux|MUX_21_OUT[6]~20_combout ;
wire \slc|d0|bus|BUS[6]~54_combout ;
wire \slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux10~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux10~1_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux10~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux10~3_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux10~4_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[5]~8_combout ;
wire \slc|d0|addr_adder|MARMUX[5]~10_combout ;
wire \slc|d0|bus|BUS[5]~45_combout ;
wire \slc|d0|bus|BUS[5]~46_combout ;
wire \slc|d0|alu|Add0~10_combout ;
wire \slc|d0|bus|BUS[5]~47_combout ;
wire \slc|d0|bus|BUS[5]~48_combout ;
wire \SW[5]~input_o ;
wire \slc|d0|miomux|MUX_21_OUT[5]~19_combout ;
wire \slc|d0|bus|BUS[5]~49_combout ;
wire \slc|d0|addr_adder|Mux8~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux8~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux8~3_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux8~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux8~1_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux8~4_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[7]~10_combout ;
wire \slc|d0|addr_adder|MARMUX[6]~13 ;
wire \slc|d0|addr_adder|MARMUX[7]~14_combout ;
wire \slc|d0|addr_adder|ALU_B[7]~44_combout ;
wire \slc|d0|addr_adder|ALU_B[7]~45_combout ;
wire \slc|d0|addr_adder|ALU_B[7]~42_combout ;
wire \slc|d0|addr_adder|ALU_B[7]~43_combout ;
wire \slc|d0|addr_adder|ALU_B[7]~46_combout ;
wire \slc|d0|addr_adder|ALU_B[7]~47_combout ;
wire \slc|d0|alu|Add0~13 ;
wire \slc|d0|alu|Add0~14_combout ;
wire \slc|d0|bus|BUS[7]~55_combout ;
wire \slc|d0|bus|BUS[7]~56_combout ;
wire \slc|d0|bus|BUS[7]~57_combout ;
wire \slc|d0|bus|BUS[7]~58_combout ;
wire \SW[7]~input_o ;
wire \slc|d0|miomux|MUX_21_OUT[7]~21_combout ;
wire \slc|d0|bus|BUS[7]~59_combout ;
wire \slc|d0|mar|mar_reg|Data_Out[7]~feeder_combout ;
wire \slc|state_controller|WideOr21~combout ;
wire \slc|d0|mar|mar_reg|Data_Out[5]~feeder_combout ;
wire \slc|memory_subsystem|Equal0~1_combout ;
wire \slc|d0|mar|mar_reg|Data_Out[1]~feeder_combout ;
wire \slc|d0|mar|mar_reg|Data_Out[0]~feeder_combout ;
wire \slc|d0|mar|mar_reg|Data_Out[3]~feeder_combout ;
wire \slc|memory_subsystem|Equal0~0_combout ;
wire \slc|d0|mar|mar_reg|Data_Out[13]~feeder_combout ;
wire \slc|d0|mar|mar_reg|Data_Out[15]~feeder_combout ;
wire \slc|d0|mar|mar_reg|Data_Out[12]~feeder_combout ;
wire \slc|memory_subsystem|Equal0~3_combout ;
wire \slc|d0|mar|mar_reg|Data_Out[11]~feeder_combout ;
wire \slc|d0|mar|mar_reg|Data_Out[9]~feeder_combout ;
wire \SW[8]~input_o ;
wire \slc|d0|miomux|MUX_21_OUT[8]~22_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux7~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux7~3_combout ;
wire \slc|d0|regfile|reg_5|Data_Out[8]~feeder_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux7~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux7~1_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux7~4_combout ;
wire \slc|d0|addr_adder|ALU_B[8]~50_combout ;
wire \slc|d0|addr_adder|ALU_B[8]~51_combout ;
wire \slc|d0|addr_adder|ALU_B[8]~48_combout ;
wire \slc|d0|addr_adder|ALU_B[8]~49_combout ;
wire \slc|d0|addr_adder|ALU_B[8]~52_combout ;
wire \slc|d0|addr_adder|ALU_B[8]~53_combout ;
wire \slc|d0|alu|Add0~15 ;
wire \slc|d0|alu|Add0~16_combout ;
wire \slc|d0|bus|BUS[8]~60_combout ;
wire \slc|d0|bus|BUS[8]~61_combout ;
wire \slc|d0|bus|BUS[8]~62_combout ;
wire \slc|d0|addr_adder|Mux7~0_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[8]~11_combout ;
wire \slc|d0|addr_adder|MARMUX[7]~15 ;
wire \slc|d0|addr_adder|MARMUX[8]~16_combout ;
wire \slc|d0|bus|BUS[8]~63_combout ;
wire \slc|d0|bus|BUS[8]~64_combout ;
wire \slc|memory_subsystem|Equal0~2_combout ;
wire \slc|memory_subsystem|Equal0~4_combout ;
wire \slc|d0|miomux|MUX_21_OUT[0]~13_combout ;
wire \slc|d0|miomux|MUX_21_OUT[0]~14_combout ;
wire \slc|d0|addr_adder|ALU_B[0]~6_combout ;
wire \slc|d0|bus|BUS[0]~21_combout ;
wire \slc|d0|alu|Add0~0_combout ;
wire \slc|d0|bus|BUS[0]~20_combout ;
wire \slc|d0|bus|BUS[0]~22_combout ;
wire \slc|d0|bus|BUS[0]~23_combout ;
wire \slc|d0|bus|BUS[0]~24_combout ;
wire \slc|d0|addr_adder|ALU_B[10]~62_combout ;
wire \slc|d0|addr_adder|ALU_B[10]~63_combout ;
wire \slc|d0|regfile|reg_7|Data_Out[10]~feeder_combout ;
wire \slc|d0|addr_adder|ALU_B[10]~60_combout ;
wire \slc|d0|addr_adder|ALU_B[10]~61_combout ;
wire \slc|d0|addr_adder|ALU_B[10]~64_combout ;
wire \slc|d0|addr_adder|ALU_B[10]~65_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux5~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux5~1_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux5~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux5~3_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux5~4_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux6~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux6~1_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux6~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux6~3_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux6~4_combout ;
wire \slc|d0|addr_adder|ALU_B[9]~54_combout ;
wire \slc|d0|addr_adder|ALU_B[9]~55_combout ;
wire \slc|d0|addr_adder|ALU_B[9]~56_combout ;
wire \slc|d0|addr_adder|ALU_B[9]~57_combout ;
wire \slc|d0|addr_adder|ALU_B[9]~58_combout ;
wire \slc|d0|addr_adder|ALU_B[9]~59_combout ;
wire \slc|d0|alu|Add0~17 ;
wire \slc|d0|alu|Add0~19 ;
wire \slc|d0|alu|Add0~20_combout ;
wire \slc|d0|bus|BUS[10]~71_combout ;
wire \slc|d0|bus|BUS[10]~70_combout ;
wire \slc|d0|bus|BUS[10]~72_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[10]~13_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[9]~12_combout ;
wire \slc|d0|addr_adder|MARMUX[8]~17 ;
wire \slc|d0|addr_adder|MARMUX[9]~19 ;
wire \slc|d0|addr_adder|MARMUX[10]~20_combout ;
wire \slc|d0|bus|BUS[10]~73_combout ;
wire \slc|d0|miomux|MUX_21_OUT[10]~24_combout ;
wire \slc|d0|bus|BUS[10]~74_combout ;
wire \slc|d0|regfile|decoder|DECODER_Out[6]~2_combout ;
wire \slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux3~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux3~1_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux3~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux3~3_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux3~4_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[12]~15_combout ;
wire \slc|d0|addr_adder|MARMUX[10]~21 ;
wire \slc|d0|addr_adder|MARMUX[11]~23 ;
wire \slc|d0|addr_adder|MARMUX[12]~24_combout ;
wire \slc|d0|addr_adder|ALU_B[12]~74_combout ;
wire \slc|d0|addr_adder|ALU_B[12]~75_combout ;
wire \slc|d0|addr_adder|ALU_B[12]~72_combout ;
wire \slc|d0|addr_adder|ALU_B[12]~73_combout ;
wire \slc|d0|addr_adder|ALU_B[12]~76_combout ;
wire \slc|d0|addr_adder|ALU_B[12]~77_combout ;
wire \slc|d0|addr_adder|ALU_B[11]~66_combout ;
wire \slc|d0|addr_adder|ALU_B[11]~67_combout ;
wire \slc|d0|addr_adder|ALU_B[11]~68_combout ;
wire \slc|d0|regfile|reg_3|Data_Out[11]~feeder_combout ;
wire \slc|d0|addr_adder|ALU_B[11]~69_combout ;
wire \slc|d0|addr_adder|ALU_B[11]~70_combout ;
wire \slc|d0|addr_adder|ALU_B[11]~71_combout ;
wire \slc|d0|alu|Add0~21 ;
wire \slc|d0|alu|Add0~23 ;
wire \slc|d0|alu|Add0~24_combout ;
wire \slc|d0|bus|BUS[12]~81_combout ;
wire \slc|d0|bus|BUS[12]~80_combout ;
wire \slc|d0|bus|BUS[12]~82_combout ;
wire \slc|d0|bus|BUS[12]~83_combout ;
wire \slc|d0|miomux|MUX_21_OUT[12]~26_combout ;
wire \slc|d0|bus|BUS[12]~84_combout ;
wire \slc|state_controller|State~39_combout ;
wire \slc|state_controller|State.S_06~q ;
wire \slc|state_controller|WideOr31~combout ;
wire \slc|d0|addr_adder|Mux6~0_combout ;
wire \slc|d0|addr_adder|Mux6~1_combout ;
wire \slc|d0|addr_adder|MARMUX[9]~18_combout ;
wire \SW[9]~input_o ;
wire \slc|d0|miomux|MUX_21_OUT[9]~23_combout ;
wire \slc|d0|bus|BUS[9]~65_combout ;
wire \slc|d0|alu|Add0~18_combout ;
wire \slc|d0|bus|BUS[9]~66_combout ;
wire \slc|d0|bus|BUS[9]~67_combout ;
wire \slc|d0|bus|BUS[9]~68_combout ;
wire \slc|d0|bus|BUS[9]~69_combout ;
wire \slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux4~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux4~3_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux4~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux4~1_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux4~4_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[11]~14_combout ;
wire \slc|d0|addr_adder|MARMUX[11]~22_combout ;
wire \slc|d0|bus|BUS[11]~76_combout ;
wire \slc|d0|bus|BUS[11]~75_combout ;
wire \slc|d0|alu|Add0~22_combout ;
wire \slc|d0|bus|BUS[11]~77_combout ;
wire \slc|d0|bus|BUS[11]~78_combout ;
wire \slc|d0|miomux|MUX_21_OUT[11]~25_combout ;
wire \slc|d0|bus|BUS[11]~79_combout ;
wire \slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux1~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux1~1_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux1~2_combout ;
wire \slc|d0|regfile|reg_3|Data_Out[14]~feeder_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux1~3_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux1~4_combout ;
wire \slc|d0|addr_adder|ALU_B[14]~84_combout ;
wire \slc|d0|addr_adder|ALU_B[14]~85_combout ;
wire \slc|d0|addr_adder|ALU_B[14]~86_combout ;
wire \slc|d0|addr_adder|ALU_B[14]~87_combout ;
wire \slc|d0|addr_adder|ALU_B[14]~88_combout ;
wire \slc|d0|addr_adder|ALU_B[14]~89_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[13]~45 ;
wire \slc|d0|pc|pc_reg|Data_Out[14]~46_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[14]~17_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux2~0_combout ;
wire \slc|d0|regfile|reg_5|Data_Out[13]~feeder_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux2~1_combout ;
wire \slc|d0|regfile|reg_1|Data_Out[13]~feeder_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux2~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux2~3_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux2~4_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[13]~16_combout ;
wire \slc|d0|addr_adder|MARMUX[12]~25 ;
wire \slc|d0|addr_adder|MARMUX[13]~27 ;
wire \slc|d0|addr_adder|MARMUX[14]~28_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[5]~18_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[5]~19_combout ;
wire \slc|d0|bus|BUS[14]~91_combout ;
wire \slc|d0|bus|BUS[14]~90_combout ;
wire \slc|d0|bus|BUS[14]~92_combout ;
wire \slc|d0|addr_adder|ALU_B[13]~80_combout ;
wire \slc|d0|addr_adder|ALU_B[13]~81_combout ;
wire \slc|d0|addr_adder|ALU_B[13]~78_combout ;
wire \slc|d0|addr_adder|ALU_B[13]~79_combout ;
wire \slc|d0|addr_adder|ALU_B[13]~82_combout ;
wire \slc|d0|addr_adder|ALU_B[13]~83_combout ;
wire \slc|d0|alu|Add0~25 ;
wire \slc|d0|alu|Add0~27 ;
wire \slc|d0|alu|Add0~28_combout ;
wire \slc|d0|bus|BUS[14]~93_combout ;
wire \slc|d0|miomux|MUX_21_OUT[14]~28_combout ;
wire \slc|d0|bus|BUS[14]~94_combout ;
wire \slc|d0|bus|BUS[14]~95_combout ;
wire \slc|state_controller|State~37_combout ;
wire \slc|state_controller|State~38_combout ;
wire \slc|state_controller|State~40_combout ;
wire \slc|state_controller|State.S_07~q ;
wire \slc|d0|addr_adder|ADDR2MUX_OUT[0]~0_combout ;
wire \slc|d0|addr_adder|MARMUX[0]~0_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[0]~17 ;
wire \slc|d0|pc|pc_reg|Data_Out[1]~20_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[1]~21 ;
wire \slc|d0|pc|pc_reg|Data_Out[2]~22_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[2]~23 ;
wire \slc|d0|pc|pc_reg|Data_Out[3]~24_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[3]~25 ;
wire \slc|d0|pc|pc_reg|Data_Out[4]~26_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[4]~27 ;
wire \slc|d0|pc|pc_reg|Data_Out[5]~28_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[5]~29 ;
wire \slc|d0|pc|pc_reg|Data_Out[6]~30_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[6]~31 ;
wire \slc|d0|pc|pc_reg|Data_Out[7]~32_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[7]~33 ;
wire \slc|d0|pc|pc_reg|Data_Out[8]~34_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[8]~35 ;
wire \slc|d0|pc|pc_reg|Data_Out[9]~36_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[9]~37 ;
wire \slc|d0|pc|pc_reg|Data_Out[10]~38_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[10]~39 ;
wire \slc|d0|pc|pc_reg|Data_Out[11]~40_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[11]~41 ;
wire \slc|d0|pc|pc_reg|Data_Out[12]~42_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[12]~43 ;
wire \slc|d0|pc|pc_reg|Data_Out[13]~44_combout ;
wire \slc|d0|addr_adder|MARMUX[13]~26_combout ;
wire \slc|d0|bus|BUS[13]~86_combout ;
wire \slc|d0|alu|Add0~26_combout ;
wire \slc|d0|bus|BUS[13]~85_combout ;
wire \slc|d0|bus|BUS[13]~87_combout ;
wire \slc|d0|bus|BUS[13]~88_combout ;
wire \slc|d0|miomux|MUX_21_OUT[13]~27_combout ;
wire \slc|d0|bus|BUS[13]~89_combout ;
wire \slc|state_controller|State~43_combout ;
wire \slc|state_controller|State~44_combout ;
wire \slc|state_controller|State.S_12~q ;
wire \slc|state_controller|State.Halted~0_combout ;
wire \slc|state_controller|State.Halted~q ;
wire \slc|state_controller|State~48_combout ;
wire \slc|state_controller|State.PauseIR1~q ;
wire \slc|state_controller|State~66_combout ;
wire \slc|state_controller|State.PauseIR2~q ;
wire \slc|state_controller|Selector3~1_combout ;
wire \slc|state_controller|Selector3~2_combout ;
wire \slc|state_controller|WideOr0~0_combout ;
wire \slc|state_controller|State~65_combout ;
wire \slc|state_controller|State.S_00~q ;
wire \slc|state_controller|Selector3~0_combout ;
wire \slc|state_controller|State~53_combout ;
wire \slc|state_controller|State.S_18~q ;
wire \slc|state_controller|State~60_combout ;
wire \slc|state_controller|State.S_33_1~q ;
wire \slc|state_controller|State~61_combout ;
wire \slc|state_controller|State.S_33_2~q ;
wire \slc|state_controller|State~58_combout ;
wire \slc|state_controller|State.S_33_3~q ;
wire \slc|state_controller|State~56_combout ;
wire \slc|state_controller|State.S_35~q ;
wire \slc|state_controller|State~64_combout ;
wire \slc|state_controller|State.S_32~q ;
wire \slc|state_controller|State~45_combout ;
wire \slc|state_controller|State~47_combout ;
wire \slc|state_controller|State.S_09~q ;
wire \slc|state_controller|WideOr29~0_combout ;
wire \slc|d0|ben|n_~q ;
wire \slc|d0|ben|Equal1~0_combout ;
wire \slc|d0|ben|Equal1~1_combout ;
wire \slc|d0|ben|P~0_combout ;
wire \slc|d0|ben|P~1_combout ;
wire \slc|d0|ben|P~2_combout ;
wire \slc|d0|ben|p_~q ;
wire \slc|d0|ben|Equal1~2_combout ;
wire \slc|d0|ben|Equal1~3_combout ;
wire \slc|d0|ben|Equal1~4_combout ;
wire \slc|d0|ben|z_~q ;
wire \slc|d0|ben|BEN~0_combout ;
wire \slc|d0|ben|BEN~1_combout ;
wire \slc|d0|ben|BEN~2_combout ;
wire \slc|d0|ben|BEN~q ;
wire \slc|state_controller|State~41_combout ;
wire \slc|state_controller|State.S_22~q ;
wire \slc|state_controller|ADDR2MUX[1]~0_combout ;
wire \slc|d0|addr_adder|Mux0~0_combout ;
wire \slc|d0|addr_adder|Mux0~1_combout ;
wire \slc|d0|pc|pc_reg|Data_Out[14]~47 ;
wire \slc|d0|pc|pc_reg|Data_Out[15]~48_combout ;
wire \slc|d0|regfile|reg_5|Data_Out[15]~feeder_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux0~0_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux0~1_combout ;
wire \slc|d0|regfile|reg_2|Data_Out[15]~feeder_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux0~2_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux0~3_combout ;
wire \slc|d0|regfile|to_ALU_A|Mux0~4_combout ;
wire \slc|d0|addr_adder|ADDR1MUX_OUT[15]~18_combout ;
wire \slc|d0|addr_adder|MARMUX[14]~29 ;
wire \slc|d0|addr_adder|MARMUX[15]~30_combout ;
wire \slc|d0|miomux|MUX_21_OUT[15]~29_combout ;
wire \slc|d0|bus|BUS[15]~96_combout ;
wire \slc|d0|addr_adder|ALU_B[15]~90_combout ;
wire \slc|d0|addr_adder|ALU_B[15]~91_combout ;
wire \slc|d0|addr_adder|ALU_B[15]~92_combout ;
wire \slc|d0|addr_adder|ALU_B[15]~93_combout ;
wire \slc|d0|addr_adder|ALU_B[15]~94_combout ;
wire \slc|d0|addr_adder|ALU_B[15]~95_combout ;
wire \slc|d0|bus|BUS[15]~97_combout ;
wire \slc|d0|bus|BUS[15]~98_combout ;
wire \slc|d0|bus|BUS[15]~104_combout ;
wire \slc|d0|bus|BUS[15]~99_combout ;
wire \slc|d0|bus|BUS[15]~100_combout ;
wire \slc|d0|alu|Add0~29 ;
wire \slc|d0|alu|Add0~30_combout ;
wire \slc|d0|bus|BUS[15]~101_combout ;
wire \slc|d0|bus|BUS[15]~102_combout ;
wire \slc|state_controller|State~49_combout ;
wire \slc|state_controller|State.Pause~q ;
wire \slc|d0|LED~0_combout ;
wire \slc|d0|LED~1_combout ;
wire \slc|d0|LED~2_combout ;
wire \slc|d0|LED~3_combout ;
wire \slc|d0|LED~4_combout ;
wire \slc|d0|LED~5_combout ;
wire \slc|d0|LED~6_combout ;
wire \slc|d0|LED~7_combout ;
wire \slc|d0|LED~8_combout ;
wire \slc|d0|LED~9_combout ;
wire \slc|memory_subsystem|hex_data~3_combout ;
wire \slc|memory_subsystem|hex_data[4]~18_combout ;
wire \slc|memory_subsystem|hex_data~5_combout ;
wire \slc|memory_subsystem|hex_data~4_combout ;
wire \slc|memory_subsystem|hex_data~2_combout ;
wire \slc|hex_drivers[0]|WideOr6~0_combout ;
wire \slc|hex_drivers[0]|WideOr5~0_combout ;
wire \slc|hex_drivers[0]|WideOr4~0_combout ;
wire \slc|hex_drivers[0]|WideOr3~0_combout ;
wire \slc|hex_drivers[0]|WideOr2~0_combout ;
wire \slc|hex_drivers[0]|WideOr1~0_combout ;
wire \slc|hex_drivers[0]|WideOr0~0_combout ;
wire \slc|memory_subsystem|hex_data~6_combout ;
wire \slc|memory_subsystem|hex_data~8_combout ;
wire \slc|memory_subsystem|hex_data~9_combout ;
wire \slc|memory_subsystem|hex_data~7_combout ;
wire \slc|hex_drivers[1]|WideOr6~0_combout ;
wire \slc|hex_drivers[1]|WideOr5~0_combout ;
wire \slc|hex_drivers[1]|WideOr4~0_combout ;
wire \slc|hex_drivers[1]|WideOr3~0_combout ;
wire \slc|hex_drivers[1]|WideOr2~0_combout ;
wire \slc|hex_drivers[1]|WideOr1~0_combout ;
wire \slc|hex_drivers[1]|WideOr0~0_combout ;
wire \slc|memory_subsystem|hex_data~11_combout ;
wire \slc|memory_subsystem|hex_data~12_combout ;
wire \slc|memory_subsystem|hex_data~13_combout ;
wire \slc|memory_subsystem|hex_data~10_combout ;
wire \slc|hex_drivers[2]|WideOr6~0_combout ;
wire \slc|hex_drivers[2]|WideOr5~0_combout ;
wire \slc|hex_drivers[2]|WideOr4~0_combout ;
wire \slc|hex_drivers[2]|WideOr3~0_combout ;
wire \slc|hex_drivers[2]|WideOr2~0_combout ;
wire \slc|hex_drivers[2]|WideOr1~0_combout ;
wire \slc|hex_drivers[2]|WideOr0~0_combout ;
wire \slc|memory_subsystem|hex_data~15_combout ;
wire \slc|memory_subsystem|hex_data~16_combout ;
wire \slc|memory_subsystem|hex_data~17_combout ;
wire \slc|memory_subsystem|hex_data~14_combout ;
wire \slc|hex_drivers[3]|WideOr6~0_combout ;
wire \slc|hex_drivers[3]|WideOr5~0_combout ;
wire \slc|hex_drivers[3]|WideOr4~0_combout ;
wire \slc|hex_drivers[3]|WideOr3~0_combout ;
wire \slc|hex_drivers[3]|WideOr2~0_combout ;
wire \slc|hex_drivers[3]|WideOr1~0_combout ;
wire \slc|hex_drivers[3]|WideOr0~0_combout ;
wire [15:0] \slc|d0|pc|pc_reg|Data_Out ;
wire [15:0] \slc|d0|regfile|reg_7|Data_Out ;
wire [15:0] \slc|memory_subsystem|hex_data ;
wire [9:0] \slc|d0|LED ;
wire [15:0] \slc|d0|mar|mar_reg|Data_Out ;
wire [15:0] \slc|d0|mdr|mdr_reg|Data_Out ;
wire [15:0] \slc|d0|ir|ir_reg|Data_Out ;
wire [15:0] \slc|d0|regfile|reg_5|Data_Out ;
wire [15:0] \slc|d0|regfile|reg_6|Data_Out ;
wire [15:0] \slc|d0|regfile|reg_4|Data_Out ;
wire [15:0] \slc|d0|regfile|reg_2|Data_Out ;
wire [15:0] \slc|d0|regfile|reg_1|Data_Out ;
wire [15:0] \slc|d0|regfile|reg_0|Data_Out ;
wire [15:0] \slc|d0|regfile|reg_3|Data_Out ;
wire [1:0] \slc|state_controller|ALUK ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y47_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LED[0]~output (
	.i(\slc|d0|LED [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LED[1]~output (
	.i(\slc|d0|LED [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LED[2]~output (
	.i(\slc|d0|LED [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LED[3]~output (
	.i(\slc|d0|LED [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LED[4]~output (
	.i(\slc|d0|LED [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LED[5]~output (
	.i(\slc|d0|LED [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LED[6]~output (
	.i(\slc|d0|LED [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LED[7]~output (
	.i(\slc|d0|LED [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LED[8]~output (
	.i(\slc|d0|LED [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LED[9]~output (
	.i(\slc|d0|LED [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\slc|hex_drivers[0]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\slc|hex_drivers[0]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\slc|hex_drivers[0]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\slc|hex_drivers[0]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\slc|hex_drivers[0]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\slc|hex_drivers[0]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\slc|hex_drivers[0]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\slc|hex_drivers[1]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\slc|hex_drivers[1]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\slc|hex_drivers[1]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\slc|hex_drivers[1]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\slc|hex_drivers[1]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\slc|hex_drivers[1]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\slc|hex_drivers[1]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\slc|hex_drivers[2]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\slc|hex_drivers[2]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\slc|hex_drivers[2]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\slc|hex_drivers[2]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\slc|hex_drivers[2]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\slc|hex_drivers[2]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\slc|hex_drivers[2]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\slc|hex_drivers[3]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\slc|hex_drivers[3]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\slc|hex_drivers[3]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\slc|hex_drivers[3]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\slc|hex_drivers[3]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\slc|hex_drivers[3]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\slc|hex_drivers[3]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
fiftyfivenm_io_obuf \PC[0]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \PC[1]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \PC[2]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \PC[3]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
fiftyfivenm_io_obuf \PC[4]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \PC[5]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \PC[6]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \PC[7]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
fiftyfivenm_io_obuf \PC[8]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \PC[9]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \PC[10]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \PC[11]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \PC[12]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N16
fiftyfivenm_io_obuf \PC[13]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \PC[14]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
fiftyfivenm_io_obuf \PC[15]~output (
	.i(\slc|d0|pc|pc_reg|Data_Out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \MAR[0]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[0]~output .bus_hold = "false";
defparam \MAR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \MAR[1]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[1]~output .bus_hold = "false";
defparam \MAR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \MAR[2]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[2]~output .bus_hold = "false";
defparam \MAR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
fiftyfivenm_io_obuf \MAR[3]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[3]~output .bus_hold = "false";
defparam \MAR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \MAR[4]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[4]~output .bus_hold = "false";
defparam \MAR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \MAR[5]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[5]~output .bus_hold = "false";
defparam \MAR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
fiftyfivenm_io_obuf \MAR[6]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[6]~output .bus_hold = "false";
defparam \MAR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \MAR[7]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[7]~output .bus_hold = "false";
defparam \MAR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \MAR[8]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[8]~output .bus_hold = "false";
defparam \MAR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \MAR[9]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[9]~output .bus_hold = "false";
defparam \MAR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \MAR[10]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[10]~output .bus_hold = "false";
defparam \MAR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \MAR[11]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[11]~output .bus_hold = "false";
defparam \MAR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \MAR[12]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[12]~output .bus_hold = "false";
defparam \MAR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \MAR[13]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[13]~output .bus_hold = "false";
defparam \MAR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
fiftyfivenm_io_obuf \MAR[14]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[14]~output .bus_hold = "false";
defparam \MAR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \MAR[15]~output (
	.i(\slc|d0|mar|mar_reg|Data_Out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[15]~output .bus_hold = "false";
defparam \MAR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
fiftyfivenm_io_obuf \MDR[0]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[0]~output .bus_hold = "false";
defparam \MDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
fiftyfivenm_io_obuf \MDR[1]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[1]~output .bus_hold = "false";
defparam \MDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N23
fiftyfivenm_io_obuf \MDR[2]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[2]~output .bus_hold = "false";
defparam \MDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \MDR[3]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[3]~output .bus_hold = "false";
defparam \MDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \MDR[4]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[4]~output .bus_hold = "false";
defparam \MDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \MDR[5]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[5]~output .bus_hold = "false";
defparam \MDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
fiftyfivenm_io_obuf \MDR[6]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[6]~output .bus_hold = "false";
defparam \MDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \MDR[7]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[7]~output .bus_hold = "false";
defparam \MDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
fiftyfivenm_io_obuf \MDR[8]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[8]~output .bus_hold = "false";
defparam \MDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \MDR[9]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[9]~output .bus_hold = "false";
defparam \MDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \MDR[10]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[10]~output .bus_hold = "false";
defparam \MDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \MDR[11]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[11]~output .bus_hold = "false";
defparam \MDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
fiftyfivenm_io_obuf \MDR[12]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[12]~output .bus_hold = "false";
defparam \MDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \MDR[13]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[13]~output .bus_hold = "false";
defparam \MDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \MDR[14]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[14]~output .bus_hold = "false";
defparam \MDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N9
fiftyfivenm_io_obuf \MDR[15]~output (
	.i(\slc|d0|mdr|mdr_reg|Data_Out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR[15]~output .bus_hold = "false";
defparam \MDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \IR[0]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[0]~output .bus_hold = "false";
defparam \IR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \IR[1]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[1]~output .bus_hold = "false";
defparam \IR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \IR[2]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[2]~output .bus_hold = "false";
defparam \IR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \IR[3]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[3]~output .bus_hold = "false";
defparam \IR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \IR[4]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[4]~output .bus_hold = "false";
defparam \IR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \IR[5]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[5]~output .bus_hold = "false";
defparam \IR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
fiftyfivenm_io_obuf \IR[6]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[6]~output .bus_hold = "false";
defparam \IR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \IR[7]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[7]~output .bus_hold = "false";
defparam \IR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \IR[8]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[8]~output .bus_hold = "false";
defparam \IR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
fiftyfivenm_io_obuf \IR[9]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[9]~output .bus_hold = "false";
defparam \IR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N2
fiftyfivenm_io_obuf \IR[10]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[10]~output .bus_hold = "false";
defparam \IR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \IR[11]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[11]~output .bus_hold = "false";
defparam \IR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \IR[12]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[12]~output .bus_hold = "false";
defparam \IR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \IR[13]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[13]~output .bus_hold = "false";
defparam \IR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N30
fiftyfivenm_io_obuf \IR[14]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[14]~output .bus_hold = "false";
defparam \IR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \IR[15]~output (
	.i(\slc|d0|ir|ir_reg|Data_Out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[15]~output .bus_hold = "false";
defparam \IR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \Reset_Val~output (
	.i(\Reset_ah~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reset_Val~output_o ),
	.obar());
// synopsys translate_off
defparam \Reset_Val~output .bus_hold = "false";
defparam \Reset_Val~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \MARMUXval[0]~output (
	.i(\slc|d0|addr_adder|MARMUX[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[0]~output .bus_hold = "false";
defparam \MARMUXval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \MARMUXval[1]~output (
	.i(\slc|d0|addr_adder|MARMUX[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[1]~output .bus_hold = "false";
defparam \MARMUXval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \MARMUXval[2]~output (
	.i(\slc|d0|addr_adder|MARMUX[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[2]~output .bus_hold = "false";
defparam \MARMUXval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \MARMUXval[3]~output (
	.i(\slc|d0|addr_adder|MARMUX[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[3]~output .bus_hold = "false";
defparam \MARMUXval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \MARMUXval[4]~output (
	.i(\slc|d0|addr_adder|MARMUX[4]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[4]~output .bus_hold = "false";
defparam \MARMUXval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \MARMUXval[5]~output (
	.i(\slc|d0|addr_adder|MARMUX[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[5]~output .bus_hold = "false";
defparam \MARMUXval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \MARMUXval[6]~output (
	.i(\slc|d0|addr_adder|MARMUX[6]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[6]~output .bus_hold = "false";
defparam \MARMUXval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \MARMUXval[7]~output (
	.i(\slc|d0|addr_adder|MARMUX[7]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[7]~output .bus_hold = "false";
defparam \MARMUXval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N30
fiftyfivenm_io_obuf \MARMUXval[8]~output (
	.i(\slc|d0|addr_adder|MARMUX[8]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[8]~output .bus_hold = "false";
defparam \MARMUXval[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \MARMUXval[9]~output (
	.i(\slc|d0|addr_adder|MARMUX[9]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[9]~output .bus_hold = "false";
defparam \MARMUXval[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \MARMUXval[10]~output (
	.i(\slc|d0|addr_adder|MARMUX[10]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[10]~output .bus_hold = "false";
defparam \MARMUXval[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \MARMUXval[11]~output (
	.i(\slc|d0|addr_adder|MARMUX[11]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[11]~output .bus_hold = "false";
defparam \MARMUXval[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \MARMUXval[12]~output (
	.i(\slc|d0|addr_adder|MARMUX[12]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[12]~output .bus_hold = "false";
defparam \MARMUXval[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \MARMUXval[13]~output (
	.i(\slc|d0|addr_adder|MARMUX[13]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[13]~output .bus_hold = "false";
defparam \MARMUXval[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \MARMUXval[14]~output (
	.i(\slc|d0|addr_adder|MARMUX[14]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[14]~output .bus_hold = "false";
defparam \MARMUXval[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
fiftyfivenm_io_obuf \MARMUXval[15]~output (
	.i(\slc|d0|addr_adder|MARMUX[15]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARMUXval[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARMUXval[15]~output .bus_hold = "false";
defparam \MARMUXval[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N30
fiftyfivenm_io_obuf \SR1MUX_Outval[0]~output (
	.i(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[0]~output .bus_hold = "false";
defparam \SR1MUX_Outval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \SR1MUX_Outval[1]~output (
	.i(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[1]~output .bus_hold = "false";
defparam \SR1MUX_Outval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \SR1MUX_Outval[2]~output (
	.i(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[2]~output .bus_hold = "false";
defparam \SR1MUX_Outval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \SR1MUX_Outval[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[3]~output .bus_hold = "false";
defparam \SR1MUX_Outval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \SR1MUX_Outval[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[4]~output .bus_hold = "false";
defparam \SR1MUX_Outval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
fiftyfivenm_io_obuf \SR1MUX_Outval[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[5]~output .bus_hold = "false";
defparam \SR1MUX_Outval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \SR1MUX_Outval[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[6]~output .bus_hold = "false";
defparam \SR1MUX_Outval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \SR1MUX_Outval[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[7]~output .bus_hold = "false";
defparam \SR1MUX_Outval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
fiftyfivenm_io_obuf \SR1MUX_Outval[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[8]~output .bus_hold = "false";
defparam \SR1MUX_Outval[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N9
fiftyfivenm_io_obuf \SR1MUX_Outval[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[9]~output .bus_hold = "false";
defparam \SR1MUX_Outval[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N16
fiftyfivenm_io_obuf \SR1MUX_Outval[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[10]~output .bus_hold = "false";
defparam \SR1MUX_Outval[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \SR1MUX_Outval[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[11]~output .bus_hold = "false";
defparam \SR1MUX_Outval[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \SR1MUX_Outval[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[12]~output .bus_hold = "false";
defparam \SR1MUX_Outval[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \SR1MUX_Outval[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[13]~output .bus_hold = "false";
defparam \SR1MUX_Outval[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \SR1MUX_Outval[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[14]~output .bus_hold = "false";
defparam \SR1MUX_Outval[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \SR1MUX_Outval[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR1MUX_Outval[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SR1MUX_Outval[15]~output .bus_hold = "false";
defparam \SR1MUX_Outval[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .listen_to_nsleep_signal = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y5_N17
dffeas \button_sync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Continue~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[0]|q .is_wysiwyg = "true";
defparam \button_sync[0]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N20
fiftyfivenm_lcell_comb \button_sync[1]|q~feeder (
// Equation(s):
// \button_sync[1]|q~feeder_combout  = \Run~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\button_sync[1]|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \button_sync[1]|q~feeder .lut_mask = 16'hFF00;
defparam \button_sync[1]|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N21
dffeas \button_sync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\button_sync[1]|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[1]|q .is_wysiwyg = "true";
defparam \button_sync[1]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N14
fiftyfivenm_lcell_comb Reset_ah(
// Equation(s):
// \Reset_ah~combout  = (!\button_sync[0]|q~q  & !\button_sync[1]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\Reset_ah~combout ),
	.cout());
// synopsys translate_off
defparam Reset_ah.lut_mask = 16'h000F;
defparam Reset_ah.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N0
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[0]~16 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[0]~16_combout  = \slc|d0|pc|pc_reg|Data_Out [0] $ (VCC)
// \slc|d0|pc|pc_reg|Data_Out[0]~17  = CARRY(\slc|d0|pc|pc_reg|Data_Out [0])

	.dataa(gnd),
	.datab(\slc|d0|pc|pc_reg|Data_Out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slc|d0|pc|pc_reg|Data_Out[0]~16_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[0]~17 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[0]~16 .lut_mask = 16'h33CC;
defparam \slc|d0|pc|pc_reg|Data_Out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N20
fiftyfivenm_lcell_comb \slc|state_controller|State~54 (
// Equation(s):
// \slc|state_controller|State~54_combout  = (\slc|state_controller|State~43_combout  & (\slc|d0|ir|ir_reg|Data_Out [14] & !\slc|d0|ir|ir_reg|Data_Out [15]))

	.dataa(gnd),
	.datab(\slc|state_controller|State~43_combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [14]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [15]),
	.cin(gnd),
	.combout(\slc|state_controller|State~54_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~54 .lut_mask = 16'h00C0;
defparam \slc|state_controller|State~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y5_N21
dffeas \slc|state_controller|State.S_04 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_04 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N24
fiftyfivenm_lcell_comb \slc|state_controller|State~42 (
// Equation(s):
// \slc|state_controller|State~42_combout  = (\slc|state_controller|State.S_04~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_04~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~42_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~42 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N3
dffeas \slc|state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|state_controller|State~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_21 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N2
fiftyfivenm_lcell_comb \slc|state_controller|WideOr27~0 (
// Equation(s):
// \slc|state_controller|WideOr27~0_combout  = (!\slc|state_controller|State.S_07~q  & (!\slc|state_controller|State.S_12~q  & !\slc|state_controller|State.S_06~q ))

	.dataa(\slc|state_controller|State.S_07~q ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr27~0 .lut_mask = 16'h0011;
defparam \slc|state_controller|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N0
fiftyfivenm_lcell_comb \slc|state_controller|State~67 (
// Equation(s):
// \slc|state_controller|State~67_combout  = (!\slc|d0|ir|ir_reg|Data_Out [15] & (\slc|state_controller|State~45_combout  & \slc|d0|ir|ir_reg|Data_Out [14]))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [15]),
	.datab(\slc|state_controller|State~45_combout ),
	.datac(gnd),
	.datad(\slc|d0|ir|ir_reg|Data_Out [14]),
	.cin(gnd),
	.combout(\slc|state_controller|State~67_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~67 .lut_mask = 16'h4400;
defparam \slc|state_controller|State~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N1
dffeas \slc|state_controller|State.S_05 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_05 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N30
fiftyfivenm_lcell_comb \slc|state_controller|State~46 (
// Equation(s):
// \slc|state_controller|State~46_combout  = (!\slc|d0|ir|ir_reg|Data_Out [15] & (\slc|state_controller|State~45_combout  & !\slc|d0|ir|ir_reg|Data_Out [14]))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [15]),
	.datab(\slc|state_controller|State~45_combout ),
	.datac(gnd),
	.datad(\slc|d0|ir|ir_reg|Data_Out [14]),
	.cin(gnd),
	.combout(\slc|state_controller|State~46_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~46 .lut_mask = 16'h0044;
defparam \slc|state_controller|State~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N31
dffeas \slc|state_controller|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_01 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N28
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[8]~16 (
// Equation(s):
// \slc|d0|bus|BUS[8]~16_combout  = (!\slc|state_controller|State.S_05~q  & (!\slc|state_controller|State.S_01~q  & !\slc|state_controller|State.S_09~q ))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_05~q ),
	.datac(\slc|state_controller|State.S_01~q ),
	.datad(\slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[8]~16 .lut_mask = 16'h0003;
defparam \slc|d0|bus|BUS[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N30
fiftyfivenm_lcell_comb \slc|state_controller|State~55 (
// Equation(s):
// \slc|state_controller|State~55_combout  = (\slc|state_controller|State.S_07~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_07~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~55_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~55 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N31
dffeas \slc|state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_23 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N2
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[8]~17 (
// Equation(s):
// \slc|d0|bus|BUS[8]~17_combout  = (!\slc|state_controller|State.S_04~q  & (\slc|d0|bus|BUS[8]~16_combout  & (!\slc|state_controller|State.S_23~q  & !\slc|state_controller|State.S_18~q )))

	.dataa(\slc|state_controller|State.S_04~q ),
	.datab(\slc|d0|bus|BUS[8]~16_combout ),
	.datac(\slc|state_controller|State.S_23~q ),
	.datad(\slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[8]~17 .lut_mask = 16'h0004;
defparam \slc|d0|bus|BUS[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N28
fiftyfivenm_lcell_comb \slc|state_controller|State~62 (
// Equation(s):
// \slc|state_controller|State~62_combout  = (\slc|state_controller|State.S_06~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_06~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~62_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~62 .lut_mask = 16'hF0A0;
defparam \slc|state_controller|State~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y5_N29
dffeas \slc|state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N14
fiftyfivenm_lcell_comb \slc|state_controller|State~63 (
// Equation(s):
// \slc|state_controller|State~63_combout  = (\slc|state_controller|State.S_25_1~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_25_1~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~63_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~63 .lut_mask = 16'hFC00;
defparam \slc|state_controller|State~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y5_N15
dffeas \slc|state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N22
fiftyfivenm_lcell_comb \slc|state_controller|State~59 (
// Equation(s):
// \slc|state_controller|State~59_combout  = (\slc|state_controller|State.S_25_2~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_25_2~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~59_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~59 .lut_mask = 16'hF0C0;
defparam \slc|state_controller|State~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N23
dffeas \slc|state_controller|State.S_25_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_25_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_25_3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_25_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N24
fiftyfivenm_lcell_comb \slc|state_controller|WideOr24~0 (
// Equation(s):
// \slc|state_controller|WideOr24~0_combout  = (\slc|state_controller|State.S_33_2~q ) # ((\slc|state_controller|State.S_33_1~q ) # ((\slc|state_controller|State.S_33_3~q ) # (\slc|state_controller|State.S_25_3~q )))

	.dataa(\slc|state_controller|State.S_33_2~q ),
	.datab(\slc|state_controller|State.S_33_1~q ),
	.datac(\slc|state_controller|State.S_33_3~q ),
	.datad(\slc|state_controller|State.S_25_3~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr24~0 .lut_mask = 16'hFFFE;
defparam \slc|state_controller|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N18
fiftyfivenm_lcell_comb \slc|state_controller|WideOr24 (
// Equation(s):
// \slc|state_controller|WideOr24~combout  = (\slc|state_controller|WideOr24~0_combout ) # ((\slc|state_controller|State.S_25_1~q ) # (\slc|state_controller|State.S_25_2~q ))

	.dataa(gnd),
	.datab(\slc|state_controller|WideOr24~0_combout ),
	.datac(\slc|state_controller|State.S_25_1~q ),
	.datad(\slc|state_controller|State.S_25_2~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr24 .lut_mask = 16'hFFFC;
defparam \slc|state_controller|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N16
fiftyfivenm_lcell_comb \slc|state_controller|State~50 (
// Equation(s):
// \slc|state_controller|State~50_combout  = (\slc|state_controller|State.S_23~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~50 .lut_mask = 16'hAAA0;
defparam \slc|state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N17
dffeas \slc|state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N18
fiftyfivenm_lcell_comb \slc|state_controller|State~51 (
// Equation(s):
// \slc|state_controller|State~51_combout  = (\slc|state_controller|State.S_16_1~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_16_1~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~51_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~51 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N19
dffeas \slc|state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N28
fiftyfivenm_lcell_comb \slc|state_controller|State~52 (
// Equation(s):
// \slc|state_controller|State~52_combout  = (\slc|state_controller|State.S_16_2~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_16_2~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~52_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~52 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N29
dffeas \slc|state_controller|State.S_16_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_16_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_16_3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_16_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N22
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[0]~12 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[0]~12_combout  = (!\slc|state_controller|State.S_16_3~q  & (!\slc|state_controller|State.S_16_1~q  & !\slc|state_controller|State.S_16_2~q ))

	.dataa(\slc|state_controller|State.S_16_3~q ),
	.datab(\slc|state_controller|State.S_16_1~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[0]~12 .lut_mask = 16'h0011;
defparam \slc|d0|miomux|MUX_21_OUT[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N21
dffeas \slc|d0|ir|ir_reg|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N6
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR2MUX_OUT[5]~5 (
// Equation(s):
// \slc|d0|addr_adder|ADDR2MUX_OUT[5]~5_combout  = (\slc|d0|ir|ir_reg|Data_Out [5] & (((\slc|state_controller|State.S_06~q ) # (\slc|state_controller|State.S_07~q )) # (!\slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\slc|state_controller|State.S_06~q ),
	.datac(\slc|state_controller|State.S_07~q ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR2MUX_OUT[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR2MUX_OUT[5]~5 .lut_mask = 16'hFD00;
defparam \slc|d0|addr_adder|ADDR2MUX_OUT[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N22
fiftyfivenm_lcell_comb \slc|d0|regfile|decoder|DECODER_Out[6]~3 (
// Equation(s):
// \slc|d0|regfile|decoder|DECODER_Out[6]~3_combout  = (\slc|d0|regfile|decoder|DECODER_Out[6]~2_combout  & (!\slc|state_controller|State.S_04~q  & !\slc|d0|ir|ir_reg|Data_Out [9]))

	.dataa(gnd),
	.datab(\slc|d0|regfile|decoder|DECODER_Out[6]~2_combout ),
	.datac(\slc|state_controller|State.S_04~q ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [9]),
	.cin(gnd),
	.combout(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|decoder|DECODER_Out[6]~3 .lut_mask = 16'h000C;
defparam \slc|d0|regfile|decoder|DECODER_Out[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y5_N7
dffeas \slc|d0|regfile|reg_6|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[5]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N20
fiftyfivenm_lcell_comb \slc|d0|sr1mux|SR1MUX_Out[1]~1 (
// Equation(s):
// \slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  = (\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|bus|BUS[8]~16_combout  & (\slc|d0|ir|ir_reg|Data_Out [10])) # (!\slc|d0|bus|BUS[8]~16_combout  & ((\slc|d0|ir|ir_reg|Data_Out [7]))))) # 
// (!\slc|state_controller|WideOr27~0_combout  & (((\slc|d0|ir|ir_reg|Data_Out [7]))))

	.dataa(\slc|state_controller|WideOr27~0_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [10]),
	.datac(\slc|d0|ir|ir_reg|Data_Out [7]),
	.datad(\slc|d0|bus|BUS[8]~16_combout ),
	.cin(gnd),
	.combout(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|sr1mux|SR1MUX_Out[1]~1 .lut_mask = 16'hD8F0;
defparam \slc|d0|sr1mux|SR1MUX_Out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N28
fiftyfivenm_lcell_comb \slc|d0|regfile|reg_4|Data_Out[5]~feeder (
// Equation(s):
// \slc|d0|regfile|reg_4|Data_Out[5]~feeder_combout  = \slc|d0|bus|BUS[5]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[5]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|regfile|reg_4|Data_Out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[5]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|regfile|reg_4|Data_Out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N0
fiftyfivenm_lcell_comb \slc|d0|regfile|decoder|DECODER_Out[4]~4 (
// Equation(s):
// \slc|d0|regfile|decoder|DECODER_Out[4]~4_combout  = (!\slc|d0|ir|ir_reg|Data_Out [10] & (!\slc|d0|ir|ir_reg|Data_Out [9] & (!\slc|state_controller|State.S_04~q  & \slc|state_controller|WideOr29~0_combout )))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [10]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [9]),
	.datac(\slc|state_controller|State.S_04~q ),
	.datad(\slc|state_controller|WideOr29~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|decoder|DECODER_Out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|decoder|DECODER_Out[4]~4 .lut_mask = 16'h0100;
defparam \slc|d0|regfile|decoder|DECODER_Out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N2
fiftyfivenm_lcell_comb \slc|d0|regfile|decoder|DECODER_Out[4]~5 (
// Equation(s):
// \slc|d0|regfile|decoder|DECODER_Out[4]~5_combout  = (\slc|d0|regfile|decoder|DECODER_Out[4]~4_combout  & ((\slc|state_controller|State.S_04~q ) # (\slc|d0|ir|ir_reg|Data_Out [11])))

	.dataa(gnd),
	.datab(\slc|d0|regfile|decoder|DECODER_Out[4]~4_combout ),
	.datac(\slc|state_controller|State.S_04~q ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [11]),
	.cin(gnd),
	.combout(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|decoder|DECODER_Out[4]~5 .lut_mask = 16'hCCC0;
defparam \slc|d0|regfile|decoder|DECODER_Out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N29
dffeas \slc|d0|regfile|reg_4|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|regfile|reg_4|Data_Out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N18
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[8]~18 (
// Equation(s):
// \slc|d0|bus|BUS[8]~18_combout  = (!\slc|state_controller|State.S_18~q  & !\slc|state_controller|State.S_04~q )

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[8]~18 .lut_mask = 16'h0055;
defparam \slc|d0|bus|BUS[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N0
fiftyfivenm_lcell_comb \slc|state_controller|State~57 (
// Equation(s):
// \slc|state_controller|State~57_combout  = (\slc|state_controller|State.S_25_3~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|state_controller|State.S_25_3~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~57_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~57 .lut_mask = 16'hAAA0;
defparam \slc|state_controller|State~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N1
dffeas \slc|state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_27 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N4
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[8]~19 (
// Equation(s):
// \slc|d0|bus|BUS[8]~19_combout  = ((\slc|d0|bus|BUS[8]~17_combout  & ((\slc|state_controller|State.S_35~q ) # (\slc|state_controller|State.S_27~q )))) # (!\slc|d0|bus|BUS[8]~18_combout )

	.dataa(\slc|d0|bus|BUS[8]~17_combout ),
	.datab(\slc|d0|bus|BUS[8]~18_combout ),
	.datac(\slc|state_controller|State.S_35~q ),
	.datad(\slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[8]~19 .lut_mask = 16'hBBB3;
defparam \slc|d0|bus|BUS[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N16
fiftyfivenm_lcell_comb \slc|d0|addr_adder|Mux9~0 (
// Equation(s):
// \slc|d0|addr_adder|Mux9~0_combout  = (\slc|state_controller|ADDR2MUX[1]~0_combout  & (\slc|state_controller|WideOr31~combout  & ((\slc|d0|ir|ir_reg|Data_Out [5])))) # (!\slc|state_controller|ADDR2MUX[1]~0_combout  & (((\slc|d0|ir|ir_reg|Data_Out [6]))))

	.dataa(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\slc|state_controller|WideOr31~combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [6]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|Mux9~0 .lut_mask = 16'hD850;
defparam \slc|d0|addr_adder|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N5
dffeas \slc|d0|regfile|reg_4|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N9
dffeas \slc|d0|regfile|reg_6|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N22
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux9~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux9~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ) # ((\slc|d0|regfile|reg_6|Data_Out [6])))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & 
// (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|regfile|reg_4|Data_Out [6])))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_4|Data_Out [6]),
	.datad(\slc|d0|regfile|reg_6|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux9~0 .lut_mask = 16'hBA98;
defparam \slc|d0|regfile|to_ALU_A|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N9
dffeas \slc|d0|regfile|reg_7|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N10
fiftyfivenm_lcell_comb \slc|d0|regfile|decoder|DECODER_Out[1]~0 (
// Equation(s):
// \slc|d0|regfile|decoder|DECODER_Out[1]~0_combout  = (!\slc|d0|ir|ir_reg|Data_Out [10] & (\slc|d0|ir|ir_reg|Data_Out [9] & (!\slc|state_controller|State.S_04~q  & \slc|state_controller|WideOr29~0_combout )))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [10]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [9]),
	.datac(\slc|state_controller|State.S_04~q ),
	.datad(\slc|state_controller|WideOr29~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|decoder|DECODER_Out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|decoder|DECODER_Out[1]~0 .lut_mask = 16'h0400;
defparam \slc|d0|regfile|decoder|DECODER_Out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N12
fiftyfivenm_lcell_comb \slc|d0|regfile|decoder|DECODER_Out[5]~1 (
// Equation(s):
// \slc|d0|regfile|decoder|DECODER_Out[5]~1_combout  = (\slc|d0|regfile|decoder|DECODER_Out[1]~0_combout  & ((\slc|state_controller|State.S_04~q ) # (\slc|d0|ir|ir_reg|Data_Out [11])))

	.dataa(\slc|d0|regfile|decoder|DECODER_Out[1]~0_combout ),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_04~q ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [11]),
	.cin(gnd),
	.combout(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|decoder|DECODER_Out[5]~1 .lut_mask = 16'hAAA0;
defparam \slc|d0|regfile|decoder|DECODER_Out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y4_N21
dffeas \slc|d0|regfile|reg_5|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N20
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux9~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux9~1_combout  = (\slc|d0|regfile|to_ALU_A|Mux9~0_combout  & ((\slc|d0|regfile|reg_7|Data_Out [6]) # ((!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux9~0_combout  & (((\slc|d0|regfile|reg_5|Data_Out 
// [6] & \slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux9~0_combout ),
	.datab(\slc|d0|regfile|reg_7|Data_Out [6]),
	.datac(\slc|d0|regfile|reg_5|Data_Out [6]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux9~1 .lut_mask = 16'hD8AA;
defparam \slc|d0|regfile|to_ALU_A|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N6
fiftyfivenm_lcell_comb \slc|d0|regfile|decoder|DECODER_Out[2]~7 (
// Equation(s):
// \slc|d0|regfile|decoder|DECODER_Out[2]~7_combout  = (!\slc|state_controller|State.S_04~q  & (\slc|state_controller|WideOr29~0_combout  & (\slc|d0|ir|ir_reg|Data_Out [10] & !\slc|d0|ir|ir_reg|Data_Out [11])))

	.dataa(\slc|state_controller|State.S_04~q ),
	.datab(\slc|state_controller|WideOr29~0_combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [10]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [11]),
	.cin(gnd),
	.combout(\slc|d0|regfile|decoder|DECODER_Out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|decoder|DECODER_Out[2]~7 .lut_mask = 16'h0040;
defparam \slc|d0|regfile|decoder|DECODER_Out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N14
fiftyfivenm_lcell_comb \slc|d0|regfile|decoder|DECODER_Out[3]~11 (
// Equation(s):
// \slc|d0|regfile|decoder|DECODER_Out[3]~11_combout  = (\slc|d0|regfile|decoder|DECODER_Out[2]~7_combout  & ((\slc|d0|ir|ir_reg|Data_Out [9]) # (\slc|state_controller|State.S_04~q )))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [9]),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_04~q ),
	.datad(\slc|d0|regfile|decoder|DECODER_Out[2]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|decoder|DECODER_Out[3]~11 .lut_mask = 16'hFA00;
defparam \slc|d0|regfile|decoder|DECODER_Out[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N25
dffeas \slc|d0|regfile|reg_3|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|bus|BUS[6]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N25
dffeas \slc|d0|regfile|reg_2|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N26
fiftyfivenm_lcell_comb \slc|d0|regfile|decoder|DECODER_Out[1]~9 (
// Equation(s):
// \slc|d0|regfile|decoder|DECODER_Out[1]~9_combout  = (\slc|d0|regfile|decoder|DECODER_Out[1]~0_combout  & (!\slc|state_controller|State.S_04~q  & !\slc|d0|ir|ir_reg|Data_Out [11]))

	.dataa(\slc|d0|regfile|decoder|DECODER_Out[1]~0_combout ),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_04~q ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [11]),
	.cin(gnd),
	.combout(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|decoder|DECODER_Out[1]~9 .lut_mask = 16'h000A;
defparam \slc|d0|regfile|decoder|DECODER_Out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N19
dffeas \slc|d0|regfile|reg_1|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N20
fiftyfivenm_lcell_comb \slc|d0|regfile|decoder|DECODER_Out[0]~10 (
// Equation(s):
// \slc|d0|regfile|decoder|DECODER_Out[0]~10_combout  = (\slc|d0|regfile|decoder|DECODER_Out[4]~4_combout  & (!\slc|state_controller|State.S_04~q  & !\slc|d0|ir|ir_reg|Data_Out [11]))

	.dataa(gnd),
	.datab(\slc|d0|regfile|decoder|DECODER_Out[4]~4_combout ),
	.datac(\slc|state_controller|State.S_04~q ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [11]),
	.cin(gnd),
	.combout(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|decoder|DECODER_Out[0]~10 .lut_mask = 16'h000C;
defparam \slc|d0|regfile|decoder|DECODER_Out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N19
dffeas \slc|d0|regfile|reg_0|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N18
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux9~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux9~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|reg_1|Data_Out [6]) # ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|regfile|reg_0|Data_Out [6] 
// & !\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))))

	.dataa(\slc|d0|regfile|reg_1|Data_Out [6]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_0|Data_Out [6]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux9~2 .lut_mask = 16'hCCB8;
defparam \slc|d0|regfile|to_ALU_A|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N24
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux9~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux9~3_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|to_ALU_A|Mux9~2_combout  & (\slc|d0|regfile|reg_3|Data_Out [6])) # (!\slc|d0|regfile|to_ALU_A|Mux9~2_combout  & ((\slc|d0|regfile|reg_2|Data_Out 
// [6]))))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|to_ALU_A|Mux9~2_combout ))))

	.dataa(\slc|d0|regfile|reg_3|Data_Out [6]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_2|Data_Out [6]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux9~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux9~3 .lut_mask = 16'hBBC0;
defparam \slc|d0|regfile|to_ALU_A|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N6
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux9~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux9~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux9~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux9~3_combout )))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux9~1_combout ),
	.datac(\slc|d0|regfile|to_ALU_A|Mux9~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux9~4 .lut_mask = 16'hD8D8;
defparam \slc|d0|regfile|to_ALU_A|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[6]~9 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[6]~9_combout  = (\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|pc|pc_reg|Data_Out [6]))) # (!\slc|state_controller|WideOr27~0_combout  & (\slc|d0|regfile|to_ALU_A|Mux9~4_combout ))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux9~4_combout ),
	.datab(gnd),
	.datac(\slc|d0|pc|pc_reg|Data_Out [6]),
	.datad(\slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[6]~9 .lut_mask = 16'hF0AA;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N16
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[0]~36 (
// Equation(s):
// \slc|d0|bus|BUS[0]~36_combout  = (!\slc|state_controller|State.S_05~q  & (!\slc|state_controller|State.S_23~q  & !\slc|state_controller|State.S_09~q ))

	.dataa(\slc|state_controller|State.S_05~q ),
	.datab(\slc|state_controller|State.S_23~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[0]~36 .lut_mask = 16'h0011;
defparam \slc|d0|bus|BUS[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N2
fiftyfivenm_lcell_comb \slc|state_controller|ALUK[1] (
// Equation(s):
// \slc|state_controller|ALUK [1] = (\slc|state_controller|State.S_23~q ) # (\slc|state_controller|State.S_09~q )

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\slc|state_controller|ALUK [1]),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|ALUK[1] .lut_mask = 16'hFFAA;
defparam \slc|state_controller|ALUK[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N16
fiftyfivenm_lcell_comb \slc|state_controller|SR2MUX~0 (
// Equation(s):
// \slc|state_controller|SR2MUX~0_combout  = (\slc|d0|ir|ir_reg|Data_Out [5] & ((\slc|state_controller|State.S_01~q ) # ((\slc|state_controller|State.S_05~q ) # (\slc|state_controller|State.S_09~q ))))

	.dataa(\slc|state_controller|State.S_01~q ),
	.datab(\slc|state_controller|State.S_05~q ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [5]),
	.datad(\slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\slc|state_controller|SR2MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|SR2MUX~0 .lut_mask = 16'hF0E0;
defparam \slc|state_controller|SR2MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N17
dffeas \slc|d0|ir|ir_reg|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[4]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N1
dffeas \slc|d0|regfile|reg_5|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[4]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y4_N11
dffeas \slc|d0|regfile|reg_7|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[4]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N21
dffeas \slc|d0|regfile|reg_4|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[4]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N29
dffeas \slc|d0|regfile|reg_6|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[4]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N0
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[1]~15 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[1]~15_combout  = (\slc|d0|miomux|MUX_21_OUT[0]~13_combout  & ((\SW[1]~input_o ) # ((!\slc|state_controller|WideOr24~combout  & \slc|d0|bus|BUS[1]~29_combout )))) # (!\slc|d0|miomux|MUX_21_OUT[0]~13_combout  & 
// (!\slc|state_controller|WideOr24~combout  & (\slc|d0|bus|BUS[1]~29_combout )))

	.dataa(\slc|d0|miomux|MUX_21_OUT[0]~13_combout ),
	.datab(\slc|state_controller|WideOr24~combout ),
	.datac(\slc|d0|bus|BUS[1]~29_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[1]~15 .lut_mask = 16'hBA30;
defparam \slc|d0|miomux|MUX_21_OUT[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N12
fiftyfivenm_lcell_comb \slc|state_controller|WideOr25 (
// Equation(s):
// \slc|state_controller|WideOr25~combout  = (\slc|state_controller|State.S_23~q ) # ((\slc|state_controller|State.S_33_3~q ) # (\slc|state_controller|State.S_25_3~q ))

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(\slc|state_controller|State.S_33_3~q ),
	.datac(\slc|state_controller|State.S_25_3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr25~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr25 .lut_mask = 16'hFEFE;
defparam \slc|state_controller|WideOr25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N1
dffeas \slc|d0|mdr|mdr_reg|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N10
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[1]~2 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[1]~2_combout  = (\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|pc|pc_reg|Data_Out [1]))) # (!\slc|state_controller|WideOr27~0_combout  & (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datab(\slc|d0|pc|pc_reg|Data_Out [1]),
	.datac(gnd),
	.datad(\slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[1]~2 .lut_mask = 16'hCCAA;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N19
dffeas \slc|d0|regfile|reg_5|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[1]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N9
dffeas \slc|d0|regfile|reg_7|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[1]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N7
dffeas \slc|d0|regfile|reg_4|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[1]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N30
fiftyfivenm_lcell_comb \slc|d0|regfile|reg_6|Data_Out[1]~feeder (
// Equation(s):
// \slc|d0|regfile|reg_6|Data_Out[1]~feeder_combout  = \slc|d0|bus|BUS[1]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[1]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|regfile|reg_6|Data_Out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[1]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|regfile|reg_6|Data_Out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y5_N31
dffeas \slc|d0|regfile|reg_6|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|regfile|reg_6|Data_Out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N6
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux14~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux14~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ) # ((\slc|d0|regfile|reg_6|Data_Out [1])))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & 
// (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|regfile|reg_4|Data_Out [1])))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_4|Data_Out [1]),
	.datad(\slc|d0|regfile|reg_6|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux14~0 .lut_mask = 16'hBA98;
defparam \slc|d0|regfile|to_ALU_A|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N8
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux14~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux14~1_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux14~0_combout  & ((\slc|d0|regfile|reg_7|Data_Out [1]))) # (!\slc|d0|regfile|to_ALU_A|Mux14~0_combout  & (\slc|d0|regfile|reg_5|Data_Out 
// [1])))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|regfile|to_ALU_A|Mux14~0_combout ))))

	.dataa(\slc|d0|regfile|reg_5|Data_Out [1]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_7|Data_Out [1]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux14~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux14~1 .lut_mask = 16'hF388;
defparam \slc|d0|regfile|to_ALU_A|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y3_N19
dffeas \slc|d0|regfile|reg_2|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[1]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N27
dffeas \slc|d0|regfile|reg_3|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[1]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N23
dffeas \slc|d0|regfile|reg_1|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[1]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N4
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux14~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux14~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (\slc|d0|regfile|reg_3|Data_Out [1])) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|reg_1|Data_Out 
// [1]))))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_3|Data_Out [1]),
	.datad(\slc|d0|regfile|reg_1|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux14~2 .lut_mask = 16'hE6C4;
defparam \slc|d0|regfile|to_ALU_A|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y3_N17
dffeas \slc|d0|regfile|reg_0|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[1]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N22
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux14~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux14~3_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|regfile|to_ALU_A|Mux14~2_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux14~2_combout  & 
// (\slc|d0|regfile|reg_2|Data_Out [1])) # (!\slc|d0|regfile|to_ALU_A|Mux14~2_combout  & ((\slc|d0|regfile|reg_0|Data_Out [1])))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datab(\slc|d0|regfile|reg_2|Data_Out [1]),
	.datac(\slc|d0|regfile|to_ALU_A|Mux14~2_combout ),
	.datad(\slc|d0|regfile|reg_0|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux14~3 .lut_mask = 16'hE5E0;
defparam \slc|d0|regfile|to_ALU_A|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N4
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[1]~3 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[1]~3_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|addr_adder|ADDR1MUX_OUT[1]~2_combout )) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|addr_adder|ADDR1MUX_OUT[1]~2_combout  & 
// (\slc|d0|regfile|to_ALU_A|Mux14~1_combout )) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[1]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux14~3_combout )))))

	.dataa(\slc|state_controller|WideOr27~0_combout ),
	.datab(\slc|d0|addr_adder|ADDR1MUX_OUT[1]~2_combout ),
	.datac(\slc|d0|regfile|to_ALU_A|Mux14~1_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux14~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[1]~3 .lut_mask = 16'hD9C8;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N0
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR2MUX_OUT[1]~1 (
// Equation(s):
// \slc|d0|addr_adder|ADDR2MUX_OUT[1]~1_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|state_controller|State.S_06~q ) # (\slc|state_controller|State.S_07~q )) # (!\slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\slc|state_controller|State.S_06~q ),
	.datac(\slc|state_controller|State.S_07~q ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR2MUX_OUT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR2MUX_OUT[1]~1 .lut_mask = 16'hFD00;
defparam \slc|d0|addr_adder|ADDR2MUX_OUT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N14
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[0]~0 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[0]~0_combout  = (\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|pc|pc_reg|Data_Out [0]))) # (!\slc|state_controller|WideOr27~0_combout  & (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ))

	.dataa(gnd),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datac(\slc|state_controller|WideOr27~0_combout ),
	.datad(\slc|d0|pc|pc_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[0]~0 .lut_mask = 16'hFC0C;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N13
dffeas \slc|d0|regfile|reg_7|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N13
dffeas \slc|d0|regfile|reg_6|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N17
dffeas \slc|d0|regfile|reg_4|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N2
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux15~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux15~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|reg_6|Data_Out [0]) # ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|reg_4|Data_Out 
// [0] & !\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|reg_6|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_4|Data_Out [0]),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux15~0 .lut_mask = 16'hF0AC;
defparam \slc|d0|regfile|to_ALU_A|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N25
dffeas \slc|d0|regfile|reg_5|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N24
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux15~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux15~1_combout  = (\slc|d0|regfile|to_ALU_A|Mux15~0_combout  & ((\slc|d0|regfile|reg_7|Data_Out [0]) # ((!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux15~0_combout  & 
// (((\slc|d0|regfile|reg_5|Data_Out [0] & \slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|reg_7|Data_Out [0]),
	.datab(\slc|d0|regfile|to_ALU_A|Mux15~0_combout ),
	.datac(\slc|d0|regfile|reg_5|Data_Out [0]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux15~1 .lut_mask = 16'hB8CC;
defparam \slc|d0|regfile|to_ALU_A|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N11
dffeas \slc|d0|regfile|reg_3|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|bus|BUS[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N17
dffeas \slc|d0|regfile|reg_2|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N11
dffeas \slc|d0|regfile|reg_0|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N17
dffeas \slc|d0|regfile|reg_1|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N28
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux15~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux15~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|regfile|reg_1|Data_Out [0]) # (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|regfile|reg_0|Data_Out [0] 
// & ((!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))))

	.dataa(\slc|d0|regfile|reg_0|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_1|Data_Out [0]),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux15~2 .lut_mask = 16'hF0CA;
defparam \slc|d0|regfile|to_ALU_A|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N16
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux15~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux15~3_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|to_ALU_A|Mux15~2_combout  & (\slc|d0|regfile|reg_3|Data_Out [0])) # (!\slc|d0|regfile|to_ALU_A|Mux15~2_combout  & ((\slc|d0|regfile|reg_2|Data_Out 
// [0]))))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|to_ALU_A|Mux15~2_combout ))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datab(\slc|d0|regfile|reg_3|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [0]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux15~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux15~3 .lut_mask = 16'hDDA0;
defparam \slc|d0|regfile|to_ALU_A|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N0
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[0]~1 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[0]~1_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|addr_adder|ADDR1MUX_OUT[0]~0_combout )) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|addr_adder|ADDR1MUX_OUT[0]~0_combout  & 
// (\slc|d0|regfile|to_ALU_A|Mux15~1_combout )) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[0]~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux15~3_combout )))))

	.dataa(\slc|state_controller|WideOr27~0_combout ),
	.datab(\slc|d0|addr_adder|ADDR1MUX_OUT[0]~0_combout ),
	.datac(\slc|d0|regfile|to_ALU_A|Mux15~1_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux15~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[0]~1 .lut_mask = 16'hD9C8;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N0
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[0]~0 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[0]~0_combout  = (\slc|d0|addr_adder|ADDR2MUX_OUT[0]~0_combout  & (\slc|d0|addr_adder|ADDR1MUX_OUT[0]~1_combout  $ (VCC))) # (!\slc|d0|addr_adder|ADDR2MUX_OUT[0]~0_combout  & (\slc|d0|addr_adder|ADDR1MUX_OUT[0]~1_combout  & VCC))
// \slc|d0|addr_adder|MARMUX[0]~1  = CARRY((\slc|d0|addr_adder|ADDR2MUX_OUT[0]~0_combout  & \slc|d0|addr_adder|ADDR1MUX_OUT[0]~1_combout ))

	.dataa(\slc|d0|addr_adder|ADDR2MUX_OUT[0]~0_combout ),
	.datab(\slc|d0|addr_adder|ADDR1MUX_OUT[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|MARMUX[0]~0_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[0]~1 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[0]~0 .lut_mask = 16'h6688;
defparam \slc|d0|addr_adder|MARMUX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N2
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[1]~2 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[1]~2_combout  = (\slc|d0|addr_adder|ADDR1MUX_OUT[1]~3_combout  & ((\slc|d0|addr_adder|ADDR2MUX_OUT[1]~1_combout  & (\slc|d0|addr_adder|MARMUX[0]~1  & VCC)) # (!\slc|d0|addr_adder|ADDR2MUX_OUT[1]~1_combout  & 
// (!\slc|d0|addr_adder|MARMUX[0]~1 )))) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[1]~3_combout  & ((\slc|d0|addr_adder|ADDR2MUX_OUT[1]~1_combout  & (!\slc|d0|addr_adder|MARMUX[0]~1 )) # (!\slc|d0|addr_adder|ADDR2MUX_OUT[1]~1_combout  & 
// ((\slc|d0|addr_adder|MARMUX[0]~1 ) # (GND)))))
// \slc|d0|addr_adder|MARMUX[1]~3  = CARRY((\slc|d0|addr_adder|ADDR1MUX_OUT[1]~3_combout  & (!\slc|d0|addr_adder|ADDR2MUX_OUT[1]~1_combout  & !\slc|d0|addr_adder|MARMUX[0]~1 )) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[1]~3_combout  & 
// ((!\slc|d0|addr_adder|MARMUX[0]~1 ) # (!\slc|d0|addr_adder|ADDR2MUX_OUT[1]~1_combout ))))

	.dataa(\slc|d0|addr_adder|ADDR1MUX_OUT[1]~3_combout ),
	.datab(\slc|d0|addr_adder|ADDR2MUX_OUT[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[0]~1 ),
	.combout(\slc|d0|addr_adder|MARMUX[1]~2_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[1]~3 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[1]~2 .lut_mask = 16'h9617;
defparam \slc|d0|addr_adder|MARMUX[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N18
fiftyfivenm_lcell_comb \slc|state_controller|ALUK[0] (
// Equation(s):
// \slc|state_controller|ALUK [0] = (\slc|state_controller|State.S_05~q ) # (\slc|state_controller|State.S_23~q )

	.dataa(\slc|state_controller|State.S_05~q ),
	.datab(\slc|state_controller|State.S_23~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|ALUK [0]),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|ALUK[0] .lut_mask = 16'hEEEE;
defparam \slc|state_controller|ALUK[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N16
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux14~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux14~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux14~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux14~3_combout )))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux14~1_combout ),
	.datac(gnd),
	.datad(\slc|d0|regfile|to_ALU_A|Mux14~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux14~4 .lut_mask = 16'hDD88;
defparam \slc|d0|regfile|to_ALU_A|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N2
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[1]~9 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[1]~9_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|ir|ir_reg|Data_Out [1]) # (\slc|d0|regfile|reg_1|Data_Out [1])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|regfile|reg_0|Data_Out [1] & (!\slc|d0|ir|ir_reg|Data_Out 
// [1])))

	.dataa(\slc|d0|regfile|reg_0|Data_Out [1]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datad(\slc|d0|regfile|reg_1|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[1]~9 .lut_mask = 16'hCEC2;
defparam \slc|d0|addr_adder|ALU_B[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N14
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[1]~10 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[1]~10_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|addr_adder|ALU_B[1]~9_combout  & (\slc|d0|regfile|reg_3|Data_Out [1])) # (!\slc|d0|addr_adder|ALU_B[1]~9_combout  & ((\slc|d0|regfile|reg_2|Data_Out [1]))))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|addr_adder|ALU_B[1]~9_combout ))))

	.dataa(\slc|d0|regfile|reg_3|Data_Out [1]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|addr_adder|ALU_B[1]~9_combout ),
	.datad(\slc|d0|regfile|reg_2|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[1]~10 .lut_mask = 16'hBCB0;
defparam \slc|d0|addr_adder|ALU_B[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N16
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[1]~7 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[1]~7_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|regfile|reg_6|Data_Out [1]) # ((\slc|d0|ir|ir_reg|Data_Out [0])))) # (!\slc|d0|ir|ir_reg|Data_Out [1] & (((!\slc|d0|ir|ir_reg|Data_Out [0] & 
// \slc|d0|regfile|reg_4|Data_Out [1]))))

	.dataa(\slc|d0|regfile|reg_6|Data_Out [1]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datad(\slc|d0|regfile|reg_4|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[1]~7 .lut_mask = 16'hCBC8;
defparam \slc|d0|addr_adder|ALU_B[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N18
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[1]~8 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[1]~8_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[1]~7_combout  & (\slc|d0|regfile|reg_7|Data_Out [1])) # (!\slc|d0|addr_adder|ALU_B[1]~7_combout  & ((\slc|d0|regfile|reg_5|Data_Out [1]))))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|addr_adder|ALU_B[1]~7_combout ))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_7|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_5|Data_Out [1]),
	.datad(\slc|d0|addr_adder|ALU_B[1]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[1]~8 .lut_mask = 16'hDDA0;
defparam \slc|d0|addr_adder|ALU_B[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N2
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[2]~16 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[2]~16_combout  = (\SW[2]~input_o  & ((\slc|d0|miomux|MUX_21_OUT[0]~13_combout ) # ((!\slc|state_controller|WideOr24~combout  & \slc|d0|bus|BUS[2]~32_combout )))) # (!\SW[2]~input_o  & (!\slc|state_controller|WideOr24~combout  & 
// (\slc|d0|bus|BUS[2]~32_combout )))

	.dataa(\SW[2]~input_o ),
	.datab(\slc|state_controller|WideOr24~combout ),
	.datac(\slc|d0|bus|BUS[2]~32_combout ),
	.datad(\slc|d0|miomux|MUX_21_OUT[0]~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[2]~16 .lut_mask = 16'hBA30;
defparam \slc|d0|miomux|MUX_21_OUT[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N3
dffeas \slc|d0|mdr|mdr_reg|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N14
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[2]~30 (
// Equation(s):
// \slc|d0|bus|BUS[2]~30_combout  = (\slc|d0|bus|BUS[8]~17_combout  & (((\slc|d0|mdr|mdr_reg|Data_Out [2])) # (!\slc|d0|bus|BUS[8]~19_combout ))) # (!\slc|d0|bus|BUS[8]~17_combout  & (\slc|d0|bus|BUS[8]~19_combout  & (\slc|d0|pc|pc_reg|Data_Out [2])))

	.dataa(\slc|d0|bus|BUS[8]~17_combout ),
	.datab(\slc|d0|bus|BUS[8]~19_combout ),
	.datac(\slc|d0|pc|pc_reg|Data_Out [2]),
	.datad(\slc|d0|mdr|mdr_reg|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[2]~30 .lut_mask = 16'hEA62;
defparam \slc|d0|bus|BUS[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N0
fiftyfivenm_lcell_comb \slc|d0|regfile|reg_4|Data_Out[2]~feeder (
// Equation(s):
// \slc|d0|regfile|reg_4|Data_Out[2]~feeder_combout  = \slc|d0|bus|BUS[2]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[2]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|regfile|reg_4|Data_Out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[2]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|regfile|reg_4|Data_Out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y3_N1
dffeas \slc|d0|regfile|reg_4|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|regfile|reg_4|Data_Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N25
dffeas \slc|d0|regfile|reg_6|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[2]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N2
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux13~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux13~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & 
// ((\slc|d0|regfile|reg_6|Data_Out [2]))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (\slc|d0|regfile|reg_4|Data_Out [2]))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datab(\slc|d0|regfile|reg_4|Data_Out [2]),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datad(\slc|d0|regfile|reg_6|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux13~0 .lut_mask = 16'hF4A4;
defparam \slc|d0|regfile|to_ALU_A|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N25
dffeas \slc|d0|regfile|reg_7|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[2]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y3_N13
dffeas \slc|d0|regfile|reg_5|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[2]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N12
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux13~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux13~1_combout  = (\slc|d0|regfile|to_ALU_A|Mux13~0_combout  & ((\slc|d0|regfile|reg_7|Data_Out [2]) # ((!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux13~0_combout  & 
// (((\slc|d0|regfile|reg_5|Data_Out [2] & \slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux13~0_combout ),
	.datab(\slc|d0|regfile|reg_7|Data_Out [2]),
	.datac(\slc|d0|regfile|reg_5|Data_Out [2]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux13~1 .lut_mask = 16'hD8AA;
defparam \slc|d0|regfile|to_ALU_A|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N14
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[2]~4 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[2]~4_combout  = (\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|pc|pc_reg|Data_Out [2]))) # (!\slc|state_controller|WideOr27~0_combout  & (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ))

	.dataa(gnd),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datac(\slc|state_controller|WideOr27~0_combout ),
	.datad(\slc|d0|pc|pc_reg|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[2]~4 .lut_mask = 16'hF303;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y3_N1
dffeas \slc|d0|regfile|reg_3|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|bus|BUS[2]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N19
dffeas \slc|d0|regfile|reg_0|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[2]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N11
dffeas \slc|d0|regfile|reg_1|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[2]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N12
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux13~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux13~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & 
// ((\slc|d0|regfile|reg_1|Data_Out [2]))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|regfile|reg_0|Data_Out [2]))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datab(\slc|d0|regfile|reg_0|Data_Out [2]),
	.datac(\slc|d0|regfile|reg_1|Data_Out [2]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux13~2 .lut_mask = 16'hFA44;
defparam \slc|d0|regfile|to_ALU_A|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N17
dffeas \slc|d0|regfile|reg_2|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[2]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N16
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux13~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux13~3_combout  = (\slc|d0|regfile|to_ALU_A|Mux13~2_combout  & ((\slc|d0|regfile|reg_3|Data_Out [2]) # ((!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux13~2_combout  & 
// (((\slc|d0|regfile|reg_2|Data_Out [2] & \slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))))

	.dataa(\slc|d0|regfile|reg_3|Data_Out [2]),
	.datab(\slc|d0|regfile|to_ALU_A|Mux13~2_combout ),
	.datac(\slc|d0|regfile|reg_2|Data_Out [2]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux13~3 .lut_mask = 16'hB8CC;
defparam \slc|d0|regfile|to_ALU_A|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[2]~5 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[2]~5_combout  = (\slc|state_controller|WideOr27~0_combout  & (((\slc|d0|addr_adder|ADDR1MUX_OUT[2]~4_combout )))) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|addr_adder|ADDR1MUX_OUT[2]~4_combout  & 
// ((\slc|d0|regfile|to_ALU_A|Mux13~3_combout ))) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[2]~4_combout  & (\slc|d0|regfile|to_ALU_A|Mux13~1_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux13~1_combout ),
	.datab(\slc|state_controller|WideOr27~0_combout ),
	.datac(\slc|d0|addr_adder|ADDR1MUX_OUT[2]~4_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux13~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[2]~5 .lut_mask = 16'hF2C2;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N26
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR2MUX_OUT[2]~2 (
// Equation(s):
// \slc|d0|addr_adder|ADDR2MUX_OUT[2]~2_combout  = (\slc|d0|ir|ir_reg|Data_Out [2] & (((\slc|state_controller|State.S_06~q ) # (\slc|state_controller|State.S_07~q )) # (!\slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\slc|state_controller|State.S_06~q ),
	.datac(\slc|state_controller|State.S_07~q ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR2MUX_OUT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR2MUX_OUT[2]~2 .lut_mask = 16'hFD00;
defparam \slc|d0|addr_adder|ADDR2MUX_OUT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N4
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[2]~4 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[2]~4_combout  = ((\slc|d0|addr_adder|ADDR1MUX_OUT[2]~5_combout  $ (\slc|d0|addr_adder|ADDR2MUX_OUT[2]~2_combout  $ (!\slc|d0|addr_adder|MARMUX[1]~3 )))) # (GND)
// \slc|d0|addr_adder|MARMUX[2]~5  = CARRY((\slc|d0|addr_adder|ADDR1MUX_OUT[2]~5_combout  & ((\slc|d0|addr_adder|ADDR2MUX_OUT[2]~2_combout ) # (!\slc|d0|addr_adder|MARMUX[1]~3 ))) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[2]~5_combout  & 
// (\slc|d0|addr_adder|ADDR2MUX_OUT[2]~2_combout  & !\slc|d0|addr_adder|MARMUX[1]~3 )))

	.dataa(\slc|d0|addr_adder|ADDR1MUX_OUT[2]~5_combout ),
	.datab(\slc|d0|addr_adder|ADDR2MUX_OUT[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[1]~3 ),
	.combout(\slc|d0|addr_adder|MARMUX[2]~4_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[2]~5 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[2]~4 .lut_mask = 16'h698E;
defparam \slc|d0|addr_adder|MARMUX[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N28
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux13~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux13~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux13~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux13~3_combout )))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux13~1_combout ),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datac(gnd),
	.datad(\slc|d0|regfile|to_ALU_A|Mux13~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux13~4 .lut_mask = 16'hBB88;
defparam \slc|d0|regfile|to_ALU_A|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N10
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[2]~15 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[2]~15_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|regfile|reg_1|Data_Out [2]) # (\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|regfile|reg_0|Data_Out [2] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [1]))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_0|Data_Out [2]),
	.datac(\slc|d0|regfile|reg_1|Data_Out [2]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[2]~15 .lut_mask = 16'hAAE4;
defparam \slc|d0|addr_adder|ALU_B[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N26
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[2]~16 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[2]~16_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|addr_adder|ALU_B[2]~15_combout  & (\slc|d0|regfile|reg_3|Data_Out [2])) # (!\slc|d0|addr_adder|ALU_B[2]~15_combout  & ((\slc|d0|regfile|reg_2|Data_Out [2]))))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|addr_adder|ALU_B[2]~15_combout ))))

	.dataa(\slc|d0|regfile|reg_3|Data_Out [2]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [2]),
	.datad(\slc|d0|addr_adder|ALU_B[2]~15_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[2]~16 .lut_mask = 16'hBBC0;
defparam \slc|d0|addr_adder|ALU_B[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[2]~13 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[2]~13_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|regfile|reg_6|Data_Out [2]) # (\slc|d0|ir|ir_reg|Data_Out [0])))) # (!\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_4|Data_Out [2] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [0]))))

	.dataa(\slc|d0|regfile|reg_4|Data_Out [2]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [2]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[2]~13 .lut_mask = 16'hCCE2;
defparam \slc|d0|addr_adder|ALU_B[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[2]~14 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[2]~14_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[2]~13_combout  & ((\slc|d0|regfile|reg_7|Data_Out [2]))) # (!\slc|d0|addr_adder|ALU_B[2]~13_combout  & (\slc|d0|regfile|reg_5|Data_Out [2])))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|addr_adder|ALU_B[2]~13_combout ))))

	.dataa(\slc|d0|regfile|reg_5|Data_Out [2]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_7|Data_Out [2]),
	.datad(\slc|d0|addr_adder|ALU_B[2]~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[2]~14 .lut_mask = 16'hF388;
defparam \slc|d0|addr_adder|ALU_B[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N20
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[2]~17 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[2]~17_combout  = (\slc|state_controller|SR2MUX~0_combout  & (((\slc|d0|ir|ir_reg|Data_Out [2])))) # (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[2]~14_combout ))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[2]~16_combout ))))

	.dataa(\slc|d0|addr_adder|ALU_B[2]~16_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[2]~14_combout ),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[2]~17 .lut_mask = 16'hFC0A;
defparam \slc|d0|addr_adder|ALU_B[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N30
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[2]~103 (
// Equation(s):
// \slc|d0|bus|BUS[2]~103_combout  = (\slc|state_controller|State.S_23~q ) # ((\slc|state_controller|State.S_09~q ) # ((\slc|state_controller|State.S_05~q  & \slc|d0|addr_adder|ALU_B[2]~17_combout )))

	.dataa(\slc|state_controller|State.S_05~q ),
	.datab(\slc|d0|addr_adder|ALU_B[2]~17_combout ),
	.datac(\slc|state_controller|State.S_23~q ),
	.datad(\slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[2]~103_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[2]~103 .lut_mask = 16'hFFF8;
defparam \slc|d0|bus|BUS[2]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N30
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[1]~12 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[1]~12_combout  = (\slc|d0|addr_adder|ALU_B[1]~11_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|ir|ir_reg|Data_Out [1]))

	.dataa(gnd),
	.datab(\slc|d0|addr_adder|ALU_B[1]~11_combout ),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[1]~12 .lut_mask = 16'hFCCC;
defparam \slc|d0|addr_adder|ALU_B[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N12
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[0]~0 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[0]~0_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|regfile|reg_6|Data_Out [0]) # (\slc|d0|ir|ir_reg|Data_Out [0])))) # (!\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_4|Data_Out [0] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [0]))))

	.dataa(\slc|d0|regfile|reg_4|Data_Out [0]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [0]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[0]~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|addr_adder|ALU_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N12
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[0]~1 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[0]~1_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[0]~0_combout  & ((\slc|d0|regfile|reg_7|Data_Out [0]))) # (!\slc|d0|addr_adder|ALU_B[0]~0_combout  & (\slc|d0|regfile|reg_5|Data_Out [0])))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|addr_adder|ALU_B[0]~0_combout ))))

	.dataa(\slc|d0|regfile|reg_5|Data_Out [0]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_7|Data_Out [0]),
	.datad(\slc|d0|addr_adder|ALU_B[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[0]~1 .lut_mask = 16'hF388;
defparam \slc|d0|addr_adder|ALU_B[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N16
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[0]~2 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[0]~2_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|regfile|reg_1|Data_Out [0]) # (\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|regfile|reg_0|Data_Out [0] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [1]))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_0|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_1|Data_Out [0]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[0]~2 .lut_mask = 16'hAAE4;
defparam \slc|d0|addr_adder|ALU_B[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N18
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[0]~3 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[0]~3_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|addr_adder|ALU_B[0]~2_combout  & ((\slc|d0|regfile|reg_3|Data_Out [0]))) # (!\slc|d0|addr_adder|ALU_B[0]~2_combout  & (\slc|d0|regfile|reg_2|Data_Out [0])))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|addr_adder|ALU_B[0]~2_combout ))))

	.dataa(\slc|d0|regfile|reg_2|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_3|Data_Out [0]),
	.datac(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datad(\slc|d0|addr_adder|ALU_B[0]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[0]~3 .lut_mask = 16'hCFA0;
defparam \slc|d0|addr_adder|ALU_B[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[0]~4 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[0]~4_combout  = (\slc|state_controller|SR2MUX~0_combout  & (\slc|d0|ir|ir_reg|Data_Out [0])) # (!\slc|state_controller|SR2MUX~0_combout  & ((!\slc|d0|ir|ir_reg|Data_Out [2])))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(gnd),
	.datad(\slc|d0|ir|ir_reg|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[0]~4 .lut_mask = 16'h88DD;
defparam \slc|d0|addr_adder|ALU_B[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N20
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[0]~5 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[0]~5_combout  = (\slc|state_controller|SR2MUX~0_combout  & (((\slc|d0|addr_adder|ALU_B[0]~4_combout )))) # (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|addr_adder|ALU_B[0]~4_combout  & 
// ((\slc|d0|addr_adder|ALU_B[0]~3_combout ))) # (!\slc|d0|addr_adder|ALU_B[0]~4_combout  & (\slc|d0|addr_adder|ALU_B[0]~1_combout ))))

	.dataa(\slc|d0|addr_adder|ALU_B[0]~1_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[0]~3_combout ),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|addr_adder|ALU_B[0]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[0]~5 .lut_mask = 16'hFC0A;
defparam \slc|d0|addr_adder|ALU_B[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N12
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux15~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux15~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux15~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux15~3_combout )))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux15~1_combout ),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datac(gnd),
	.datad(\slc|d0|regfile|to_ALU_A|Mux15~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux15~4 .lut_mask = 16'hBB88;
defparam \slc|d0|regfile|to_ALU_A|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N0
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~0 (
// Equation(s):
// \slc|d0|alu|Add0~0_combout  = (\slc|d0|addr_adder|ALU_B[0]~5_combout  & (\slc|d0|regfile|to_ALU_A|Mux15~4_combout  $ (VCC))) # (!\slc|d0|addr_adder|ALU_B[0]~5_combout  & (\slc|d0|regfile|to_ALU_A|Mux15~4_combout  & VCC))
// \slc|d0|alu|Add0~1  = CARRY((\slc|d0|addr_adder|ALU_B[0]~5_combout  & \slc|d0|regfile|to_ALU_A|Mux15~4_combout ))

	.dataa(\slc|d0|addr_adder|ALU_B[0]~5_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slc|d0|alu|Add0~0_combout ),
	.cout(\slc|d0|alu|Add0~1 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~0 .lut_mask = 16'h6688;
defparam \slc|d0|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N2
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~2 (
// Equation(s):
// \slc|d0|alu|Add0~2_combout  = (\slc|d0|addr_adder|ALU_B[1]~12_combout  & ((\slc|d0|regfile|to_ALU_A|Mux14~4_combout  & (\slc|d0|alu|Add0~1  & VCC)) # (!\slc|d0|regfile|to_ALU_A|Mux14~4_combout  & (!\slc|d0|alu|Add0~1 )))) # 
// (!\slc|d0|addr_adder|ALU_B[1]~12_combout  & ((\slc|d0|regfile|to_ALU_A|Mux14~4_combout  & (!\slc|d0|alu|Add0~1 )) # (!\slc|d0|regfile|to_ALU_A|Mux14~4_combout  & ((\slc|d0|alu|Add0~1 ) # (GND)))))
// \slc|d0|alu|Add0~3  = CARRY((\slc|d0|addr_adder|ALU_B[1]~12_combout  & (!\slc|d0|regfile|to_ALU_A|Mux14~4_combout  & !\slc|d0|alu|Add0~1 )) # (!\slc|d0|addr_adder|ALU_B[1]~12_combout  & ((!\slc|d0|alu|Add0~1 ) # (!\slc|d0|regfile|to_ALU_A|Mux14~4_combout 
// ))))

	.dataa(\slc|d0|addr_adder|ALU_B[1]~12_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~1 ),
	.combout(\slc|d0|alu|Add0~2_combout ),
	.cout(\slc|d0|alu|Add0~3 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~2 .lut_mask = 16'h9617;
defparam \slc|d0|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N4
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~4 (
// Equation(s):
// \slc|d0|alu|Add0~4_combout  = ((\slc|d0|regfile|to_ALU_A|Mux13~4_combout  $ (\slc|d0|addr_adder|ALU_B[2]~17_combout  $ (!\slc|d0|alu|Add0~3 )))) # (GND)
// \slc|d0|alu|Add0~5  = CARRY((\slc|d0|regfile|to_ALU_A|Mux13~4_combout  & ((\slc|d0|addr_adder|ALU_B[2]~17_combout ) # (!\slc|d0|alu|Add0~3 ))) # (!\slc|d0|regfile|to_ALU_A|Mux13~4_combout  & (\slc|d0|addr_adder|ALU_B[2]~17_combout  & !\slc|d0|alu|Add0~3 
// )))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux13~4_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[2]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~3 ),
	.combout(\slc|d0|alu|Add0~4_combout ),
	.cout(\slc|d0|alu|Add0~5 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~4 .lut_mask = 16'h698E;
defparam \slc|d0|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N6
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[2]~31 (
// Equation(s):
// \slc|d0|bus|BUS[2]~31_combout  = (\slc|d0|bus|BUS[2]~103_combout  & (\slc|d0|regfile|to_ALU_A|Mux13~4_combout  $ ((!\slc|state_controller|ALUK [0])))) # (!\slc|d0|bus|BUS[2]~103_combout  & (((!\slc|state_controller|ALUK [0] & \slc|d0|alu|Add0~4_combout 
// ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux13~4_combout ),
	.datab(\slc|state_controller|ALUK [0]),
	.datac(\slc|d0|bus|BUS[2]~103_combout ),
	.datad(\slc|d0|alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[2]~31 .lut_mask = 16'h9390;
defparam \slc|d0|bus|BUS[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N0
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[2]~32 (
// Equation(s):
// \slc|d0|bus|BUS[2]~32_combout  = (\slc|d0|bus|BUS[8]~19_combout  & (\slc|d0|bus|BUS[2]~30_combout )) # (!\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|bus|BUS[2]~30_combout  & (\slc|d0|addr_adder|MARMUX[2]~4_combout )) # (!\slc|d0|bus|BUS[2]~30_combout  & 
// ((\slc|d0|bus|BUS[2]~31_combout )))))

	.dataa(\slc|d0|bus|BUS[8]~19_combout ),
	.datab(\slc|d0|bus|BUS[2]~30_combout ),
	.datac(\slc|d0|addr_adder|MARMUX[2]~4_combout ),
	.datad(\slc|d0|bus|BUS[2]~31_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[2]~32 .lut_mask = 16'hD9C8;
defparam \slc|d0|bus|BUS[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N21
dffeas \slc|d0|ir|ir_reg|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[2]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N28
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[1]~11 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[1]~11_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[1]~8_combout ))) # (!\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[1]~10_combout ))))

	.dataa(\slc|d0|addr_adder|ALU_B[1]~10_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[1]~8_combout ),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[1]~11 .lut_mask = 16'h0C0A;
defparam \slc|d0|addr_adder|ALU_B[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N28
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[1]~26 (
// Equation(s):
// \slc|d0|bus|BUS[1]~26_combout  = (\slc|d0|addr_adder|ALU_B[1]~11_combout ) # ((\slc|state_controller|ALUK [1]) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|ir|ir_reg|Data_Out [1])))

	.dataa(\slc|d0|addr_adder|ALU_B[1]~11_combout ),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datad(\slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[1]~26 .lut_mask = 16'hFFEA;
defparam \slc|d0|bus|BUS[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N30
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[1]~25 (
// Equation(s):
// \slc|d0|bus|BUS[1]~25_combout  = (!\slc|state_controller|ALUK [0] & ((\slc|state_controller|ALUK [1] & ((!\slc|d0|regfile|to_ALU_A|Mux14~4_combout ))) # (!\slc|state_controller|ALUK [1] & (\slc|d0|alu|Add0~2_combout ))))

	.dataa(\slc|d0|alu|Add0~2_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux14~4_combout ),
	.datac(\slc|state_controller|ALUK [0]),
	.datad(\slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[1]~25 .lut_mask = 16'h030A;
defparam \slc|d0|bus|BUS[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N8
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[1]~27 (
// Equation(s):
// \slc|d0|bus|BUS[1]~27_combout  = (\slc|d0|bus|BUS[1]~25_combout ) # ((\slc|state_controller|ALUK [0] & (\slc|d0|regfile|to_ALU_A|Mux14~4_combout  & \slc|d0|bus|BUS[1]~26_combout )))

	.dataa(\slc|state_controller|ALUK [0]),
	.datab(\slc|d0|regfile|to_ALU_A|Mux14~4_combout ),
	.datac(\slc|d0|bus|BUS[1]~26_combout ),
	.datad(\slc|d0|bus|BUS[1]~25_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[1]~27 .lut_mask = 16'hFF80;
defparam \slc|d0|bus|BUS[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N10
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[1]~28 (
// Equation(s):
// \slc|d0|bus|BUS[1]~28_combout  = (\slc|d0|bus|BUS[8]~17_combout  & (((\slc|d0|bus|BUS[8]~19_combout )))) # (!\slc|d0|bus|BUS[8]~17_combout  & ((\slc|d0|bus|BUS[8]~19_combout  & (\slc|d0|pc|pc_reg|Data_Out [1])) # (!\slc|d0|bus|BUS[8]~19_combout  & 
// ((\slc|d0|bus|BUS[1]~27_combout )))))

	.dataa(\slc|d0|bus|BUS[8]~17_combout ),
	.datab(\slc|d0|pc|pc_reg|Data_Out [1]),
	.datac(\slc|d0|bus|BUS[1]~27_combout ),
	.datad(\slc|d0|bus|BUS[8]~19_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[1]~28 .lut_mask = 16'hEE50;
defparam \slc|d0|bus|BUS[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N4
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[1]~29 (
// Equation(s):
// \slc|d0|bus|BUS[1]~29_combout  = (\slc|d0|bus|BUS[8]~17_combout  & ((\slc|d0|bus|BUS[1]~28_combout  & (\slc|d0|mdr|mdr_reg|Data_Out [1])) # (!\slc|d0|bus|BUS[1]~28_combout  & ((\slc|d0|addr_adder|MARMUX[1]~2_combout ))))) # (!\slc|d0|bus|BUS[8]~17_combout 
//  & (((\slc|d0|bus|BUS[1]~28_combout ))))

	.dataa(\slc|d0|bus|BUS[8]~17_combout ),
	.datab(\slc|d0|mdr|mdr_reg|Data_Out [1]),
	.datac(\slc|d0|addr_adder|MARMUX[1]~2_combout ),
	.datad(\slc|d0|bus|BUS[1]~28_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[1]~29 .lut_mask = 16'hDDA0;
defparam \slc|d0|bus|BUS[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y5_N3
dffeas \slc|d0|ir|ir_reg|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[1]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N28
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[4]~24 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[4]~24_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|regfile|reg_6|Data_Out [4]))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_4|Data_Out [4]))))

	.dataa(\slc|d0|regfile|reg_4|Data_Out [4]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [4]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[4]~24 .lut_mask = 16'hFC22;
defparam \slc|d0|addr_adder|ALU_B[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N10
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[4]~25 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[4]~25_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[4]~24_combout  & ((\slc|d0|regfile|reg_7|Data_Out [4]))) # (!\slc|d0|addr_adder|ALU_B[4]~24_combout  & (\slc|d0|regfile|reg_5|Data_Out [4])))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|addr_adder|ALU_B[4]~24_combout ))))

	.dataa(\slc|d0|regfile|reg_5|Data_Out [4]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_7|Data_Out [4]),
	.datad(\slc|d0|addr_adder|ALU_B[4]~24_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[4]~25 .lut_mask = 16'hF388;
defparam \slc|d0|addr_adder|ALU_B[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \slc|d0|regfile|reg_0|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[4]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N26
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[4]~26 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[4]~26_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|ir|ir_reg|Data_Out [0])))) # (!\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|regfile|reg_1|Data_Out [4])) # (!\slc|d0|ir|ir_reg|Data_Out 
// [0] & ((\slc|d0|regfile|reg_0|Data_Out [4])))))

	.dataa(\slc|d0|regfile|reg_1|Data_Out [4]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_0|Data_Out [4]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[4]~26 .lut_mask = 16'hEE30;
defparam \slc|d0|addr_adder|ALU_B[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N7
dffeas \slc|d0|regfile|reg_3|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|bus|BUS[4]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N17
dffeas \slc|d0|regfile|reg_2|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[4]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N0
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[4]~27 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[4]~27_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|addr_adder|ALU_B[4]~26_combout  & (\slc|d0|regfile|reg_3|Data_Out [4])) # (!\slc|d0|addr_adder|ALU_B[4]~26_combout  & ((\slc|d0|regfile|reg_2|Data_Out [4]))))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|addr_adder|ALU_B[4]~26_combout ))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datab(\slc|d0|addr_adder|ALU_B[4]~26_combout ),
	.datac(\slc|d0|regfile|reg_3|Data_Out [4]),
	.datad(\slc|d0|regfile|reg_2|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[4]~27 .lut_mask = 16'hE6C4;
defparam \slc|d0|addr_adder|ALU_B[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N6
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[4]~28 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[4]~28_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[4]~25_combout )) # (!\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[4]~27_combout )))))

	.dataa(\slc|d0|addr_adder|ALU_B[4]~25_combout ),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|addr_adder|ALU_B[4]~27_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[4]~28 .lut_mask = 16'h2230;
defparam \slc|d0|addr_adder|ALU_B[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N4
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[4]~29 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[4]~29_combout  = (\slc|d0|addr_adder|ALU_B[4]~28_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|ir|ir_reg|Data_Out [4]))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [4]),
	.datac(gnd),
	.datad(\slc|d0|addr_adder|ALU_B[4]~28_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[4]~29 .lut_mask = 16'hFF88;
defparam \slc|d0|addr_adder|ALU_B[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N2
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[4]~40 (
// Equation(s):
// \slc|d0|bus|BUS[4]~40_combout  = (\slc|d0|regfile|to_ALU_A|Mux11~4_combout  & (\slc|state_controller|ALUK [0] & ((\slc|state_controller|ALUK [1]) # (\slc|d0|addr_adder|ALU_B[4]~29_combout ))))

	.dataa(\slc|state_controller|ALUK [1]),
	.datab(\slc|d0|regfile|to_ALU_A|Mux11~4_combout ),
	.datac(\slc|d0|addr_adder|ALU_B[4]~29_combout ),
	.datad(\slc|state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[4]~40 .lut_mask = 16'hC800;
defparam \slc|d0|bus|BUS[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N20
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux11~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux11~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (\slc|d0|regfile|reg_6|Data_Out 
// [4])) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|reg_4|Data_Out [4])))))

	.dataa(\slc|d0|regfile|reg_6|Data_Out [4]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_4|Data_Out [4]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux11~0 .lut_mask = 16'hEE30;
defparam \slc|d0|regfile|to_ALU_A|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N0
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux11~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux11~1_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux11~0_combout  & (\slc|d0|regfile|reg_7|Data_Out [4])) # (!\slc|d0|regfile|to_ALU_A|Mux11~0_combout  & ((\slc|d0|regfile|reg_5|Data_Out 
// [4]))))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|regfile|to_ALU_A|Mux11~0_combout ))))

	.dataa(\slc|d0|regfile|reg_7|Data_Out [4]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_5|Data_Out [4]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux11~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux11~1 .lut_mask = 16'hBBC0;
defparam \slc|d0|regfile|to_ALU_A|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N26
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[0]~34 (
// Equation(s):
// \slc|d0|bus|BUS[0]~34_combout  = (!\slc|state_controller|State.S_05~q  & (!\slc|state_controller|State.S_23~q  & \slc|state_controller|State.S_09~q ))

	.dataa(\slc|state_controller|State.S_05~q ),
	.datab(\slc|state_controller|State.S_23~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[0]~34 .lut_mask = 16'h1100;
defparam \slc|d0|bus|BUS[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N4
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[4]~41 (
// Equation(s):
// \slc|d0|bus|BUS[4]~41_combout  = (\slc|d0|bus|BUS[0]~34_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((!\slc|d0|regfile|to_ALU_A|Mux11~1_combout ))) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (!\slc|d0|regfile|to_ALU_A|Mux11~3_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux11~3_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux11~1_combout ),
	.datac(\slc|d0|bus|BUS[0]~34_combout ),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[4]~41 .lut_mask = 16'h3050;
defparam \slc|d0|bus|BUS[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N11
dffeas \slc|d0|regfile|reg_4|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[3]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N11
dffeas \slc|d0|regfile|reg_6|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[3]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N30
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux12~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux12~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & 
// ((\slc|d0|regfile|reg_6|Data_Out [3]))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (\slc|d0|regfile|reg_4|Data_Out [3]))))

	.dataa(\slc|d0|regfile|reg_4|Data_Out [3]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datad(\slc|d0|regfile|reg_6|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux12~0 .lut_mask = 16'hF2C2;
defparam \slc|d0|regfile|to_ALU_A|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N7
dffeas \slc|d0|regfile|reg_5|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[3]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N1
dffeas \slc|d0|regfile|reg_7|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[3]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N0
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux12~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux12~1_combout  = (\slc|d0|regfile|to_ALU_A|Mux12~0_combout  & (((\slc|d0|regfile|reg_7|Data_Out [3]) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux12~0_combout  & (\slc|d0|regfile|reg_5|Data_Out 
// [3] & ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux12~0_combout ),
	.datab(\slc|d0|regfile|reg_5|Data_Out [3]),
	.datac(\slc|d0|regfile|reg_7|Data_Out [3]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux12~1 .lut_mask = 16'hE4AA;
defparam \slc|d0|regfile|to_ALU_A|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N13
dffeas \slc|d0|regfile|reg_0|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[3]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N5
dffeas \slc|d0|regfile|reg_1|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[3]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N22
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux12~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux12~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|regfile|reg_1|Data_Out [3]) # (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|regfile|reg_0|Data_Out [3] 
// & ((!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))))

	.dataa(\slc|d0|regfile|reg_0|Data_Out [3]),
	.datab(\slc|d0|regfile|reg_1|Data_Out [3]),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux12~2 .lut_mask = 16'hF0CA;
defparam \slc|d0|regfile|to_ALU_A|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N19
dffeas \slc|d0|regfile|reg_2|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[3]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N24
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux12~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux12~3_combout  = (\slc|d0|regfile|to_ALU_A|Mux12~2_combout  & ((\slc|d0|regfile|reg_3|Data_Out [3]) # ((!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux12~2_combout  & 
// (((\slc|d0|regfile|reg_2|Data_Out [3] & \slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux12~2_combout ),
	.datab(\slc|d0|regfile|reg_3|Data_Out [3]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [3]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux12~3 .lut_mask = 16'hD8AA;
defparam \slc|d0|regfile|to_ALU_A|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N26
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[3]~35 (
// Equation(s):
// \slc|d0|bus|BUS[3]~35_combout  = (\slc|d0|bus|BUS[0]~34_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (!\slc|d0|regfile|to_ALU_A|Mux12~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((!\slc|d0|regfile|to_ALU_A|Mux12~3_combout )))))

	.dataa(\slc|d0|bus|BUS[0]~34_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux12~1_combout ),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux12~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[3]~35 .lut_mask = 16'h202A;
defparam \slc|d0|bus|BUS[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N2
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux12~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux12~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux12~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux12~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datac(\slc|d0|regfile|to_ALU_A|Mux12~1_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux12~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux12~4 .lut_mask = 16'hF3C0;
defparam \slc|d0|regfile|to_ALU_A|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N6
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~6 (
// Equation(s):
// \slc|d0|alu|Add0~6_combout  = (\slc|d0|addr_adder|ALU_B[3]~23_combout  & ((\slc|d0|regfile|to_ALU_A|Mux12~4_combout  & (\slc|d0|alu|Add0~5  & VCC)) # (!\slc|d0|regfile|to_ALU_A|Mux12~4_combout  & (!\slc|d0|alu|Add0~5 )))) # 
// (!\slc|d0|addr_adder|ALU_B[3]~23_combout  & ((\slc|d0|regfile|to_ALU_A|Mux12~4_combout  & (!\slc|d0|alu|Add0~5 )) # (!\slc|d0|regfile|to_ALU_A|Mux12~4_combout  & ((\slc|d0|alu|Add0~5 ) # (GND)))))
// \slc|d0|alu|Add0~7  = CARRY((\slc|d0|addr_adder|ALU_B[3]~23_combout  & (!\slc|d0|regfile|to_ALU_A|Mux12~4_combout  & !\slc|d0|alu|Add0~5 )) # (!\slc|d0|addr_adder|ALU_B[3]~23_combout  & ((!\slc|d0|alu|Add0~5 ) # (!\slc|d0|regfile|to_ALU_A|Mux12~4_combout 
// ))))

	.dataa(\slc|d0|addr_adder|ALU_B[3]~23_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~5 ),
	.combout(\slc|d0|alu|Add0~6_combout ),
	.cout(\slc|d0|alu|Add0~7 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~6 .lut_mask = 16'h9617;
defparam \slc|d0|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N8
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[3]~33 (
// Equation(s):
// \slc|d0|bus|BUS[3]~33_combout  = (\slc|d0|regfile|to_ALU_A|Mux12~4_combout  & (\slc|state_controller|ALUK [0] & ((\slc|d0|addr_adder|ALU_B[3]~23_combout ) # (\slc|state_controller|ALUK [1]))))

	.dataa(\slc|d0|addr_adder|ALU_B[3]~23_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux12~4_combout ),
	.datac(\slc|state_controller|ALUK [1]),
	.datad(\slc|state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[3]~33 .lut_mask = 16'hC800;
defparam \slc|d0|bus|BUS[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N20
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[3]~37 (
// Equation(s):
// \slc|d0|bus|BUS[3]~37_combout  = (\slc|d0|bus|BUS[3]~35_combout ) # ((\slc|d0|bus|BUS[3]~33_combout ) # ((\slc|d0|alu|Add0~6_combout  & \slc|d0|bus|BUS[0]~36_combout )))

	.dataa(\slc|d0|bus|BUS[3]~35_combout ),
	.datab(\slc|d0|alu|Add0~6_combout ),
	.datac(\slc|d0|bus|BUS[3]~33_combout ),
	.datad(\slc|d0|bus|BUS[0]~36_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[3]~37 .lut_mask = 16'hFEFA;
defparam \slc|d0|bus|BUS[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N6
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[3]~38 (
// Equation(s):
// \slc|d0|bus|BUS[3]~38_combout  = (\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|pc|pc_reg|Data_Out [3]) # ((\slc|d0|bus|BUS[8]~17_combout )))) # (!\slc|d0|bus|BUS[8]~19_combout  & (((!\slc|d0|bus|BUS[8]~17_combout  & \slc|d0|bus|BUS[3]~37_combout ))))

	.dataa(\slc|d0|bus|BUS[8]~19_combout ),
	.datab(\slc|d0|pc|pc_reg|Data_Out [3]),
	.datac(\slc|d0|bus|BUS[8]~17_combout ),
	.datad(\slc|d0|bus|BUS[3]~37_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[3]~38 .lut_mask = 16'hADA8;
defparam \slc|d0|bus|BUS[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N4
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[3]~6 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[3]~6_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|pc|pc_reg|Data_Out [3])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux12~4_combout )))

	.dataa(gnd),
	.datab(\slc|d0|pc|pc_reg|Data_Out [3]),
	.datac(\slc|state_controller|WideOr27~0_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux12~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[3]~6 .lut_mask = 16'hCFC0;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N31
dffeas \slc|d0|ir|ir_reg|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[3]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N10
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR2MUX_OUT[3]~3 (
// Equation(s):
// \slc|d0|addr_adder|ADDR2MUX_OUT[3]~3_combout  = (\slc|d0|ir|ir_reg|Data_Out [3] & ((\slc|state_controller|State.S_07~q ) # ((\slc|state_controller|State.S_06~q ) # (!\slc|state_controller|ADDR2MUX[1]~0_combout ))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [3]),
	.datab(\slc|state_controller|State.S_07~q ),
	.datac(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datad(\slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR2MUX_OUT[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR2MUX_OUT[3]~3 .lut_mask = 16'hAA8A;
defparam \slc|d0|addr_adder|ADDR2MUX_OUT[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N6
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[3]~6 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[3]~6_combout  = (\slc|d0|addr_adder|ADDR1MUX_OUT[3]~6_combout  & ((\slc|d0|addr_adder|ADDR2MUX_OUT[3]~3_combout  & (\slc|d0|addr_adder|MARMUX[2]~5  & VCC)) # (!\slc|d0|addr_adder|ADDR2MUX_OUT[3]~3_combout  & 
// (!\slc|d0|addr_adder|MARMUX[2]~5 )))) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[3]~6_combout  & ((\slc|d0|addr_adder|ADDR2MUX_OUT[3]~3_combout  & (!\slc|d0|addr_adder|MARMUX[2]~5 )) # (!\slc|d0|addr_adder|ADDR2MUX_OUT[3]~3_combout  & 
// ((\slc|d0|addr_adder|MARMUX[2]~5 ) # (GND)))))
// \slc|d0|addr_adder|MARMUX[3]~7  = CARRY((\slc|d0|addr_adder|ADDR1MUX_OUT[3]~6_combout  & (!\slc|d0|addr_adder|ADDR2MUX_OUT[3]~3_combout  & !\slc|d0|addr_adder|MARMUX[2]~5 )) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[3]~6_combout  & 
// ((!\slc|d0|addr_adder|MARMUX[2]~5 ) # (!\slc|d0|addr_adder|ADDR2MUX_OUT[3]~3_combout ))))

	.dataa(\slc|d0|addr_adder|ADDR1MUX_OUT[3]~6_combout ),
	.datab(\slc|d0|addr_adder|ADDR2MUX_OUT[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[2]~5 ),
	.combout(\slc|d0|addr_adder|MARMUX[3]~6_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[3]~7 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[3]~6 .lut_mask = 16'h9617;
defparam \slc|d0|addr_adder|MARMUX[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N20
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[3]~17 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[3]~17_combout  = (\SW[3]~input_o  & ((\slc|d0|miomux|MUX_21_OUT[0]~13_combout ) # ((!\slc|state_controller|WideOr24~combout  & \slc|d0|bus|BUS[3]~39_combout )))) # (!\SW[3]~input_o  & (!\slc|state_controller|WideOr24~combout  & 
// (\slc|d0|bus|BUS[3]~39_combout )))

	.dataa(\SW[3]~input_o ),
	.datab(\slc|state_controller|WideOr24~combout ),
	.datac(\slc|d0|bus|BUS[3]~39_combout ),
	.datad(\slc|d0|miomux|MUX_21_OUT[0]~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[3]~17 .lut_mask = 16'hBA30;
defparam \slc|d0|miomux|MUX_21_OUT[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N21
dffeas \slc|d0|mdr|mdr_reg|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N4
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[3]~39 (
// Equation(s):
// \slc|d0|bus|BUS[3]~39_combout  = (\slc|d0|bus|BUS[3]~38_combout  & (((\slc|d0|mdr|mdr_reg|Data_Out [3]) # (!\slc|d0|bus|BUS[8]~17_combout )))) # (!\slc|d0|bus|BUS[3]~38_combout  & (\slc|d0|addr_adder|MARMUX[3]~6_combout  & (\slc|d0|bus|BUS[8]~17_combout 
// )))

	.dataa(\slc|d0|bus|BUS[3]~38_combout ),
	.datab(\slc|d0|addr_adder|MARMUX[3]~6_combout ),
	.datac(\slc|d0|bus|BUS[8]~17_combout ),
	.datad(\slc|d0|mdr|mdr_reg|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[3]~39 .lut_mask = 16'hEA4A;
defparam \slc|d0|bus|BUS[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N5
dffeas \slc|d0|regfile|reg_3|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|bus|BUS[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N4
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[3]~20 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[3]~20_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|regfile|reg_1|Data_Out [3]) # (\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|regfile|reg_0|Data_Out [3] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [1]))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_0|Data_Out [3]),
	.datac(\slc|d0|regfile|reg_1|Data_Out [3]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[3]~20 .lut_mask = 16'hAAE4;
defparam \slc|d0|addr_adder|ALU_B[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N18
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[3]~21 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[3]~21_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|addr_adder|ALU_B[3]~20_combout  & (\slc|d0|regfile|reg_3|Data_Out [3])) # (!\slc|d0|addr_adder|ALU_B[3]~20_combout  & ((\slc|d0|regfile|reg_2|Data_Out [3]))))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|addr_adder|ALU_B[3]~20_combout ))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datab(\slc|d0|regfile|reg_3|Data_Out [3]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [3]),
	.datad(\slc|d0|addr_adder|ALU_B[3]~20_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[3]~21 .lut_mask = 16'hDDA0;
defparam \slc|d0|addr_adder|ALU_B[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N10
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[3]~18 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[3]~18_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|regfile|reg_6|Data_Out [3]))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_4|Data_Out [3]))))

	.dataa(\slc|d0|regfile|reg_4|Data_Out [3]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [3]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[3]~18 .lut_mask = 16'hFC22;
defparam \slc|d0|addr_adder|ALU_B[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N6
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[3]~19 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[3]~19_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[3]~18_combout  & (\slc|d0|regfile|reg_7|Data_Out [3])) # (!\slc|d0|addr_adder|ALU_B[3]~18_combout  & ((\slc|d0|regfile|reg_5|Data_Out [3]))))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|addr_adder|ALU_B[3]~18_combout ))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_7|Data_Out [3]),
	.datac(\slc|d0|regfile|reg_5|Data_Out [3]),
	.datad(\slc|d0|addr_adder|ALU_B[3]~18_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[3]~19 .lut_mask = 16'hDDA0;
defparam \slc|d0|addr_adder|ALU_B[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N30
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[3]~22 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[3]~22_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[3]~19_combout ))) # (!\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[3]~21_combout ))))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[3]~21_combout ),
	.datac(\slc|d0|addr_adder|ALU_B[3]~19_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[3]~22 .lut_mask = 16'h5044;
defparam \slc|d0|addr_adder|ALU_B[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N10
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[3]~23 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[3]~23_combout  = (\slc|d0|addr_adder|ALU_B[3]~22_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|ir|ir_reg|Data_Out [3]))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[3]~22_combout ),
	.datac(gnd),
	.datad(\slc|d0|ir|ir_reg|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[3]~23 .lut_mask = 16'hEECC;
defparam \slc|d0|addr_adder|ALU_B[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N8
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~8 (
// Equation(s):
// \slc|d0|alu|Add0~8_combout  = ((\slc|d0|regfile|to_ALU_A|Mux11~4_combout  $ (\slc|d0|addr_adder|ALU_B[4]~29_combout  $ (!\slc|d0|alu|Add0~7 )))) # (GND)
// \slc|d0|alu|Add0~9  = CARRY((\slc|d0|regfile|to_ALU_A|Mux11~4_combout  & ((\slc|d0|addr_adder|ALU_B[4]~29_combout ) # (!\slc|d0|alu|Add0~7 ))) # (!\slc|d0|regfile|to_ALU_A|Mux11~4_combout  & (\slc|d0|addr_adder|ALU_B[4]~29_combout  & !\slc|d0|alu|Add0~7 
// )))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux11~4_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[4]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~7 ),
	.combout(\slc|d0|alu|Add0~8_combout ),
	.cout(\slc|d0|alu|Add0~9 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~8 .lut_mask = 16'h698E;
defparam \slc|d0|alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N22
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[4]~42 (
// Equation(s):
// \slc|d0|bus|BUS[4]~42_combout  = (\slc|d0|bus|BUS[4]~40_combout ) # ((\slc|d0|bus|BUS[4]~41_combout ) # ((\slc|d0|bus|BUS[0]~36_combout  & \slc|d0|alu|Add0~8_combout )))

	.dataa(\slc|d0|bus|BUS[0]~36_combout ),
	.datab(\slc|d0|bus|BUS[4]~40_combout ),
	.datac(\slc|d0|bus|BUS[4]~41_combout ),
	.datad(\slc|d0|alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[4]~42 .lut_mask = 16'hFEFC;
defparam \slc|d0|bus|BUS[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N16
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR2MUX_OUT[4]~4 (
// Equation(s):
// \slc|d0|addr_adder|ADDR2MUX_OUT[4]~4_combout  = (\slc|d0|ir|ir_reg|Data_Out [4] & (((\slc|state_controller|State.S_07~q ) # (\slc|state_controller|State.S_06~q )) # (!\slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\slc|state_controller|State.S_07~q ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [4]),
	.datad(\slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR2MUX_OUT[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR2MUX_OUT[4]~4 .lut_mask = 16'hF0D0;
defparam \slc|d0|addr_adder|ADDR2MUX_OUT[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N8
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[4]~8 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[4]~8_combout  = ((\slc|d0|addr_adder|ADDR1MUX_OUT[4]~7_combout  $ (\slc|d0|addr_adder|ADDR2MUX_OUT[4]~4_combout  $ (!\slc|d0|addr_adder|MARMUX[3]~7 )))) # (GND)
// \slc|d0|addr_adder|MARMUX[4]~9  = CARRY((\slc|d0|addr_adder|ADDR1MUX_OUT[4]~7_combout  & ((\slc|d0|addr_adder|ADDR2MUX_OUT[4]~4_combout ) # (!\slc|d0|addr_adder|MARMUX[3]~7 ))) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[4]~7_combout  & 
// (\slc|d0|addr_adder|ADDR2MUX_OUT[4]~4_combout  & !\slc|d0|addr_adder|MARMUX[3]~7 )))

	.dataa(\slc|d0|addr_adder|ADDR1MUX_OUT[4]~7_combout ),
	.datab(\slc|d0|addr_adder|ADDR2MUX_OUT[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[3]~7 ),
	.combout(\slc|d0|addr_adder|MARMUX[4]~8_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[4]~9 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[4]~8 .lut_mask = 16'h698E;
defparam \slc|d0|addr_adder|MARMUX[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N16
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[4]~43 (
// Equation(s):
// \slc|d0|bus|BUS[4]~43_combout  = (\slc|d0|bus|BUS[8]~17_combout  & (((\slc|d0|addr_adder|MARMUX[4]~8_combout ) # (\slc|d0|bus|BUS[8]~19_combout )))) # (!\slc|d0|bus|BUS[8]~17_combout  & (\slc|d0|bus|BUS[4]~42_combout  & ((!\slc|d0|bus|BUS[8]~19_combout 
// ))))

	.dataa(\slc|d0|bus|BUS[4]~42_combout ),
	.datab(\slc|d0|bus|BUS[8]~17_combout ),
	.datac(\slc|d0|addr_adder|MARMUX[4]~8_combout ),
	.datad(\slc|d0|bus|BUS[8]~19_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[4]~43 .lut_mask = 16'hCCE2;
defparam \slc|d0|bus|BUS[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N14
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[4]~18 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[4]~18_combout  = (\slc|d0|bus|BUS[4]~44_combout  & (((\slc|d0|miomux|MUX_21_OUT[0]~13_combout  & \SW[4]~input_o )) # (!\slc|state_controller|WideOr24~combout ))) # (!\slc|d0|bus|BUS[4]~44_combout  & 
// (\slc|d0|miomux|MUX_21_OUT[0]~13_combout  & (\SW[4]~input_o )))

	.dataa(\slc|d0|bus|BUS[4]~44_combout ),
	.datab(\slc|d0|miomux|MUX_21_OUT[0]~13_combout ),
	.datac(\SW[4]~input_o ),
	.datad(\slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[4]~18 .lut_mask = 16'hC0EA;
defparam \slc|d0|miomux|MUX_21_OUT[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N15
dffeas \slc|d0|mdr|mdr_reg|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N6
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[4]~44 (
// Equation(s):
// \slc|d0|bus|BUS[4]~44_combout  = (\slc|d0|bus|BUS[4]~43_combout  & (((\slc|d0|mdr|mdr_reg|Data_Out [4])) # (!\slc|d0|bus|BUS[8]~19_combout ))) # (!\slc|d0|bus|BUS[4]~43_combout  & (\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|pc|pc_reg|Data_Out [4]))))

	.dataa(\slc|d0|bus|BUS[4]~43_combout ),
	.datab(\slc|d0|bus|BUS[8]~19_combout ),
	.datac(\slc|d0|mdr|mdr_reg|Data_Out [4]),
	.datad(\slc|d0|pc|pc_reg|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[4]~44 .lut_mask = 16'hE6A2;
defparam \slc|d0|bus|BUS[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N6
fiftyfivenm_lcell_comb \slc|d0|regfile|reg_1|Data_Out[4]~feeder (
// Equation(s):
// \slc|d0|regfile|reg_1|Data_Out[4]~feeder_combout  = \slc|d0|bus|BUS[4]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[4]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|regfile|reg_1|Data_Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[4]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|regfile|reg_1|Data_Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N7
dffeas \slc|d0|regfile|reg_1|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|regfile|reg_1|Data_Out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N10
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux11~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux11~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|regfile|reg_1|Data_Out 
// [4])) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|reg_0|Data_Out [4])))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datab(\slc|d0|regfile|reg_1|Data_Out [4]),
	.datac(\slc|d0|regfile|reg_0|Data_Out [4]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux11~2 .lut_mask = 16'hEE50;
defparam \slc|d0|regfile|to_ALU_A|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N16
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux11~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux11~3_combout  = (\slc|d0|regfile|to_ALU_A|Mux11~2_combout  & ((\slc|d0|regfile|reg_3|Data_Out [4]) # ((!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux11~2_combout  & 
// (((\slc|d0|regfile|reg_2|Data_Out [4] & \slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux11~2_combout ),
	.datab(\slc|d0|regfile|reg_3|Data_Out [4]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [4]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux11~3 .lut_mask = 16'hD8AA;
defparam \slc|d0|regfile|to_ALU_A|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N20
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux11~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux11~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux11~1_combout ))) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux11~3_combout ))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux11~3_combout ),
	.datab(gnd),
	.datac(\slc|d0|regfile|to_ALU_A|Mux11~1_combout ),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux11~4 .lut_mask = 16'hF0AA;
defparam \slc|d0|regfile|to_ALU_A|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N6
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[4]~7 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[4]~7_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|pc|pc_reg|Data_Out [4])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux11~4_combout )))

	.dataa(\slc|state_controller|WideOr27~0_combout ),
	.datab(gnd),
	.datac(\slc|d0|pc|pc_reg|Data_Out [4]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux11~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[4]~7 .lut_mask = 16'hF5A0;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N10
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[5]~10 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[5]~10_combout  = (\slc|d0|addr_adder|ADDR2MUX_OUT[5]~5_combout  & ((\slc|d0|addr_adder|ADDR1MUX_OUT[5]~8_combout  & (\slc|d0|addr_adder|MARMUX[4]~9  & VCC)) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[5]~8_combout  & 
// (!\slc|d0|addr_adder|MARMUX[4]~9 )))) # (!\slc|d0|addr_adder|ADDR2MUX_OUT[5]~5_combout  & ((\slc|d0|addr_adder|ADDR1MUX_OUT[5]~8_combout  & (!\slc|d0|addr_adder|MARMUX[4]~9 )) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[5]~8_combout  & 
// ((\slc|d0|addr_adder|MARMUX[4]~9 ) # (GND)))))
// \slc|d0|addr_adder|MARMUX[5]~11  = CARRY((\slc|d0|addr_adder|ADDR2MUX_OUT[5]~5_combout  & (!\slc|d0|addr_adder|ADDR1MUX_OUT[5]~8_combout  & !\slc|d0|addr_adder|MARMUX[4]~9 )) # (!\slc|d0|addr_adder|ADDR2MUX_OUT[5]~5_combout  & 
// ((!\slc|d0|addr_adder|MARMUX[4]~9 ) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[5]~8_combout ))))

	.dataa(\slc|d0|addr_adder|ADDR2MUX_OUT[5]~5_combout ),
	.datab(\slc|d0|addr_adder|ADDR1MUX_OUT[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[4]~9 ),
	.combout(\slc|d0|addr_adder|MARMUX[5]~10_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[5]~11 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[5]~10 .lut_mask = 16'h9617;
defparam \slc|d0|addr_adder|MARMUX[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N12
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[6]~12 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[6]~12_combout  = ((\slc|d0|addr_adder|Mux9~0_combout  $ (\slc|d0|addr_adder|ADDR1MUX_OUT[6]~9_combout  $ (!\slc|d0|addr_adder|MARMUX[5]~11 )))) # (GND)
// \slc|d0|addr_adder|MARMUX[6]~13  = CARRY((\slc|d0|addr_adder|Mux9~0_combout  & ((\slc|d0|addr_adder|ADDR1MUX_OUT[6]~9_combout ) # (!\slc|d0|addr_adder|MARMUX[5]~11 ))) # (!\slc|d0|addr_adder|Mux9~0_combout  & (\slc|d0|addr_adder|ADDR1MUX_OUT[6]~9_combout  
// & !\slc|d0|addr_adder|MARMUX[5]~11 )))

	.dataa(\slc|d0|addr_adder|Mux9~0_combout ),
	.datab(\slc|d0|addr_adder|ADDR1MUX_OUT[6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[5]~11 ),
	.combout(\slc|d0|addr_adder|MARMUX[6]~12_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[6]~13 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[6]~12 .lut_mask = 16'h698E;
defparam \slc|d0|addr_adder|MARMUX[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N18
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[6]~38 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[6]~38_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|regfile|reg_1|Data_Out [6]) # (\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|regfile|reg_0|Data_Out [6] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [1]))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_0|Data_Out [6]),
	.datac(\slc|d0|regfile|reg_1|Data_Out [6]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[6]~38 .lut_mask = 16'hAAE4;
defparam \slc|d0|addr_adder|ALU_B[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N0
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[6]~39 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[6]~39_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|addr_adder|ALU_B[6]~38_combout  & ((\slc|d0|regfile|reg_3|Data_Out [6]))) # (!\slc|d0|addr_adder|ALU_B[6]~38_combout  & (\slc|d0|regfile|reg_2|Data_Out [6])))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|addr_adder|ALU_B[6]~38_combout ))))

	.dataa(\slc|d0|regfile|reg_2|Data_Out [6]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|addr_adder|ALU_B[6]~38_combout ),
	.datad(\slc|d0|regfile|reg_3|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[6]~39 .lut_mask = 16'hF838;
defparam \slc|d0|addr_adder|ALU_B[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N8
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[6]~36 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[6]~36_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|regfile|reg_6|Data_Out [6]) # (\slc|d0|ir|ir_reg|Data_Out [0])))) # (!\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_4|Data_Out [6] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [0]))))

	.dataa(\slc|d0|regfile|reg_4|Data_Out [6]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [6]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[6]~36 .lut_mask = 16'hCCE2;
defparam \slc|d0|addr_adder|ALU_B[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N8
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[6]~37 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[6]~37_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[6]~36_combout  & ((\slc|d0|regfile|reg_7|Data_Out [6]))) # (!\slc|d0|addr_adder|ALU_B[6]~36_combout  & (\slc|d0|regfile|reg_5|Data_Out [6])))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|addr_adder|ALU_B[6]~36_combout ))))

	.dataa(\slc|d0|regfile|reg_5|Data_Out [6]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_7|Data_Out [6]),
	.datad(\slc|d0|addr_adder|ALU_B[6]~36_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[6]~37 .lut_mask = 16'hF388;
defparam \slc|d0|addr_adder|ALU_B[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N2
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[6]~40 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[6]~40_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[6]~37_combout ))) # (!\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[6]~39_combout ))))

	.dataa(\slc|d0|addr_adder|ALU_B[6]~39_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[6]~37_combout ),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[6]~40 .lut_mask = 16'h0C0A;
defparam \slc|d0|addr_adder|ALU_B[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N14
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[6]~51 (
// Equation(s):
// \slc|d0|bus|BUS[6]~51_combout  = (\slc|state_controller|ALUK [1]) # ((\slc|d0|addr_adder|ALU_B[6]~40_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|ir|ir_reg|Data_Out [4])))

	.dataa(\slc|state_controller|ALUK [1]),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [4]),
	.datad(\slc|d0|addr_adder|ALU_B[6]~40_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[6]~51 .lut_mask = 16'hFFEA;
defparam \slc|d0|bus|BUS[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N12
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[6]~41 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[6]~41_combout  = (\slc|d0|addr_adder|ALU_B[6]~40_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|ir|ir_reg|Data_Out [4]))

	.dataa(gnd),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [4]),
	.datad(\slc|d0|addr_adder|ALU_B[6]~40_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[6]~41 .lut_mask = 16'hFFC0;
defparam \slc|d0|addr_adder|ALU_B[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y3_N19
dffeas \slc|d0|regfile|reg_3|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[5]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N3
dffeas \slc|d0|regfile|reg_2|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[5]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N29
dffeas \slc|d0|regfile|reg_0|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[5]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N9
dffeas \slc|d0|regfile|reg_1|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[5]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N8
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[5]~32 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[5]~32_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|regfile|reg_1|Data_Out [5]) # (\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|regfile|reg_0|Data_Out [5] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [1]))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_0|Data_Out [5]),
	.datac(\slc|d0|regfile|reg_1|Data_Out [5]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[5]~32 .lut_mask = 16'hAAE4;
defparam \slc|d0|addr_adder|ALU_B[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N2
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[5]~33 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[5]~33_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|addr_adder|ALU_B[5]~32_combout  & (\slc|d0|regfile|reg_3|Data_Out [5])) # (!\slc|d0|addr_adder|ALU_B[5]~32_combout  & ((\slc|d0|regfile|reg_2|Data_Out [5]))))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|addr_adder|ALU_B[5]~32_combout ))))

	.dataa(\slc|d0|regfile|reg_3|Data_Out [5]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [5]),
	.datad(\slc|d0|addr_adder|ALU_B[5]~32_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[5]~33 .lut_mask = 16'hBBC0;
defparam \slc|d0|addr_adder|ALU_B[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N17
dffeas \slc|d0|regfile|reg_7|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[5]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N19
dffeas \slc|d0|regfile|reg_5|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[5]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N6
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[5]~30 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[5]~30_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|regfile|reg_6|Data_Out [5]))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_4|Data_Out [5]))))

	.dataa(\slc|d0|regfile|reg_4|Data_Out [5]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [5]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[5]~30 .lut_mask = 16'hFC22;
defparam \slc|d0|addr_adder|ALU_B[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N18
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[5]~31 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[5]~31_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[5]~30_combout  & (\slc|d0|regfile|reg_7|Data_Out [5])) # (!\slc|d0|addr_adder|ALU_B[5]~30_combout  & ((\slc|d0|regfile|reg_5|Data_Out [5]))))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|addr_adder|ALU_B[5]~30_combout ))))

	.dataa(\slc|d0|regfile|reg_7|Data_Out [5]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_5|Data_Out [5]),
	.datad(\slc|d0|addr_adder|ALU_B[5]~30_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[5]~31 .lut_mask = 16'hBBC0;
defparam \slc|d0|addr_adder|ALU_B[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N8
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[5]~34 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[5]~34_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[5]~31_combout ))) # (!\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[5]~33_combout ))))

	.dataa(\slc|d0|addr_adder|ALU_B[5]~33_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[5]~31_combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [2]),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[5]~34 .lut_mask = 16'h00CA;
defparam \slc|d0|addr_adder|ALU_B[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N18
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[5]~35 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[5]~35_combout  = (\slc|d0|addr_adder|ALU_B[5]~34_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|ir|ir_reg|Data_Out [4]))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[5]~34_combout ),
	.datac(gnd),
	.datad(\slc|d0|ir|ir_reg|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[5]~35 .lut_mask = 16'hEECC;
defparam \slc|d0|addr_adder|ALU_B[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N10
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~10 (
// Equation(s):
// \slc|d0|alu|Add0~10_combout  = (\slc|d0|addr_adder|ALU_B[5]~35_combout  & ((\slc|d0|regfile|to_ALU_A|Mux10~4_combout  & (\slc|d0|alu|Add0~9  & VCC)) # (!\slc|d0|regfile|to_ALU_A|Mux10~4_combout  & (!\slc|d0|alu|Add0~9 )))) # 
// (!\slc|d0|addr_adder|ALU_B[5]~35_combout  & ((\slc|d0|regfile|to_ALU_A|Mux10~4_combout  & (!\slc|d0|alu|Add0~9 )) # (!\slc|d0|regfile|to_ALU_A|Mux10~4_combout  & ((\slc|d0|alu|Add0~9 ) # (GND)))))
// \slc|d0|alu|Add0~11  = CARRY((\slc|d0|addr_adder|ALU_B[5]~35_combout  & (!\slc|d0|regfile|to_ALU_A|Mux10~4_combout  & !\slc|d0|alu|Add0~9 )) # (!\slc|d0|addr_adder|ALU_B[5]~35_combout  & ((!\slc|d0|alu|Add0~9 ) # (!\slc|d0|regfile|to_ALU_A|Mux10~4_combout 
// ))))

	.dataa(\slc|d0|addr_adder|ALU_B[5]~35_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~9 ),
	.combout(\slc|d0|alu|Add0~10_combout ),
	.cout(\slc|d0|alu|Add0~11 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~10 .lut_mask = 16'h9617;
defparam \slc|d0|alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N12
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~12 (
// Equation(s):
// \slc|d0|alu|Add0~12_combout  = ((\slc|d0|addr_adder|ALU_B[6]~41_combout  $ (\slc|d0|regfile|to_ALU_A|Mux9~4_combout  $ (!\slc|d0|alu|Add0~11 )))) # (GND)
// \slc|d0|alu|Add0~13  = CARRY((\slc|d0|addr_adder|ALU_B[6]~41_combout  & ((\slc|d0|regfile|to_ALU_A|Mux9~4_combout ) # (!\slc|d0|alu|Add0~11 ))) # (!\slc|d0|addr_adder|ALU_B[6]~41_combout  & (\slc|d0|regfile|to_ALU_A|Mux9~4_combout  & !\slc|d0|alu|Add0~11 
// )))

	.dataa(\slc|d0|addr_adder|ALU_B[6]~41_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~11 ),
	.combout(\slc|d0|alu|Add0~12_combout ),
	.cout(\slc|d0|alu|Add0~13 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~12 .lut_mask = 16'h698E;
defparam \slc|d0|alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N8
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[6]~50 (
// Equation(s):
// \slc|d0|bus|BUS[6]~50_combout  = (!\slc|state_controller|ALUK [0] & ((\slc|state_controller|ALUK [1] & (!\slc|d0|regfile|to_ALU_A|Mux9~4_combout )) # (!\slc|state_controller|ALUK [1] & ((\slc|d0|alu|Add0~12_combout )))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux9~4_combout ),
	.datab(\slc|state_controller|ALUK [0]),
	.datac(\slc|d0|alu|Add0~12_combout ),
	.datad(\slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[6]~50 .lut_mask = 16'h1130;
defparam \slc|d0|bus|BUS[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N18
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[6]~52 (
// Equation(s):
// \slc|d0|bus|BUS[6]~52_combout  = (\slc|d0|bus|BUS[6]~50_combout ) # ((\slc|d0|regfile|to_ALU_A|Mux9~4_combout  & (\slc|d0|bus|BUS[6]~51_combout  & \slc|state_controller|ALUK [0])))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux9~4_combout ),
	.datab(\slc|d0|bus|BUS[6]~51_combout ),
	.datac(\slc|d0|bus|BUS[6]~50_combout ),
	.datad(\slc|state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[6]~52 .lut_mask = 16'hF8F0;
defparam \slc|d0|bus|BUS[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N22
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[6]~53 (
// Equation(s):
// \slc|d0|bus|BUS[6]~53_combout  = (\slc|d0|bus|BUS[8]~17_combout  & ((\slc|d0|bus|BUS[8]~19_combout ) # ((\slc|d0|addr_adder|MARMUX[6]~12_combout )))) # (!\slc|d0|bus|BUS[8]~17_combout  & (!\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|bus|BUS[6]~52_combout 
// ))))

	.dataa(\slc|d0|bus|BUS[8]~17_combout ),
	.datab(\slc|d0|bus|BUS[8]~19_combout ),
	.datac(\slc|d0|addr_adder|MARMUX[6]~12_combout ),
	.datad(\slc|d0|bus|BUS[6]~52_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[6]~53 .lut_mask = 16'hB9A8;
defparam \slc|d0|bus|BUS[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N26
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[6]~20 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[6]~20_combout  = (\SW[6]~input_o  & ((\slc|d0|miomux|MUX_21_OUT[0]~13_combout ) # ((!\slc|state_controller|WideOr24~combout  & \slc|d0|bus|BUS[6]~54_combout )))) # (!\SW[6]~input_o  & (!\slc|state_controller|WideOr24~combout  & 
// (\slc|d0|bus|BUS[6]~54_combout )))

	.dataa(\SW[6]~input_o ),
	.datab(\slc|state_controller|WideOr24~combout ),
	.datac(\slc|d0|bus|BUS[6]~54_combout ),
	.datad(\slc|d0|miomux|MUX_21_OUT[0]~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[6]~20 .lut_mask = 16'hBA30;
defparam \slc|d0|miomux|MUX_21_OUT[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N27
dffeas \slc|d0|mdr|mdr_reg|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N24
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[6]~54 (
// Equation(s):
// \slc|d0|bus|BUS[6]~54_combout  = (\slc|d0|bus|BUS[6]~53_combout  & (((\slc|d0|mdr|mdr_reg|Data_Out [6])) # (!\slc|d0|bus|BUS[8]~19_combout ))) # (!\slc|d0|bus|BUS[6]~53_combout  & (\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|pc|pc_reg|Data_Out [6]))))

	.dataa(\slc|d0|bus|BUS[6]~53_combout ),
	.datab(\slc|d0|bus|BUS[8]~19_combout ),
	.datac(\slc|d0|mdr|mdr_reg|Data_Out [6]),
	.datad(\slc|d0|pc|pc_reg|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[6]~54 .lut_mask = 16'hE6A2;
defparam \slc|d0|bus|BUS[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N27
dffeas \slc|d0|ir|ir_reg|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N26
fiftyfivenm_lcell_comb \slc|d0|sr1mux|SR1MUX_Out[0]~0 (
// Equation(s):
// \slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  = (\slc|d0|bus|BUS[8]~16_combout  & ((\slc|state_controller|WideOr27~0_combout  & (\slc|d0|ir|ir_reg|Data_Out [9])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [6]))))) # 
// (!\slc|d0|bus|BUS[8]~16_combout  & (((\slc|d0|ir|ir_reg|Data_Out [6]))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [9]),
	.datab(\slc|d0|bus|BUS[8]~16_combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [6]),
	.datad(\slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|sr1mux|SR1MUX_Out[0]~0 .lut_mask = 16'hB8F0;
defparam \slc|d0|sr1mux|SR1MUX_Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N30
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux10~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux10~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|reg_6|Data_Out [5]) # ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|reg_4|Data_Out 
// [5] & !\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|reg_6|Data_Out [5]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_4|Data_Out [5]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux10~0 .lut_mask = 16'hCCB8;
defparam \slc|d0|regfile|to_ALU_A|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N18
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux10~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux10~1_combout  = (\slc|d0|regfile|to_ALU_A|Mux10~0_combout  & ((\slc|d0|regfile|reg_7|Data_Out [5]) # ((!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux10~0_combout  & 
// (((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & \slc|d0|regfile|reg_5|Data_Out [5]))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux10~0_combout ),
	.datab(\slc|d0|regfile|reg_7|Data_Out [5]),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datad(\slc|d0|regfile|reg_5|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux10~1 .lut_mask = 16'hDA8A;
defparam \slc|d0|regfile|to_ALU_A|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N22
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux10~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux10~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|reg_1|Data_Out [5]) # ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|regfile|reg_0|Data_Out 
// [5] & !\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))))

	.dataa(\slc|d0|regfile|reg_1|Data_Out [5]),
	.datab(\slc|d0|regfile|reg_0|Data_Out [5]),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux10~2 .lut_mask = 16'hF0AC;
defparam \slc|d0|regfile|to_ALU_A|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N0
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux10~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux10~3_combout  = (\slc|d0|regfile|to_ALU_A|Mux10~2_combout  & (((\slc|d0|regfile|reg_3|Data_Out [5]) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux10~2_combout  & (\slc|d0|regfile|reg_2|Data_Out 
// [5] & ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux10~2_combout ),
	.datab(\slc|d0|regfile|reg_2|Data_Out [5]),
	.datac(\slc|d0|regfile|reg_3|Data_Out [5]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux10~3 .lut_mask = 16'hE4AA;
defparam \slc|d0|regfile|to_ALU_A|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N10
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux10~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux10~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux10~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux10~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|regfile|to_ALU_A|Mux10~1_combout ),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux10~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux10~4 .lut_mask = 16'hCFC0;
defparam \slc|d0|regfile|to_ALU_A|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N20
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[5]~8 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[5]~8_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|pc|pc_reg|Data_Out [5])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux10~4_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|WideOr27~0_combout ),
	.datac(\slc|d0|pc|pc_reg|Data_Out [5]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux10~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[5]~8 .lut_mask = 16'hF3C0;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N26
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[5]~45 (
// Equation(s):
// \slc|d0|bus|BUS[5]~45_combout  = (\slc|d0|regfile|to_ALU_A|Mux10~4_combout  & (\slc|state_controller|ALUK [0] & ((\slc|d0|addr_adder|ALU_B[5]~35_combout ) # (\slc|state_controller|ALUK [1]))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux10~4_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[5]~35_combout ),
	.datac(\slc|state_controller|ALUK [0]),
	.datad(\slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[5]~45 .lut_mask = 16'hA080;
defparam \slc|d0|bus|BUS[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N4
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[5]~46 (
// Equation(s):
// \slc|d0|bus|BUS[5]~46_combout  = (\slc|d0|bus|BUS[0]~34_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (!\slc|d0|regfile|to_ALU_A|Mux10~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((!\slc|d0|regfile|to_ALU_A|Mux10~3_combout )))))

	.dataa(\slc|d0|bus|BUS[0]~34_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux10~1_combout ),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux10~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[5]~46 .lut_mask = 16'h202A;
defparam \slc|d0|bus|BUS[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N6
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[5]~47 (
// Equation(s):
// \slc|d0|bus|BUS[5]~47_combout  = (\slc|d0|bus|BUS[5]~45_combout ) # ((\slc|d0|bus|BUS[5]~46_combout ) # ((\slc|d0|alu|Add0~10_combout  & \slc|d0|bus|BUS[0]~36_combout )))

	.dataa(\slc|d0|bus|BUS[5]~45_combout ),
	.datab(\slc|d0|bus|BUS[5]~46_combout ),
	.datac(\slc|d0|alu|Add0~10_combout ),
	.datad(\slc|d0|bus|BUS[0]~36_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[5]~47 .lut_mask = 16'hFEEE;
defparam \slc|d0|bus|BUS[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N8
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[5]~48 (
// Equation(s):
// \slc|d0|bus|BUS[5]~48_combout  = (\slc|d0|bus|BUS[8]~19_combout  & (((\slc|d0|pc|pc_reg|Data_Out [5]) # (\slc|d0|bus|BUS[8]~17_combout )))) # (!\slc|d0|bus|BUS[8]~19_combout  & (\slc|d0|bus|BUS[5]~47_combout  & ((!\slc|d0|bus|BUS[8]~17_combout ))))

	.dataa(\slc|d0|bus|BUS[8]~19_combout ),
	.datab(\slc|d0|bus|BUS[5]~47_combout ),
	.datac(\slc|d0|pc|pc_reg|Data_Out [5]),
	.datad(\slc|d0|bus|BUS[8]~17_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[5]~48 .lut_mask = 16'hAAE4;
defparam \slc|d0|bus|BUS[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N0
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[5]~19 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[5]~19_combout  = (\SW[5]~input_o  & ((\slc|d0|miomux|MUX_21_OUT[0]~13_combout ) # ((\slc|d0|bus|BUS[5]~49_combout  & !\slc|state_controller|WideOr24~combout )))) # (!\SW[5]~input_o  & (((\slc|d0|bus|BUS[5]~49_combout  & 
// !\slc|state_controller|WideOr24~combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(\slc|d0|miomux|MUX_21_OUT[0]~13_combout ),
	.datac(\slc|d0|bus|BUS[5]~49_combout ),
	.datad(\slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[5]~19 .lut_mask = 16'h88F8;
defparam \slc|d0|miomux|MUX_21_OUT[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N1
dffeas \slc|d0|mdr|mdr_reg|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N10
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[5]~49 (
// Equation(s):
// \slc|d0|bus|BUS[5]~49_combout  = (\slc|d0|bus|BUS[8]~17_combout  & ((\slc|d0|bus|BUS[5]~48_combout  & ((\slc|d0|mdr|mdr_reg|Data_Out [5]))) # (!\slc|d0|bus|BUS[5]~48_combout  & (\slc|d0|addr_adder|MARMUX[5]~10_combout )))) # 
// (!\slc|d0|bus|BUS[8]~17_combout  & (((\slc|d0|bus|BUS[5]~48_combout ))))

	.dataa(\slc|d0|addr_adder|MARMUX[5]~10_combout ),
	.datab(\slc|d0|bus|BUS[8]~17_combout ),
	.datac(\slc|d0|bus|BUS[5]~48_combout ),
	.datad(\slc|d0|mdr|mdr_reg|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[5]~49_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[5]~49 .lut_mask = 16'hF838;
defparam \slc|d0|bus|BUS[5]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N17
dffeas \slc|d0|ir|ir_reg|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[5]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N10
fiftyfivenm_lcell_comb \slc|d0|addr_adder|Mux8~0 (
// Equation(s):
// \slc|d0|addr_adder|Mux8~0_combout  = (\slc|state_controller|ADDR2MUX[1]~0_combout  & (\slc|state_controller|WideOr31~combout  & ((\slc|d0|ir|ir_reg|Data_Out [5])))) # (!\slc|state_controller|ADDR2MUX[1]~0_combout  & (((\slc|d0|ir|ir_reg|Data_Out [7]))))

	.dataa(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\slc|state_controller|WideOr31~combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [7]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|Mux8~0 .lut_mask = 16'hD850;
defparam \slc|d0|addr_adder|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y6_N1
dffeas \slc|d0|regfile|reg_1|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N23
dffeas \slc|d0|regfile|reg_0|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N22
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux8~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux8~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|reg_1|Data_Out [7]) # ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|regfile|reg_0|Data_Out [7] 
// & !\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))))

	.dataa(\slc|d0|regfile|reg_1|Data_Out [7]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_0|Data_Out [7]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux8~2 .lut_mask = 16'hCCB8;
defparam \slc|d0|regfile|to_ALU_A|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N19
dffeas \slc|d0|regfile|reg_3|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|bus|BUS[7]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N29
dffeas \slc|d0|regfile|reg_2|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N28
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux8~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux8~3_combout  = (\slc|d0|regfile|to_ALU_A|Mux8~2_combout  & ((\slc|d0|regfile|reg_3|Data_Out [7]) # ((!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux8~2_combout  & (((\slc|d0|regfile|reg_2|Data_Out 
// [7] & \slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux8~2_combout ),
	.datab(\slc|d0|regfile|reg_3|Data_Out [7]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [7]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux8~3 .lut_mask = 16'hD8AA;
defparam \slc|d0|regfile|to_ALU_A|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y4_N11
dffeas \slc|d0|regfile|reg_5|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N3
dffeas \slc|d0|regfile|reg_7|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N17
dffeas \slc|d0|regfile|reg_4|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N19
dffeas \slc|d0|regfile|reg_6|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N16
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux8~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux8~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|reg_6|Data_Out 
// [7]))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (\slc|d0|regfile|reg_4|Data_Out [7]))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_4|Data_Out [7]),
	.datad(\slc|d0|regfile|reg_6|Data_Out [7]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux8~0 .lut_mask = 16'hDC98;
defparam \slc|d0|regfile|to_ALU_A|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N2
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux8~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux8~1_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux8~0_combout  & ((\slc|d0|regfile|reg_7|Data_Out [7]))) # (!\slc|d0|regfile|to_ALU_A|Mux8~0_combout  & (\slc|d0|regfile|reg_5|Data_Out 
// [7])))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|regfile|to_ALU_A|Mux8~0_combout ))))

	.dataa(\slc|d0|regfile|reg_5|Data_Out [7]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_7|Data_Out [7]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux8~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux8~1 .lut_mask = 16'hF388;
defparam \slc|d0|regfile|to_ALU_A|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N0
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux8~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux8~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux8~1_combout ))) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux8~3_combout ))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux8~3_combout ),
	.datab(gnd),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux8~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux8~4 .lut_mask = 16'hFA0A;
defparam \slc|d0|regfile|to_ALU_A|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N26
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[7]~10 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[7]~10_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|pc|pc_reg|Data_Out [7])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux8~4_combout )))

	.dataa(\slc|d0|pc|pc_reg|Data_Out [7]),
	.datab(\slc|d0|regfile|to_ALU_A|Mux8~4_combout ),
	.datac(gnd),
	.datad(\slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[7]~10 .lut_mask = 16'hAACC;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N14
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[7]~14 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[7]~14_combout  = (\slc|d0|addr_adder|Mux8~0_combout  & ((\slc|d0|addr_adder|ADDR1MUX_OUT[7]~10_combout  & (\slc|d0|addr_adder|MARMUX[6]~13  & VCC)) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[7]~10_combout  & 
// (!\slc|d0|addr_adder|MARMUX[6]~13 )))) # (!\slc|d0|addr_adder|Mux8~0_combout  & ((\slc|d0|addr_adder|ADDR1MUX_OUT[7]~10_combout  & (!\slc|d0|addr_adder|MARMUX[6]~13 )) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[7]~10_combout  & ((\slc|d0|addr_adder|MARMUX[6]~13 
// ) # (GND)))))
// \slc|d0|addr_adder|MARMUX[7]~15  = CARRY((\slc|d0|addr_adder|Mux8~0_combout  & (!\slc|d0|addr_adder|ADDR1MUX_OUT[7]~10_combout  & !\slc|d0|addr_adder|MARMUX[6]~13 )) # (!\slc|d0|addr_adder|Mux8~0_combout  & ((!\slc|d0|addr_adder|MARMUX[6]~13 ) # 
// (!\slc|d0|addr_adder|ADDR1MUX_OUT[7]~10_combout ))))

	.dataa(\slc|d0|addr_adder|Mux8~0_combout ),
	.datab(\slc|d0|addr_adder|ADDR1MUX_OUT[7]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[6]~13 ),
	.combout(\slc|d0|addr_adder|MARMUX[7]~14_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[7]~15 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[7]~14 .lut_mask = 16'h9617;
defparam \slc|d0|addr_adder|MARMUX[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N20
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[7]~44 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[7]~44_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|regfile|reg_1|Data_Out [7]) # (\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|regfile|reg_0|Data_Out [7] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [1]))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_0|Data_Out [7]),
	.datac(\slc|d0|regfile|reg_1|Data_Out [7]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[7]~44 .lut_mask = 16'hAAE4;
defparam \slc|d0|addr_adder|ALU_B[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N8
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[7]~45 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[7]~45_combout  = (\slc|d0|addr_adder|ALU_B[7]~44_combout  & (((\slc|d0|regfile|reg_3|Data_Out [7])) # (!\slc|d0|ir|ir_reg|Data_Out [1]))) # (!\slc|d0|addr_adder|ALU_B[7]~44_combout  & (\slc|d0|ir|ir_reg|Data_Out [1] & 
// ((\slc|d0|regfile|reg_2|Data_Out [7]))))

	.dataa(\slc|d0|addr_adder|ALU_B[7]~44_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_3|Data_Out [7]),
	.datad(\slc|d0|regfile|reg_2|Data_Out [7]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[7]~45 .lut_mask = 16'hE6A2;
defparam \slc|d0|addr_adder|ALU_B[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N18
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[7]~42 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[7]~42_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|regfile|reg_6|Data_Out [7]) # (\slc|d0|ir|ir_reg|Data_Out [0])))) # (!\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_4|Data_Out [7] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [0]))))

	.dataa(\slc|d0|regfile|reg_4|Data_Out [7]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [7]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[7]~42 .lut_mask = 16'hCCE2;
defparam \slc|d0|addr_adder|ALU_B[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N10
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[7]~43 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[7]~43_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[7]~42_combout  & (\slc|d0|regfile|reg_7|Data_Out [7])) # (!\slc|d0|addr_adder|ALU_B[7]~42_combout  & ((\slc|d0|regfile|reg_5|Data_Out [7]))))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|addr_adder|ALU_B[7]~42_combout ))))

	.dataa(\slc|d0|regfile|reg_7|Data_Out [7]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_5|Data_Out [7]),
	.datad(\slc|d0|addr_adder|ALU_B[7]~42_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[7]~43 .lut_mask = 16'hBBC0;
defparam \slc|d0|addr_adder|ALU_B[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N30
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[7]~46 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[7]~46_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[7]~43_combout ))) # (!\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[7]~45_combout ))))

	.dataa(\slc|d0|addr_adder|ALU_B[7]~45_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[7]~43_combout ),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[7]~46 .lut_mask = 16'h0C0A;
defparam \slc|d0|addr_adder|ALU_B[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[7]~47 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[7]~47_combout  = (\slc|d0|addr_adder|ALU_B[7]~46_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|ir|ir_reg|Data_Out [4]))

	.dataa(gnd),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|addr_adder|ALU_B[7]~46_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[7]~47 .lut_mask = 16'hFCF0;
defparam \slc|d0|addr_adder|ALU_B[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N14
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~14 (
// Equation(s):
// \slc|d0|alu|Add0~14_combout  = (\slc|d0|addr_adder|ALU_B[7]~47_combout  & ((\slc|d0|regfile|to_ALU_A|Mux8~4_combout  & (\slc|d0|alu|Add0~13  & VCC)) # (!\slc|d0|regfile|to_ALU_A|Mux8~4_combout  & (!\slc|d0|alu|Add0~13 )))) # 
// (!\slc|d0|addr_adder|ALU_B[7]~47_combout  & ((\slc|d0|regfile|to_ALU_A|Mux8~4_combout  & (!\slc|d0|alu|Add0~13 )) # (!\slc|d0|regfile|to_ALU_A|Mux8~4_combout  & ((\slc|d0|alu|Add0~13 ) # (GND)))))
// \slc|d0|alu|Add0~15  = CARRY((\slc|d0|addr_adder|ALU_B[7]~47_combout  & (!\slc|d0|regfile|to_ALU_A|Mux8~4_combout  & !\slc|d0|alu|Add0~13 )) # (!\slc|d0|addr_adder|ALU_B[7]~47_combout  & ((!\slc|d0|alu|Add0~13 ) # (!\slc|d0|regfile|to_ALU_A|Mux8~4_combout 
// ))))

	.dataa(\slc|d0|addr_adder|ALU_B[7]~47_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~13 ),
	.combout(\slc|d0|alu|Add0~14_combout ),
	.cout(\slc|d0|alu|Add0~15 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~14 .lut_mask = 16'h9617;
defparam \slc|d0|alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N10
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[7]~55 (
// Equation(s):
// \slc|d0|bus|BUS[7]~55_combout  = (!\slc|state_controller|ALUK [0] & ((\slc|state_controller|ALUK [1] & ((!\slc|d0|regfile|to_ALU_A|Mux8~4_combout ))) # (!\slc|state_controller|ALUK [1] & (\slc|d0|alu|Add0~14_combout ))))

	.dataa(\slc|d0|alu|Add0~14_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux8~4_combout ),
	.datac(\slc|state_controller|ALUK [0]),
	.datad(\slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[7]~55 .lut_mask = 16'h030A;
defparam \slc|d0|bus|BUS[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N18
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[7]~56 (
// Equation(s):
// \slc|d0|bus|BUS[7]~56_combout  = (\slc|d0|addr_adder|ALU_B[7]~46_combout ) # ((\slc|state_controller|ALUK [1]) # ((\slc|d0|ir|ir_reg|Data_Out [4] & \slc|state_controller|SR2MUX~0_combout )))

	.dataa(\slc|d0|addr_adder|ALU_B[7]~46_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [4]),
	.datac(\slc|state_controller|ALUK [1]),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[7]~56 .lut_mask = 16'hFEFA;
defparam \slc|d0|bus|BUS[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N12
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[7]~57 (
// Equation(s):
// \slc|d0|bus|BUS[7]~57_combout  = (\slc|d0|bus|BUS[7]~55_combout ) # ((\slc|d0|regfile|to_ALU_A|Mux8~4_combout  & (\slc|state_controller|ALUK [0] & \slc|d0|bus|BUS[7]~56_combout )))

	.dataa(\slc|d0|bus|BUS[7]~55_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux8~4_combout ),
	.datac(\slc|state_controller|ALUK [0]),
	.datad(\slc|d0|bus|BUS[7]~56_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[7]~57 .lut_mask = 16'hEAAA;
defparam \slc|d0|bus|BUS[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N14
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[7]~58 (
// Equation(s):
// \slc|d0|bus|BUS[7]~58_combout  = (\slc|d0|bus|BUS[8]~17_combout  & (((\slc|d0|bus|BUS[8]~19_combout )))) # (!\slc|d0|bus|BUS[8]~17_combout  & ((\slc|d0|bus|BUS[8]~19_combout  & (\slc|d0|pc|pc_reg|Data_Out [7])) # (!\slc|d0|bus|BUS[8]~19_combout  & 
// ((\slc|d0|bus|BUS[7]~57_combout )))))

	.dataa(\slc|d0|pc|pc_reg|Data_Out [7]),
	.datab(\slc|d0|bus|BUS[8]~17_combout ),
	.datac(\slc|d0|bus|BUS[8]~19_combout ),
	.datad(\slc|d0|bus|BUS[7]~57_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[7]~58 .lut_mask = 16'hE3E0;
defparam \slc|d0|bus|BUS[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N28
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[7]~21 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[7]~21_combout  = (\SW[7]~input_o  & ((\slc|d0|miomux|MUX_21_OUT[0]~13_combout ) # ((!\slc|state_controller|WideOr24~combout  & \slc|d0|bus|BUS[7]~59_combout )))) # (!\SW[7]~input_o  & (!\slc|state_controller|WideOr24~combout  & 
// (\slc|d0|bus|BUS[7]~59_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\slc|state_controller|WideOr24~combout ),
	.datac(\slc|d0|bus|BUS[7]~59_combout ),
	.datad(\slc|d0|miomux|MUX_21_OUT[0]~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[7]~21 .lut_mask = 16'hBA30;
defparam \slc|d0|miomux|MUX_21_OUT[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N29
dffeas \slc|d0|mdr|mdr_reg|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[7]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N18
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[7]~59 (
// Equation(s):
// \slc|d0|bus|BUS[7]~59_combout  = (\slc|d0|bus|BUS[7]~58_combout  & (((\slc|d0|mdr|mdr_reg|Data_Out [7]) # (!\slc|d0|bus|BUS[8]~17_combout )))) # (!\slc|d0|bus|BUS[7]~58_combout  & (\slc|d0|addr_adder|MARMUX[7]~14_combout  & (\slc|d0|bus|BUS[8]~17_combout 
// )))

	.dataa(\slc|d0|addr_adder|MARMUX[7]~14_combout ),
	.datab(\slc|d0|bus|BUS[7]~58_combout ),
	.datac(\slc|d0|bus|BUS[8]~17_combout ),
	.datad(\slc|d0|mdr|mdr_reg|Data_Out [7]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[7]~59 .lut_mask = 16'hEC2C;
defparam \slc|d0|bus|BUS[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N14
fiftyfivenm_lcell_comb \slc|d0|mar|mar_reg|Data_Out[7]~feeder (
// Equation(s):
// \slc|d0|mar|mar_reg|Data_Out[7]~feeder_combout  = \slc|d0|bus|BUS[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[7]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|mar|mar_reg|Data_Out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[7]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|mar|mar_reg|Data_Out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N30
fiftyfivenm_lcell_comb \slc|state_controller|WideOr21 (
// Equation(s):
// \slc|state_controller|WideOr21~combout  = (\slc|state_controller|State.S_06~q ) # ((\slc|state_controller|State.S_07~q ) # (\slc|state_controller|State.S_18~q ))

	.dataa(\slc|state_controller|State.S_06~q ),
	.datab(\slc|state_controller|State.S_07~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr21~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr21 .lut_mask = 16'hFFEE;
defparam \slc|state_controller|WideOr21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y4_N15
dffeas \slc|d0|mar|mar_reg|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|mar|mar_reg|Data_Out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N2
fiftyfivenm_lcell_comb \slc|d0|mar|mar_reg|Data_Out[5]~feeder (
// Equation(s):
// \slc|d0|mar|mar_reg|Data_Out[5]~feeder_combout  = \slc|d0|bus|BUS[5]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|bus|BUS[5]~49_combout ),
	.cin(gnd),
	.combout(\slc|d0|mar|mar_reg|Data_Out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[5]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|mar|mar_reg|Data_Out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y4_N3
dffeas \slc|d0|mar|mar_reg|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|mar|mar_reg|Data_Out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N13
dffeas \slc|d0|mar|mar_reg|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N17
dffeas \slc|d0|mar|mar_reg|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[4]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N12
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \slc|memory_subsystem|Equal0~1_combout  = (\slc|d0|mar|mar_reg|Data_Out [7] & (\slc|d0|mar|mar_reg|Data_Out [5] & (\slc|d0|mar|mar_reg|Data_Out [6] & \slc|d0|mar|mar_reg|Data_Out [4])))

	.dataa(\slc|d0|mar|mar_reg|Data_Out [7]),
	.datab(\slc|d0|mar|mar_reg|Data_Out [5]),
	.datac(\slc|d0|mar|mar_reg|Data_Out [6]),
	.datad(\slc|d0|mar|mar_reg|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N26
fiftyfivenm_lcell_comb \slc|d0|mar|mar_reg|Data_Out[1]~feeder (
// Equation(s):
// \slc|d0|mar|mar_reg|Data_Out[1]~feeder_combout  = \slc|d0|bus|BUS[1]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[1]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|mar|mar_reg|Data_Out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[1]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|mar|mar_reg|Data_Out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N27
dffeas \slc|d0|mar|mar_reg|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|mar|mar_reg|Data_Out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N8
fiftyfivenm_lcell_comb \slc|d0|mar|mar_reg|Data_Out[0]~feeder (
// Equation(s):
// \slc|d0|mar|mar_reg|Data_Out[0]~feeder_combout  = \slc|d0|bus|BUS[0]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[0]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|mar|mar_reg|Data_Out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[0]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|mar|mar_reg|Data_Out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N9
dffeas \slc|d0|mar|mar_reg|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|mar|mar_reg|Data_Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y3_N21
dffeas \slc|d0|mar|mar_reg|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[2]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N14
fiftyfivenm_lcell_comb \slc|d0|mar|mar_reg|Data_Out[3]~feeder (
// Equation(s):
// \slc|d0|mar|mar_reg|Data_Out[3]~feeder_combout  = \slc|d0|bus|BUS[3]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[3]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|mar|mar_reg|Data_Out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[3]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|mar|mar_reg|Data_Out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N15
dffeas \slc|d0|mar|mar_reg|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|mar|mar_reg|Data_Out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N20
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \slc|memory_subsystem|Equal0~0_combout  = (\slc|d0|mar|mar_reg|Data_Out [1] & (\slc|d0|mar|mar_reg|Data_Out [0] & (\slc|d0|mar|mar_reg|Data_Out [2] & \slc|d0|mar|mar_reg|Data_Out [3])))

	.dataa(\slc|d0|mar|mar_reg|Data_Out [1]),
	.datab(\slc|d0|mar|mar_reg|Data_Out [0]),
	.datac(\slc|d0|mar|mar_reg|Data_Out [2]),
	.datad(\slc|d0|mar|mar_reg|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N10
fiftyfivenm_lcell_comb \slc|d0|mar|mar_reg|Data_Out[13]~feeder (
// Equation(s):
// \slc|d0|mar|mar_reg|Data_Out[13]~feeder_combout  = \slc|d0|bus|BUS[13]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[13]~89_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|mar|mar_reg|Data_Out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[13]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|mar|mar_reg|Data_Out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N11
dffeas \slc|d0|mar|mar_reg|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|mar|mar_reg|Data_Out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[13] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N22
fiftyfivenm_lcell_comb \slc|d0|mar|mar_reg|Data_Out[15]~feeder (
// Equation(s):
// \slc|d0|mar|mar_reg|Data_Out[15]~feeder_combout  = \slc|d0|bus|BUS[15]~102_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[15]~102_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|mar|mar_reg|Data_Out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[15]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|mar|mar_reg|Data_Out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N23
dffeas \slc|d0|mar|mar_reg|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|mar|mar_reg|Data_Out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[15] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y3_N5
dffeas \slc|d0|mar|mar_reg|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[14]~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[14] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N0
fiftyfivenm_lcell_comb \slc|d0|mar|mar_reg|Data_Out[12]~feeder (
// Equation(s):
// \slc|d0|mar|mar_reg|Data_Out[12]~feeder_combout  = \slc|d0|bus|BUS[12]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[12]~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|mar|mar_reg|Data_Out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[12]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|mar|mar_reg|Data_Out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N1
dffeas \slc|d0|mar|mar_reg|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|mar|mar_reg|Data_Out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[12] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N4
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \slc|memory_subsystem|Equal0~3_combout  = (\slc|d0|mar|mar_reg|Data_Out [13] & (\slc|d0|mar|mar_reg|Data_Out [15] & (\slc|d0|mar|mar_reg|Data_Out [14] & \slc|d0|mar|mar_reg|Data_Out [12])))

	.dataa(\slc|d0|mar|mar_reg|Data_Out [13]),
	.datab(\slc|d0|mar|mar_reg|Data_Out [15]),
	.datac(\slc|d0|mar|mar_reg|Data_Out [14]),
	.datad(\slc|d0|mar|mar_reg|Data_Out [12]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N30
fiftyfivenm_lcell_comb \slc|d0|mar|mar_reg|Data_Out[11]~feeder (
// Equation(s):
// \slc|d0|mar|mar_reg|Data_Out[11]~feeder_combout  = \slc|d0|bus|BUS[11]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[11]~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|mar|mar_reg|Data_Out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[11]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|mar|mar_reg|Data_Out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y5_N31
dffeas \slc|d0|mar|mar_reg|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|mar|mar_reg|Data_Out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[11] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N18
fiftyfivenm_lcell_comb \slc|d0|mar|mar_reg|Data_Out[9]~feeder (
// Equation(s):
// \slc|d0|mar|mar_reg|Data_Out[9]~feeder_combout  = \slc|d0|bus|BUS[9]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[9]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|mar|mar_reg|Data_Out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[9]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|mar|mar_reg|Data_Out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y5_N19
dffeas \slc|d0|mar|mar_reg|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|mar|mar_reg|Data_Out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[9] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N13
dffeas \slc|d0|mar|mar_reg|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[10]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[10] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N30
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[8]~22 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[8]~22_combout  = (\slc|d0|bus|BUS[8]~64_combout  & (((\SW[8]~input_o  & \slc|d0|miomux|MUX_21_OUT[0]~13_combout )) # (!\slc|state_controller|WideOr24~combout ))) # (!\slc|d0|bus|BUS[8]~64_combout  & (((\SW[8]~input_o  & 
// \slc|d0|miomux|MUX_21_OUT[0]~13_combout ))))

	.dataa(\slc|d0|bus|BUS[8]~64_combout ),
	.datab(\slc|state_controller|WideOr24~combout ),
	.datac(\SW[8]~input_o ),
	.datad(\slc|d0|miomux|MUX_21_OUT[0]~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[8]~22 .lut_mask = 16'hF222;
defparam \slc|d0|miomux|MUX_21_OUT[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N31
dffeas \slc|d0|mdr|mdr_reg|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[8]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[8] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y4_N13
dffeas \slc|d0|regfile|reg_3|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|bus|BUS[8]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[8] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N21
dffeas \slc|d0|regfile|reg_2|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[8]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[8] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N25
dffeas \slc|d0|regfile|reg_1|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[8]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[8] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N7
dffeas \slc|d0|regfile|reg_0|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[8]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[8] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N6
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux7~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux7~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|regfile|reg_1|Data_Out 
// [8])) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|reg_0|Data_Out [8])))))

	.dataa(\slc|d0|regfile|reg_1|Data_Out [8]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_0|Data_Out [8]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux7~2 .lut_mask = 16'hEE30;
defparam \slc|d0|regfile|to_ALU_A|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N16
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux7~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux7~3_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|to_ALU_A|Mux7~2_combout  & (\slc|d0|regfile|reg_3|Data_Out [8])) # (!\slc|d0|regfile|to_ALU_A|Mux7~2_combout  & ((\slc|d0|regfile|reg_2|Data_Out 
// [8]))))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|to_ALU_A|Mux7~2_combout ))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datab(\slc|d0|regfile|reg_3|Data_Out [8]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [8]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux7~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux7~3 .lut_mask = 16'hDDA0;
defparam \slc|d0|regfile|to_ALU_A|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y7_N9
dffeas \slc|d0|regfile|reg_7|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[8]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[8] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N16
fiftyfivenm_lcell_comb \slc|d0|regfile|reg_5|Data_Out[8]~feeder (
// Equation(s):
// \slc|d0|regfile|reg_5|Data_Out[8]~feeder_combout  = \slc|d0|bus|BUS[8]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[8]~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|regfile|reg_5|Data_Out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[8]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|regfile|reg_5|Data_Out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y5_N17
dffeas \slc|d0|regfile|reg_5|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|regfile|reg_5|Data_Out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[8] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N5
dffeas \slc|d0|regfile|reg_6|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[8]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[8] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N29
dffeas \slc|d0|regfile|reg_4|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[8]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[8] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N28
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux7~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux7~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|reg_6|Data_Out [8]) # ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|reg_4|Data_Out [8] 
// & !\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|reg_6|Data_Out [8]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_4|Data_Out [8]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux7~0 .lut_mask = 16'hCCB8;
defparam \slc|d0|regfile|to_ALU_A|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N10
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux7~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux7~1_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux7~0_combout  & (\slc|d0|regfile|reg_7|Data_Out [8])) # (!\slc|d0|regfile|to_ALU_A|Mux7~0_combout  & ((\slc|d0|regfile|reg_5|Data_Out 
// [8]))))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|regfile|to_ALU_A|Mux7~0_combout ))))

	.dataa(\slc|d0|regfile|reg_7|Data_Out [8]),
	.datab(\slc|d0|regfile|reg_5|Data_Out [8]),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux7~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux7~1 .lut_mask = 16'hAFC0;
defparam \slc|d0|regfile|to_ALU_A|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N2
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux7~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux7~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux7~1_combout ))) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux7~3_combout ))

	.dataa(gnd),
	.datab(\slc|d0|regfile|to_ALU_A|Mux7~3_combout ),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux7~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux7~4 .lut_mask = 16'hFC0C;
defparam \slc|d0|regfile|to_ALU_A|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N22
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[8]~50 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[8]~50_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|regfile|reg_1|Data_Out [8]) # (\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|regfile|reg_0|Data_Out [8] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [1]))))

	.dataa(\slc|d0|regfile|reg_0|Data_Out [8]),
	.datab(\slc|d0|regfile|reg_1|Data_Out [8]),
	.datac(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[8]~50 .lut_mask = 16'hF0CA;
defparam \slc|d0|addr_adder|ALU_B[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N20
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[8]~51 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[8]~51_combout  = (\slc|d0|addr_adder|ALU_B[8]~50_combout  & (((\slc|d0|regfile|reg_3|Data_Out [8])) # (!\slc|d0|ir|ir_reg|Data_Out [1]))) # (!\slc|d0|addr_adder|ALU_B[8]~50_combout  & (\slc|d0|ir|ir_reg|Data_Out [1] & 
// (\slc|d0|regfile|reg_2|Data_Out [8])))

	.dataa(\slc|d0|addr_adder|ALU_B[8]~50_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [8]),
	.datad(\slc|d0|regfile|reg_3|Data_Out [8]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[8]~51 .lut_mask = 16'hEA62;
defparam \slc|d0|addr_adder|ALU_B[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N4
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[8]~48 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[8]~48_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|ir|ir_reg|Data_Out [1])) # (!\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_6|Data_Out [8])) # (!\slc|d0|ir|ir_reg|Data_Out [1] 
// & ((\slc|d0|regfile|reg_4|Data_Out [8])))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [8]),
	.datad(\slc|d0|regfile|reg_4|Data_Out [8]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[8]~48 .lut_mask = 16'hD9C8;
defparam \slc|d0|addr_adder|ALU_B[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N8
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[8]~49 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[8]~49_combout  = (\slc|d0|addr_adder|ALU_B[8]~48_combout  & (((\slc|d0|regfile|reg_7|Data_Out [8])) # (!\slc|d0|ir|ir_reg|Data_Out [0]))) # (!\slc|d0|addr_adder|ALU_B[8]~48_combout  & (\slc|d0|ir|ir_reg|Data_Out [0] & 
// ((\slc|d0|regfile|reg_5|Data_Out [8]))))

	.dataa(\slc|d0|addr_adder|ALU_B[8]~48_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_7|Data_Out [8]),
	.datad(\slc|d0|regfile|reg_5|Data_Out [8]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[8]~49 .lut_mask = 16'hE6A2;
defparam \slc|d0|addr_adder|ALU_B[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N10
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[8]~52 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[8]~52_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[8]~49_combout ))) # (!\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[8]~51_combout ))))

	.dataa(\slc|d0|addr_adder|ALU_B[8]~51_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[8]~49_combout ),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[8]~52 .lut_mask = 16'h0C0A;
defparam \slc|d0|addr_adder|ALU_B[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N20
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[8]~53 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[8]~53_combout  = (\slc|d0|addr_adder|ALU_B[8]~52_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|ir|ir_reg|Data_Out [4]))

	.dataa(\slc|d0|addr_adder|ALU_B[8]~52_combout ),
	.datab(gnd),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[8]~53 .lut_mask = 16'hFAAA;
defparam \slc|d0|addr_adder|ALU_B[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N16
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~16 (
// Equation(s):
// \slc|d0|alu|Add0~16_combout  = ((\slc|d0|regfile|to_ALU_A|Mux7~4_combout  $ (\slc|d0|addr_adder|ALU_B[8]~53_combout  $ (!\slc|d0|alu|Add0~15 )))) # (GND)
// \slc|d0|alu|Add0~17  = CARRY((\slc|d0|regfile|to_ALU_A|Mux7~4_combout  & ((\slc|d0|addr_adder|ALU_B[8]~53_combout ) # (!\slc|d0|alu|Add0~15 ))) # (!\slc|d0|regfile|to_ALU_A|Mux7~4_combout  & (\slc|d0|addr_adder|ALU_B[8]~53_combout  & !\slc|d0|alu|Add0~15 
// )))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux7~4_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[8]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~15 ),
	.combout(\slc|d0|alu|Add0~16_combout ),
	.cout(\slc|d0|alu|Add0~17 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~16 .lut_mask = 16'h698E;
defparam \slc|d0|alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N6
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[8]~60 (
// Equation(s):
// \slc|d0|bus|BUS[8]~60_combout  = (!\slc|state_controller|ALUK [0] & ((\slc|state_controller|ALUK [1] & (!\slc|d0|regfile|to_ALU_A|Mux7~4_combout )) # (!\slc|state_controller|ALUK [1] & ((\slc|d0|alu|Add0~16_combout )))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux7~4_combout ),
	.datab(\slc|d0|alu|Add0~16_combout ),
	.datac(\slc|state_controller|ALUK [1]),
	.datad(\slc|state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[8]~60 .lut_mask = 16'h005C;
defparam \slc|d0|bus|BUS[8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N16
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[8]~61 (
// Equation(s):
// \slc|d0|bus|BUS[8]~61_combout  = (\slc|state_controller|ALUK [1]) # ((\slc|d0|addr_adder|ALU_B[8]~52_combout ) # ((\slc|d0|ir|ir_reg|Data_Out [4] & \slc|state_controller|SR2MUX~0_combout )))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [4]),
	.datab(\slc|state_controller|ALUK [1]),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|addr_adder|ALU_B[8]~52_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[8]~61 .lut_mask = 16'hFFEC;
defparam \slc|d0|bus|BUS[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N18
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[8]~62 (
// Equation(s):
// \slc|d0|bus|BUS[8]~62_combout  = (\slc|d0|bus|BUS[8]~60_combout ) # ((\slc|state_controller|ALUK [0] & (\slc|d0|regfile|to_ALU_A|Mux7~4_combout  & \slc|d0|bus|BUS[8]~61_combout )))

	.dataa(\slc|d0|bus|BUS[8]~60_combout ),
	.datab(\slc|state_controller|ALUK [0]),
	.datac(\slc|d0|regfile|to_ALU_A|Mux7~4_combout ),
	.datad(\slc|d0|bus|BUS[8]~61_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[8]~62 .lut_mask = 16'hEAAA;
defparam \slc|d0|bus|BUS[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N7
dffeas \slc|d0|ir|ir_reg|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[8]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[8] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N12
fiftyfivenm_lcell_comb \slc|d0|addr_adder|Mux7~0 (
// Equation(s):
// \slc|d0|addr_adder|Mux7~0_combout  = (\slc|state_controller|ADDR2MUX[1]~0_combout  & (((\slc|d0|ir|ir_reg|Data_Out [5] & \slc|state_controller|WideOr31~combout )))) # (!\slc|state_controller|ADDR2MUX[1]~0_combout  & (\slc|d0|ir|ir_reg|Data_Out [8]))

	.dataa(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [8]),
	.datac(\slc|d0|ir|ir_reg|Data_Out [5]),
	.datad(\slc|state_controller|WideOr31~combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|Mux7~0 .lut_mask = 16'hE444;
defparam \slc|d0|addr_adder|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N4
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[8]~11 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[8]~11_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|pc|pc_reg|Data_Out [8])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux7~4_combout )))

	.dataa(\slc|state_controller|WideOr27~0_combout ),
	.datab(gnd),
	.datac(\slc|d0|pc|pc_reg|Data_Out [8]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux7~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[8]~11 .lut_mask = 16'hF5A0;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N16
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[8]~16 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[8]~16_combout  = ((\slc|d0|addr_adder|Mux7~0_combout  $ (\slc|d0|addr_adder|ADDR1MUX_OUT[8]~11_combout  $ (!\slc|d0|addr_adder|MARMUX[7]~15 )))) # (GND)
// \slc|d0|addr_adder|MARMUX[8]~17  = CARRY((\slc|d0|addr_adder|Mux7~0_combout  & ((\slc|d0|addr_adder|ADDR1MUX_OUT[8]~11_combout ) # (!\slc|d0|addr_adder|MARMUX[7]~15 ))) # (!\slc|d0|addr_adder|Mux7~0_combout  & 
// (\slc|d0|addr_adder|ADDR1MUX_OUT[8]~11_combout  & !\slc|d0|addr_adder|MARMUX[7]~15 )))

	.dataa(\slc|d0|addr_adder|Mux7~0_combout ),
	.datab(\slc|d0|addr_adder|ADDR1MUX_OUT[8]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[7]~15 ),
	.combout(\slc|d0|addr_adder|MARMUX[8]~16_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[8]~17 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[8]~16 .lut_mask = 16'h698E;
defparam \slc|d0|addr_adder|MARMUX[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N10
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[8]~63 (
// Equation(s):
// \slc|d0|bus|BUS[8]~63_combout  = (\slc|d0|bus|BUS[8]~19_combout  & (((\slc|d0|bus|BUS[8]~17_combout )))) # (!\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|bus|BUS[8]~17_combout  & ((\slc|d0|addr_adder|MARMUX[8]~16_combout ))) # 
// (!\slc|d0|bus|BUS[8]~17_combout  & (\slc|d0|bus|BUS[8]~62_combout ))))

	.dataa(\slc|d0|bus|BUS[8]~19_combout ),
	.datab(\slc|d0|bus|BUS[8]~62_combout ),
	.datac(\slc|d0|addr_adder|MARMUX[8]~16_combout ),
	.datad(\slc|d0|bus|BUS[8]~17_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[8]~63_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[8]~63 .lut_mask = 16'hFA44;
defparam \slc|d0|bus|BUS[8]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N12
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[8]~64 (
// Equation(s):
// \slc|d0|bus|BUS[8]~64_combout  = (\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|bus|BUS[8]~63_combout  & (\slc|d0|mdr|mdr_reg|Data_Out [8])) # (!\slc|d0|bus|BUS[8]~63_combout  & ((\slc|d0|pc|pc_reg|Data_Out [8]))))) # (!\slc|d0|bus|BUS[8]~19_combout  & 
// (((\slc|d0|bus|BUS[8]~63_combout ))))

	.dataa(\slc|d0|mdr|mdr_reg|Data_Out [8]),
	.datab(\slc|d0|bus|BUS[8]~19_combout ),
	.datac(\slc|d0|bus|BUS[8]~63_combout ),
	.datad(\slc|d0|pc|pc_reg|Data_Out [8]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[8]~64_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[8]~64 .lut_mask = 16'hBCB0;
defparam \slc|d0|bus|BUS[8]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y5_N25
dffeas \slc|d0|mar|mar_reg|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[8]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|WideOr21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mar|mar_reg|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mar|mar_reg|Data_Out[8] .is_wysiwyg = "true";
defparam \slc|d0|mar|mar_reg|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N12
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \slc|memory_subsystem|Equal0~2_combout  = (\slc|d0|mar|mar_reg|Data_Out [11] & (\slc|d0|mar|mar_reg|Data_Out [9] & (\slc|d0|mar|mar_reg|Data_Out [10] & \slc|d0|mar|mar_reg|Data_Out [8])))

	.dataa(\slc|d0|mar|mar_reg|Data_Out [11]),
	.datab(\slc|d0|mar|mar_reg|Data_Out [9]),
	.datac(\slc|d0|mar|mar_reg|Data_Out [10]),
	.datad(\slc|d0|mar|mar_reg|Data_Out [8]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N2
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \slc|memory_subsystem|Equal0~4_combout  = (\slc|memory_subsystem|Equal0~1_combout  & (\slc|memory_subsystem|Equal0~0_combout  & (\slc|memory_subsystem|Equal0~3_combout  & \slc|memory_subsystem|Equal0~2_combout )))

	.dataa(\slc|memory_subsystem|Equal0~1_combout ),
	.datab(\slc|memory_subsystem|Equal0~0_combout ),
	.datac(\slc|memory_subsystem|Equal0~3_combout ),
	.datad(\slc|memory_subsystem|Equal0~2_combout ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N12
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[0]~13 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[0]~13_combout  = (\slc|d0|miomux|MUX_21_OUT[0]~12_combout  & (\slc|memory_subsystem|Equal0~4_combout  & \slc|state_controller|WideOr24~combout ))

	.dataa(\slc|d0|miomux|MUX_21_OUT[0]~12_combout ),
	.datab(gnd),
	.datac(\slc|memory_subsystem|Equal0~4_combout ),
	.datad(\slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[0]~13 .lut_mask = 16'hA000;
defparam \slc|d0|miomux|MUX_21_OUT[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N16
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[0]~14 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[0]~14_combout  = (\slc|d0|bus|BUS[0]~24_combout  & (((\SW[0]~input_o  & \slc|d0|miomux|MUX_21_OUT[0]~13_combout )) # (!\slc|state_controller|WideOr24~combout ))) # (!\slc|d0|bus|BUS[0]~24_combout  & (((\SW[0]~input_o  & 
// \slc|d0|miomux|MUX_21_OUT[0]~13_combout ))))

	.dataa(\slc|d0|bus|BUS[0]~24_combout ),
	.datab(\slc|state_controller|WideOr24~combout ),
	.datac(\SW[0]~input_o ),
	.datad(\slc|d0|miomux|MUX_21_OUT[0]~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[0]~14 .lut_mask = 16'hF222;
defparam \slc|d0|miomux|MUX_21_OUT[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N17
dffeas \slc|d0|mdr|mdr_reg|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[0]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[0]~6 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[0]~6_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[0]~1_combout )) # (!\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[0]~3_combout )))))

	.dataa(\slc|d0|addr_adder|ALU_B[0]~1_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [2]),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|addr_adder|ALU_B[0]~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[0]~6 .lut_mask = 16'h0B08;
defparam \slc|d0|addr_adder|ALU_B[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N26
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[0]~21 (
// Equation(s):
// \slc|d0|bus|BUS[0]~21_combout  = (\slc|state_controller|ALUK [1]) # ((\slc|d0|addr_adder|ALU_B[0]~6_combout ) # ((\slc|d0|ir|ir_reg|Data_Out [0] & \slc|state_controller|SR2MUX~0_combout )))

	.dataa(\slc|state_controller|ALUK [1]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|addr_adder|ALU_B[0]~6_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[0]~21 .lut_mask = 16'hFFEA;
defparam \slc|d0|bus|BUS[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N14
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[0]~20 (
// Equation(s):
// \slc|d0|bus|BUS[0]~20_combout  = (!\slc|state_controller|ALUK [0] & ((\slc|state_controller|ALUK [1] & ((!\slc|d0|regfile|to_ALU_A|Mux15~4_combout ))) # (!\slc|state_controller|ALUK [1] & (\slc|d0|alu|Add0~0_combout ))))

	.dataa(\slc|d0|alu|Add0~0_combout ),
	.datab(\slc|state_controller|ALUK [1]),
	.datac(\slc|state_controller|ALUK [0]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux15~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[0]~20 .lut_mask = 16'h020E;
defparam \slc|d0|bus|BUS[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N28
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[0]~22 (
// Equation(s):
// \slc|d0|bus|BUS[0]~22_combout  = (\slc|d0|bus|BUS[0]~20_combout ) # ((\slc|d0|regfile|to_ALU_A|Mux15~4_combout  & (\slc|state_controller|ALUK [0] & \slc|d0|bus|BUS[0]~21_combout )))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux15~4_combout ),
	.datab(\slc|state_controller|ALUK [0]),
	.datac(\slc|d0|bus|BUS[0]~21_combout ),
	.datad(\slc|d0|bus|BUS[0]~20_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[0]~22 .lut_mask = 16'hFF80;
defparam \slc|d0|bus|BUS[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N22
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[0]~23 (
// Equation(s):
// \slc|d0|bus|BUS[0]~23_combout  = (\slc|d0|bus|BUS[8]~19_combout  & (((\slc|d0|bus|BUS[8]~17_combout )))) # (!\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|bus|BUS[8]~17_combout  & ((\slc|d0|addr_adder|MARMUX[0]~0_combout ))) # (!\slc|d0|bus|BUS[8]~17_combout 
//  & (\slc|d0|bus|BUS[0]~22_combout ))))

	.dataa(\slc|d0|bus|BUS[8]~19_combout ),
	.datab(\slc|d0|bus|BUS[0]~22_combout ),
	.datac(\slc|d0|bus|BUS[8]~17_combout ),
	.datad(\slc|d0|addr_adder|MARMUX[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[0]~23 .lut_mask = 16'hF4A4;
defparam \slc|d0|bus|BUS[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N10
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[0]~24 (
// Equation(s):
// \slc|d0|bus|BUS[0]~24_combout  = (\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|bus|BUS[0]~23_combout  & ((\slc|d0|mdr|mdr_reg|Data_Out [0]))) # (!\slc|d0|bus|BUS[0]~23_combout  & (\slc|d0|pc|pc_reg|Data_Out [0])))) # (!\slc|d0|bus|BUS[8]~19_combout  & 
// (((\slc|d0|bus|BUS[0]~23_combout ))))

	.dataa(\slc|d0|pc|pc_reg|Data_Out [0]),
	.datab(\slc|d0|mdr|mdr_reg|Data_Out [0]),
	.datac(\slc|d0|bus|BUS[8]~19_combout ),
	.datad(\slc|d0|bus|BUS[0]~23_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[0]~24 .lut_mask = 16'hCFA0;
defparam \slc|d0|bus|BUS[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y5_N17
dffeas \slc|d0|ir|ir_reg|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N31
dffeas \slc|d0|regfile|reg_1|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[10]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[10] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N19
dffeas \slc|d0|regfile|reg_0|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[10]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[10] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N30
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[10]~62 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[10]~62_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|ir|ir_reg|Data_Out [1]) # ((\slc|d0|regfile|reg_1|Data_Out [10])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (!\slc|d0|ir|ir_reg|Data_Out [1] & 
// ((\slc|d0|regfile|reg_0|Data_Out [10]))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_1|Data_Out [10]),
	.datad(\slc|d0|regfile|reg_0|Data_Out [10]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[10]~62 .lut_mask = 16'hB9A8;
defparam \slc|d0|addr_adder|ALU_B[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y5_N9
dffeas \slc|d0|regfile|reg_2|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[10]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[10] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N9
dffeas \slc|d0|regfile|reg_3|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|bus|BUS[10]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[10] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N8
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[10]~63 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[10]~63_combout  = (\slc|d0|addr_adder|ALU_B[10]~62_combout  & (((\slc|d0|regfile|reg_3|Data_Out [10])) # (!\slc|d0|ir|ir_reg|Data_Out [1]))) # (!\slc|d0|addr_adder|ALU_B[10]~62_combout  & (\slc|d0|ir|ir_reg|Data_Out [1] & 
// (\slc|d0|regfile|reg_2|Data_Out [10])))

	.dataa(\slc|d0|addr_adder|ALU_B[10]~62_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [10]),
	.datad(\slc|d0|regfile|reg_3|Data_Out [10]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[10]~63 .lut_mask = 16'hEA62;
defparam \slc|d0|addr_adder|ALU_B[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y5_N23
dffeas \slc|d0|regfile|reg_5|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[10]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[10] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N26
fiftyfivenm_lcell_comb \slc|d0|regfile|reg_7|Data_Out[10]~feeder (
// Equation(s):
// \slc|d0|regfile|reg_7|Data_Out[10]~feeder_combout  = \slc|d0|bus|BUS[10]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[10]~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|regfile|reg_7|Data_Out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[10]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|regfile|reg_7|Data_Out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y7_N27
dffeas \slc|d0|regfile|reg_7|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|regfile|reg_7|Data_Out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[10] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N1
dffeas \slc|d0|regfile|reg_6|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[10]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[10] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N19
dffeas \slc|d0|regfile|reg_4|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[10]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[10] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N0
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[10]~60 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[10]~60_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|ir|ir_reg|Data_Out [1])) # (!\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_6|Data_Out [10])) # (!\slc|d0|ir|ir_reg|Data_Out 
// [1] & ((\slc|d0|regfile|reg_4|Data_Out [10])))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [10]),
	.datad(\slc|d0|regfile|reg_4|Data_Out [10]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[10]~60 .lut_mask = 16'hD9C8;
defparam \slc|d0|addr_adder|ALU_B[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N4
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[10]~61 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[10]~61_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[10]~60_combout  & ((\slc|d0|regfile|reg_7|Data_Out [10]))) # (!\slc|d0|addr_adder|ALU_B[10]~60_combout  & (\slc|d0|regfile|reg_5|Data_Out [10])))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|addr_adder|ALU_B[10]~60_combout ))))

	.dataa(\slc|d0|regfile|reg_5|Data_Out [10]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_7|Data_Out [10]),
	.datad(\slc|d0|addr_adder|ALU_B[10]~60_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[10]~61 .lut_mask = 16'hF388;
defparam \slc|d0|addr_adder|ALU_B[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N12
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[10]~64 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[10]~64_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[10]~61_combout ))) # (!\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[10]~63_combout ))))

	.dataa(\slc|d0|addr_adder|ALU_B[10]~63_combout ),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [2]),
	.datad(\slc|d0|addr_adder|ALU_B[10]~61_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[10]~64 .lut_mask = 16'h3202;
defparam \slc|d0|addr_adder|ALU_B[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[10]~65 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[10]~65_combout  = (\slc|d0|addr_adder|ALU_B[10]~64_combout ) # ((\slc|d0|ir|ir_reg|Data_Out [4] & \slc|state_controller|SR2MUX~0_combout ))

	.dataa(\slc|d0|addr_adder|ALU_B[10]~64_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [4]),
	.datac(gnd),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[10]~65 .lut_mask = 16'hEEAA;
defparam \slc|d0|addr_adder|ALU_B[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N18
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux5~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux5~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|reg_6|Data_Out [10]) # ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|reg_4|Data_Out 
// [10] & !\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|reg_6|Data_Out [10]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_4|Data_Out [10]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux5~0 .lut_mask = 16'hCCB8;
defparam \slc|d0|regfile|to_ALU_A|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N22
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux5~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux5~1_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux5~0_combout  & (\slc|d0|regfile|reg_7|Data_Out [10])) # (!\slc|d0|regfile|to_ALU_A|Mux5~0_combout  & ((\slc|d0|regfile|reg_5|Data_Out 
// [10]))))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|regfile|to_ALU_A|Mux5~0_combout ))))

	.dataa(\slc|d0|regfile|reg_7|Data_Out [10]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_5|Data_Out [10]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux5~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux5~1 .lut_mask = 16'hBBC0;
defparam \slc|d0|regfile|to_ALU_A|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N18
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux5~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux5~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|regfile|reg_1|Data_Out 
// [10])) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|reg_0|Data_Out [10])))))

	.dataa(\slc|d0|regfile|reg_1|Data_Out [10]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_0|Data_Out [10]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux5~2 .lut_mask = 16'hEE30;
defparam \slc|d0|regfile|to_ALU_A|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N28
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux5~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux5~3_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|to_ALU_A|Mux5~2_combout  & ((\slc|d0|regfile|reg_3|Data_Out [10]))) # (!\slc|d0|regfile|to_ALU_A|Mux5~2_combout  & (\slc|d0|regfile|reg_2|Data_Out 
// [10])))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|to_ALU_A|Mux5~2_combout ))))

	.dataa(\slc|d0|regfile|reg_2|Data_Out [10]),
	.datab(\slc|d0|regfile|reg_3|Data_Out [10]),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux5~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux5~3 .lut_mask = 16'hCFA0;
defparam \slc|d0|regfile|to_ALU_A|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N0
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux5~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux5~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux5~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux5~3_combout )))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux5~1_combout ),
	.datab(gnd),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux5~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux5~4 .lut_mask = 16'hAFA0;
defparam \slc|d0|regfile|to_ALU_A|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y5_N15
dffeas \slc|d0|regfile|reg_6|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[9]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[9] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N15
dffeas \slc|d0|regfile|reg_4|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[9]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[9] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N14
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux6~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux6~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|reg_6|Data_Out [9]) # ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|reg_4|Data_Out [9] 
// & !\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|reg_6|Data_Out [9]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_4|Data_Out [9]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux6~0 .lut_mask = 16'hCCB8;
defparam \slc|d0|regfile|to_ALU_A|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y5_N25
dffeas \slc|d0|regfile|reg_7|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[9]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[9] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N21
dffeas \slc|d0|regfile|reg_5|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[9]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[9] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N24
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux6~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux6~1_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux6~0_combout  & (\slc|d0|regfile|reg_7|Data_Out [9])) # (!\slc|d0|regfile|to_ALU_A|Mux6~0_combout  & ((\slc|d0|regfile|reg_5|Data_Out 
// [9]))))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|regfile|to_ALU_A|Mux6~0_combout ))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux6~0_combout ),
	.datac(\slc|d0|regfile|reg_7|Data_Out [9]),
	.datad(\slc|d0|regfile|reg_5|Data_Out [9]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux6~1 .lut_mask = 16'hE6C4;
defparam \slc|d0|regfile|to_ALU_A|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N13
dffeas \slc|d0|regfile|reg_1|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[9]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[9] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N27
dffeas \slc|d0|regfile|reg_0|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[9]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[9] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N26
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux6~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux6~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|reg_1|Data_Out [9]) # ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|regfile|reg_0|Data_Out [9] 
// & !\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datab(\slc|d0|regfile|reg_1|Data_Out [9]),
	.datac(\slc|d0|regfile|reg_0|Data_Out [9]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux6~2 .lut_mask = 16'hAAD8;
defparam \slc|d0|regfile|to_ALU_A|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y7_N7
dffeas \slc|d0|regfile|reg_3|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|bus|BUS[9]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[9] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N25
dffeas \slc|d0|regfile|reg_2|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[9]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[9] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N24
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux6~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux6~3_combout  = (\slc|d0|regfile|to_ALU_A|Mux6~2_combout  & ((\slc|d0|regfile|reg_3|Data_Out [9]) # ((!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux6~2_combout  & (((\slc|d0|regfile|reg_2|Data_Out 
// [9] & \slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux6~2_combout ),
	.datab(\slc|d0|regfile|reg_3|Data_Out [9]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [9]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux6~3 .lut_mask = 16'hD8AA;
defparam \slc|d0|regfile|to_ALU_A|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N12
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux6~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux6~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux6~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux6~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|regfile|to_ALU_A|Mux6~1_combout ),
	.datac(\slc|d0|regfile|to_ALU_A|Mux6~3_combout ),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux6~4 .lut_mask = 16'hCCF0;
defparam \slc|d0|regfile|to_ALU_A|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N14
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[9]~54 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[9]~54_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|regfile|reg_6|Data_Out [9]) # (\slc|d0|ir|ir_reg|Data_Out [0])))) # (!\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_4|Data_Out [9] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [0]))))

	.dataa(\slc|d0|regfile|reg_4|Data_Out [9]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [9]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[9]~54 .lut_mask = 16'hCCE2;
defparam \slc|d0|addr_adder|ALU_B[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N20
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[9]~55 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[9]~55_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[9]~54_combout  & (\slc|d0|regfile|reg_7|Data_Out [9])) # (!\slc|d0|addr_adder|ALU_B[9]~54_combout  & ((\slc|d0|regfile|reg_5|Data_Out [9]))))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|addr_adder|ALU_B[9]~54_combout ))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_7|Data_Out [9]),
	.datac(\slc|d0|regfile|reg_5|Data_Out [9]),
	.datad(\slc|d0|addr_adder|ALU_B[9]~54_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[9]~55 .lut_mask = 16'hDDA0;
defparam \slc|d0|addr_adder|ALU_B[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N12
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[9]~56 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[9]~56_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|ir|ir_reg|Data_Out [1]) # ((\slc|d0|regfile|reg_1|Data_Out [9])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (!\slc|d0|ir|ir_reg|Data_Out [1] & 
// ((\slc|d0|regfile|reg_0|Data_Out [9]))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_1|Data_Out [9]),
	.datad(\slc|d0|regfile|reg_0|Data_Out [9]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[9]~56 .lut_mask = 16'hB9A8;
defparam \slc|d0|addr_adder|ALU_B[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[9]~57 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[9]~57_combout  = (\slc|d0|addr_adder|ALU_B[9]~56_combout  & (((\slc|d0|regfile|reg_3|Data_Out [9]) # (!\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|addr_adder|ALU_B[9]~56_combout  & (\slc|d0|regfile|reg_2|Data_Out [9] & 
// ((\slc|d0|ir|ir_reg|Data_Out [1]))))

	.dataa(\slc|d0|addr_adder|ALU_B[9]~56_combout ),
	.datab(\slc|d0|regfile|reg_2|Data_Out [9]),
	.datac(\slc|d0|regfile|reg_3|Data_Out [9]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[9]~57 .lut_mask = 16'hE4AA;
defparam \slc|d0|addr_adder|ALU_B[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N10
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[9]~58 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[9]~58_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[9]~55_combout )) # (!\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[9]~57_combout )))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [2]),
	.datab(\slc|d0|addr_adder|ALU_B[9]~55_combout ),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|addr_adder|ALU_B[9]~57_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[9]~58 .lut_mask = 16'h0D08;
defparam \slc|d0|addr_adder|ALU_B[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N20
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[9]~59 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[9]~59_combout  = (\slc|d0|addr_adder|ALU_B[9]~58_combout ) # ((\slc|d0|ir|ir_reg|Data_Out [4] & \slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\slc|d0|ir|ir_reg|Data_Out [4]),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|addr_adder|ALU_B[9]~58_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[9]~59 .lut_mask = 16'hFFC0;
defparam \slc|d0|addr_adder|ALU_B[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N18
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~18 (
// Equation(s):
// \slc|d0|alu|Add0~18_combout  = (\slc|d0|regfile|to_ALU_A|Mux6~4_combout  & ((\slc|d0|addr_adder|ALU_B[9]~59_combout  & (\slc|d0|alu|Add0~17  & VCC)) # (!\slc|d0|addr_adder|ALU_B[9]~59_combout  & (!\slc|d0|alu|Add0~17 )))) # 
// (!\slc|d0|regfile|to_ALU_A|Mux6~4_combout  & ((\slc|d0|addr_adder|ALU_B[9]~59_combout  & (!\slc|d0|alu|Add0~17 )) # (!\slc|d0|addr_adder|ALU_B[9]~59_combout  & ((\slc|d0|alu|Add0~17 ) # (GND)))))
// \slc|d0|alu|Add0~19  = CARRY((\slc|d0|regfile|to_ALU_A|Mux6~4_combout  & (!\slc|d0|addr_adder|ALU_B[9]~59_combout  & !\slc|d0|alu|Add0~17 )) # (!\slc|d0|regfile|to_ALU_A|Mux6~4_combout  & ((!\slc|d0|alu|Add0~17 ) # (!\slc|d0|addr_adder|ALU_B[9]~59_combout 
// ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux6~4_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[9]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~17 ),
	.combout(\slc|d0|alu|Add0~18_combout ),
	.cout(\slc|d0|alu|Add0~19 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~18 .lut_mask = 16'h9617;
defparam \slc|d0|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N20
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~20 (
// Equation(s):
// \slc|d0|alu|Add0~20_combout  = ((\slc|d0|addr_adder|ALU_B[10]~65_combout  $ (\slc|d0|regfile|to_ALU_A|Mux5~4_combout  $ (!\slc|d0|alu|Add0~19 )))) # (GND)
// \slc|d0|alu|Add0~21  = CARRY((\slc|d0|addr_adder|ALU_B[10]~65_combout  & ((\slc|d0|regfile|to_ALU_A|Mux5~4_combout ) # (!\slc|d0|alu|Add0~19 ))) # (!\slc|d0|addr_adder|ALU_B[10]~65_combout  & (\slc|d0|regfile|to_ALU_A|Mux5~4_combout  & 
// !\slc|d0|alu|Add0~19 )))

	.dataa(\slc|d0|addr_adder|ALU_B[10]~65_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~19 ),
	.combout(\slc|d0|alu|Add0~20_combout ),
	.cout(\slc|d0|alu|Add0~21 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~20 .lut_mask = 16'h698E;
defparam \slc|d0|alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N8
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[10]~71 (
// Equation(s):
// \slc|d0|bus|BUS[10]~71_combout  = (\slc|d0|bus|BUS[0]~34_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((!\slc|d0|regfile|to_ALU_A|Mux5~1_combout ))) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (!\slc|d0|regfile|to_ALU_A|Mux5~3_combout ))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux5~3_combout ),
	.datac(\slc|d0|regfile|to_ALU_A|Mux5~1_combout ),
	.datad(\slc|d0|bus|BUS[0]~34_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[10]~71_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[10]~71 .lut_mask = 16'h1B00;
defparam \slc|d0|bus|BUS[10]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N14
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[10]~70 (
// Equation(s):
// \slc|d0|bus|BUS[10]~70_combout  = (\slc|d0|regfile|to_ALU_A|Mux5~4_combout  & (\slc|state_controller|ALUK [0] & ((\slc|d0|addr_adder|ALU_B[10]~65_combout ) # (\slc|state_controller|ALUK [1]))))

	.dataa(\slc|d0|addr_adder|ALU_B[10]~65_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux5~4_combout ),
	.datac(\slc|state_controller|ALUK [0]),
	.datad(\slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[10]~70_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[10]~70 .lut_mask = 16'hC080;
defparam \slc|d0|bus|BUS[10]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N2
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[10]~72 (
// Equation(s):
// \slc|d0|bus|BUS[10]~72_combout  = (\slc|d0|bus|BUS[10]~71_combout ) # ((\slc|d0|bus|BUS[10]~70_combout ) # ((\slc|d0|alu|Add0~20_combout  & \slc|d0|bus|BUS[0]~36_combout )))

	.dataa(\slc|d0|alu|Add0~20_combout ),
	.datab(\slc|d0|bus|BUS[10]~71_combout ),
	.datac(\slc|d0|bus|BUS[10]~70_combout ),
	.datad(\slc|d0|bus|BUS[0]~36_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[10]~72_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[10]~72 .lut_mask = 16'hFEFC;
defparam \slc|d0|bus|BUS[10]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N26
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[10]~13 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[10]~13_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|pc|pc_reg|Data_Out [10])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux5~4_combout )))

	.dataa(gnd),
	.datab(\slc|d0|pc|pc_reg|Data_Out [10]),
	.datac(\slc|state_controller|WideOr27~0_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux5~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[10]~13 .lut_mask = 16'hCFC0;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N14
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[9]~12 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[9]~12_combout  = (\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|pc|pc_reg|Data_Out [9]))) # (!\slc|state_controller|WideOr27~0_combout  & (\slc|d0|regfile|to_ALU_A|Mux6~4_combout ))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux6~4_combout ),
	.datab(gnd),
	.datac(\slc|d0|pc|pc_reg|Data_Out [9]),
	.datad(\slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[9]~12 .lut_mask = 16'hF0AA;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N18
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[9]~18 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[9]~18_combout  = (\slc|d0|addr_adder|Mux6~1_combout  & ((\slc|d0|addr_adder|ADDR1MUX_OUT[9]~12_combout  & (\slc|d0|addr_adder|MARMUX[8]~17  & VCC)) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[9]~12_combout  & 
// (!\slc|d0|addr_adder|MARMUX[8]~17 )))) # (!\slc|d0|addr_adder|Mux6~1_combout  & ((\slc|d0|addr_adder|ADDR1MUX_OUT[9]~12_combout  & (!\slc|d0|addr_adder|MARMUX[8]~17 )) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[9]~12_combout  & ((\slc|d0|addr_adder|MARMUX[8]~17 
// ) # (GND)))))
// \slc|d0|addr_adder|MARMUX[9]~19  = CARRY((\slc|d0|addr_adder|Mux6~1_combout  & (!\slc|d0|addr_adder|ADDR1MUX_OUT[9]~12_combout  & !\slc|d0|addr_adder|MARMUX[8]~17 )) # (!\slc|d0|addr_adder|Mux6~1_combout  & ((!\slc|d0|addr_adder|MARMUX[8]~17 ) # 
// (!\slc|d0|addr_adder|ADDR1MUX_OUT[9]~12_combout ))))

	.dataa(\slc|d0|addr_adder|Mux6~1_combout ),
	.datab(\slc|d0|addr_adder|ADDR1MUX_OUT[9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[8]~17 ),
	.combout(\slc|d0|addr_adder|MARMUX[9]~18_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[9]~19 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[9]~18 .lut_mask = 16'h9617;
defparam \slc|d0|addr_adder|MARMUX[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N20
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[10]~20 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[10]~20_combout  = ((\slc|d0|addr_adder|ADDR1MUX_OUT[10]~13_combout  $ (\slc|d0|addr_adder|Mux0~1_combout  $ (!\slc|d0|addr_adder|MARMUX[9]~19 )))) # (GND)
// \slc|d0|addr_adder|MARMUX[10]~21  = CARRY((\slc|d0|addr_adder|ADDR1MUX_OUT[10]~13_combout  & ((\slc|d0|addr_adder|Mux0~1_combout ) # (!\slc|d0|addr_adder|MARMUX[9]~19 ))) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[10]~13_combout  & 
// (\slc|d0|addr_adder|Mux0~1_combout  & !\slc|d0|addr_adder|MARMUX[9]~19 )))

	.dataa(\slc|d0|addr_adder|ADDR1MUX_OUT[10]~13_combout ),
	.datab(\slc|d0|addr_adder|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[9]~19 ),
	.combout(\slc|d0|addr_adder|MARMUX[10]~20_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[10]~21 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[10]~20 .lut_mask = 16'h698E;
defparam \slc|d0|addr_adder|MARMUX[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N4
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[10]~73 (
// Equation(s):
// \slc|d0|bus|BUS[10]~73_combout  = (\slc|d0|bus|BUS[8]~17_combout  & (((\slc|d0|addr_adder|MARMUX[10]~20_combout ) # (\slc|d0|bus|BUS[8]~19_combout )))) # (!\slc|d0|bus|BUS[8]~17_combout  & (\slc|d0|bus|BUS[10]~72_combout  & 
// ((!\slc|d0|bus|BUS[8]~19_combout ))))

	.dataa(\slc|d0|bus|BUS[8]~17_combout ),
	.datab(\slc|d0|bus|BUS[10]~72_combout ),
	.datac(\slc|d0|addr_adder|MARMUX[10]~20_combout ),
	.datad(\slc|d0|bus|BUS[8]~19_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[10]~73_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[10]~73 .lut_mask = 16'hAAE4;
defparam \slc|d0|bus|BUS[10]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N2
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[10]~24 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[10]~24_combout  = (!\slc|state_controller|State.S_25_2~q  & (!\slc|state_controller|WideOr24~0_combout  & (!\slc|state_controller|State.S_25_1~q  & \slc|d0|bus|BUS[10]~74_combout )))

	.dataa(\slc|state_controller|State.S_25_2~q ),
	.datab(\slc|state_controller|WideOr24~0_combout ),
	.datac(\slc|state_controller|State.S_25_1~q ),
	.datad(\slc|d0|bus|BUS[10]~74_combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[10]~24 .lut_mask = 16'h0100;
defparam \slc|d0|miomux|MUX_21_OUT[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N3
dffeas \slc|d0|mdr|mdr_reg|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[10] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N8
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[10]~74 (
// Equation(s):
// \slc|d0|bus|BUS[10]~74_combout  = (\slc|d0|bus|BUS[10]~73_combout  & (((\slc|d0|mdr|mdr_reg|Data_Out [10])) # (!\slc|d0|bus|BUS[8]~19_combout ))) # (!\slc|d0|bus|BUS[10]~73_combout  & (\slc|d0|bus|BUS[8]~19_combout  & (\slc|d0|pc|pc_reg|Data_Out [10])))

	.dataa(\slc|d0|bus|BUS[10]~73_combout ),
	.datab(\slc|d0|bus|BUS[8]~19_combout ),
	.datac(\slc|d0|pc|pc_reg|Data_Out [10]),
	.datad(\slc|d0|mdr|mdr_reg|Data_Out [10]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[10]~74_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[10]~74 .lut_mask = 16'hEA62;
defparam \slc|d0|bus|BUS[10]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N19
dffeas \slc|d0|ir|ir_reg|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[10]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[10] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N24
fiftyfivenm_lcell_comb \slc|d0|regfile|decoder|DECODER_Out[6]~2 (
// Equation(s):
// \slc|d0|regfile|decoder|DECODER_Out[6]~2_combout  = (\slc|state_controller|State.S_04~q ) # ((\slc|d0|ir|ir_reg|Data_Out [10] & (\slc|d0|ir|ir_reg|Data_Out [11] & \slc|state_controller|WideOr29~0_combout )))

	.dataa(\slc|state_controller|State.S_04~q ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [10]),
	.datac(\slc|d0|ir|ir_reg|Data_Out [11]),
	.datad(\slc|state_controller|WideOr29~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|decoder|DECODER_Out[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|decoder|DECODER_Out[6]~2 .lut_mask = 16'hEAAA;
defparam \slc|d0|regfile|decoder|DECODER_Out[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N28
fiftyfivenm_lcell_comb \slc|d0|regfile|decoder|DECODER_Out[7]~6 (
// Equation(s):
// \slc|d0|regfile|decoder|DECODER_Out[7]~6_combout  = (\slc|d0|regfile|decoder|DECODER_Out[6]~2_combout  & ((\slc|state_controller|State.S_04~q ) # (\slc|d0|ir|ir_reg|Data_Out [9])))

	.dataa(gnd),
	.datab(\slc|d0|regfile|decoder|DECODER_Out[6]~2_combout ),
	.datac(\slc|state_controller|State.S_04~q ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [9]),
	.cin(gnd),
	.combout(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|decoder|DECODER_Out[7]~6 .lut_mask = 16'hCCC0;
defparam \slc|d0|regfile|decoder|DECODER_Out[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y7_N13
dffeas \slc|d0|regfile|reg_7|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[12]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[12] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N21
dffeas \slc|d0|regfile|reg_6|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[12]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[12] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N1
dffeas \slc|d0|regfile|reg_4|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[12]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[12] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N0
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux3~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux3~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|reg_6|Data_Out [12]) # ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|reg_4|Data_Out 
// [12] & !\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|reg_6|Data_Out [12]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_4|Data_Out [12]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux3~0 .lut_mask = 16'hCCB8;
defparam \slc|d0|regfile|to_ALU_A|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y4_N29
dffeas \slc|d0|regfile|reg_5|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[12]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[12] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N28
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux3~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux3~1_combout  = (\slc|d0|regfile|to_ALU_A|Mux3~0_combout  & ((\slc|d0|regfile|reg_7|Data_Out [12]) # ((!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux3~0_combout  & (((\slc|d0|regfile|reg_5|Data_Out 
// [12] & \slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|reg_7|Data_Out [12]),
	.datab(\slc|d0|regfile|to_ALU_A|Mux3~0_combout ),
	.datac(\slc|d0|regfile|reg_5|Data_Out [12]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux3~1 .lut_mask = 16'hB8CC;
defparam \slc|d0|regfile|to_ALU_A|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y4_N27
dffeas \slc|d0|regfile|reg_3|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|bus|BUS[12]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[12] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N25
dffeas \slc|d0|regfile|reg_2|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[12]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[12] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N3
dffeas \slc|d0|regfile|reg_1|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[12]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[12] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N1
dffeas \slc|d0|regfile|reg_0|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[12]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[12] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N26
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux3~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux3~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|regfile|reg_1|Data_Out 
// [12])) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|reg_0|Data_Out [12])))))

	.dataa(\slc|d0|regfile|reg_1|Data_Out [12]),
	.datab(\slc|d0|regfile|reg_0|Data_Out [12]),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux3~2 .lut_mask = 16'hFA0C;
defparam \slc|d0|regfile|to_ALU_A|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N24
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux3~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux3~3_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|to_ALU_A|Mux3~2_combout  & (\slc|d0|regfile|reg_3|Data_Out [12])) # (!\slc|d0|regfile|to_ALU_A|Mux3~2_combout  & ((\slc|d0|regfile|reg_2|Data_Out 
// [12]))))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|to_ALU_A|Mux3~2_combout ))))

	.dataa(\slc|d0|regfile|reg_3|Data_Out [12]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_2|Data_Out [12]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux3~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux3~3 .lut_mask = 16'hBBC0;
defparam \slc|d0|regfile|to_ALU_A|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N28
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux3~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux3~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux3~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux3~3_combout )))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux3~1_combout ),
	.datac(gnd),
	.datad(\slc|d0|regfile|to_ALU_A|Mux3~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux3~4 .lut_mask = 16'hDD88;
defparam \slc|d0|regfile|to_ALU_A|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N16
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[12]~15 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[12]~15_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|pc|pc_reg|Data_Out [12])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux3~4_combout )))

	.dataa(\slc|d0|pc|pc_reg|Data_Out [12]),
	.datab(\slc|state_controller|WideOr27~0_combout ),
	.datac(gnd),
	.datad(\slc|d0|regfile|to_ALU_A|Mux3~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[12]~15 .lut_mask = 16'hBB88;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N22
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[11]~22 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[11]~22_combout  = (\slc|d0|addr_adder|ADDR1MUX_OUT[11]~14_combout  & ((\slc|d0|addr_adder|Mux0~1_combout  & (\slc|d0|addr_adder|MARMUX[10]~21  & VCC)) # (!\slc|d0|addr_adder|Mux0~1_combout  & (!\slc|d0|addr_adder|MARMUX[10]~21 
// )))) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[11]~14_combout  & ((\slc|d0|addr_adder|Mux0~1_combout  & (!\slc|d0|addr_adder|MARMUX[10]~21 )) # (!\slc|d0|addr_adder|Mux0~1_combout  & ((\slc|d0|addr_adder|MARMUX[10]~21 ) # (GND)))))
// \slc|d0|addr_adder|MARMUX[11]~23  = CARRY((\slc|d0|addr_adder|ADDR1MUX_OUT[11]~14_combout  & (!\slc|d0|addr_adder|Mux0~1_combout  & !\slc|d0|addr_adder|MARMUX[10]~21 )) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[11]~14_combout  & 
// ((!\slc|d0|addr_adder|MARMUX[10]~21 ) # (!\slc|d0|addr_adder|Mux0~1_combout ))))

	.dataa(\slc|d0|addr_adder|ADDR1MUX_OUT[11]~14_combout ),
	.datab(\slc|d0|addr_adder|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[10]~21 ),
	.combout(\slc|d0|addr_adder|MARMUX[11]~22_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[11]~23 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[11]~22 .lut_mask = 16'h9617;
defparam \slc|d0|addr_adder|MARMUX[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[12]~24 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[12]~24_combout  = ((\slc|d0|addr_adder|ADDR1MUX_OUT[12]~15_combout  $ (\slc|d0|addr_adder|Mux0~1_combout  $ (!\slc|d0|addr_adder|MARMUX[11]~23 )))) # (GND)
// \slc|d0|addr_adder|MARMUX[12]~25  = CARRY((\slc|d0|addr_adder|ADDR1MUX_OUT[12]~15_combout  & ((\slc|d0|addr_adder|Mux0~1_combout ) # (!\slc|d0|addr_adder|MARMUX[11]~23 ))) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[12]~15_combout  & 
// (\slc|d0|addr_adder|Mux0~1_combout  & !\slc|d0|addr_adder|MARMUX[11]~23 )))

	.dataa(\slc|d0|addr_adder|ADDR1MUX_OUT[12]~15_combout ),
	.datab(\slc|d0|addr_adder|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[11]~23 ),
	.combout(\slc|d0|addr_adder|MARMUX[12]~24_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[12]~25 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[12]~24 .lut_mask = 16'h698E;
defparam \slc|d0|addr_adder|MARMUX[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N2
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[12]~74 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[12]~74_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|ir|ir_reg|Data_Out [1]) # ((\slc|d0|regfile|reg_1|Data_Out [12])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (!\slc|d0|ir|ir_reg|Data_Out [1] & 
// ((\slc|d0|regfile|reg_0|Data_Out [12]))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_1|Data_Out [12]),
	.datad(\slc|d0|regfile|reg_0|Data_Out [12]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[12]~74 .lut_mask = 16'hB9A8;
defparam \slc|d0|addr_adder|ALU_B[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N22
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[12]~75 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[12]~75_combout  = (\slc|d0|addr_adder|ALU_B[12]~74_combout  & ((\slc|d0|regfile|reg_3|Data_Out [12]) # ((!\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|addr_adder|ALU_B[12]~74_combout  & (((\slc|d0|regfile|reg_2|Data_Out [12] & 
// \slc|d0|ir|ir_reg|Data_Out [1]))))

	.dataa(\slc|d0|regfile|reg_3|Data_Out [12]),
	.datab(\slc|d0|regfile|reg_2|Data_Out [12]),
	.datac(\slc|d0|addr_adder|ALU_B[12]~74_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[12]~75 .lut_mask = 16'hACF0;
defparam \slc|d0|addr_adder|ALU_B[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N20
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[12]~72 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[12]~72_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|regfile|reg_6|Data_Out [12]) # (\slc|d0|ir|ir_reg|Data_Out [0])))) # (!\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_4|Data_Out [12] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [0]))))

	.dataa(\slc|d0|regfile|reg_4|Data_Out [12]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [12]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[12]~72 .lut_mask = 16'hCCE2;
defparam \slc|d0|addr_adder|ALU_B[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N12
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[12]~73 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[12]~73_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[12]~72_combout  & ((\slc|d0|regfile|reg_7|Data_Out [12]))) # (!\slc|d0|addr_adder|ALU_B[12]~72_combout  & (\slc|d0|regfile|reg_5|Data_Out [12])))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|addr_adder|ALU_B[12]~72_combout ))))

	.dataa(\slc|d0|regfile|reg_5|Data_Out [12]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_7|Data_Out [12]),
	.datad(\slc|d0|addr_adder|ALU_B[12]~72_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[12]~73 .lut_mask = 16'hF388;
defparam \slc|d0|addr_adder|ALU_B[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N0
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[12]~76 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[12]~76_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[12]~73_combout ))) # (!\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[12]~75_combout ))))

	.dataa(\slc|d0|addr_adder|ALU_B[12]~75_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[12]~73_combout ),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[12]~76 .lut_mask = 16'h0C0A;
defparam \slc|d0|addr_adder|ALU_B[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N2
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[12]~77 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[12]~77_combout  = (\slc|d0|addr_adder|ALU_B[12]~76_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|ir|ir_reg|Data_Out [4]))

	.dataa(gnd),
	.datab(\slc|d0|addr_adder|ALU_B[12]~76_combout ),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[12]~77 .lut_mask = 16'hFCCC;
defparam \slc|d0|addr_adder|ALU_B[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y5_N23
dffeas \slc|d0|regfile|reg_7|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[11]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[11] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N29
dffeas \slc|d0|regfile|reg_5|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[11]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[11] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N13
dffeas \slc|d0|regfile|reg_4|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[11]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[11] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N27
dffeas \slc|d0|regfile|reg_6|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[11]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[11] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N26
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[11]~66 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[11]~66_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|regfile|reg_6|Data_Out [11]) # (\slc|d0|ir|ir_reg|Data_Out [0])))) # (!\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_4|Data_Out [11] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [0]))))

	.dataa(\slc|d0|regfile|reg_4|Data_Out [11]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [11]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[11]~66 .lut_mask = 16'hCCE2;
defparam \slc|d0|addr_adder|ALU_B[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N28
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[11]~67 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[11]~67_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[11]~66_combout  & (\slc|d0|regfile|reg_7|Data_Out [11])) # (!\slc|d0|addr_adder|ALU_B[11]~66_combout  & ((\slc|d0|regfile|reg_5|Data_Out [11]))))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|addr_adder|ALU_B[11]~66_combout ))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_7|Data_Out [11]),
	.datac(\slc|d0|regfile|reg_5|Data_Out [11]),
	.datad(\slc|d0|addr_adder|ALU_B[11]~66_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[11]~67 .lut_mask = 16'hDDA0;
defparam \slc|d0|addr_adder|ALU_B[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y5_N17
dffeas \slc|d0|regfile|reg_0|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[11]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[11] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N1
dffeas \slc|d0|regfile|reg_1|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[11]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[11] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N0
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[11]~68 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[11]~68_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|regfile|reg_1|Data_Out [11]) # (\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|regfile|reg_0|Data_Out [11] & 
// ((!\slc|d0|ir|ir_reg|Data_Out [1]))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|regfile|reg_0|Data_Out [11]),
	.datac(\slc|d0|regfile|reg_1|Data_Out [11]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[11]~68 .lut_mask = 16'hAAE4;
defparam \slc|d0|addr_adder|ALU_B[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N2
fiftyfivenm_lcell_comb \slc|d0|regfile|reg_3|Data_Out[11]~feeder (
// Equation(s):
// \slc|d0|regfile|reg_3|Data_Out[11]~feeder_combout  = \slc|d0|bus|BUS[11]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|bus|BUS[11]~79_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|reg_3|Data_Out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[11]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|regfile|reg_3|Data_Out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y7_N3
dffeas \slc|d0|regfile|reg_3|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|regfile|reg_3|Data_Out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[11] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N30
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[11]~69 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[11]~69_combout  = (\slc|d0|addr_adder|ALU_B[11]~68_combout  & (((\slc|d0|regfile|reg_3|Data_Out [11])) # (!\slc|d0|ir|ir_reg|Data_Out [1]))) # (!\slc|d0|addr_adder|ALU_B[11]~68_combout  & (\slc|d0|ir|ir_reg|Data_Out [1] & 
// (\slc|d0|regfile|reg_2|Data_Out [11])))

	.dataa(\slc|d0|addr_adder|ALU_B[11]~68_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [11]),
	.datad(\slc|d0|regfile|reg_3|Data_Out [11]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[11]~69 .lut_mask = 16'hEA62;
defparam \slc|d0|addr_adder|ALU_B[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N22
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[11]~70 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[11]~70_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[11]~67_combout )) # (!\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[11]~69_combout )))))

	.dataa(\slc|d0|addr_adder|ALU_B[11]~67_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [2]),
	.datac(\slc|d0|addr_adder|ALU_B[11]~69_combout ),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[11]~70 .lut_mask = 16'h00B8;
defparam \slc|d0|addr_adder|ALU_B[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N0
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[11]~71 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[11]~71_combout  = (\slc|d0|addr_adder|ALU_B[11]~70_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|ir|ir_reg|Data_Out [4]))

	.dataa(\slc|d0|addr_adder|ALU_B[11]~70_combout ),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(gnd),
	.datad(\slc|d0|ir|ir_reg|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[11]~71 .lut_mask = 16'hEEAA;
defparam \slc|d0|addr_adder|ALU_B[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N22
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~22 (
// Equation(s):
// \slc|d0|alu|Add0~22_combout  = (\slc|d0|regfile|to_ALU_A|Mux4~4_combout  & ((\slc|d0|addr_adder|ALU_B[11]~71_combout  & (\slc|d0|alu|Add0~21  & VCC)) # (!\slc|d0|addr_adder|ALU_B[11]~71_combout  & (!\slc|d0|alu|Add0~21 )))) # 
// (!\slc|d0|regfile|to_ALU_A|Mux4~4_combout  & ((\slc|d0|addr_adder|ALU_B[11]~71_combout  & (!\slc|d0|alu|Add0~21 )) # (!\slc|d0|addr_adder|ALU_B[11]~71_combout  & ((\slc|d0|alu|Add0~21 ) # (GND)))))
// \slc|d0|alu|Add0~23  = CARRY((\slc|d0|regfile|to_ALU_A|Mux4~4_combout  & (!\slc|d0|addr_adder|ALU_B[11]~71_combout  & !\slc|d0|alu|Add0~21 )) # (!\slc|d0|regfile|to_ALU_A|Mux4~4_combout  & ((!\slc|d0|alu|Add0~21 ) # 
// (!\slc|d0|addr_adder|ALU_B[11]~71_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux4~4_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[11]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~21 ),
	.combout(\slc|d0|alu|Add0~22_combout ),
	.cout(\slc|d0|alu|Add0~23 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~22 .lut_mask = 16'h9617;
defparam \slc|d0|alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N24
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~24 (
// Equation(s):
// \slc|d0|alu|Add0~24_combout  = ((\slc|d0|regfile|to_ALU_A|Mux3~4_combout  $ (\slc|d0|addr_adder|ALU_B[12]~77_combout  $ (!\slc|d0|alu|Add0~23 )))) # (GND)
// \slc|d0|alu|Add0~25  = CARRY((\slc|d0|regfile|to_ALU_A|Mux3~4_combout  & ((\slc|d0|addr_adder|ALU_B[12]~77_combout ) # (!\slc|d0|alu|Add0~23 ))) # (!\slc|d0|regfile|to_ALU_A|Mux3~4_combout  & (\slc|d0|addr_adder|ALU_B[12]~77_combout  & 
// !\slc|d0|alu|Add0~23 )))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux3~4_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[12]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~23 ),
	.combout(\slc|d0|alu|Add0~24_combout ),
	.cout(\slc|d0|alu|Add0~25 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~24 .lut_mask = 16'h698E;
defparam \slc|d0|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N14
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[12]~81 (
// Equation(s):
// \slc|d0|bus|BUS[12]~81_combout  = (\slc|d0|bus|BUS[0]~34_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (!\slc|d0|regfile|to_ALU_A|Mux3~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((!\slc|d0|regfile|to_ALU_A|Mux3~3_combout )))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux3~1_combout ),
	.datac(\slc|d0|bus|BUS[0]~34_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux3~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[12]~81_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[12]~81 .lut_mask = 16'h2070;
defparam \slc|d0|bus|BUS[12]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N12
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[12]~80 (
// Equation(s):
// \slc|d0|bus|BUS[12]~80_combout  = (\slc|state_controller|ALUK [0] & (\slc|d0|regfile|to_ALU_A|Mux3~4_combout  & ((\slc|state_controller|ALUK [1]) # (\slc|d0|addr_adder|ALU_B[12]~77_combout ))))

	.dataa(\slc|state_controller|ALUK [1]),
	.datab(\slc|state_controller|ALUK [0]),
	.datac(\slc|d0|addr_adder|ALU_B[12]~77_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux3~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[12]~80_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[12]~80 .lut_mask = 16'hC800;
defparam \slc|d0|bus|BUS[12]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N8
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[12]~82 (
// Equation(s):
// \slc|d0|bus|BUS[12]~82_combout  = (\slc|d0|bus|BUS[12]~81_combout ) # ((\slc|d0|bus|BUS[12]~80_combout ) # ((\slc|d0|alu|Add0~24_combout  & \slc|d0|bus|BUS[0]~36_combout )))

	.dataa(\slc|d0|alu|Add0~24_combout ),
	.datab(\slc|d0|bus|BUS[12]~81_combout ),
	.datac(\slc|d0|bus|BUS[0]~36_combout ),
	.datad(\slc|d0|bus|BUS[12]~80_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[12]~82_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[12]~82 .lut_mask = 16'hFFEC;
defparam \slc|d0|bus|BUS[12]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N18
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[12]~83 (
// Equation(s):
// \slc|d0|bus|BUS[12]~83_combout  = (\slc|d0|bus|BUS[8]~17_combout  & ((\slc|d0|addr_adder|MARMUX[12]~24_combout ) # ((\slc|d0|bus|BUS[8]~19_combout )))) # (!\slc|d0|bus|BUS[8]~17_combout  & (((\slc|d0|bus|BUS[12]~82_combout  & 
// !\slc|d0|bus|BUS[8]~19_combout ))))

	.dataa(\slc|d0|addr_adder|MARMUX[12]~24_combout ),
	.datab(\slc|d0|bus|BUS[8]~17_combout ),
	.datac(\slc|d0|bus|BUS[12]~82_combout ),
	.datad(\slc|d0|bus|BUS[8]~19_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[12]~83_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[12]~83 .lut_mask = 16'hCCB8;
defparam \slc|d0|bus|BUS[12]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N14
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[12]~26 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[12]~26_combout  = (!\slc|state_controller|State.S_25_2~q  & (!\slc|state_controller|WideOr24~0_combout  & (!\slc|state_controller|State.S_25_1~q  & \slc|d0|bus|BUS[12]~84_combout )))

	.dataa(\slc|state_controller|State.S_25_2~q ),
	.datab(\slc|state_controller|WideOr24~0_combout ),
	.datac(\slc|state_controller|State.S_25_1~q ),
	.datad(\slc|d0|bus|BUS[12]~84_combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[12]~26 .lut_mask = 16'h0100;
defparam \slc|d0|miomux|MUX_21_OUT[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N15
dffeas \slc|d0|mdr|mdr_reg|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[12]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[12] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N26
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[12]~84 (
// Equation(s):
// \slc|d0|bus|BUS[12]~84_combout  = (\slc|d0|bus|BUS[12]~83_combout  & ((\slc|d0|mdr|mdr_reg|Data_Out [12]) # ((!\slc|d0|bus|BUS[8]~19_combout )))) # (!\slc|d0|bus|BUS[12]~83_combout  & (((\slc|d0|pc|pc_reg|Data_Out [12] & \slc|d0|bus|BUS[8]~19_combout ))))

	.dataa(\slc|d0|bus|BUS[12]~83_combout ),
	.datab(\slc|d0|mdr|mdr_reg|Data_Out [12]),
	.datac(\slc|d0|pc|pc_reg|Data_Out [12]),
	.datad(\slc|d0|bus|BUS[8]~19_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[12]~84_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[12]~84 .lut_mask = 16'hD8AA;
defparam \slc|d0|bus|BUS[12]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y5_N9
dffeas \slc|d0|ir|ir_reg|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[12]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[12] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N2
fiftyfivenm_lcell_comb \slc|state_controller|State~39 (
// Equation(s):
// \slc|state_controller|State~39_combout  = (\slc|state_controller|State~38_combout  & !\slc|d0|ir|ir_reg|Data_Out [12])

	.dataa(gnd),
	.datab(\slc|state_controller|State~38_combout ),
	.datac(gnd),
	.datad(\slc|d0|ir|ir_reg|Data_Out [12]),
	.cin(gnd),
	.combout(\slc|state_controller|State~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~39 .lut_mask = 16'h00CC;
defparam \slc|state_controller|State~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N13
dffeas \slc|state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|state_controller|State~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_06 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N24
fiftyfivenm_lcell_comb \slc|state_controller|WideOr31 (
// Equation(s):
// \slc|state_controller|WideOr31~combout  = (\slc|state_controller|State.S_07~q ) # ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_06~q ))

	.dataa(\slc|state_controller|State.S_07~q ),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr31~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr31 .lut_mask = 16'hFFEE;
defparam \slc|state_controller|WideOr31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N8
fiftyfivenm_lcell_comb \slc|d0|addr_adder|Mux6~0 (
// Equation(s):
// \slc|d0|addr_adder|Mux6~0_combout  = (!\slc|state_controller|ADDR2MUX[1]~0_combout  & ((\slc|state_controller|WideOr31~combout  & (\slc|d0|ir|ir_reg|Data_Out [9])) # (!\slc|state_controller|WideOr31~combout  & ((\slc|d0|ir|ir_reg|Data_Out [8])))))

	.dataa(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\slc|state_controller|WideOr31~combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [9]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [8]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|Mux6~0 .lut_mask = 16'h5140;
defparam \slc|d0|addr_adder|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N22
fiftyfivenm_lcell_comb \slc|d0|addr_adder|Mux6~1 (
// Equation(s):
// \slc|d0|addr_adder|Mux6~1_combout  = (\slc|d0|addr_adder|Mux6~0_combout ) # ((\slc|state_controller|ADDR2MUX[1]~0_combout  & (\slc|state_controller|WideOr31~combout  & \slc|d0|ir|ir_reg|Data_Out [5])))

	.dataa(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\slc|state_controller|WideOr31~combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [5]),
	.datad(\slc|d0|addr_adder|Mux6~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|Mux6~1 .lut_mask = 16'hFF80;
defparam \slc|d0|addr_adder|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N8
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[9]~23 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[9]~23_combout  = (\slc|d0|bus|BUS[9]~69_combout  & (((\SW[9]~input_o  & \slc|d0|miomux|MUX_21_OUT[0]~13_combout )) # (!\slc|state_controller|WideOr24~combout ))) # (!\slc|d0|bus|BUS[9]~69_combout  & (((\SW[9]~input_o  & 
// \slc|d0|miomux|MUX_21_OUT[0]~13_combout ))))

	.dataa(\slc|d0|bus|BUS[9]~69_combout ),
	.datab(\slc|state_controller|WideOr24~combout ),
	.datac(\SW[9]~input_o ),
	.datad(\slc|d0|miomux|MUX_21_OUT[0]~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[9]~23 .lut_mask = 16'hF222;
defparam \slc|d0|miomux|MUX_21_OUT[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N9
dffeas \slc|d0|mdr|mdr_reg|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[9] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N28
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[9]~65 (
// Equation(s):
// \slc|d0|bus|BUS[9]~65_combout  = (\slc|d0|regfile|to_ALU_A|Mux6~4_combout  & (\slc|state_controller|ALUK [0] & ((\slc|d0|addr_adder|ALU_B[9]~59_combout ) # (\slc|state_controller|ALUK [1]))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux6~4_combout ),
	.datab(\slc|state_controller|ALUK [0]),
	.datac(\slc|d0|addr_adder|ALU_B[9]~59_combout ),
	.datad(\slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[9]~65_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[9]~65 .lut_mask = 16'h8880;
defparam \slc|d0|bus|BUS[9]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N30
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[9]~66 (
// Equation(s):
// \slc|d0|bus|BUS[9]~66_combout  = (\slc|d0|bus|BUS[0]~34_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((!\slc|d0|regfile|to_ALU_A|Mux6~1_combout ))) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (!\slc|d0|regfile|to_ALU_A|Mux6~3_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux6~3_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux6~1_combout ),
	.datac(\slc|d0|bus|BUS[0]~34_combout ),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[9]~66_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[9]~66 .lut_mask = 16'h3050;
defparam \slc|d0|bus|BUS[9]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N6
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[9]~67 (
// Equation(s):
// \slc|d0|bus|BUS[9]~67_combout  = (\slc|d0|bus|BUS[9]~65_combout ) # ((\slc|d0|bus|BUS[9]~66_combout ) # ((\slc|d0|bus|BUS[0]~36_combout  & \slc|d0|alu|Add0~18_combout )))

	.dataa(\slc|d0|bus|BUS[9]~65_combout ),
	.datab(\slc|d0|bus|BUS[0]~36_combout ),
	.datac(\slc|d0|alu|Add0~18_combout ),
	.datad(\slc|d0|bus|BUS[9]~66_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[9]~67_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[9]~67 .lut_mask = 16'hFFEA;
defparam \slc|d0|bus|BUS[9]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N16
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[9]~68 (
// Equation(s):
// \slc|d0|bus|BUS[9]~68_combout  = (\slc|d0|bus|BUS[8]~17_combout  & (\slc|d0|bus|BUS[8]~19_combout )) # (!\slc|d0|bus|BUS[8]~17_combout  & ((\slc|d0|bus|BUS[8]~19_combout  & (\slc|d0|pc|pc_reg|Data_Out [9])) # (!\slc|d0|bus|BUS[8]~19_combout  & 
// ((\slc|d0|bus|BUS[9]~67_combout )))))

	.dataa(\slc|d0|bus|BUS[8]~17_combout ),
	.datab(\slc|d0|bus|BUS[8]~19_combout ),
	.datac(\slc|d0|pc|pc_reg|Data_Out [9]),
	.datad(\slc|d0|bus|BUS[9]~67_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[9]~68 .lut_mask = 16'hD9C8;
defparam \slc|d0|bus|BUS[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N6
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[9]~69 (
// Equation(s):
// \slc|d0|bus|BUS[9]~69_combout  = (\slc|d0|bus|BUS[8]~17_combout  & ((\slc|d0|bus|BUS[9]~68_combout  & ((\slc|d0|mdr|mdr_reg|Data_Out [9]))) # (!\slc|d0|bus|BUS[9]~68_combout  & (\slc|d0|addr_adder|MARMUX[9]~18_combout )))) # 
// (!\slc|d0|bus|BUS[8]~17_combout  & (((\slc|d0|bus|BUS[9]~68_combout ))))

	.dataa(\slc|d0|addr_adder|MARMUX[9]~18_combout ),
	.datab(\slc|d0|mdr|mdr_reg|Data_Out [9]),
	.datac(\slc|d0|bus|BUS[8]~17_combout ),
	.datad(\slc|d0|bus|BUS[9]~68_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[9]~69_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[9]~69 .lut_mask = 16'hCFA0;
defparam \slc|d0|bus|BUS[9]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N9
dffeas \slc|d0|ir|ir_reg|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[9]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[9] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N8
fiftyfivenm_lcell_comb \slc|d0|regfile|decoder|DECODER_Out[2]~8 (
// Equation(s):
// \slc|d0|regfile|decoder|DECODER_Out[2]~8_combout  = (!\slc|d0|ir|ir_reg|Data_Out [9] & (!\slc|state_controller|State.S_04~q  & \slc|d0|regfile|decoder|DECODER_Out[2]~7_combout ))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [9]),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_04~q ),
	.datad(\slc|d0|regfile|decoder|DECODER_Out[2]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|decoder|DECODER_Out[2]~8 .lut_mask = 16'h0500;
defparam \slc|d0|regfile|decoder|DECODER_Out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y5_N31
dffeas \slc|d0|regfile|reg_2|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[11]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[11] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N16
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux4~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux4~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|regfile|reg_1|Data_Out 
// [11])) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|reg_0|Data_Out [11])))))

	.dataa(\slc|d0|regfile|reg_1|Data_Out [11]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_0|Data_Out [11]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux4~2 .lut_mask = 16'hEE30;
defparam \slc|d0|regfile|to_ALU_A|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N2
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux4~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux4~3_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|to_ALU_A|Mux4~2_combout  & ((\slc|d0|regfile|reg_3|Data_Out [11]))) # (!\slc|d0|regfile|to_ALU_A|Mux4~2_combout  & (\slc|d0|regfile|reg_2|Data_Out 
// [11])))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|to_ALU_A|Mux4~2_combout ))))

	.dataa(\slc|d0|regfile|reg_2|Data_Out [11]),
	.datab(\slc|d0|regfile|reg_3|Data_Out [11]),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux4~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux4~3 .lut_mask = 16'hCFA0;
defparam \slc|d0|regfile|to_ALU_A|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N12
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux4~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux4~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|reg_6|Data_Out [11]) # ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|reg_4|Data_Out 
// [11] & !\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|reg_6|Data_Out [11]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_4|Data_Out [11]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux4~0 .lut_mask = 16'hCCB8;
defparam \slc|d0|regfile|to_ALU_A|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N22
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux4~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux4~1_combout  = (\slc|d0|regfile|to_ALU_A|Mux4~0_combout  & (((\slc|d0|regfile|reg_7|Data_Out [11])) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))) # (!\slc|d0|regfile|to_ALU_A|Mux4~0_combout  & 
// (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|reg_5|Data_Out [11]))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux4~0_combout ),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_7|Data_Out [11]),
	.datad(\slc|d0|regfile|reg_5|Data_Out [11]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux4~1 .lut_mask = 16'hE6A2;
defparam \slc|d0|regfile|to_ALU_A|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N4
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux4~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux4~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux4~1_combout ))) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux4~3_combout ))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux4~3_combout ),
	.datac(gnd),
	.datad(\slc|d0|regfile|to_ALU_A|Mux4~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux4~4 .lut_mask = 16'hEE44;
defparam \slc|d0|regfile|to_ALU_A|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N14
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[11]~14 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[11]~14_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|pc|pc_reg|Data_Out [11])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux4~4_combout )))

	.dataa(gnd),
	.datab(\slc|d0|pc|pc_reg|Data_Out [11]),
	.datac(\slc|d0|regfile|to_ALU_A|Mux4~4_combout ),
	.datad(\slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[11]~14 .lut_mask = 16'hCCF0;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N10
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[11]~76 (
// Equation(s):
// \slc|d0|bus|BUS[11]~76_combout  = (\slc|d0|bus|BUS[0]~34_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (!\slc|d0|regfile|to_ALU_A|Mux4~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((!\slc|d0|regfile|to_ALU_A|Mux4~3_combout )))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux4~1_combout ),
	.datac(\slc|d0|bus|BUS[0]~34_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux4~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[11]~76_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[11]~76 .lut_mask = 16'h2070;
defparam \slc|d0|bus|BUS[11]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N24
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[11]~75 (
// Equation(s):
// \slc|d0|bus|BUS[11]~75_combout  = (\slc|state_controller|ALUK [0] & (\slc|d0|regfile|to_ALU_A|Mux4~4_combout  & ((\slc|d0|addr_adder|ALU_B[11]~71_combout ) # (\slc|state_controller|ALUK [1]))))

	.dataa(\slc|state_controller|ALUK [0]),
	.datab(\slc|d0|addr_adder|ALU_B[11]~71_combout ),
	.datac(\slc|d0|regfile|to_ALU_A|Mux4~4_combout ),
	.datad(\slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[11]~75_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[11]~75 .lut_mask = 16'hA080;
defparam \slc|d0|bus|BUS[11]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N20
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[11]~77 (
// Equation(s):
// \slc|d0|bus|BUS[11]~77_combout  = (\slc|d0|bus|BUS[11]~76_combout ) # ((\slc|d0|bus|BUS[11]~75_combout ) # ((\slc|d0|alu|Add0~22_combout  & \slc|d0|bus|BUS[0]~36_combout )))

	.dataa(\slc|d0|bus|BUS[11]~76_combout ),
	.datab(\slc|d0|bus|BUS[11]~75_combout ),
	.datac(\slc|d0|alu|Add0~22_combout ),
	.datad(\slc|d0|bus|BUS[0]~36_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[11]~77_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[11]~77 .lut_mask = 16'hFEEE;
defparam \slc|d0|bus|BUS[11]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y5_N6
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[11]~78 (
// Equation(s):
// \slc|d0|bus|BUS[11]~78_combout  = (\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|pc|pc_reg|Data_Out [11]) # ((\slc|d0|bus|BUS[8]~17_combout )))) # (!\slc|d0|bus|BUS[8]~19_combout  & (((!\slc|d0|bus|BUS[8]~17_combout  & \slc|d0|bus|BUS[11]~77_combout ))))

	.dataa(\slc|d0|pc|pc_reg|Data_Out [11]),
	.datab(\slc|d0|bus|BUS[8]~19_combout ),
	.datac(\slc|d0|bus|BUS[8]~17_combout ),
	.datad(\slc|d0|bus|BUS[11]~77_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[11]~78_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[11]~78 .lut_mask = 16'hCBC8;
defparam \slc|d0|bus|BUS[11]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N28
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[11]~25 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[11]~25_combout  = (!\slc|state_controller|State.S_25_2~q  & (!\slc|state_controller|WideOr24~0_combout  & (!\slc|state_controller|State.S_25_1~q  & \slc|d0|bus|BUS[11]~79_combout )))

	.dataa(\slc|state_controller|State.S_25_2~q ),
	.datab(\slc|state_controller|WideOr24~0_combout ),
	.datac(\slc|state_controller|State.S_25_1~q ),
	.datad(\slc|d0|bus|BUS[11]~79_combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[11]~25 .lut_mask = 16'h0100;
defparam \slc|d0|miomux|MUX_21_OUT[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N29
dffeas \slc|d0|mdr|mdr_reg|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[11] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N28
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[11]~79 (
// Equation(s):
// \slc|d0|bus|BUS[11]~79_combout  = (\slc|d0|bus|BUS[11]~78_combout  & (((\slc|d0|mdr|mdr_reg|Data_Out [11]) # (!\slc|d0|bus|BUS[8]~17_combout )))) # (!\slc|d0|bus|BUS[11]~78_combout  & (\slc|d0|addr_adder|MARMUX[11]~22_combout  & 
// (\slc|d0|bus|BUS[8]~17_combout )))

	.dataa(\slc|d0|addr_adder|MARMUX[11]~22_combout ),
	.datab(\slc|d0|bus|BUS[11]~78_combout ),
	.datac(\slc|d0|bus|BUS[8]~17_combout ),
	.datad(\slc|d0|mdr|mdr_reg|Data_Out [11]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[11]~79_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[11]~79 .lut_mask = 16'hEC2C;
defparam \slc|d0|bus|BUS[11]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y3_N25
dffeas \slc|d0|ir|ir_reg|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[11]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[11] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N6
fiftyfivenm_lcell_comb \slc|d0|sr1mux|SR1MUX_Out[2]~2 (
// Equation(s):
// \slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  = (\slc|d0|bus|BUS[8]~16_combout  & ((\slc|state_controller|WideOr27~0_combout  & (\slc|d0|ir|ir_reg|Data_Out [11])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [8]))))) # 
// (!\slc|d0|bus|BUS[8]~16_combout  & (((\slc|d0|ir|ir_reg|Data_Out [8]))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [11]),
	.datab(\slc|d0|bus|BUS[8]~16_combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [8]),
	.datad(\slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|sr1mux|SR1MUX_Out[2]~2 .lut_mask = 16'hB8F0;
defparam \slc|d0|sr1mux|SR1MUX_Out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N17
dffeas \slc|d0|regfile|reg_5|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[14]~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[14] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N29
dffeas \slc|d0|regfile|reg_6|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[14]~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[14] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N3
dffeas \slc|d0|regfile|reg_4|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[14]~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[14] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N2
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux1~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux1~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (\slc|d0|regfile|reg_6|Data_Out 
// [14])) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|reg_4|Data_Out [14])))))

	.dataa(\slc|d0|regfile|reg_6|Data_Out [14]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_4|Data_Out [14]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux1~0 .lut_mask = 16'hEE30;
defparam \slc|d0|regfile|to_ALU_A|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y4_N5
dffeas \slc|d0|regfile|reg_7|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[14]~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[14] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N4
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux1~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux1~1_combout  = (\slc|d0|regfile|to_ALU_A|Mux1~0_combout  & (((\slc|d0|regfile|reg_7|Data_Out [14]) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux1~0_combout  & (\slc|d0|regfile|reg_5|Data_Out 
// [14] & ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|reg_5|Data_Out [14]),
	.datab(\slc|d0|regfile|to_ALU_A|Mux1~0_combout ),
	.datac(\slc|d0|regfile|reg_7|Data_Out [14]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux1~1 .lut_mask = 16'hE2CC;
defparam \slc|d0|regfile|to_ALU_A|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y6_N19
dffeas \slc|d0|regfile|reg_1|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[14]~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[14] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N11
dffeas \slc|d0|regfile|reg_0|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[14]~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[14] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N10
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux1~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux1~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|regfile|reg_1|Data_Out 
// [14])) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|reg_0|Data_Out [14])))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datab(\slc|d0|regfile|reg_1|Data_Out [14]),
	.datac(\slc|d0|regfile|reg_0|Data_Out [14]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux1~2 .lut_mask = 16'hEE50;
defparam \slc|d0|regfile|to_ALU_A|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y6_N1
dffeas \slc|d0|regfile|reg_2|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[14]~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[14] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N4
fiftyfivenm_lcell_comb \slc|d0|regfile|reg_3|Data_Out[14]~feeder (
// Equation(s):
// \slc|d0|regfile|reg_3|Data_Out[14]~feeder_combout  = \slc|d0|bus|BUS[14]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[14]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|regfile|reg_3|Data_Out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[14]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|regfile|reg_3|Data_Out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y6_N5
dffeas \slc|d0|regfile|reg_3|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|regfile|reg_3|Data_Out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[14] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N20
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux1~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux1~3_combout  = (\slc|d0|regfile|to_ALU_A|Mux1~2_combout  & (((\slc|d0|regfile|reg_3|Data_Out [14]) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux1~2_combout  & (\slc|d0|regfile|reg_2|Data_Out 
// [14] & ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux1~2_combout ),
	.datab(\slc|d0|regfile|reg_2|Data_Out [14]),
	.datac(\slc|d0|regfile|reg_3|Data_Out [14]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux1~3 .lut_mask = 16'hE4AA;
defparam \slc|d0|regfile|to_ALU_A|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N6
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux1~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux1~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux1~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux1~3_combout )))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datab(gnd),
	.datac(\slc|d0|regfile|to_ALU_A|Mux1~1_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux1~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux1~4 .lut_mask = 16'hF5A0;
defparam \slc|d0|regfile|to_ALU_A|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N28
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[14]~84 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[14]~84_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|ir|ir_reg|Data_Out [1])) # (!\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_6|Data_Out [14])) # (!\slc|d0|ir|ir_reg|Data_Out 
// [1] & ((\slc|d0|regfile|reg_4|Data_Out [14])))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [14]),
	.datad(\slc|d0|regfile|reg_4|Data_Out [14]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[14]~84 .lut_mask = 16'hD9C8;
defparam \slc|d0|addr_adder|ALU_B[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N16
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[14]~85 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[14]~85_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[14]~84_combout  & ((\slc|d0|regfile|reg_7|Data_Out [14]))) # (!\slc|d0|addr_adder|ALU_B[14]~84_combout  & (\slc|d0|regfile|reg_5|Data_Out [14])))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|addr_adder|ALU_B[14]~84_combout ))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|addr_adder|ALU_B[14]~84_combout ),
	.datac(\slc|d0|regfile|reg_5|Data_Out [14]),
	.datad(\slc|d0|regfile|reg_7|Data_Out [14]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[14]~85 .lut_mask = 16'hEC64;
defparam \slc|d0|addr_adder|ALU_B[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N18
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[14]~86 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[14]~86_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|ir|ir_reg|Data_Out [0])))) # (!\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|regfile|reg_1|Data_Out [14]))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|regfile|reg_0|Data_Out [14]))))

	.dataa(\slc|d0|regfile|reg_0|Data_Out [14]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_1|Data_Out [14]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[14]~86 .lut_mask = 16'hFC22;
defparam \slc|d0|addr_adder|ALU_B[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N0
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[14]~87 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[14]~87_combout  = (\slc|d0|addr_adder|ALU_B[14]~86_combout  & ((\slc|d0|regfile|reg_3|Data_Out [14]) # ((!\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|addr_adder|ALU_B[14]~86_combout  & (((\slc|d0|regfile|reg_2|Data_Out [14] & 
// \slc|d0|ir|ir_reg|Data_Out [1]))))

	.dataa(\slc|d0|addr_adder|ALU_B[14]~86_combout ),
	.datab(\slc|d0|regfile|reg_3|Data_Out [14]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [14]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[14]~87 .lut_mask = 16'hD8AA;
defparam \slc|d0|addr_adder|ALU_B[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N22
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[14]~88 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[14]~88_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[14]~85_combout )) # (!\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[14]~87_combout )))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [2]),
	.datab(\slc|d0|addr_adder|ALU_B[14]~85_combout ),
	.datac(\slc|d0|addr_adder|ALU_B[14]~87_combout ),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[14]~88 .lut_mask = 16'h00D8;
defparam \slc|d0|addr_adder|ALU_B[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N2
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[14]~89 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[14]~89_combout  = (\slc|d0|addr_adder|ALU_B[14]~88_combout ) # ((\slc|d0|ir|ir_reg|Data_Out [4] & \slc|state_controller|SR2MUX~0_combout ))

	.dataa(\slc|d0|addr_adder|ALU_B[14]~88_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [4]),
	.datac(gnd),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[14]~89 .lut_mask = 16'hEEAA;
defparam \slc|d0|addr_adder|ALU_B[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N26
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[13]~44 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[13]~44_combout  = (\slc|d0|pc|pc_reg|Data_Out [13] & (!\slc|d0|pc|pc_reg|Data_Out[12]~43 )) # (!\slc|d0|pc|pc_reg|Data_Out [13] & ((\slc|d0|pc|pc_reg|Data_Out[12]~43 ) # (GND)))
// \slc|d0|pc|pc_reg|Data_Out[13]~45  = CARRY((!\slc|d0|pc|pc_reg|Data_Out[12]~43 ) # (!\slc|d0|pc|pc_reg|Data_Out [13]))

	.dataa(\slc|d0|pc|pc_reg|Data_Out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[12]~43 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[13]~44_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[13]~45 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[13]~44 .lut_mask = 16'h5A5F;
defparam \slc|d0|pc|pc_reg|Data_Out[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N28
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[14]~46 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[14]~46_combout  = (\slc|d0|pc|pc_reg|Data_Out [14] & (\slc|d0|pc|pc_reg|Data_Out[13]~45  $ (GND))) # (!\slc|d0|pc|pc_reg|Data_Out [14] & (!\slc|d0|pc|pc_reg|Data_Out[13]~45  & VCC))
// \slc|d0|pc|pc_reg|Data_Out[14]~47  = CARRY((\slc|d0|pc|pc_reg|Data_Out [14] & !\slc|d0|pc|pc_reg|Data_Out[13]~45 ))

	.dataa(gnd),
	.datab(\slc|d0|pc|pc_reg|Data_Out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[13]~45 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[14]~46_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[14]~47 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[14]~46 .lut_mask = 16'hC30C;
defparam \slc|d0|pc|pc_reg|Data_Out[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N30
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[14]~17 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[14]~17_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|pc|pc_reg|Data_Out [14])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux1~4_combout )))

	.dataa(\slc|state_controller|WideOr27~0_combout ),
	.datab(gnd),
	.datac(\slc|d0|pc|pc_reg|Data_Out [14]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux1~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[14]~17 .lut_mask = 16'hF5A0;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y5_N23
dffeas \slc|d0|regfile|reg_6|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[13]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[13] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N27
dffeas \slc|d0|regfile|reg_4|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[13]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[13] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N26
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux2~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux2~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|reg_6|Data_Out [13]) # ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|reg_4|Data_Out 
// [13] & !\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|reg_6|Data_Out [13]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_4|Data_Out [13]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux2~0 .lut_mask = 16'hCCB8;
defparam \slc|d0|regfile|to_ALU_A|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y5_N21
dffeas \slc|d0|regfile|reg_7|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[13]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[13] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N12
fiftyfivenm_lcell_comb \slc|d0|regfile|reg_5|Data_Out[13]~feeder (
// Equation(s):
// \slc|d0|regfile|reg_5|Data_Out[13]~feeder_combout  = \slc|d0|bus|BUS[13]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|bus|BUS[13]~89_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|regfile|reg_5|Data_Out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[13]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|regfile|reg_5|Data_Out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y3_N13
dffeas \slc|d0|regfile|reg_5|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|regfile|reg_5|Data_Out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[13] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N20
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux2~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux2~1_combout  = (\slc|d0|regfile|to_ALU_A|Mux2~0_combout  & (((\slc|d0|regfile|reg_7|Data_Out [13])) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))) # (!\slc|d0|regfile|to_ALU_A|Mux2~0_combout  & 
// (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|reg_5|Data_Out [13]))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux2~0_combout ),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_7|Data_Out [13]),
	.datad(\slc|d0|regfile|reg_5|Data_Out [13]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux2~1 .lut_mask = 16'hE6A2;
defparam \slc|d0|regfile|to_ALU_A|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y3_N21
dffeas \slc|d0|regfile|reg_3|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|bus|BUS[13]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[13] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N3
dffeas \slc|d0|regfile|reg_0|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[13]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[13] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N24
fiftyfivenm_lcell_comb \slc|d0|regfile|reg_1|Data_Out[13]~feeder (
// Equation(s):
// \slc|d0|regfile|reg_1|Data_Out[13]~feeder_combout  = \slc|d0|bus|BUS[13]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|bus|BUS[13]~89_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|reg_1|Data_Out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[13]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|regfile|reg_1|Data_Out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y6_N25
dffeas \slc|d0|regfile|reg_1|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|regfile|reg_1|Data_Out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[13] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N28
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux2~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux2~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|regfile|reg_1|Data_Out 
// [13]))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (\slc|d0|regfile|reg_0|Data_Out [13]))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_0|Data_Out [13]),
	.datad(\slc|d0|regfile|reg_1|Data_Out [13]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux2~2 .lut_mask = 16'hDC98;
defparam \slc|d0|regfile|to_ALU_A|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y6_N25
dffeas \slc|d0|regfile|reg_2|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[13]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[13] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N14
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux2~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux2~3_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|to_ALU_A|Mux2~2_combout  & (\slc|d0|regfile|reg_3|Data_Out [13])) # (!\slc|d0|regfile|to_ALU_A|Mux2~2_combout  & ((\slc|d0|regfile|reg_2|Data_Out 
// [13]))))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|to_ALU_A|Mux2~2_combout ))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datab(\slc|d0|regfile|reg_3|Data_Out [13]),
	.datac(\slc|d0|regfile|to_ALU_A|Mux2~2_combout ),
	.datad(\slc|d0|regfile|reg_2|Data_Out [13]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux2~3 .lut_mask = 16'hDAD0;
defparam \slc|d0|regfile|to_ALU_A|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N30
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux2~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux2~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux2~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux2~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|regfile|to_ALU_A|Mux2~1_combout ),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux2~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux2~4 .lut_mask = 16'hCFC0;
defparam \slc|d0|regfile|to_ALU_A|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N8
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[13]~16 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[13]~16_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|pc|pc_reg|Data_Out [13])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux2~4_combout )))

	.dataa(\slc|d0|pc|pc_reg|Data_Out [13]),
	.datab(gnd),
	.datac(\slc|state_controller|WideOr27~0_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux2~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[13]~16 .lut_mask = 16'hAFA0;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N26
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[13]~26 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[13]~26_combout  = (\slc|d0|addr_adder|ADDR1MUX_OUT[13]~16_combout  & ((\slc|d0|addr_adder|Mux0~1_combout  & (\slc|d0|addr_adder|MARMUX[12]~25  & VCC)) # (!\slc|d0|addr_adder|Mux0~1_combout  & (!\slc|d0|addr_adder|MARMUX[12]~25 
// )))) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[13]~16_combout  & ((\slc|d0|addr_adder|Mux0~1_combout  & (!\slc|d0|addr_adder|MARMUX[12]~25 )) # (!\slc|d0|addr_adder|Mux0~1_combout  & ((\slc|d0|addr_adder|MARMUX[12]~25 ) # (GND)))))
// \slc|d0|addr_adder|MARMUX[13]~27  = CARRY((\slc|d0|addr_adder|ADDR1MUX_OUT[13]~16_combout  & (!\slc|d0|addr_adder|Mux0~1_combout  & !\slc|d0|addr_adder|MARMUX[12]~25 )) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[13]~16_combout  & 
// ((!\slc|d0|addr_adder|MARMUX[12]~25 ) # (!\slc|d0|addr_adder|Mux0~1_combout ))))

	.dataa(\slc|d0|addr_adder|ADDR1MUX_OUT[13]~16_combout ),
	.datab(\slc|d0|addr_adder|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[12]~25 ),
	.combout(\slc|d0|addr_adder|MARMUX[13]~26_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[13]~27 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[13]~26 .lut_mask = 16'h9617;
defparam \slc|d0|addr_adder|MARMUX[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N28
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[14]~28 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[14]~28_combout  = ((\slc|d0|addr_adder|ADDR1MUX_OUT[14]~17_combout  $ (\slc|d0|addr_adder|Mux0~1_combout  $ (!\slc|d0|addr_adder|MARMUX[13]~27 )))) # (GND)
// \slc|d0|addr_adder|MARMUX[14]~29  = CARRY((\slc|d0|addr_adder|ADDR1MUX_OUT[14]~17_combout  & ((\slc|d0|addr_adder|Mux0~1_combout ) # (!\slc|d0|addr_adder|MARMUX[13]~27 ))) # (!\slc|d0|addr_adder|ADDR1MUX_OUT[14]~17_combout  & 
// (\slc|d0|addr_adder|Mux0~1_combout  & !\slc|d0|addr_adder|MARMUX[13]~27 )))

	.dataa(\slc|d0|addr_adder|ADDR1MUX_OUT[14]~17_combout ),
	.datab(\slc|d0|addr_adder|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|addr_adder|MARMUX[13]~27 ),
	.combout(\slc|d0|addr_adder|MARMUX[14]~28_combout ),
	.cout(\slc|d0|addr_adder|MARMUX[14]~29 ));
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[14]~28 .lut_mask = 16'h698E;
defparam \slc|d0|addr_adder|MARMUX[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N16
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[5]~18 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[5]~18_combout  = (\slc|state_controller|State.S_22~q ) # ((\slc|state_controller|State.S_12~q ) # (\slc|state_controller|State.S_21~q ))

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[5]~18 .lut_mask = 16'hFFEE;
defparam \slc|d0|pc|pc_reg|Data_Out[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N28
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[5]~19 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[5]~19_combout  = (\slc|state_controller|State.S_12~q ) # ((\Reset_ah~combout ) # ((\slc|state_controller|State.S_18~q ) # (!\slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\slc|state_controller|State.S_12~q ),
	.datab(\Reset_ah~combout ),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[5]~19 .lut_mask = 16'hFEFF;
defparam \slc|d0|pc|pc_reg|Data_Out[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N29
dffeas \slc|d0|pc|pc_reg|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[14]~46_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[14]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[14] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N8
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[14]~91 (
// Equation(s):
// \slc|d0|bus|BUS[14]~91_combout  = (\slc|d0|bus|BUS[8]~19_combout  & (((\slc|d0|pc|pc_reg|Data_Out [14])))) # (!\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|addr_adder|ALU_B[14]~89_combout ) # ((\slc|state_controller|ALUK [1]))))

	.dataa(\slc|d0|addr_adder|ALU_B[14]~89_combout ),
	.datab(\slc|d0|pc|pc_reg|Data_Out [14]),
	.datac(\slc|state_controller|ALUK [1]),
	.datad(\slc|d0|bus|BUS[8]~19_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[14]~91_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[14]~91 .lut_mask = 16'hCCFA;
defparam \slc|d0|bus|BUS[14]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N4
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[14]~90 (
// Equation(s):
// \slc|d0|bus|BUS[14]~90_combout  = (\slc|d0|bus|BUS[0]~34_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((!\slc|d0|regfile|to_ALU_A|Mux1~1_combout ))) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (!\slc|d0|regfile|to_ALU_A|Mux1~3_combout ))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux1~3_combout ),
	.datac(\slc|d0|regfile|to_ALU_A|Mux1~1_combout ),
	.datad(\slc|d0|bus|BUS[0]~34_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[14]~90_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[14]~90 .lut_mask = 16'h1B00;
defparam \slc|d0|bus|BUS[14]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N26
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[14]~92 (
// Equation(s):
// \slc|d0|bus|BUS[14]~92_combout  = (\slc|d0|bus|BUS[14]~90_combout ) # ((\slc|d0|regfile|to_ALU_A|Mux1~4_combout  & (\slc|d0|bus|BUS[14]~91_combout  & \slc|state_controller|ALUK [0])))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux1~4_combout ),
	.datab(\slc|d0|bus|BUS[14]~91_combout ),
	.datac(\slc|state_controller|ALUK [0]),
	.datad(\slc|d0|bus|BUS[14]~90_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[14]~92_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[14]~92 .lut_mask = 16'hFF80;
defparam \slc|d0|bus|BUS[14]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N30
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[13]~80 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[13]~80_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|ir|ir_reg|Data_Out [1]) # (\slc|d0|regfile|reg_1|Data_Out [13])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|regfile|reg_0|Data_Out [13] & 
// (!\slc|d0|ir|ir_reg|Data_Out [1])))

	.dataa(\slc|d0|regfile|reg_0|Data_Out [13]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datad(\slc|d0|regfile|reg_1|Data_Out [13]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[13]~80 .lut_mask = 16'hCEC2;
defparam \slc|d0|addr_adder|ALU_B[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[13]~81 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[13]~81_combout  = (\slc|d0|addr_adder|ALU_B[13]~80_combout  & ((\slc|d0|regfile|reg_3|Data_Out [13]) # ((!\slc|d0|ir|ir_reg|Data_Out [1])))) # (!\slc|d0|addr_adder|ALU_B[13]~80_combout  & (((\slc|d0|regfile|reg_2|Data_Out [13] & 
// \slc|d0|ir|ir_reg|Data_Out [1]))))

	.dataa(\slc|d0|addr_adder|ALU_B[13]~80_combout ),
	.datab(\slc|d0|regfile|reg_3|Data_Out [13]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [13]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[13]~81 .lut_mask = 16'hD8AA;
defparam \slc|d0|addr_adder|ALU_B[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y5_N22
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[13]~78 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[13]~78_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|ir|ir_reg|Data_Out [1])) # (!\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_6|Data_Out [13])) # (!\slc|d0|ir|ir_reg|Data_Out 
// [1] & ((\slc|d0|regfile|reg_4|Data_Out [13])))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [13]),
	.datad(\slc|d0|regfile|reg_4|Data_Out [13]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[13]~78 .lut_mask = 16'hD9C8;
defparam \slc|d0|addr_adder|ALU_B[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N26
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[13]~79 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[13]~79_combout  = (\slc|d0|addr_adder|ALU_B[13]~78_combout  & ((\slc|d0|regfile|reg_7|Data_Out [13]) # ((!\slc|d0|ir|ir_reg|Data_Out [0])))) # (!\slc|d0|addr_adder|ALU_B[13]~78_combout  & (((\slc|d0|ir|ir_reg|Data_Out [0] & 
// \slc|d0|regfile|reg_5|Data_Out [13]))))

	.dataa(\slc|d0|regfile|reg_7|Data_Out [13]),
	.datab(\slc|d0|addr_adder|ALU_B[13]~78_combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datad(\slc|d0|regfile|reg_5|Data_Out [13]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[13]~79 .lut_mask = 16'hBC8C;
defparam \slc|d0|addr_adder|ALU_B[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N22
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[13]~82 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[13]~82_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[13]~79_combout ))) # (!\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[13]~81_combout ))))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [2]),
	.datac(\slc|d0|addr_adder|ALU_B[13]~81_combout ),
	.datad(\slc|d0|addr_adder|ALU_B[13]~79_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[13]~82 .lut_mask = 16'h5410;
defparam \slc|d0|addr_adder|ALU_B[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N28
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[13]~83 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[13]~83_combout  = (\slc|d0|addr_adder|ALU_B[13]~82_combout ) # ((\slc|d0|ir|ir_reg|Data_Out [4] & \slc|state_controller|SR2MUX~0_combout ))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [4]),
	.datab(gnd),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|addr_adder|ALU_B[13]~82_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[13]~83 .lut_mask = 16'hFFA0;
defparam \slc|d0|addr_adder|ALU_B[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N26
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~26 (
// Equation(s):
// \slc|d0|alu|Add0~26_combout  = (\slc|d0|regfile|to_ALU_A|Mux2~4_combout  & ((\slc|d0|addr_adder|ALU_B[13]~83_combout  & (\slc|d0|alu|Add0~25  & VCC)) # (!\slc|d0|addr_adder|ALU_B[13]~83_combout  & (!\slc|d0|alu|Add0~25 )))) # 
// (!\slc|d0|regfile|to_ALU_A|Mux2~4_combout  & ((\slc|d0|addr_adder|ALU_B[13]~83_combout  & (!\slc|d0|alu|Add0~25 )) # (!\slc|d0|addr_adder|ALU_B[13]~83_combout  & ((\slc|d0|alu|Add0~25 ) # (GND)))))
// \slc|d0|alu|Add0~27  = CARRY((\slc|d0|regfile|to_ALU_A|Mux2~4_combout  & (!\slc|d0|addr_adder|ALU_B[13]~83_combout  & !\slc|d0|alu|Add0~25 )) # (!\slc|d0|regfile|to_ALU_A|Mux2~4_combout  & ((!\slc|d0|alu|Add0~25 ) # 
// (!\slc|d0|addr_adder|ALU_B[13]~83_combout ))))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux2~4_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[13]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~25 ),
	.combout(\slc|d0|alu|Add0~26_combout ),
	.cout(\slc|d0|alu|Add0~27 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~26 .lut_mask = 16'h9617;
defparam \slc|d0|alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N28
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~28 (
// Equation(s):
// \slc|d0|alu|Add0~28_combout  = ((\slc|d0|addr_adder|ALU_B[14]~89_combout  $ (\slc|d0|regfile|to_ALU_A|Mux1~4_combout  $ (!\slc|d0|alu|Add0~27 )))) # (GND)
// \slc|d0|alu|Add0~29  = CARRY((\slc|d0|addr_adder|ALU_B[14]~89_combout  & ((\slc|d0|regfile|to_ALU_A|Mux1~4_combout ) # (!\slc|d0|alu|Add0~27 ))) # (!\slc|d0|addr_adder|ALU_B[14]~89_combout  & (\slc|d0|regfile|to_ALU_A|Mux1~4_combout  & 
// !\slc|d0|alu|Add0~27 )))

	.dataa(\slc|d0|addr_adder|ALU_B[14]~89_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|alu|Add0~27 ),
	.combout(\slc|d0|alu|Add0~28_combout ),
	.cout(\slc|d0|alu|Add0~29 ));
// synopsys translate_off
defparam \slc|d0|alu|Add0~28 .lut_mask = 16'h698E;
defparam \slc|d0|alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N12
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[14]~93 (
// Equation(s):
// \slc|d0|bus|BUS[14]~93_combout  = (\slc|d0|bus|BUS[14]~92_combout ) # ((\slc|d0|bus|BUS[8]~17_combout ) # ((\slc|d0|alu|Add0~28_combout  & \slc|d0|bus|BUS[0]~36_combout )))

	.dataa(\slc|d0|bus|BUS[14]~92_combout ),
	.datab(\slc|d0|bus|BUS[8]~17_combout ),
	.datac(\slc|d0|alu|Add0~28_combout ),
	.datad(\slc|d0|bus|BUS[0]~36_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[14]~93_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[14]~93 .lut_mask = 16'hFEEE;
defparam \slc|d0|bus|BUS[14]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N26
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[14]~28 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[14]~28_combout  = (\slc|d0|bus|BUS[14]~95_combout  & (!\slc|state_controller|WideOr24~0_combout  & (!\slc|state_controller|State.S_25_1~q  & !\slc|state_controller|State.S_25_2~q )))

	.dataa(\slc|d0|bus|BUS[14]~95_combout ),
	.datab(\slc|state_controller|WideOr24~0_combout ),
	.datac(\slc|state_controller|State.S_25_1~q ),
	.datad(\slc|state_controller|State.S_25_2~q ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[14]~28 .lut_mask = 16'h0002;
defparam \slc|d0|miomux|MUX_21_OUT[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N27
dffeas \slc|d0|mdr|mdr_reg|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[14]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[14] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y6_N30
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[14]~94 (
// Equation(s):
// \slc|d0|bus|BUS[14]~94_combout  = (\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|bus|BUS[8]~17_combout  & ((\slc|d0|mdr|mdr_reg|Data_Out [14]))) # (!\slc|d0|bus|BUS[8]~17_combout  & (\slc|d0|bus|BUS[14]~91_combout )))) # (!\slc|d0|bus|BUS[8]~19_combout  & 
// (!\slc|d0|bus|BUS[8]~17_combout ))

	.dataa(\slc|d0|bus|BUS[8]~19_combout ),
	.datab(\slc|d0|bus|BUS[8]~17_combout ),
	.datac(\slc|d0|bus|BUS[14]~91_combout ),
	.datad(\slc|d0|mdr|mdr_reg|Data_Out [14]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[14]~94_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[14]~94 .lut_mask = 16'hB931;
defparam \slc|d0|bus|BUS[14]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N16
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[14]~95 (
// Equation(s):
// \slc|d0|bus|BUS[14]~95_combout  = (\slc|d0|bus|BUS[8]~19_combout  & (((\slc|d0|bus|BUS[14]~94_combout )))) # (!\slc|d0|bus|BUS[8]~19_combout  & (\slc|d0|bus|BUS[14]~93_combout  & ((\slc|d0|addr_adder|MARMUX[14]~28_combout ) # 
// (\slc|d0|bus|BUS[14]~94_combout ))))

	.dataa(\slc|d0|bus|BUS[14]~93_combout ),
	.datab(\slc|d0|bus|BUS[8]~19_combout ),
	.datac(\slc|d0|addr_adder|MARMUX[14]~28_combout ),
	.datad(\slc|d0|bus|BUS[14]~94_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[14]~95_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[14]~95 .lut_mask = 16'hEE20;
defparam \slc|d0|bus|BUS[14]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y5_N5
dffeas \slc|d0|ir|ir_reg|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[14]~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[14] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N4
fiftyfivenm_lcell_comb \slc|state_controller|State~37 (
// Equation(s):
// \slc|state_controller|State~37_combout  = (\slc|d0|ir|ir_reg|Data_Out [14] & !\slc|d0|ir|ir_reg|Data_Out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|ir|ir_reg|Data_Out [14]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [15]),
	.cin(gnd),
	.combout(\slc|state_controller|State~37_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~37 .lut_mask = 16'h00F0;
defparam \slc|state_controller|State~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N0
fiftyfivenm_lcell_comb \slc|state_controller|State~38 (
// Equation(s):
// \slc|state_controller|State~38_combout  = (\slc|d0|ir|ir_reg|Data_Out [13] & (\slc|state_controller|State~37_combout  & (\slc|state_controller|State.S_32~q  & !\Reset_ah~combout )))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [13]),
	.datab(\slc|state_controller|State~37_combout ),
	.datac(\slc|state_controller|State.S_32~q ),
	.datad(\Reset_ah~combout ),
	.cin(gnd),
	.combout(\slc|state_controller|State~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~38 .lut_mask = 16'h0080;
defparam \slc|state_controller|State~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N22
fiftyfivenm_lcell_comb \slc|state_controller|State~40 (
// Equation(s):
// \slc|state_controller|State~40_combout  = (\slc|state_controller|State~38_combout  & \slc|d0|ir|ir_reg|Data_Out [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|state_controller|State~38_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [12]),
	.cin(gnd),
	.combout(\slc|state_controller|State~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~40 .lut_mask = 16'hF000;
defparam \slc|state_controller|State~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N23
dffeas \slc|state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_07 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N0
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR2MUX_OUT[0]~0 (
// Equation(s):
// \slc|d0|addr_adder|ADDR2MUX_OUT[0]~0_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|state_controller|State.S_07~q ) # ((\slc|state_controller|State.S_06~q ) # (!\slc|state_controller|ADDR2MUX[1]~0_combout ))))

	.dataa(\slc|state_controller|State.S_07~q ),
	.datab(\slc|state_controller|State.S_06~q ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datad(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR2MUX_OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR2MUX_OUT[0]~0 .lut_mask = 16'hE0F0;
defparam \slc|d0|addr_adder|ADDR2MUX_OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N1
dffeas \slc|d0|pc|pc_reg|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[0]~16_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N2
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[1]~20 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[1]~20_combout  = (\slc|d0|pc|pc_reg|Data_Out [1] & (!\slc|d0|pc|pc_reg|Data_Out[0]~17 )) # (!\slc|d0|pc|pc_reg|Data_Out [1] & ((\slc|d0|pc|pc_reg|Data_Out[0]~17 ) # (GND)))
// \slc|d0|pc|pc_reg|Data_Out[1]~21  = CARRY((!\slc|d0|pc|pc_reg|Data_Out[0]~17 ) # (!\slc|d0|pc|pc_reg|Data_Out [1]))

	.dataa(gnd),
	.datab(\slc|d0|pc|pc_reg|Data_Out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[0]~17 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[1]~20_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[1]~21 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[1]~20 .lut_mask = 16'h3C3F;
defparam \slc|d0|pc|pc_reg|Data_Out[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y4_N3
dffeas \slc|d0|pc|pc_reg|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[1]~20_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N4
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[2]~22 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[2]~22_combout  = (\slc|d0|pc|pc_reg|Data_Out [2] & (\slc|d0|pc|pc_reg|Data_Out[1]~21  $ (GND))) # (!\slc|d0|pc|pc_reg|Data_Out [2] & (!\slc|d0|pc|pc_reg|Data_Out[1]~21  & VCC))
// \slc|d0|pc|pc_reg|Data_Out[2]~23  = CARRY((\slc|d0|pc|pc_reg|Data_Out [2] & !\slc|d0|pc|pc_reg|Data_Out[1]~21 ))

	.dataa(gnd),
	.datab(\slc|d0|pc|pc_reg|Data_Out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[1]~21 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[2]~22_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[2]~23 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[2]~22 .lut_mask = 16'hC30C;
defparam \slc|d0|pc|pc_reg|Data_Out[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y4_N5
dffeas \slc|d0|pc|pc_reg|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[2]~22_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N6
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[3]~24 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[3]~24_combout  = (\slc|d0|pc|pc_reg|Data_Out [3] & (!\slc|d0|pc|pc_reg|Data_Out[2]~23 )) # (!\slc|d0|pc|pc_reg|Data_Out [3] & ((\slc|d0|pc|pc_reg|Data_Out[2]~23 ) # (GND)))
// \slc|d0|pc|pc_reg|Data_Out[3]~25  = CARRY((!\slc|d0|pc|pc_reg|Data_Out[2]~23 ) # (!\slc|d0|pc|pc_reg|Data_Out [3]))

	.dataa(\slc|d0|pc|pc_reg|Data_Out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[2]~23 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[3]~24_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[3]~25 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[3]~24 .lut_mask = 16'h5A5F;
defparam \slc|d0|pc|pc_reg|Data_Out[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y4_N7
dffeas \slc|d0|pc|pc_reg|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[3]~24_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N8
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[4]~26 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[4]~26_combout  = (\slc|d0|pc|pc_reg|Data_Out [4] & (\slc|d0|pc|pc_reg|Data_Out[3]~25  $ (GND))) # (!\slc|d0|pc|pc_reg|Data_Out [4] & (!\slc|d0|pc|pc_reg|Data_Out[3]~25  & VCC))
// \slc|d0|pc|pc_reg|Data_Out[4]~27  = CARRY((\slc|d0|pc|pc_reg|Data_Out [4] & !\slc|d0|pc|pc_reg|Data_Out[3]~25 ))

	.dataa(gnd),
	.datab(\slc|d0|pc|pc_reg|Data_Out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[3]~25 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[4]~26_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[4]~27 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[4]~26 .lut_mask = 16'hC30C;
defparam \slc|d0|pc|pc_reg|Data_Out[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y4_N9
dffeas \slc|d0|pc|pc_reg|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[4]~26_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N10
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[5]~28 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[5]~28_combout  = (\slc|d0|pc|pc_reg|Data_Out [5] & (!\slc|d0|pc|pc_reg|Data_Out[4]~27 )) # (!\slc|d0|pc|pc_reg|Data_Out [5] & ((\slc|d0|pc|pc_reg|Data_Out[4]~27 ) # (GND)))
// \slc|d0|pc|pc_reg|Data_Out[5]~29  = CARRY((!\slc|d0|pc|pc_reg|Data_Out[4]~27 ) # (!\slc|d0|pc|pc_reg|Data_Out [5]))

	.dataa(\slc|d0|pc|pc_reg|Data_Out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[4]~27 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[5]~28_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[5]~29 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[5]~28 .lut_mask = 16'h5A5F;
defparam \slc|d0|pc|pc_reg|Data_Out[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y4_N11
dffeas \slc|d0|pc|pc_reg|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[5]~28_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N12
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[6]~30 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[6]~30_combout  = (\slc|d0|pc|pc_reg|Data_Out [6] & (\slc|d0|pc|pc_reg|Data_Out[5]~29  $ (GND))) # (!\slc|d0|pc|pc_reg|Data_Out [6] & (!\slc|d0|pc|pc_reg|Data_Out[5]~29  & VCC))
// \slc|d0|pc|pc_reg|Data_Out[6]~31  = CARRY((\slc|d0|pc|pc_reg|Data_Out [6] & !\slc|d0|pc|pc_reg|Data_Out[5]~29 ))

	.dataa(\slc|d0|pc|pc_reg|Data_Out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[5]~29 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[6]~30_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[6]~31 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[6]~30 .lut_mask = 16'hA50A;
defparam \slc|d0|pc|pc_reg|Data_Out[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y4_N13
dffeas \slc|d0|pc|pc_reg|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[6]~30_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N14
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[7]~32 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[7]~32_combout  = (\slc|d0|pc|pc_reg|Data_Out [7] & (!\slc|d0|pc|pc_reg|Data_Out[6]~31 )) # (!\slc|d0|pc|pc_reg|Data_Out [7] & ((\slc|d0|pc|pc_reg|Data_Out[6]~31 ) # (GND)))
// \slc|d0|pc|pc_reg|Data_Out[7]~33  = CARRY((!\slc|d0|pc|pc_reg|Data_Out[6]~31 ) # (!\slc|d0|pc|pc_reg|Data_Out [7]))

	.dataa(gnd),
	.datab(\slc|d0|pc|pc_reg|Data_Out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[6]~31 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[7]~32_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[7]~33 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[7]~32 .lut_mask = 16'h3C3F;
defparam \slc|d0|pc|pc_reg|Data_Out[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y4_N15
dffeas \slc|d0|pc|pc_reg|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[7]~32_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N16
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[8]~34 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[8]~34_combout  = (\slc|d0|pc|pc_reg|Data_Out [8] & (\slc|d0|pc|pc_reg|Data_Out[7]~33  $ (GND))) # (!\slc|d0|pc|pc_reg|Data_Out [8] & (!\slc|d0|pc|pc_reg|Data_Out[7]~33  & VCC))
// \slc|d0|pc|pc_reg|Data_Out[8]~35  = CARRY((\slc|d0|pc|pc_reg|Data_Out [8] & !\slc|d0|pc|pc_reg|Data_Out[7]~33 ))

	.dataa(gnd),
	.datab(\slc|d0|pc|pc_reg|Data_Out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[7]~33 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[8]~34_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[8]~35 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[8]~34 .lut_mask = 16'hC30C;
defparam \slc|d0|pc|pc_reg|Data_Out[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \slc|d0|pc|pc_reg|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[8]~34_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[8] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N18
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[9]~36 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[9]~36_combout  = (\slc|d0|pc|pc_reg|Data_Out [9] & (!\slc|d0|pc|pc_reg|Data_Out[8]~35 )) # (!\slc|d0|pc|pc_reg|Data_Out [9] & ((\slc|d0|pc|pc_reg|Data_Out[8]~35 ) # (GND)))
// \slc|d0|pc|pc_reg|Data_Out[9]~37  = CARRY((!\slc|d0|pc|pc_reg|Data_Out[8]~35 ) # (!\slc|d0|pc|pc_reg|Data_Out [9]))

	.dataa(gnd),
	.datab(\slc|d0|pc|pc_reg|Data_Out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[8]~35 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[9]~36_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[9]~37 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[9]~36 .lut_mask = 16'h3C3F;
defparam \slc|d0|pc|pc_reg|Data_Out[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \slc|d0|pc|pc_reg|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[9]~36_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[9]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[9] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N20
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[10]~38 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[10]~38_combout  = (\slc|d0|pc|pc_reg|Data_Out [10] & (\slc|d0|pc|pc_reg|Data_Out[9]~37  $ (GND))) # (!\slc|d0|pc|pc_reg|Data_Out [10] & (!\slc|d0|pc|pc_reg|Data_Out[9]~37  & VCC))
// \slc|d0|pc|pc_reg|Data_Out[10]~39  = CARRY((\slc|d0|pc|pc_reg|Data_Out [10] & !\slc|d0|pc|pc_reg|Data_Out[9]~37 ))

	.dataa(gnd),
	.datab(\slc|d0|pc|pc_reg|Data_Out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[9]~37 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[10]~38_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[10]~39 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[10]~38 .lut_mask = 16'hC30C;
defparam \slc|d0|pc|pc_reg|Data_Out[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y4_N21
dffeas \slc|d0|pc|pc_reg|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[10]~38_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[10]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[10] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N22
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[11]~40 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[11]~40_combout  = (\slc|d0|pc|pc_reg|Data_Out [11] & (!\slc|d0|pc|pc_reg|Data_Out[10]~39 )) # (!\slc|d0|pc|pc_reg|Data_Out [11] & ((\slc|d0|pc|pc_reg|Data_Out[10]~39 ) # (GND)))
// \slc|d0|pc|pc_reg|Data_Out[11]~41  = CARRY((!\slc|d0|pc|pc_reg|Data_Out[10]~39 ) # (!\slc|d0|pc|pc_reg|Data_Out [11]))

	.dataa(\slc|d0|pc|pc_reg|Data_Out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[10]~39 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[11]~40_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[11]~41 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[11]~40 .lut_mask = 16'h5A5F;
defparam \slc|d0|pc|pc_reg|Data_Out[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y4_N23
dffeas \slc|d0|pc|pc_reg|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[11]~40_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[11] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N24
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[12]~42 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[12]~42_combout  = (\slc|d0|pc|pc_reg|Data_Out [12] & (\slc|d0|pc|pc_reg|Data_Out[11]~41  $ (GND))) # (!\slc|d0|pc|pc_reg|Data_Out [12] & (!\slc|d0|pc|pc_reg|Data_Out[11]~41  & VCC))
// \slc|d0|pc|pc_reg|Data_Out[12]~43  = CARRY((\slc|d0|pc|pc_reg|Data_Out [12] & !\slc|d0|pc|pc_reg|Data_Out[11]~41 ))

	.dataa(gnd),
	.datab(\slc|d0|pc|pc_reg|Data_Out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|pc|pc_reg|Data_Out[11]~41 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[12]~42_combout ),
	.cout(\slc|d0|pc|pc_reg|Data_Out[12]~43 ));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[12]~42 .lut_mask = 16'hC30C;
defparam \slc|d0|pc|pc_reg|Data_Out[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y4_N25
dffeas \slc|d0|pc|pc_reg|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[12]~42_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[12]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[12] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N27
dffeas \slc|d0|pc|pc_reg|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[13]~44_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[13]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[13] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N10
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[13]~86 (
// Equation(s):
// \slc|d0|bus|BUS[13]~86_combout  = (\slc|d0|bus|BUS[0]~34_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (!\slc|d0|regfile|to_ALU_A|Mux2~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((!\slc|d0|regfile|to_ALU_A|Mux2~3_combout )))))

	.dataa(\slc|d0|bus|BUS[0]~34_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux2~1_combout ),
	.datac(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux2~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[13]~86_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[13]~86 .lut_mask = 16'h202A;
defparam \slc|d0|bus|BUS[13]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N14
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[13]~85 (
// Equation(s):
// \slc|d0|bus|BUS[13]~85_combout  = (\slc|state_controller|ALUK [0] & (\slc|d0|regfile|to_ALU_A|Mux2~4_combout  & ((\slc|state_controller|ALUK [1]) # (\slc|d0|addr_adder|ALU_B[13]~83_combout ))))

	.dataa(\slc|state_controller|ALUK [0]),
	.datab(\slc|d0|regfile|to_ALU_A|Mux2~4_combout ),
	.datac(\slc|state_controller|ALUK [1]),
	.datad(\slc|d0|addr_adder|ALU_B[13]~83_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[13]~85_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[13]~85 .lut_mask = 16'h8880;
defparam \slc|d0|bus|BUS[13]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N4
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[13]~87 (
// Equation(s):
// \slc|d0|bus|BUS[13]~87_combout  = (\slc|d0|bus|BUS[13]~86_combout ) # ((\slc|d0|bus|BUS[13]~85_combout ) # ((\slc|d0|bus|BUS[0]~36_combout  & \slc|d0|alu|Add0~26_combout )))

	.dataa(\slc|d0|bus|BUS[0]~36_combout ),
	.datab(\slc|d0|bus|BUS[13]~86_combout ),
	.datac(\slc|d0|alu|Add0~26_combout ),
	.datad(\slc|d0|bus|BUS[13]~85_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[13]~87_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[13]~87 .lut_mask = 16'hFFEC;
defparam \slc|d0|bus|BUS[13]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y5_N6
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[13]~88 (
// Equation(s):
// \slc|d0|bus|BUS[13]~88_combout  = (\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|pc|pc_reg|Data_Out [13]) # ((\slc|d0|bus|BUS[8]~17_combout )))) # (!\slc|d0|bus|BUS[8]~19_combout  & (((\slc|d0|bus|BUS[13]~87_combout  & !\slc|d0|bus|BUS[8]~17_combout ))))

	.dataa(\slc|d0|pc|pc_reg|Data_Out [13]),
	.datab(\slc|d0|bus|BUS[8]~19_combout ),
	.datac(\slc|d0|bus|BUS[13]~87_combout ),
	.datad(\slc|d0|bus|BUS[8]~17_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[13]~88_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[13]~88 .lut_mask = 16'hCCB8;
defparam \slc|d0|bus|BUS[13]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N16
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[13]~27 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[13]~27_combout  = (!\slc|state_controller|State.S_25_2~q  & (!\slc|state_controller|WideOr24~0_combout  & (!\slc|state_controller|State.S_25_1~q  & \slc|d0|bus|BUS[13]~89_combout )))

	.dataa(\slc|state_controller|State.S_25_2~q ),
	.datab(\slc|state_controller|WideOr24~0_combout ),
	.datac(\slc|state_controller|State.S_25_1~q ),
	.datad(\slc|d0|bus|BUS[13]~89_combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[13]~27 .lut_mask = 16'h0100;
defparam \slc|d0|miomux|MUX_21_OUT[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N17
dffeas \slc|d0|mdr|mdr_reg|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[13]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[13] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N20
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[13]~89 (
// Equation(s):
// \slc|d0|bus|BUS[13]~89_combout  = (\slc|d0|bus|BUS[13]~88_combout  & (((\slc|d0|mdr|mdr_reg|Data_Out [13])) # (!\slc|d0|bus|BUS[8]~17_combout ))) # (!\slc|d0|bus|BUS[13]~88_combout  & (\slc|d0|bus|BUS[8]~17_combout  & 
// (\slc|d0|addr_adder|MARMUX[13]~26_combout )))

	.dataa(\slc|d0|bus|BUS[13]~88_combout ),
	.datab(\slc|d0|bus|BUS[8]~17_combout ),
	.datac(\slc|d0|addr_adder|MARMUX[13]~26_combout ),
	.datad(\slc|d0|mdr|mdr_reg|Data_Out [13]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[13]~89_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[13]~89 .lut_mask = 16'hEA62;
defparam \slc|d0|bus|BUS[13]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y5_N27
dffeas \slc|d0|ir|ir_reg|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[13]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[13] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N8
fiftyfivenm_lcell_comb \slc|state_controller|State~43 (
// Equation(s):
// \slc|state_controller|State~43_combout  = (!\slc|d0|ir|ir_reg|Data_Out [13] & (\slc|state_controller|State.S_32~q  & (!\slc|d0|ir|ir_reg|Data_Out [12] & !\Reset_ah~combout )))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [13]),
	.datab(\slc|state_controller|State.S_32~q ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [12]),
	.datad(\Reset_ah~combout ),
	.cin(gnd),
	.combout(\slc|state_controller|State~43_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~43 .lut_mask = 16'h0004;
defparam \slc|state_controller|State~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N4
fiftyfivenm_lcell_comb \slc|state_controller|State~44 (
// Equation(s):
// \slc|state_controller|State~44_combout  = (\slc|d0|ir|ir_reg|Data_Out [15] & (\slc|state_controller|State~43_combout  & \slc|d0|ir|ir_reg|Data_Out [14]))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [15]),
	.datab(gnd),
	.datac(\slc|state_controller|State~43_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [14]),
	.cin(gnd),
	.combout(\slc|state_controller|State~44_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~44 .lut_mask = 16'hA000;
defparam \slc|state_controller|State~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N5
dffeas \slc|state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_12 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N10
fiftyfivenm_lcell_comb \slc|state_controller|State.Halted~0 (
// Equation(s):
// \slc|state_controller|State.Halted~0_combout  = (\button_sync[1]|q~q  & (\slc|state_controller|State.Halted~q )) # (!\button_sync[1]|q~q  & ((\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\slc|state_controller|State.Halted~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State.Halted~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State.Halted~0 .lut_mask = 16'hF5A0;
defparam \slc|state_controller|State.Halted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y5_N11
dffeas \slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State.Halted~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N12
fiftyfivenm_lcell_comb \slc|state_controller|State~48 (
// Equation(s):
// \slc|state_controller|State~48_combout  = (\slc|state_controller|State.Pause~q  & ((\button_sync[0]|q~q ) # ((\button_sync[1]|q~q )))) # (!\slc|state_controller|State.Pause~q  & (\button_sync[0]|q~q  & (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|state_controller|State.Pause~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.PauseIR1~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~48_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~48 .lut_mask = 16'hEAC8;
defparam \slc|state_controller|State~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N13
dffeas \slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N28
fiftyfivenm_lcell_comb \slc|state_controller|State~66 (
// Equation(s):
// \slc|state_controller|State~66_combout  = (!\button_sync[0]|q~q  & (\button_sync[1]|q~q  & ((\slc|state_controller|State.PauseIR1~q ) # (\slc|state_controller|State.PauseIR2~q ))))

	.dataa(\slc|state_controller|State.PauseIR1~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~66_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~66 .lut_mask = 16'h3200;
defparam \slc|state_controller|State~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y5_N29
dffeas \slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N16
fiftyfivenm_lcell_comb \slc|state_controller|Selector3~1 (
// Equation(s):
// \slc|state_controller|Selector3~1_combout  = (\slc|state_controller|State.Halted~q  & (\slc|state_controller|State.PauseIR2~q  & (\button_sync[0]|q~q ))) # (!\slc|state_controller|State.Halted~q  & (((\slc|state_controller|State.PauseIR2~q  & 
// \button_sync[0]|q~q )) # (!\button_sync[1]|q~q )))

	.dataa(\slc|state_controller|State.Halted~q ),
	.datab(\slc|state_controller|State.PauseIR2~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector3~1 .lut_mask = 16'hC0D5;
defparam \slc|state_controller|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N22
fiftyfivenm_lcell_comb \slc|state_controller|Selector3~2 (
// Equation(s):
// \slc|state_controller|Selector3~2_combout  = (\slc|state_controller|State.S_12~q ) # (((\slc|state_controller|State.S_16_3~q ) # (\slc|state_controller|Selector3~1_combout )) # (!\slc|state_controller|ADDR2MUX[1]~0_combout ))

	.dataa(\slc|state_controller|State.S_12~q ),
	.datab(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datac(\slc|state_controller|State.S_16_3~q ),
	.datad(\slc|state_controller|Selector3~1_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector3~2 .lut_mask = 16'hFFFB;
defparam \slc|state_controller|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N30
fiftyfivenm_lcell_comb \slc|state_controller|WideOr0~0 (
// Equation(s):
// \slc|state_controller|WideOr0~0_combout  = (\slc|d0|ir|ir_reg|Data_Out [13] & (((\slc|d0|ir|ir_reg|Data_Out [15])) # (!\slc|d0|ir|ir_reg|Data_Out [14]))) # (!\slc|d0|ir|ir_reg|Data_Out [13] & (!\slc|d0|ir|ir_reg|Data_Out [14] & (\slc|d0|ir|ir_reg|Data_Out 
// [15] & !\slc|d0|ir|ir_reg|Data_Out [12])))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [13]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [14]),
	.datac(\slc|d0|ir|ir_reg|Data_Out [15]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [12]),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr0~0 .lut_mask = 16'hA2B2;
defparam \slc|state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N14
fiftyfivenm_lcell_comb \slc|state_controller|State~65 (
// Equation(s):
// \slc|state_controller|State~65_combout  = (\slc|state_controller|State~43_combout  & (!\slc|d0|ir|ir_reg|Data_Out [14] & !\slc|d0|ir|ir_reg|Data_Out [15]))

	.dataa(gnd),
	.datab(\slc|state_controller|State~43_combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [14]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [15]),
	.cin(gnd),
	.combout(\slc|state_controller|State~65_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~65 .lut_mask = 16'h000C;
defparam \slc|state_controller|State~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y5_N15
dffeas \slc|state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_00 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N18
fiftyfivenm_lcell_comb \slc|state_controller|Selector3~0 (
// Equation(s):
// \slc|state_controller|Selector3~0_combout  = (\slc|state_controller|WideOr0~0_combout  & ((\slc|state_controller|State.S_32~q ) # ((\slc|state_controller|State.S_00~q  & !\slc|d0|ben|BEN~q )))) # (!\slc|state_controller|WideOr0~0_combout  & 
// (\slc|state_controller|State.S_00~q  & ((!\slc|d0|ben|BEN~q ))))

	.dataa(\slc|state_controller|WideOr0~0_combout ),
	.datab(\slc|state_controller|State.S_00~q ),
	.datac(\slc|state_controller|State.S_32~q ),
	.datad(\slc|d0|ben|BEN~q ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector3~0 .lut_mask = 16'hA0EC;
defparam \slc|state_controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N10
fiftyfivenm_lcell_comb \slc|state_controller|State~53 (
// Equation(s):
// \slc|state_controller|State~53_combout  = (!\Reset_ah~combout  & ((\slc|state_controller|Selector3~2_combout ) # ((\slc|state_controller|Selector3~0_combout ) # (\slc|state_controller|WideOr29~0_combout ))))

	.dataa(\slc|state_controller|Selector3~2_combout ),
	.datab(\slc|state_controller|Selector3~0_combout ),
	.datac(\slc|state_controller|WideOr29~0_combout ),
	.datad(\Reset_ah~combout ),
	.cin(gnd),
	.combout(\slc|state_controller|State~53_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~53 .lut_mask = 16'h00FE;
defparam \slc|state_controller|State~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y5_N11
dffeas \slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N8
fiftyfivenm_lcell_comb \slc|state_controller|State~60 (
// Equation(s):
// \slc|state_controller|State~60_combout  = (\slc|state_controller|State.S_18~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~60_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~60 .lut_mask = 16'hAAA0;
defparam \slc|state_controller|State~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N9
dffeas \slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N10
fiftyfivenm_lcell_comb \slc|state_controller|State~61 (
// Equation(s):
// \slc|state_controller|State~61_combout  = (\slc|state_controller|State.S_33_1~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_33_1~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~61_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~61 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N11
dffeas \slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N4
fiftyfivenm_lcell_comb \slc|state_controller|State~58 (
// Equation(s):
// \slc|state_controller|State~58_combout  = (\slc|state_controller|State.S_33_2~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|state_controller|State.S_33_2~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~58_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~58 .lut_mask = 16'hAAA0;
defparam \slc|state_controller|State~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N5
dffeas \slc|state_controller|State.S_33_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N8
fiftyfivenm_lcell_comb \slc|state_controller|State~56 (
// Equation(s):
// \slc|state_controller|State~56_combout  = (\slc|state_controller|State.S_33_3~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\slc|state_controller|State.S_33_3~q ),
	.datac(gnd),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~56_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~56 .lut_mask = 16'hCC88;
defparam \slc|state_controller|State~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y5_N9
dffeas \slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N6
fiftyfivenm_lcell_comb \slc|state_controller|State~64 (
// Equation(s):
// \slc|state_controller|State~64_combout  = (\slc|state_controller|State.S_35~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_35~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~64_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~64 .lut_mask = 16'hF0C0;
defparam \slc|state_controller|State~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y5_N7
dffeas \slc|state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_32 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N26
fiftyfivenm_lcell_comb \slc|state_controller|State~45 (
// Equation(s):
// \slc|state_controller|State~45_combout  = (!\Reset_ah~combout  & (\slc|state_controller|State.S_32~q  & (!\slc|d0|ir|ir_reg|Data_Out [13] & \slc|d0|ir|ir_reg|Data_Out [12])))

	.dataa(\Reset_ah~combout ),
	.datab(\slc|state_controller|State.S_32~q ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [13]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [12]),
	.cin(gnd),
	.combout(\slc|state_controller|State~45_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~45 .lut_mask = 16'h0400;
defparam \slc|state_controller|State~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N10
fiftyfivenm_lcell_comb \slc|state_controller|State~47 (
// Equation(s):
// \slc|state_controller|State~47_combout  = (\slc|d0|ir|ir_reg|Data_Out [15] & (\slc|state_controller|State~45_combout  & !\slc|d0|ir|ir_reg|Data_Out [14]))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [15]),
	.datab(\slc|state_controller|State~45_combout ),
	.datac(gnd),
	.datad(\slc|d0|ir|ir_reg|Data_Out [14]),
	.cin(gnd),
	.combout(\slc|state_controller|State~47_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~47 .lut_mask = 16'h0088;
defparam \slc|state_controller|State~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N11
dffeas \slc|state_controller|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_09 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N14
fiftyfivenm_lcell_comb \slc|state_controller|WideOr29~0 (
// Equation(s):
// \slc|state_controller|WideOr29~0_combout  = (\slc|state_controller|State.S_09~q ) # ((\slc|state_controller|State.S_05~q ) # ((\slc|state_controller|State.S_01~q ) # (\slc|state_controller|State.S_27~q )))

	.dataa(\slc|state_controller|State.S_09~q ),
	.datab(\slc|state_controller|State.S_05~q ),
	.datac(\slc|state_controller|State.S_01~q ),
	.datad(\slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr29~0 .lut_mask = 16'hFFFE;
defparam \slc|state_controller|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y5_N19
dffeas \slc|d0|ben|n_ (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|bus|BUS[15]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ben|n_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ben|n_ .is_wysiwyg = "true";
defparam \slc|d0|ben|n_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y5_N6
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~0 (
// Equation(s):
// \slc|d0|ben|Equal1~0_combout  = (!\slc|d0|bus|BUS[9]~69_combout  & (!\slc|d0|bus|BUS[11]~79_combout  & (!\slc|d0|bus|BUS[8]~64_combout  & !\slc|d0|bus|BUS[10]~74_combout )))

	.dataa(\slc|d0|bus|BUS[9]~69_combout ),
	.datab(\slc|d0|bus|BUS[11]~79_combout ),
	.datac(\slc|d0|bus|BUS[8]~64_combout ),
	.datad(\slc|d0|bus|BUS[10]~74_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~0 .lut_mask = 16'h0001;
defparam \slc|d0|ben|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N22
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~1 (
// Equation(s):
// \slc|d0|ben|Equal1~1_combout  = (!\slc|d0|bus|BUS[0]~24_combout  & (!\slc|d0|bus|BUS[2]~32_combout  & (!\slc|d0|bus|BUS[3]~39_combout  & !\slc|d0|bus|BUS[1]~29_combout )))

	.dataa(\slc|d0|bus|BUS[0]~24_combout ),
	.datab(\slc|d0|bus|BUS[2]~32_combout ),
	.datac(\slc|d0|bus|BUS[3]~39_combout ),
	.datad(\slc|d0|bus|BUS[1]~29_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~1 .lut_mask = 16'h0001;
defparam \slc|d0|ben|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N4
fiftyfivenm_lcell_comb \slc|d0|ben|P~0 (
// Equation(s):
// \slc|d0|ben|P~0_combout  = (\slc|d0|ben|Equal1~1_combout  & (!\slc|d0|bus|BUS[4]~44_combout  & (!\slc|d0|bus|BUS[6]~54_combout  & !\slc|d0|bus|BUS[5]~49_combout )))

	.dataa(\slc|d0|ben|Equal1~1_combout ),
	.datab(\slc|d0|bus|BUS[4]~44_combout ),
	.datac(\slc|d0|bus|BUS[6]~54_combout ),
	.datad(\slc|d0|bus|BUS[5]~49_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|P~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|P~0 .lut_mask = 16'h0002;
defparam \slc|d0|ben|P~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N30
fiftyfivenm_lcell_comb \slc|d0|ben|P~1 (
// Equation(s):
// \slc|d0|ben|P~1_combout  = (!\slc|d0|bus|BUS[14]~95_combout  & (\slc|d0|ben|P~0_combout  & (!\slc|d0|bus|BUS[7]~59_combout  & !\slc|d0|bus|BUS[12]~84_combout )))

	.dataa(\slc|d0|bus|BUS[14]~95_combout ),
	.datab(\slc|d0|ben|P~0_combout ),
	.datac(\slc|d0|bus|BUS[7]~59_combout ),
	.datad(\slc|d0|bus|BUS[12]~84_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|P~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|P~1 .lut_mask = 16'h0004;
defparam \slc|d0|ben|P~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N18
fiftyfivenm_lcell_comb \slc|d0|ben|P~2 (
// Equation(s):
// \slc|d0|ben|P~2_combout  = (!\slc|d0|bus|BUS[15]~102_combout  & (((\slc|d0|bus|BUS[13]~89_combout ) # (!\slc|d0|ben|P~1_combout )) # (!\slc|d0|ben|Equal1~0_combout )))

	.dataa(\slc|d0|ben|Equal1~0_combout ),
	.datab(\slc|d0|ben|P~1_combout ),
	.datac(\slc|d0|bus|BUS[13]~89_combout ),
	.datad(\slc|d0|bus|BUS[15]~102_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|P~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|P~2 .lut_mask = 16'h00F7;
defparam \slc|d0|ben|P~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y3_N19
dffeas \slc|d0|ben|p_ (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|ben|P~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ben|p_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ben|p_ .is_wysiwyg = "true";
defparam \slc|d0|ben|p_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N8
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~2 (
// Equation(s):
// \slc|d0|ben|Equal1~2_combout  = (\slc|d0|ben|Equal1~1_combout  & (!\slc|d0|bus|BUS[4]~44_combout  & (!\slc|d0|bus|BUS[6]~54_combout  & !\slc|d0|bus|BUS[5]~49_combout )))

	.dataa(\slc|d0|ben|Equal1~1_combout ),
	.datab(\slc|d0|bus|BUS[4]~44_combout ),
	.datac(\slc|d0|bus|BUS[6]~54_combout ),
	.datad(\slc|d0|bus|BUS[5]~49_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~2 .lut_mask = 16'h0002;
defparam \slc|d0|ben|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N26
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~3 (
// Equation(s):
// \slc|d0|ben|Equal1~3_combout  = (!\slc|d0|bus|BUS[14]~95_combout  & (\slc|d0|ben|Equal1~2_combout  & (!\slc|d0|bus|BUS[7]~59_combout  & !\slc|d0|bus|BUS[12]~84_combout )))

	.dataa(\slc|d0|bus|BUS[14]~95_combout ),
	.datab(\slc|d0|ben|Equal1~2_combout ),
	.datac(\slc|d0|bus|BUS[7]~59_combout ),
	.datad(\slc|d0|bus|BUS[12]~84_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~3 .lut_mask = 16'h0004;
defparam \slc|d0|ben|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N16
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~4 (
// Equation(s):
// \slc|d0|ben|Equal1~4_combout  = (\slc|d0|ben|Equal1~0_combout  & (\slc|d0|ben|Equal1~3_combout  & (!\slc|d0|bus|BUS[13]~89_combout  & !\slc|d0|bus|BUS[15]~102_combout )))

	.dataa(\slc|d0|ben|Equal1~0_combout ),
	.datab(\slc|d0|ben|Equal1~3_combout ),
	.datac(\slc|d0|bus|BUS[13]~89_combout ),
	.datad(\slc|d0|bus|BUS[15]~102_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~4 .lut_mask = 16'h0008;
defparam \slc|d0|ben|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y3_N17
dffeas \slc|d0|ben|z_ (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|ben|Equal1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ben|z_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ben|z_ .is_wysiwyg = "true";
defparam \slc|d0|ben|z_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N4
fiftyfivenm_lcell_comb \slc|d0|ben|BEN~0 (
// Equation(s):
// \slc|d0|ben|BEN~0_combout  = (\slc|d0|ir|ir_reg|Data_Out [9] & ((\slc|d0|ben|p_~q ) # ((\slc|d0|ir|ir_reg|Data_Out [10] & \slc|d0|ben|z_~q )))) # (!\slc|d0|ir|ir_reg|Data_Out [9] & (((\slc|d0|ir|ir_reg|Data_Out [10] & \slc|d0|ben|z_~q ))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [9]),
	.datab(\slc|d0|ben|p_~q ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [10]),
	.datad(\slc|d0|ben|z_~q ),
	.cin(gnd),
	.combout(\slc|d0|ben|BEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|BEN~0 .lut_mask = 16'hF888;
defparam \slc|d0|ben|BEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N30
fiftyfivenm_lcell_comb \slc|d0|ben|BEN~1 (
// Equation(s):
// \slc|d0|ben|BEN~1_combout  = (\slc|state_controller|State.S_32~q  & ((\slc|d0|ben|BEN~0_combout ) # ((\slc|d0|ben|n_~q  & \slc|d0|ir|ir_reg|Data_Out [11]))))

	.dataa(\slc|d0|ben|n_~q ),
	.datab(\slc|state_controller|State.S_32~q ),
	.datac(\slc|d0|ben|BEN~0_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [11]),
	.cin(gnd),
	.combout(\slc|d0|ben|BEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|BEN~1 .lut_mask = 16'hC8C0;
defparam \slc|d0|ben|BEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N12
fiftyfivenm_lcell_comb \slc|d0|ben|BEN~2 (
// Equation(s):
// \slc|d0|ben|BEN~2_combout  = (!\Reset_ah~combout  & ((\slc|d0|ben|BEN~1_combout ) # ((!\slc|state_controller|State.S_32~q  & \slc|d0|ben|BEN~q ))))

	.dataa(\slc|d0|ben|BEN~1_combout ),
	.datab(\slc|state_controller|State.S_32~q ),
	.datac(\slc|d0|ben|BEN~q ),
	.datad(\Reset_ah~combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|BEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|BEN~2 .lut_mask = 16'h00BA;
defparam \slc|d0|ben|BEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y5_N13
dffeas \slc|d0|ben|BEN (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|ben|BEN~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ben|BEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ben|BEN .is_wysiwyg = "true";
defparam \slc|d0|ben|BEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N24
fiftyfivenm_lcell_comb \slc|state_controller|State~41 (
// Equation(s):
// \slc|state_controller|State~41_combout  = (\slc|d0|ben|BEN~q  & (\slc|state_controller|State.S_00~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\slc|d0|ben|BEN~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_00~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~41 .lut_mask = 16'hA080;
defparam \slc|state_controller|State~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N25
dffeas \slc|state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|state_controller|State~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_22 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N12
fiftyfivenm_lcell_comb \slc|state_controller|ADDR2MUX[1]~0 (
// Equation(s):
// \slc|state_controller|ADDR2MUX[1]~0_combout  = (!\slc|state_controller|State.S_22~q  & !\slc|state_controller|State.S_21~q )

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|ADDR2MUX[1]~0 .lut_mask = 16'h1111;
defparam \slc|state_controller|ADDR2MUX[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N18
fiftyfivenm_lcell_comb \slc|d0|addr_adder|Mux0~0 (
// Equation(s):
// \slc|d0|addr_adder|Mux0~0_combout  = (!\slc|state_controller|ADDR2MUX[1]~0_combout  & ((\slc|state_controller|WideOr31~combout  & (\slc|d0|ir|ir_reg|Data_Out [10])) # (!\slc|state_controller|WideOr31~combout  & ((\slc|d0|ir|ir_reg|Data_Out [8])))))

	.dataa(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\slc|state_controller|WideOr31~combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [10]),
	.datad(\slc|d0|ir|ir_reg|Data_Out [8]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|Mux0~0 .lut_mask = 16'h5140;
defparam \slc|d0|addr_adder|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N8
fiftyfivenm_lcell_comb \slc|d0|addr_adder|Mux0~1 (
// Equation(s):
// \slc|d0|addr_adder|Mux0~1_combout  = (\slc|d0|addr_adder|Mux0~0_combout ) # ((\slc|state_controller|ADDR2MUX[1]~0_combout  & (\slc|state_controller|WideOr31~combout  & \slc|d0|ir|ir_reg|Data_Out [5])))

	.dataa(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\slc|state_controller|WideOr31~combout ),
	.datac(\slc|d0|addr_adder|Mux0~0_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|Mux0~1 .lut_mask = 16'hF8F0;
defparam \slc|d0|addr_adder|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N30
fiftyfivenm_lcell_comb \slc|d0|pc|pc_reg|Data_Out[15]~48 (
// Equation(s):
// \slc|d0|pc|pc_reg|Data_Out[15]~48_combout  = \slc|d0|pc|pc_reg|Data_Out [15] $ (\slc|d0|pc|pc_reg|Data_Out[14]~47 )

	.dataa(\slc|d0|pc|pc_reg|Data_Out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\slc|d0|pc|pc_reg|Data_Out[14]~47 ),
	.combout(\slc|d0|pc|pc_reg|Data_Out[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[15]~48 .lut_mask = 16'h5A5A;
defparam \slc|d0|pc|pc_reg|Data_Out[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y4_N31
dffeas \slc|d0|pc|pc_reg|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|pc|pc_reg|Data_Out[15]~48_combout ),
	.asdata(\slc|d0|addr_adder|MARMUX[15]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|d0|pc|pc_reg|Data_Out[5]~18_combout ),
	.ena(\slc|d0|pc|pc_reg|Data_Out[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|pc|pc_reg|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|pc|pc_reg|Data_Out[15] .is_wysiwyg = "true";
defparam \slc|d0|pc|pc_reg|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N22
fiftyfivenm_lcell_comb \slc|d0|regfile|reg_5|Data_Out[15]~feeder (
// Equation(s):
// \slc|d0|regfile|reg_5|Data_Out[15]~feeder_combout  = \slc|d0|bus|BUS[15]~102_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|bus|BUS[15]~102_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|reg_5|Data_Out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[15]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|regfile|reg_5|Data_Out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y3_N23
dffeas \slc|d0|regfile|reg_5|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|regfile|reg_5|Data_Out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_5|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_5|Data_Out[15] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_5|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N25
dffeas \slc|d0|regfile|reg_7|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[15]~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_7|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_7|Data_Out[15] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_7|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N15
dffeas \slc|d0|regfile|reg_6|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[15]~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_6|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_6|Data_Out[15] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_6|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N31
dffeas \slc|d0|regfile|reg_4|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[15]~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_4|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_4|Data_Out[15] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_4|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N30
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux0~0 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux0~0_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & (((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout )))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (\slc|d0|regfile|reg_6|Data_Out 
// [15])) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|reg_4|Data_Out [15])))))

	.dataa(\slc|d0|regfile|reg_6|Data_Out [15]),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datac(\slc|d0|regfile|reg_4|Data_Out [15]),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux0~0 .lut_mask = 16'hEE30;
defparam \slc|d0|regfile|to_ALU_A|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N18
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux0~1 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux0~1_combout  = (\slc|d0|regfile|to_ALU_A|Mux0~0_combout  & (((\slc|d0|regfile|reg_7|Data_Out [15]) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout )))) # (!\slc|d0|regfile|to_ALU_A|Mux0~0_combout  & (\slc|d0|regfile|reg_5|Data_Out 
// [15] & ((\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ))))

	.dataa(\slc|d0|regfile|reg_5|Data_Out [15]),
	.datab(\slc|d0|regfile|reg_7|Data_Out [15]),
	.datac(\slc|d0|regfile|to_ALU_A|Mux0~0_combout ),
	.datad(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux0~1 .lut_mask = 16'hCAF0;
defparam \slc|d0|regfile|to_ALU_A|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y3_N25
dffeas \slc|d0|regfile|reg_3|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[15]~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_3|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_3|Data_Out[15] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_3|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N8
fiftyfivenm_lcell_comb \slc|d0|regfile|reg_2|Data_Out[15]~feeder (
// Equation(s):
// \slc|d0|regfile|reg_2|Data_Out[15]~feeder_combout  = \slc|d0|bus|BUS[15]~102_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|bus|BUS[15]~102_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|reg_2|Data_Out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[15]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|regfile|reg_2|Data_Out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y3_N9
dffeas \slc|d0|regfile|reg_2|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|regfile|reg_2|Data_Out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_2|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_2|Data_Out[15] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_2|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N15
dffeas \slc|d0|regfile|reg_0|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[15]~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_0|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_0|Data_Out[15] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_0|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N25
dffeas \slc|d0|regfile|reg_1|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[15]~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|regfile|decoder|DECODER_Out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|regfile|reg_1|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|regfile|reg_1|Data_Out[15] .is_wysiwyg = "true";
defparam \slc|d0|regfile|reg_1|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N14
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux0~2 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux0~2_combout  = (\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ) # ((\slc|d0|regfile|reg_1|Data_Out [15])))) # (!\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout  & 
// (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (\slc|d0|regfile|reg_0|Data_Out [15])))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[0]~0_combout ),
	.datab(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datac(\slc|d0|regfile|reg_0|Data_Out [15]),
	.datad(\slc|d0|regfile|reg_1|Data_Out [15]),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux0~2 .lut_mask = 16'hBA98;
defparam \slc|d0|regfile|to_ALU_A|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N2
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux0~3 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux0~3_combout  = (\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & ((\slc|d0|regfile|to_ALU_A|Mux0~2_combout  & (\slc|d0|regfile|reg_3|Data_Out [15])) # (!\slc|d0|regfile|to_ALU_A|Mux0~2_combout  & ((\slc|d0|regfile|reg_2|Data_Out 
// [15]))))) # (!\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout  & (((\slc|d0|regfile|to_ALU_A|Mux0~2_combout ))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[1]~1_combout ),
	.datab(\slc|d0|regfile|reg_3|Data_Out [15]),
	.datac(\slc|d0|regfile|reg_2|Data_Out [15]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux0~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux0~3 .lut_mask = 16'hDDA0;
defparam \slc|d0|regfile|to_ALU_A|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N6
fiftyfivenm_lcell_comb \slc|d0|regfile|to_ALU_A|Mux0~4 (
// Equation(s):
// \slc|d0|regfile|to_ALU_A|Mux0~4_combout  = (\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (\slc|d0|regfile|to_ALU_A|Mux0~1_combout )) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((\slc|d0|regfile|to_ALU_A|Mux0~3_combout )))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datab(\slc|d0|regfile|to_ALU_A|Mux0~1_combout ),
	.datac(\slc|d0|regfile|to_ALU_A|Mux0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|regfile|to_ALU_A|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|regfile|to_ALU_A|Mux0~4 .lut_mask = 16'hD8D8;
defparam \slc|d0|regfile|to_ALU_A|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N16
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ADDR1MUX_OUT[15]~18 (
// Equation(s):
// \slc|d0|addr_adder|ADDR1MUX_OUT[15]~18_combout  = (\slc|state_controller|WideOr27~0_combout  & (\slc|d0|pc|pc_reg|Data_Out [15])) # (!\slc|state_controller|WideOr27~0_combout  & ((\slc|d0|regfile|to_ALU_A|Mux0~4_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|WideOr27~0_combout ),
	.datac(\slc|d0|pc|pc_reg|Data_Out [15]),
	.datad(\slc|d0|regfile|to_ALU_A|Mux0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ADDR1MUX_OUT[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[15]~18 .lut_mask = 16'hF3C0;
defparam \slc|d0|addr_adder|ADDR1MUX_OUT[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N30
fiftyfivenm_lcell_comb \slc|d0|addr_adder|MARMUX[15]~30 (
// Equation(s):
// \slc|d0|addr_adder|MARMUX[15]~30_combout  = \slc|d0|addr_adder|Mux0~1_combout  $ (\slc|d0|addr_adder|MARMUX[14]~29  $ (\slc|d0|addr_adder|ADDR1MUX_OUT[15]~18_combout ))

	.dataa(gnd),
	.datab(\slc|d0|addr_adder|Mux0~1_combout ),
	.datac(gnd),
	.datad(\slc|d0|addr_adder|ADDR1MUX_OUT[15]~18_combout ),
	.cin(\slc|d0|addr_adder|MARMUX[14]~29 ),
	.combout(\slc|d0|addr_adder|MARMUX[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|MARMUX[15]~30 .lut_mask = 16'hC33C;
defparam \slc|d0|addr_adder|MARMUX[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N20
fiftyfivenm_lcell_comb \slc|d0|miomux|MUX_21_OUT[15]~29 (
// Equation(s):
// \slc|d0|miomux|MUX_21_OUT[15]~29_combout  = (!\slc|state_controller|State.S_25_2~q  & (!\slc|state_controller|WideOr24~0_combout  & (!\slc|state_controller|State.S_25_1~q  & \slc|d0|bus|BUS[15]~102_combout )))

	.dataa(\slc|state_controller|State.S_25_2~q ),
	.datab(\slc|state_controller|WideOr24~0_combout ),
	.datac(\slc|state_controller|State.S_25_1~q ),
	.datad(\slc|d0|bus|BUS[15]~102_combout ),
	.cin(gnd),
	.combout(\slc|d0|miomux|MUX_21_OUT[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|miomux|MUX_21_OUT[15]~29 .lut_mask = 16'h0100;
defparam \slc|d0|miomux|MUX_21_OUT[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N21
dffeas \slc|d0|mdr|mdr_reg|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|miomux|MUX_21_OUT[15]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|mdr|mdr_reg|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|mdr|mdr_reg|Data_Out[15] .is_wysiwyg = "true";
defparam \slc|d0|mdr|mdr_reg|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N20
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[15]~96 (
// Equation(s):
// \slc|d0|bus|BUS[15]~96_combout  = (\slc|d0|bus|BUS[0]~34_combout  & ((\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & ((!\slc|d0|regfile|to_ALU_A|Mux0~1_combout ))) # (!\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout  & (!\slc|d0|regfile|to_ALU_A|Mux0~3_combout ))))

	.dataa(\slc|d0|sr1mux|SR1MUX_Out[2]~2_combout ),
	.datab(\slc|d0|bus|BUS[0]~34_combout ),
	.datac(\slc|d0|regfile|to_ALU_A|Mux0~3_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux0~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[15]~96_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[15]~96 .lut_mask = 16'h048C;
defparam \slc|d0|bus|BUS[15]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N14
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[15]~90 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[15]~90_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & (\slc|d0|ir|ir_reg|Data_Out [1])) # (!\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|ir|ir_reg|Data_Out [1] & (\slc|d0|regfile|reg_6|Data_Out [15])) # (!\slc|d0|ir|ir_reg|Data_Out 
// [1] & ((\slc|d0|regfile|reg_4|Data_Out [15])))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_6|Data_Out [15]),
	.datad(\slc|d0|regfile|reg_4|Data_Out [15]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[15]~90 .lut_mask = 16'hD9C8;
defparam \slc|d0|addr_adder|ALU_B[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[15]~91 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[15]~91_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|addr_adder|ALU_B[15]~90_combout  & ((\slc|d0|regfile|reg_7|Data_Out [15]))) # (!\slc|d0|addr_adder|ALU_B[15]~90_combout  & (\slc|d0|regfile|reg_5|Data_Out [15])))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [0] & (((\slc|d0|addr_adder|ALU_B[15]~90_combout ))))

	.dataa(\slc|d0|regfile|reg_5|Data_Out [15]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(\slc|d0|regfile|reg_7|Data_Out [15]),
	.datad(\slc|d0|addr_adder|ALU_B[15]~90_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[15]~91 .lut_mask = 16'hF388;
defparam \slc|d0|addr_adder|ALU_B[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[15]~92 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[15]~92_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|d0|ir|ir_reg|Data_Out [1]) # ((\slc|d0|regfile|reg_1|Data_Out [15])))) # (!\slc|d0|ir|ir_reg|Data_Out [0] & (!\slc|d0|ir|ir_reg|Data_Out [1] & 
// ((\slc|d0|regfile|reg_0|Data_Out [15]))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datab(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datac(\slc|d0|regfile|reg_1|Data_Out [15]),
	.datad(\slc|d0|regfile|reg_0|Data_Out [15]),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[15]~92 .lut_mask = 16'hB9A8;
defparam \slc|d0|addr_adder|ALU_B[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N24
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[15]~93 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[15]~93_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|d0|addr_adder|ALU_B[15]~92_combout  & ((\slc|d0|regfile|reg_3|Data_Out [15]))) # (!\slc|d0|addr_adder|ALU_B[15]~92_combout  & (\slc|d0|regfile|reg_2|Data_Out [15])))) # 
// (!\slc|d0|ir|ir_reg|Data_Out [1] & (((\slc|d0|addr_adder|ALU_B[15]~92_combout ))))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datab(\slc|d0|regfile|reg_2|Data_Out [15]),
	.datac(\slc|d0|regfile|reg_3|Data_Out [15]),
	.datad(\slc|d0|addr_adder|ALU_B[15]~92_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[15]~93 .lut_mask = 16'hF588;
defparam \slc|d0|addr_adder|ALU_B[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y3_N12
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[15]~94 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[15]~94_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|ir|ir_reg|Data_Out [2] & (\slc|d0|addr_adder|ALU_B[15]~91_combout )) # (!\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|d0|addr_adder|ALU_B[15]~93_combout )))))

	.dataa(\slc|d0|addr_adder|ALU_B[15]~91_combout ),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|ir|ir_reg|Data_Out [2]),
	.datad(\slc|d0|addr_adder|ALU_B[15]~93_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[15]~94 .lut_mask = 16'h2320;
defparam \slc|d0|addr_adder|ALU_B[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N28
fiftyfivenm_lcell_comb \slc|d0|addr_adder|ALU_B[15]~95 (
// Equation(s):
// \slc|d0|addr_adder|ALU_B[15]~95_combout  = (\slc|d0|addr_adder|ALU_B[15]~94_combout ) # ((\slc|d0|ir|ir_reg|Data_Out [4] & \slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\slc|d0|ir|ir_reg|Data_Out [4]),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|addr_adder|ALU_B[15]~94_combout ),
	.cin(gnd),
	.combout(\slc|d0|addr_adder|ALU_B[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|addr_adder|ALU_B[15]~95 .lut_mask = 16'hFFC0;
defparam \slc|d0|addr_adder|ALU_B[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N22
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[15]~97 (
// Equation(s):
// \slc|d0|bus|BUS[15]~97_combout  = (\slc|d0|bus|BUS[8]~19_combout  & (((\slc|d0|pc|pc_reg|Data_Out [15])))) # (!\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|addr_adder|ALU_B[15]~95_combout ) # ((\slc|state_controller|ALUK [1]))))

	.dataa(\slc|d0|bus|BUS[8]~19_combout ),
	.datab(\slc|d0|addr_adder|ALU_B[15]~95_combout ),
	.datac(\slc|d0|pc|pc_reg|Data_Out [15]),
	.datad(\slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[15]~97_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[15]~97 .lut_mask = 16'hF5E4;
defparam \slc|d0|bus|BUS[15]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N0
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[15]~98 (
// Equation(s):
// \slc|d0|bus|BUS[15]~98_combout  = (\slc|d0|bus|BUS[15]~96_combout ) # ((\slc|d0|regfile|to_ALU_A|Mux0~4_combout  & (\slc|d0|bus|BUS[15]~97_combout  & \slc|state_controller|ALUK [0])))

	.dataa(\slc|d0|regfile|to_ALU_A|Mux0~4_combout ),
	.datab(\slc|d0|bus|BUS[15]~96_combout ),
	.datac(\slc|d0|bus|BUS[15]~97_combout ),
	.datad(\slc|state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[15]~98_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[15]~98 .lut_mask = 16'hECCC;
defparam \slc|d0|bus|BUS[15]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N30
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[15]~104 (
// Equation(s):
// \slc|d0|bus|BUS[15]~104_combout  = (\slc|state_controller|State.S_23~q ) # ((\slc|state_controller|State.S_05~q  & ((\slc|state_controller|State.S_09~q ) # (\slc|d0|addr_adder|ALU_B[15]~95_combout ))))

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(\slc|state_controller|State.S_05~q ),
	.datac(\slc|state_controller|State.S_09~q ),
	.datad(\slc|d0|addr_adder|ALU_B[15]~95_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[15]~104_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[15]~104 .lut_mask = 16'hEEEA;
defparam \slc|d0|bus|BUS[15]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N2
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[15]~99 (
// Equation(s):
// \slc|d0|bus|BUS[15]~99_combout  = (\slc|d0|bus|BUS[15]~96_combout ) # ((\slc|d0|bus|BUS[0]~36_combout ) # ((\slc|d0|bus|BUS[15]~104_combout  & \slc|d0|regfile|to_ALU_A|Mux0~4_combout )))

	.dataa(\slc|d0|bus|BUS[15]~104_combout ),
	.datab(\slc|d0|bus|BUS[15]~96_combout ),
	.datac(\slc|d0|bus|BUS[0]~36_combout ),
	.datad(\slc|d0|regfile|to_ALU_A|Mux0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[15]~99_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[15]~99 .lut_mask = 16'hFEFC;
defparam \slc|d0|bus|BUS[15]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N4
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[15]~100 (
// Equation(s):
// \slc|d0|bus|BUS[15]~100_combout  = (\slc|d0|bus|BUS[8]~17_combout  & (((\slc|d0|bus|BUS[8]~19_combout )))) # (!\slc|d0|bus|BUS[8]~17_combout  & ((\slc|d0|bus|BUS[8]~19_combout  & ((\slc|d0|pc|pc_reg|Data_Out [15]))) # (!\slc|d0|bus|BUS[8]~19_combout  & 
// (\slc|d0|bus|BUS[15]~99_combout ))))

	.dataa(\slc|d0|bus|BUS[15]~99_combout ),
	.datab(\slc|d0|bus|BUS[8]~17_combout ),
	.datac(\slc|d0|pc|pc_reg|Data_Out [15]),
	.datad(\slc|d0|bus|BUS[8]~19_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[15]~100_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[15]~100 .lut_mask = 16'hFC22;
defparam \slc|d0|bus|BUS[15]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y6_N30
fiftyfivenm_lcell_comb \slc|d0|alu|Add0~30 (
// Equation(s):
// \slc|d0|alu|Add0~30_combout  = \slc|d0|addr_adder|ALU_B[15]~95_combout  $ (\slc|d0|alu|Add0~29  $ (\slc|d0|regfile|to_ALU_A|Mux0~4_combout ))

	.dataa(gnd),
	.datab(\slc|d0|addr_adder|ALU_B[15]~95_combout ),
	.datac(gnd),
	.datad(\slc|d0|regfile|to_ALU_A|Mux0~4_combout ),
	.cin(\slc|d0|alu|Add0~29 ),
	.combout(\slc|d0|alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|alu|Add0~30 .lut_mask = 16'hC33C;
defparam \slc|d0|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N6
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[15]~101 (
// Equation(s):
// \slc|d0|bus|BUS[15]~101_combout  = (\slc|d0|bus|BUS[15]~100_combout  & ((\slc|d0|bus|BUS[15]~98_combout ) # ((\slc|d0|alu|Add0~30_combout ) # (\slc|d0|bus|BUS[8]~19_combout ))))

	.dataa(\slc|d0|bus|BUS[15]~98_combout ),
	.datab(\slc|d0|bus|BUS[15]~100_combout ),
	.datac(\slc|d0|alu|Add0~30_combout ),
	.datad(\slc|d0|bus|BUS[8]~19_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[15]~101_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[15]~101 .lut_mask = 16'hCCC8;
defparam \slc|d0|bus|BUS[15]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N18
fiftyfivenm_lcell_comb \slc|d0|bus|BUS[15]~102 (
// Equation(s):
// \slc|d0|bus|BUS[15]~102_combout  = (\slc|d0|bus|BUS[8]~17_combout  & ((\slc|d0|bus|BUS[15]~101_combout  & ((\slc|d0|mdr|mdr_reg|Data_Out [15]))) # (!\slc|d0|bus|BUS[15]~101_combout  & (\slc|d0|addr_adder|MARMUX[15]~30_combout )))) # 
// (!\slc|d0|bus|BUS[8]~17_combout  & (((\slc|d0|bus|BUS[15]~101_combout ))))

	.dataa(\slc|d0|addr_adder|MARMUX[15]~30_combout ),
	.datab(\slc|d0|mdr|mdr_reg|Data_Out [15]),
	.datac(\slc|d0|bus|BUS[8]~17_combout ),
	.datad(\slc|d0|bus|BUS[15]~101_combout ),
	.cin(gnd),
	.combout(\slc|d0|bus|BUS[15]~102_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|bus|BUS[15]~102 .lut_mask = 16'hCFA0;
defparam \slc|d0|bus|BUS[15]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y5_N31
dffeas \slc|d0|ir|ir_reg|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|bus|BUS[15]~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ir|ir_reg|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ir|ir_reg|Data_Out[15] .is_wysiwyg = "true";
defparam \slc|d0|ir|ir_reg|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N22
fiftyfivenm_lcell_comb \slc|state_controller|State~49 (
// Equation(s):
// \slc|state_controller|State~49_combout  = (\slc|d0|ir|ir_reg|Data_Out [15] & (\slc|state_controller|State~45_combout  & \slc|d0|ir|ir_reg|Data_Out [14]))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [15]),
	.datab(gnd),
	.datac(\slc|state_controller|State~45_combout ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [14]),
	.cin(gnd),
	.combout(\slc|state_controller|State~49_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~49 .lut_mask = 16'hA000;
defparam \slc|state_controller|State~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N23
dffeas \slc|state_controller|State.Pause (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.Pause~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.Pause .is_wysiwyg = "true";
defparam \slc|state_controller|State.Pause .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N20
fiftyfivenm_lcell_comb \slc|d0|LED~0 (
// Equation(s):
// \slc|d0|LED~0_combout  = (\slc|d0|ir|ir_reg|Data_Out [0] & ((\slc|state_controller|State.Pause~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|state_controller|State.Pause~q ),
	.datab(\slc|d0|ir|ir_reg|Data_Out [0]),
	.datac(gnd),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~0 .lut_mask = 16'hCC88;
defparam \slc|d0|LED~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N25
dffeas \slc|d0|LED[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|LED~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[0] .is_wysiwyg = "true";
defparam \slc|d0|LED[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N26
fiftyfivenm_lcell_comb \slc|d0|LED~1 (
// Equation(s):
// \slc|d0|LED~1_combout  = (\slc|d0|ir|ir_reg|Data_Out [1] & ((\slc|state_controller|State.Pause~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [1]),
	.datab(gnd),
	.datac(\slc|state_controller|State.Pause~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~1 .lut_mask = 16'hAAA0;
defparam \slc|d0|LED~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N27
dffeas \slc|d0|LED[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[1] .is_wysiwyg = "true";
defparam \slc|d0|LED[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N28
fiftyfivenm_lcell_comb \slc|d0|LED~2 (
// Equation(s):
// \slc|d0|LED~2_combout  = (\slc|d0|ir|ir_reg|Data_Out [2] & ((\slc|state_controller|State.Pause~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(gnd),
	.datab(\slc|d0|ir|ir_reg|Data_Out [2]),
	.datac(\slc|state_controller|State.Pause~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~2 .lut_mask = 16'hCCC0;
defparam \slc|d0|LED~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N29
dffeas \slc|d0|LED[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[2] .is_wysiwyg = "true";
defparam \slc|d0|LED[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N6
fiftyfivenm_lcell_comb \slc|d0|LED~3 (
// Equation(s):
// \slc|d0|LED~3_combout  = (\slc|d0|ir|ir_reg|Data_Out [3] & ((\slc|state_controller|State.Pause~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [3]),
	.datab(gnd),
	.datac(\slc|state_controller|State.Pause~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~3 .lut_mask = 16'hAAA0;
defparam \slc|d0|LED~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N7
dffeas \slc|d0|LED[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[3] .is_wysiwyg = "true";
defparam \slc|d0|LED[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N8
fiftyfivenm_lcell_comb \slc|d0|LED~4 (
// Equation(s):
// \slc|d0|LED~4_combout  = (\slc|d0|ir|ir_reg|Data_Out [4] & ((\slc|state_controller|State.Pause~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(gnd),
	.datab(\slc|d0|ir|ir_reg|Data_Out [4]),
	.datac(\slc|state_controller|State.Pause~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~4 .lut_mask = 16'hCCC0;
defparam \slc|d0|LED~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N9
dffeas \slc|d0|LED[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[4] .is_wysiwyg = "true";
defparam \slc|d0|LED[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N18
fiftyfivenm_lcell_comb \slc|d0|LED~5 (
// Equation(s):
// \slc|d0|LED~5_combout  = (\slc|d0|ir|ir_reg|Data_Out [5] & ((\slc|state_controller|State.Pause~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|state_controller|State.Pause~q ),
	.datab(gnd),
	.datac(\slc|state_controller|State.PauseIR1~q ),
	.datad(\slc|d0|ir|ir_reg|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|LED~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~5 .lut_mask = 16'hFA00;
defparam \slc|d0|LED~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N19
dffeas \slc|d0|LED[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[5] .is_wysiwyg = "true";
defparam \slc|d0|LED[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N4
fiftyfivenm_lcell_comb \slc|d0|LED~6 (
// Equation(s):
// \slc|d0|LED~6_combout  = (\slc|d0|ir|ir_reg|Data_Out [6] & ((\slc|state_controller|State.Pause~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(gnd),
	.datab(\slc|d0|ir|ir_reg|Data_Out [6]),
	.datac(\slc|state_controller|State.Pause~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~6 .lut_mask = 16'hCCC0;
defparam \slc|d0|LED~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N5
dffeas \slc|d0|LED[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[6] .is_wysiwyg = "true";
defparam \slc|d0|LED[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N14
fiftyfivenm_lcell_comb \slc|d0|LED~7 (
// Equation(s):
// \slc|d0|LED~7_combout  = (\slc|d0|ir|ir_reg|Data_Out [7] & ((\slc|state_controller|State.Pause~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(gnd),
	.datab(\slc|d0|ir|ir_reg|Data_Out [7]),
	.datac(\slc|state_controller|State.Pause~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~7 .lut_mask = 16'hCCC0;
defparam \slc|d0|LED~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N15
dffeas \slc|d0|LED[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[7] .is_wysiwyg = "true";
defparam \slc|d0|LED[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N0
fiftyfivenm_lcell_comb \slc|d0|LED~8 (
// Equation(s):
// \slc|d0|LED~8_combout  = (\slc|d0|ir|ir_reg|Data_Out [8] & ((\slc|state_controller|State.Pause~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [8]),
	.datab(gnd),
	.datac(\slc|state_controller|State.Pause~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~8 .lut_mask = 16'hAAA0;
defparam \slc|d0|LED~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N1
dffeas \slc|d0|LED[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[8] .is_wysiwyg = "true";
defparam \slc|d0|LED[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N2
fiftyfivenm_lcell_comb \slc|d0|LED~9 (
// Equation(s):
// \slc|d0|LED~9_combout  = (\slc|d0|ir|ir_reg|Data_Out [9] & ((\slc|state_controller|State.Pause~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|d0|ir|ir_reg|Data_Out [9]),
	.datab(gnd),
	.datac(\slc|state_controller|State.Pause~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~9 .lut_mask = 16'hAAA0;
defparam \slc|d0|LED~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N3
dffeas \slc|d0|LED[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[9] .is_wysiwyg = "true";
defparam \slc|d0|LED[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N24
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~3 (
// Equation(s):
// \slc|memory_subsystem|hex_data~3_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [1] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|d0|mdr|mdr_reg|Data_Out [1]),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~3 .lut_mask = 16'hAAA0;
defparam \slc|memory_subsystem|hex_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N30
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data[4]~18 (
// Equation(s):
// \slc|memory_subsystem|hex_data[4]~18_combout  = (\button_sync[0]|q~q  & (\slc|memory_subsystem|Equal0~4_combout  & (!\slc|d0|miomux|MUX_21_OUT[0]~12_combout ))) # (!\button_sync[0]|q~q  & (((\slc|memory_subsystem|Equal0~4_combout  & 
// !\slc|d0|miomux|MUX_21_OUT[0]~12_combout )) # (!\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(\slc|d0|miomux|MUX_21_OUT[0]~12_combout ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[4]~18 .lut_mask = 16'h0C5D;
defparam \slc|memory_subsystem|hex_data[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N25
dffeas \slc|memory_subsystem|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[1] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N26
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~5 (
// Equation(s):
// \slc|memory_subsystem|hex_data~5_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [3] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|d0|mdr|mdr_reg|Data_Out [3]),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~5 .lut_mask = 16'hAAA0;
defparam \slc|memory_subsystem|hex_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N27
dffeas \slc|memory_subsystem|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[3] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N18
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~4 (
// Equation(s):
// \slc|memory_subsystem|hex_data~4_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [2] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|d0|mdr|mdr_reg|Data_Out [2]),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~4 .lut_mask = 16'hF0A0;
defparam \slc|memory_subsystem|hex_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N19
dffeas \slc|memory_subsystem|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[2] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N24
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~2 (
// Equation(s):
// \slc|memory_subsystem|hex_data~2_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [0] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(gnd),
	.datad(\slc|d0|mdr|mdr_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~2 .lut_mask = 16'hEE00;
defparam \slc|memory_subsystem|hex_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N25
dffeas \slc|memory_subsystem|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[0] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N8
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr6~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr6~0_combout  = (\slc|memory_subsystem|hex_data [3] & (\slc|memory_subsystem|hex_data [0] & (\slc|memory_subsystem|hex_data [1] $ (\slc|memory_subsystem|hex_data [2])))) # (!\slc|memory_subsystem|hex_data [3] & 
// (!\slc|memory_subsystem|hex_data [1] & (\slc|memory_subsystem|hex_data [2] $ (\slc|memory_subsystem|hex_data [0]))))

	.dataa(\slc|memory_subsystem|hex_data [1]),
	.datab(\slc|memory_subsystem|hex_data [3]),
	.datac(\slc|memory_subsystem|hex_data [2]),
	.datad(\slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr6~0 .lut_mask = 16'h4910;
defparam \slc|hex_drivers[0]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N26
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr5~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr5~0_combout  = (\slc|memory_subsystem|hex_data [1] & ((\slc|memory_subsystem|hex_data [0] & (\slc|memory_subsystem|hex_data [3])) # (!\slc|memory_subsystem|hex_data [0] & ((\slc|memory_subsystem|hex_data [2]))))) # 
// (!\slc|memory_subsystem|hex_data [1] & (\slc|memory_subsystem|hex_data [2] & (\slc|memory_subsystem|hex_data [3] $ (\slc|memory_subsystem|hex_data [0]))))

	.dataa(\slc|memory_subsystem|hex_data [1]),
	.datab(\slc|memory_subsystem|hex_data [3]),
	.datac(\slc|memory_subsystem|hex_data [2]),
	.datad(\slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr5~0 .lut_mask = 16'h98E0;
defparam \slc|hex_drivers[0]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N4
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr4~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr4~0_combout  = (\slc|memory_subsystem|hex_data [3] & (\slc|memory_subsystem|hex_data [2] & ((\slc|memory_subsystem|hex_data [1]) # (!\slc|memory_subsystem|hex_data [0])))) # (!\slc|memory_subsystem|hex_data [3] & 
// (\slc|memory_subsystem|hex_data [1] & (!\slc|memory_subsystem|hex_data [2] & !\slc|memory_subsystem|hex_data [0])))

	.dataa(\slc|memory_subsystem|hex_data [1]),
	.datab(\slc|memory_subsystem|hex_data [3]),
	.datac(\slc|memory_subsystem|hex_data [2]),
	.datad(\slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr4~0 .lut_mask = 16'h80C2;
defparam \slc|hex_drivers[0]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N22
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr3~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr3~0_combout  = (\slc|memory_subsystem|hex_data [1] & ((\slc|memory_subsystem|hex_data [2] & ((\slc|memory_subsystem|hex_data [0]))) # (!\slc|memory_subsystem|hex_data [2] & (\slc|memory_subsystem|hex_data [3] & 
// !\slc|memory_subsystem|hex_data [0])))) # (!\slc|memory_subsystem|hex_data [1] & (!\slc|memory_subsystem|hex_data [3] & (\slc|memory_subsystem|hex_data [2] $ (\slc|memory_subsystem|hex_data [0]))))

	.dataa(\slc|memory_subsystem|hex_data [1]),
	.datab(\slc|memory_subsystem|hex_data [3]),
	.datac(\slc|memory_subsystem|hex_data [2]),
	.datad(\slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr3~0 .lut_mask = 16'hA118;
defparam \slc|hex_drivers[0]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N24
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr2~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr2~0_combout  = (\slc|memory_subsystem|hex_data [1] & (!\slc|memory_subsystem|hex_data [3] & ((\slc|memory_subsystem|hex_data [0])))) # (!\slc|memory_subsystem|hex_data [1] & ((\slc|memory_subsystem|hex_data [2] & 
// (!\slc|memory_subsystem|hex_data [3])) # (!\slc|memory_subsystem|hex_data [2] & ((\slc|memory_subsystem|hex_data [0])))))

	.dataa(\slc|memory_subsystem|hex_data [1]),
	.datab(\slc|memory_subsystem|hex_data [3]),
	.datac(\slc|memory_subsystem|hex_data [2]),
	.datad(\slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr2~0 .lut_mask = 16'h3710;
defparam \slc|hex_drivers[0]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N10
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr1~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr1~0_combout  = (\slc|memory_subsystem|hex_data [1] & (!\slc|memory_subsystem|hex_data [3] & ((\slc|memory_subsystem|hex_data [0]) # (!\slc|memory_subsystem|hex_data [2])))) # (!\slc|memory_subsystem|hex_data [1] & 
// (\slc|memory_subsystem|hex_data [0] & (\slc|memory_subsystem|hex_data [3] $ (!\slc|memory_subsystem|hex_data [2]))))

	.dataa(\slc|memory_subsystem|hex_data [1]),
	.datab(\slc|memory_subsystem|hex_data [3]),
	.datac(\slc|memory_subsystem|hex_data [2]),
	.datad(\slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr1~0 .lut_mask = 16'h6302;
defparam \slc|hex_drivers[0]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N12
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr0~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr0~0_combout  = (\slc|memory_subsystem|hex_data [0] & ((\slc|memory_subsystem|hex_data [3]) # (\slc|memory_subsystem|hex_data [1] $ (\slc|memory_subsystem|hex_data [2])))) # (!\slc|memory_subsystem|hex_data [0] & 
// ((\slc|memory_subsystem|hex_data [1]) # (\slc|memory_subsystem|hex_data [3] $ (\slc|memory_subsystem|hex_data [2]))))

	.dataa(\slc|memory_subsystem|hex_data [1]),
	.datab(\slc|memory_subsystem|hex_data [3]),
	.datac(\slc|memory_subsystem|hex_data [2]),
	.datad(\slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \slc|hex_drivers[0]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N4
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~6 (
// Equation(s):
// \slc|memory_subsystem|hex_data~6_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [4] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|d0|mdr|mdr_reg|Data_Out [4]),
	.datac(gnd),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~6 .lut_mask = 16'hCC88;
defparam \slc|memory_subsystem|hex_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N5
dffeas \slc|memory_subsystem|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[4] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N8
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~8 (
// Equation(s):
// \slc|memory_subsystem|hex_data~8_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [6] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|d0|mdr|mdr_reg|Data_Out [6]),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~8 .lut_mask = 16'hF0A0;
defparam \slc|memory_subsystem|hex_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N9
dffeas \slc|memory_subsystem|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[6] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N10
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~9 (
// Equation(s):
// \slc|memory_subsystem|hex_data~9_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [7] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|d0|mdr|mdr_reg|Data_Out [7]),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~9 .lut_mask = 16'hF0A0;
defparam \slc|memory_subsystem|hex_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N11
dffeas \slc|memory_subsystem|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[7] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N22
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~7 (
// Equation(s):
// \slc|memory_subsystem|hex_data~7_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [5] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|d0|mdr|mdr_reg|Data_Out [5]),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~7 .lut_mask = 16'hF0A0;
defparam \slc|memory_subsystem|hex_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N23
dffeas \slc|memory_subsystem|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[5] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr6~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr6~0_combout  = (\slc|memory_subsystem|hex_data [6] & (!\slc|memory_subsystem|hex_data [5] & (\slc|memory_subsystem|hex_data [4] $ (!\slc|memory_subsystem|hex_data [7])))) # (!\slc|memory_subsystem|hex_data [6] & 
// (\slc|memory_subsystem|hex_data [4] & (\slc|memory_subsystem|hex_data [7] $ (!\slc|memory_subsystem|hex_data [5]))))

	.dataa(\slc|memory_subsystem|hex_data [4]),
	.datab(\slc|memory_subsystem|hex_data [6]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr6~0 .lut_mask = 16'h2086;
defparam \slc|hex_drivers[1]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr5~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr5~0_combout  = (\slc|memory_subsystem|hex_data [5] & ((\slc|memory_subsystem|hex_data [4] & (\slc|memory_subsystem|hex_data [7])) # (!\slc|memory_subsystem|hex_data [4] & ((\slc|memory_subsystem|hex_data [6]))))) # 
// (!\slc|memory_subsystem|hex_data [5] & (\slc|memory_subsystem|hex_data [6] & (\slc|memory_subsystem|hex_data [4] $ (\slc|memory_subsystem|hex_data [7]))))

	.dataa(\slc|memory_subsystem|hex_data [4]),
	.datab(\slc|memory_subsystem|hex_data [5]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [6]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr5~0 .lut_mask = 16'hD680;
defparam \slc|hex_drivers[1]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr4~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr4~0_combout  = (\slc|memory_subsystem|hex_data [7] & (\slc|memory_subsystem|hex_data [6] & ((\slc|memory_subsystem|hex_data [5]) # (!\slc|memory_subsystem|hex_data [4])))) # (!\slc|memory_subsystem|hex_data [7] & 
// (!\slc|memory_subsystem|hex_data [4] & (\slc|memory_subsystem|hex_data [5] & !\slc|memory_subsystem|hex_data [6])))

	.dataa(\slc|memory_subsystem|hex_data [4]),
	.datab(\slc|memory_subsystem|hex_data [5]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [6]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr4~0 .lut_mask = 16'hD004;
defparam \slc|hex_drivers[1]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr3~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr3~0_combout  = (\slc|memory_subsystem|hex_data [5] & ((\slc|memory_subsystem|hex_data [4] & (\slc|memory_subsystem|hex_data [6])) # (!\slc|memory_subsystem|hex_data [4] & (!\slc|memory_subsystem|hex_data [6] & 
// \slc|memory_subsystem|hex_data [7])))) # (!\slc|memory_subsystem|hex_data [5] & (!\slc|memory_subsystem|hex_data [7] & (\slc|memory_subsystem|hex_data [4] $ (\slc|memory_subsystem|hex_data [6]))))

	.dataa(\slc|memory_subsystem|hex_data [4]),
	.datab(\slc|memory_subsystem|hex_data [6]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr3~0 .lut_mask = 16'h9806;
defparam \slc|hex_drivers[1]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr2~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr2~0_combout  = (\slc|memory_subsystem|hex_data [5] & (\slc|memory_subsystem|hex_data [4] & ((!\slc|memory_subsystem|hex_data [7])))) # (!\slc|memory_subsystem|hex_data [5] & ((\slc|memory_subsystem|hex_data [6] & 
// ((!\slc|memory_subsystem|hex_data [7]))) # (!\slc|memory_subsystem|hex_data [6] & (\slc|memory_subsystem|hex_data [4]))))

	.dataa(\slc|memory_subsystem|hex_data [4]),
	.datab(\slc|memory_subsystem|hex_data [6]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \slc|hex_drivers[1]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr1~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr1~0_combout  = (\slc|memory_subsystem|hex_data [4] & (\slc|memory_subsystem|hex_data [7] $ (((\slc|memory_subsystem|hex_data [5]) # (!\slc|memory_subsystem|hex_data [6]))))) # (!\slc|memory_subsystem|hex_data [4] & 
// (\slc|memory_subsystem|hex_data [5] & (!\slc|memory_subsystem|hex_data [7] & !\slc|memory_subsystem|hex_data [6])))

	.dataa(\slc|memory_subsystem|hex_data [4]),
	.datab(\slc|memory_subsystem|hex_data [5]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [6]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr1~0 .lut_mask = 16'h280E;
defparam \slc|hex_drivers[1]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr0~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr0~0_combout  = (\slc|memory_subsystem|hex_data [4] & ((\slc|memory_subsystem|hex_data [7]) # (\slc|memory_subsystem|hex_data [6] $ (\slc|memory_subsystem|hex_data [5])))) # (!\slc|memory_subsystem|hex_data [4] & 
// ((\slc|memory_subsystem|hex_data [5]) # (\slc|memory_subsystem|hex_data [6] $ (\slc|memory_subsystem|hex_data [7]))))

	.dataa(\slc|memory_subsystem|hex_data [4]),
	.datab(\slc|memory_subsystem|hex_data [6]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \slc|hex_drivers[1]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N10
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~11 (
// Equation(s):
// \slc|memory_subsystem|hex_data~11_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [9] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\slc|d0|mdr|mdr_reg|Data_Out [9]),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~11 .lut_mask = 16'hCCC0;
defparam \slc|memory_subsystem|hex_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y7_N11
dffeas \slc|memory_subsystem|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[9] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N20
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~12 (
// Equation(s):
// \slc|memory_subsystem|hex_data~12_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [10] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|mdr|mdr_reg|Data_Out [10]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~12 .lut_mask = 16'hFA00;
defparam \slc|memory_subsystem|hex_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y7_N21
dffeas \slc|memory_subsystem|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[10] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N14
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~13 (
// Equation(s):
// \slc|memory_subsystem|hex_data~13_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [11] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|mdr|mdr_reg|Data_Out [11]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~13 .lut_mask = 16'hFA00;
defparam \slc|memory_subsystem|hex_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y7_N15
dffeas \slc|memory_subsystem|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[11] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N0
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~10 (
// Equation(s):
// \slc|memory_subsystem|hex_data~10_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [8] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|d0|mdr|mdr_reg|Data_Out [8]),
	.datab(\button_sync[1]|q~q ),
	.datac(gnd),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~10 .lut_mask = 16'hAA88;
defparam \slc|memory_subsystem|hex_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y7_N1
dffeas \slc|memory_subsystem|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[8] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N24
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr6~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr6~0_combout  = (\slc|memory_subsystem|hex_data [10] & (!\slc|memory_subsystem|hex_data [9] & (\slc|memory_subsystem|hex_data [11] $ (!\slc|memory_subsystem|hex_data [8])))) # (!\slc|memory_subsystem|hex_data [10] & 
// (\slc|memory_subsystem|hex_data [8] & (\slc|memory_subsystem|hex_data [9] $ (!\slc|memory_subsystem|hex_data [11]))))

	.dataa(\slc|memory_subsystem|hex_data [9]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [11]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr6~0 .lut_mask = 16'h6104;
defparam \slc|hex_drivers[2]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N18
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr5~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr5~0_combout  = (\slc|memory_subsystem|hex_data [9] & ((\slc|memory_subsystem|hex_data [8] & ((\slc|memory_subsystem|hex_data [11]))) # (!\slc|memory_subsystem|hex_data [8] & (\slc|memory_subsystem|hex_data [10])))) # 
// (!\slc|memory_subsystem|hex_data [9] & (\slc|memory_subsystem|hex_data [10] & (\slc|memory_subsystem|hex_data [11] $ (\slc|memory_subsystem|hex_data [8]))))

	.dataa(\slc|memory_subsystem|hex_data [9]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [11]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \slc|hex_drivers[2]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N12
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr4~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr4~0_combout  = (\slc|memory_subsystem|hex_data [10] & (\slc|memory_subsystem|hex_data [11] & ((\slc|memory_subsystem|hex_data [9]) # (!\slc|memory_subsystem|hex_data [8])))) # (!\slc|memory_subsystem|hex_data [10] & 
// (\slc|memory_subsystem|hex_data [9] & (!\slc|memory_subsystem|hex_data [11] & !\slc|memory_subsystem|hex_data [8])))

	.dataa(\slc|memory_subsystem|hex_data [9]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [11]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr4~0 .lut_mask = 16'h80C2;
defparam \slc|hex_drivers[2]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N30
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr3~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr3~0_combout  = (\slc|memory_subsystem|hex_data [9] & ((\slc|memory_subsystem|hex_data [10] & ((\slc|memory_subsystem|hex_data [8]))) # (!\slc|memory_subsystem|hex_data [10] & (\slc|memory_subsystem|hex_data [11] & 
// !\slc|memory_subsystem|hex_data [8])))) # (!\slc|memory_subsystem|hex_data [9] & (!\slc|memory_subsystem|hex_data [11] & (\slc|memory_subsystem|hex_data [10] $ (\slc|memory_subsystem|hex_data [8]))))

	.dataa(\slc|memory_subsystem|hex_data [9]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [11]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr3~0 .lut_mask = 16'h8924;
defparam \slc|hex_drivers[2]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N16
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr2~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr2~0_combout  = (\slc|memory_subsystem|hex_data [9] & (((!\slc|memory_subsystem|hex_data [11] & \slc|memory_subsystem|hex_data [8])))) # (!\slc|memory_subsystem|hex_data [9] & ((\slc|memory_subsystem|hex_data [10] & 
// (!\slc|memory_subsystem|hex_data [11])) # (!\slc|memory_subsystem|hex_data [10] & ((\slc|memory_subsystem|hex_data [8])))))

	.dataa(\slc|memory_subsystem|hex_data [9]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [11]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr2~0 .lut_mask = 16'h1F04;
defparam \slc|hex_drivers[2]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N26
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr1~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr1~0_combout  = (\slc|memory_subsystem|hex_data [9] & (!\slc|memory_subsystem|hex_data [11] & ((\slc|memory_subsystem|hex_data [8]) # (!\slc|memory_subsystem|hex_data [10])))) # (!\slc|memory_subsystem|hex_data [9] & 
// (\slc|memory_subsystem|hex_data [8] & (\slc|memory_subsystem|hex_data [10] $ (!\slc|memory_subsystem|hex_data [11]))))

	.dataa(\slc|memory_subsystem|hex_data [9]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [11]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr1~0 .lut_mask = 16'h4B02;
defparam \slc|hex_drivers[2]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N4
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr0~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr0~0_combout  = (\slc|memory_subsystem|hex_data [8] & ((\slc|memory_subsystem|hex_data [11]) # (\slc|memory_subsystem|hex_data [9] $ (\slc|memory_subsystem|hex_data [10])))) # (!\slc|memory_subsystem|hex_data [8] & 
// ((\slc|memory_subsystem|hex_data [9]) # (\slc|memory_subsystem|hex_data [10] $ (\slc|memory_subsystem|hex_data [11]))))

	.dataa(\slc|memory_subsystem|hex_data [9]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [11]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \slc|hex_drivers[2]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N30
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~15 (
// Equation(s):
// \slc|memory_subsystem|hex_data~15_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [13] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|d0|mdr|mdr_reg|Data_Out [13]),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~15 .lut_mask = 16'hF0A0;
defparam \slc|memory_subsystem|hex_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N31
dffeas \slc|memory_subsystem|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[13] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N16
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~16 (
// Equation(s):
// \slc|memory_subsystem|hex_data~16_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [14] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|d0|mdr|mdr_reg|Data_Out [14]),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~16 .lut_mask = 16'hF0A0;
defparam \slc|memory_subsystem|hex_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N17
dffeas \slc|memory_subsystem|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[14] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N16
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~17 (
// Equation(s):
// \slc|memory_subsystem|hex_data~17_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [15] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|d0|mdr|mdr_reg|Data_Out [15]),
	.datac(gnd),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~17 .lut_mask = 16'hCC88;
defparam \slc|memory_subsystem|hex_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N17
dffeas \slc|memory_subsystem|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[15] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N28
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~14 (
// Equation(s):
// \slc|memory_subsystem|hex_data~14_combout  = (\slc|d0|mdr|mdr_reg|Data_Out [12] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|d0|mdr|mdr_reg|Data_Out [12]),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~14 .lut_mask = 16'hF0A0;
defparam \slc|memory_subsystem|hex_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N29
dffeas \slc|memory_subsystem|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[4]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[12] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N2
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr6~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr6~0_combout  = (\slc|memory_subsystem|hex_data [14] & (!\slc|memory_subsystem|hex_data [13] & (\slc|memory_subsystem|hex_data [15] $ (!\slc|memory_subsystem|hex_data [12])))) # (!\slc|memory_subsystem|hex_data [14] & 
// (\slc|memory_subsystem|hex_data [12] & (\slc|memory_subsystem|hex_data [13] $ (!\slc|memory_subsystem|hex_data [15]))))

	.dataa(\slc|memory_subsystem|hex_data [13]),
	.datab(\slc|memory_subsystem|hex_data [14]),
	.datac(\slc|memory_subsystem|hex_data [15]),
	.datad(\slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr6~0 .lut_mask = 16'h6104;
defparam \slc|hex_drivers[3]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N12
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr5~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr5~0_combout  = (\slc|memory_subsystem|hex_data [13] & ((\slc|memory_subsystem|hex_data [12] & ((\slc|memory_subsystem|hex_data [15]))) # (!\slc|memory_subsystem|hex_data [12] & (\slc|memory_subsystem|hex_data [14])))) # 
// (!\slc|memory_subsystem|hex_data [13] & (\slc|memory_subsystem|hex_data [14] & (\slc|memory_subsystem|hex_data [15] $ (\slc|memory_subsystem|hex_data [12]))))

	.dataa(\slc|memory_subsystem|hex_data [13]),
	.datab(\slc|memory_subsystem|hex_data [14]),
	.datac(\slc|memory_subsystem|hex_data [15]),
	.datad(\slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \slc|hex_drivers[3]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N6
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr4~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr4~0_combout  = (\slc|memory_subsystem|hex_data [14] & (\slc|memory_subsystem|hex_data [15] & ((\slc|memory_subsystem|hex_data [13]) # (!\slc|memory_subsystem|hex_data [12])))) # (!\slc|memory_subsystem|hex_data [14] & 
// (\slc|memory_subsystem|hex_data [13] & (!\slc|memory_subsystem|hex_data [15] & !\slc|memory_subsystem|hex_data [12])))

	.dataa(\slc|memory_subsystem|hex_data [13]),
	.datab(\slc|memory_subsystem|hex_data [14]),
	.datac(\slc|memory_subsystem|hex_data [15]),
	.datad(\slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr4~0 .lut_mask = 16'h80C2;
defparam \slc|hex_drivers[3]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N0
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr3~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr3~0_combout  = (\slc|memory_subsystem|hex_data [13] & ((\slc|memory_subsystem|hex_data [14] & ((\slc|memory_subsystem|hex_data [12]))) # (!\slc|memory_subsystem|hex_data [14] & (\slc|memory_subsystem|hex_data [15] & 
// !\slc|memory_subsystem|hex_data [12])))) # (!\slc|memory_subsystem|hex_data [13] & (!\slc|memory_subsystem|hex_data [15] & (\slc|memory_subsystem|hex_data [14] $ (\slc|memory_subsystem|hex_data [12]))))

	.dataa(\slc|memory_subsystem|hex_data [13]),
	.datab(\slc|memory_subsystem|hex_data [14]),
	.datac(\slc|memory_subsystem|hex_data [15]),
	.datad(\slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr3~0 .lut_mask = 16'h8924;
defparam \slc|hex_drivers[3]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N26
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr2~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr2~0_combout  = (\slc|memory_subsystem|hex_data [13] & (((!\slc|memory_subsystem|hex_data [15] & \slc|memory_subsystem|hex_data [12])))) # (!\slc|memory_subsystem|hex_data [13] & ((\slc|memory_subsystem|hex_data [14] & 
// (!\slc|memory_subsystem|hex_data [15])) # (!\slc|memory_subsystem|hex_data [14] & ((\slc|memory_subsystem|hex_data [12])))))

	.dataa(\slc|memory_subsystem|hex_data [13]),
	.datab(\slc|memory_subsystem|hex_data [14]),
	.datac(\slc|memory_subsystem|hex_data [15]),
	.datad(\slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr2~0 .lut_mask = 16'h1F04;
defparam \slc|hex_drivers[3]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N20
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr1~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr1~0_combout  = (\slc|memory_subsystem|hex_data [13] & (!\slc|memory_subsystem|hex_data [15] & ((\slc|memory_subsystem|hex_data [12]) # (!\slc|memory_subsystem|hex_data [14])))) # (!\slc|memory_subsystem|hex_data [13] & 
// (\slc|memory_subsystem|hex_data [12] & (\slc|memory_subsystem|hex_data [14] $ (!\slc|memory_subsystem|hex_data [15]))))

	.dataa(\slc|memory_subsystem|hex_data [13]),
	.datab(\slc|memory_subsystem|hex_data [14]),
	.datac(\slc|memory_subsystem|hex_data [15]),
	.datad(\slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr1~0 .lut_mask = 16'h4B02;
defparam \slc|hex_drivers[3]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N14
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr0~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr0~0_combout  = (\slc|memory_subsystem|hex_data [12] & ((\slc|memory_subsystem|hex_data [15]) # (\slc|memory_subsystem|hex_data [13] $ (\slc|memory_subsystem|hex_data [14])))) # (!\slc|memory_subsystem|hex_data [12] & 
// ((\slc|memory_subsystem|hex_data [13]) # (\slc|memory_subsystem|hex_data [14] $ (\slc|memory_subsystem|hex_data [15]))))

	.dataa(\slc|memory_subsystem|hex_data [13]),
	.datab(\slc|memory_subsystem|hex_data [14]),
	.datac(\slc|memory_subsystem|hex_data [15]),
	.datad(\slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \slc|hex_drivers[3]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[8] = \PC[8]~output_o ;

assign PC[9] = \PC[9]~output_o ;

assign PC[10] = \PC[10]~output_o ;

assign PC[11] = \PC[11]~output_o ;

assign PC[12] = \PC[12]~output_o ;

assign PC[13] = \PC[13]~output_o ;

assign PC[14] = \PC[14]~output_o ;

assign PC[15] = \PC[15]~output_o ;

assign MAR[0] = \MAR[0]~output_o ;

assign MAR[1] = \MAR[1]~output_o ;

assign MAR[2] = \MAR[2]~output_o ;

assign MAR[3] = \MAR[3]~output_o ;

assign MAR[4] = \MAR[4]~output_o ;

assign MAR[5] = \MAR[5]~output_o ;

assign MAR[6] = \MAR[6]~output_o ;

assign MAR[7] = \MAR[7]~output_o ;

assign MAR[8] = \MAR[8]~output_o ;

assign MAR[9] = \MAR[9]~output_o ;

assign MAR[10] = \MAR[10]~output_o ;

assign MAR[11] = \MAR[11]~output_o ;

assign MAR[12] = \MAR[12]~output_o ;

assign MAR[13] = \MAR[13]~output_o ;

assign MAR[14] = \MAR[14]~output_o ;

assign MAR[15] = \MAR[15]~output_o ;

assign MDR[0] = \MDR[0]~output_o ;

assign MDR[1] = \MDR[1]~output_o ;

assign MDR[2] = \MDR[2]~output_o ;

assign MDR[3] = \MDR[3]~output_o ;

assign MDR[4] = \MDR[4]~output_o ;

assign MDR[5] = \MDR[5]~output_o ;

assign MDR[6] = \MDR[6]~output_o ;

assign MDR[7] = \MDR[7]~output_o ;

assign MDR[8] = \MDR[8]~output_o ;

assign MDR[9] = \MDR[9]~output_o ;

assign MDR[10] = \MDR[10]~output_o ;

assign MDR[11] = \MDR[11]~output_o ;

assign MDR[12] = \MDR[12]~output_o ;

assign MDR[13] = \MDR[13]~output_o ;

assign MDR[14] = \MDR[14]~output_o ;

assign MDR[15] = \MDR[15]~output_o ;

assign IR[0] = \IR[0]~output_o ;

assign IR[1] = \IR[1]~output_o ;

assign IR[2] = \IR[2]~output_o ;

assign IR[3] = \IR[3]~output_o ;

assign IR[4] = \IR[4]~output_o ;

assign IR[5] = \IR[5]~output_o ;

assign IR[6] = \IR[6]~output_o ;

assign IR[7] = \IR[7]~output_o ;

assign IR[8] = \IR[8]~output_o ;

assign IR[9] = \IR[9]~output_o ;

assign IR[10] = \IR[10]~output_o ;

assign IR[11] = \IR[11]~output_o ;

assign IR[12] = \IR[12]~output_o ;

assign IR[13] = \IR[13]~output_o ;

assign IR[14] = \IR[14]~output_o ;

assign IR[15] = \IR[15]~output_o ;

assign Reset_Val = \Reset_Val~output_o ;

assign MARMUXval[0] = \MARMUXval[0]~output_o ;

assign MARMUXval[1] = \MARMUXval[1]~output_o ;

assign MARMUXval[2] = \MARMUXval[2]~output_o ;

assign MARMUXval[3] = \MARMUXval[3]~output_o ;

assign MARMUXval[4] = \MARMUXval[4]~output_o ;

assign MARMUXval[5] = \MARMUXval[5]~output_o ;

assign MARMUXval[6] = \MARMUXval[6]~output_o ;

assign MARMUXval[7] = \MARMUXval[7]~output_o ;

assign MARMUXval[8] = \MARMUXval[8]~output_o ;

assign MARMUXval[9] = \MARMUXval[9]~output_o ;

assign MARMUXval[10] = \MARMUXval[10]~output_o ;

assign MARMUXval[11] = \MARMUXval[11]~output_o ;

assign MARMUXval[12] = \MARMUXval[12]~output_o ;

assign MARMUXval[13] = \MARMUXval[13]~output_o ;

assign MARMUXval[14] = \MARMUXval[14]~output_o ;

assign MARMUXval[15] = \MARMUXval[15]~output_o ;

assign SR1MUX_Outval[0] = \SR1MUX_Outval[0]~output_o ;

assign SR1MUX_Outval[1] = \SR1MUX_Outval[1]~output_o ;

assign SR1MUX_Outval[2] = \SR1MUX_Outval[2]~output_o ;

assign SR1MUX_Outval[3] = \SR1MUX_Outval[3]~output_o ;

assign SR1MUX_Outval[4] = \SR1MUX_Outval[4]~output_o ;

assign SR1MUX_Outval[5] = \SR1MUX_Outval[5]~output_o ;

assign SR1MUX_Outval[6] = \SR1MUX_Outval[6]~output_o ;

assign SR1MUX_Outval[7] = \SR1MUX_Outval[7]~output_o ;

assign SR1MUX_Outval[8] = \SR1MUX_Outval[8]~output_o ;

assign SR1MUX_Outval[9] = \SR1MUX_Outval[9]~output_o ;

assign SR1MUX_Outval[10] = \SR1MUX_Outval[10]~output_o ;

assign SR1MUX_Outval[11] = \SR1MUX_Outval[11]~output_o ;

assign SR1MUX_Outval[12] = \SR1MUX_Outval[12]~output_o ;

assign SR1MUX_Outval[13] = \SR1MUX_Outval[13]~output_o ;

assign SR1MUX_Outval[14] = \SR1MUX_Outval[14]~output_o ;

assign SR1MUX_Outval[15] = \SR1MUX_Outval[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
