verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module NN /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/runs/RUN_2024-12-28_14-10-16/01-verilator-lint/_deps.vlt /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/runs/RUN_2024-12-28_14-10-16/tmp/562b5d60e93147e3b7e93154e238e84d.bb.v /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/add_sub.sv /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/multiplier.sv /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/divider.sv /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/fpu_lib.sv /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/sigmoid_v4.sv /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/matrix_multiply_2x2_2x1.sv /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/matrix_multiply_1x2_2x1.sv /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/NN.sv --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_sky130A +define+SCL_sky130_fd_sc_hd +define+__openlane__ +define+__pnr__ +define+USE_POWER_PINS
