#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002613d60d870 .scope module, "tb_pwm" "tb_pwm" 2 6;
 .timescale -9 -12;
v000002613d6778b0_0 .var "cfg_valid", 0 0;
v000002613d6779f0_0 .var "clk", 0 0;
v000002613d677770_0 .var "duty_cfg", 6 0;
v000002613d677ef0_0 .var "pow2_cfg", 1 0;
v000002613d677a90_0 .var "pow5_cfg", 1 0;
v000002613d677f90_0 .net "pwm_out", 0 0, v000002613d677b30_0;  1 drivers
v000002613d677090_0 .var "rst", 0 0;
S_000002613d60cb40 .scope module, "dut" "pwm_ctrl" 2 17, 3 5 0, S_000002613d60d870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "pow2_cfg";
    .port_info 3 /INPUT 2 "pow5_cfg";
    .port_info 4 /INPUT 7 "duty_cfg";
    .port_info 5 /INPUT 1 "cfg_valid";
    .port_info 6 /OUTPUT 1 "pwm_out";
L_000002613d678058 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v000002613d6776d0_0 .net/2s *"_ivl_0", 31 0, L_000002613d678058;  1 drivers
L_000002613d6780a0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000002613d677db0_0 .net *"_ivl_7", 8 0, L_000002613d6780a0;  1 drivers
v000002613d677e50_0 .net "cfg_valid", 0 0, v000002613d6778b0_0;  1 drivers
v000002613d677590_0 .net "clk", 0 0, v000002613d6779f0_0;  1 drivers
v000002613d677c70_0 .net "duty_cfg", 6 0, v000002613d677770_0;  1 drivers
v000002613d677450_0 .var "duty_reg", 6 0;
v000002613d677810_0 .net "pow2_cfg", 1 0, v000002613d677ef0_0;  1 drivers
v000002613d6774f0_0 .net "pow5_cfg", 1 0, v000002613d677a90_0;  1 drivers
v000002613d677950_0 .net "pwm_out", 0 0, v000002613d677b30_0;  alias, 1 drivers
v000002613d677630_0 .net "rst", 0 0, v000002613d677090_0;  1 drivers
v000002613d677d10_0 .net "tick", 0 0, v000002613d624f20_0;  1 drivers
L_000002613d677130 .part L_000002613d678058, 0, 16;
L_000002613d6771d0 .concat [ 7 9 0 0], v000002613d677450_0, L_000002613d6780a0;
S_000002613d624cf0 .scope module, "freq_div" "freq_scale" 3 29, 4 6 0, S_000002613d60cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "pow2_cfg";
    .port_info 3 /INPUT 2 "pow5_cfg";
    .port_info 4 /OUTPUT 1 "tick";
v000002613d5e34f0_0 .net "clk", 0 0, v000002613d6779f0_0;  alias, 1 drivers
v000002613d5e3710_0 .var/i "counter", 31 0;
v000002613d60da00_0 .var/i "div_factor", 31 0;
v000002613d620270_0 .net "pow2_cfg", 1 0, v000002613d677ef0_0;  alias, 1 drivers
v000002613d60ccd0_0 .net "pow5_cfg", 1 0, v000002613d677a90_0;  alias, 1 drivers
v000002613d624e80_0 .net "rst", 0 0, v000002613d677090_0;  alias, 1 drivers
v000002613d624f20_0 .var "tick", 0 0;
E_000002613d60b8b0 .event posedge, v000002613d624e80_0, v000002613d5e34f0_0;
E_000002613d60b9b0 .event anyedge, v000002613d620270_0, v000002613d60ccd0_0;
S_000002613d624fc0 .scope module, "pwm_gen" "pwm" 3 38, 5 8 0, S_000002613d60cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "period";
    .port_info 3 /INPUT 16 "duty";
    .port_info 4 /OUTPUT 1 "pwm_out";
P_000002613d60aef0 .param/l "WIDTH" 0 5 9, +C4<00000000000000000000000000010000>;
v000002613d614d70_0 .net "clk", 0 0, v000002613d6779f0_0;  alias, 1 drivers
v000002613d614e10_0 .var "cnt", 15 0;
v000002613d614eb0_0 .var "dir", 0 0;
v000002613d614f50_0 .net "duty", 15 0, L_000002613d6771d0;  1 drivers
v000002613d6773b0_0 .net "period", 15 0, L_000002613d677130;  1 drivers
v000002613d677b30_0 .var "pwm_out", 0 0;
v000002613d677bd0_0 .net "rst", 0 0, v000002613d677090_0;  alias, 1 drivers
    .scope S_000002613d624cf0;
T_0 ;
    %wait E_000002613d60b9b0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v000002613d620270_0;
    %shiftl 4;
    %load/vec4 v000002613d60ccd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v000002613d60ccd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_0.2, 9;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v000002613d60ccd0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_0.4, 10;
    %pushi/vec4 25, 0, 32;
    %jmp/1 T_0.5, 10;
T_0.4 ; End of true expr.
    %pushi/vec4 125, 0, 32;
    %jmp/0 T_0.5, 10;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %mul;
    %store/vec4 v000002613d60da00_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002613d624cf0;
T_1 ;
    %wait E_000002613d60b8b0;
    %load/vec4 v000002613d624e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002613d5e3710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002613d624f20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002613d5e3710_0;
    %load/vec4 v000002613d60da00_0;
    %muli 1000, 0, 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002613d5e3710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002613d624f20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002613d5e3710_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002613d5e3710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002613d624f20_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002613d624fc0;
T_2 ;
    %wait E_000002613d60b8b0;
    %load/vec4 v000002613d677bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002613d614e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002613d614eb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002613d614eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002613d614e10_0;
    %load/vec4 v000002613d6773b0_0;
    %cmp/e;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002613d614eb0_0, 0;
    %load/vec4 v000002613d614e10_0;
    %subi 1, 0, 16;
    %assign/vec4 v000002613d614e10_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000002613d614e10_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002613d614e10_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002613d614e10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002613d614eb0_0, 0;
    %load/vec4 v000002613d614e10_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002613d614e10_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000002613d614e10_0;
    %subi 1, 0, 16;
    %assign/vec4 v000002613d614e10_0, 0;
T_2.7 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002613d624fc0;
T_3 ;
    %wait E_000002613d60b8b0;
    %load/vec4 v000002613d677bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002613d677b30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002613d614e10_0;
    %load/vec4 v000002613d614f50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v000002613d677b30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002613d60cb40;
T_4 ;
    %wait E_000002613d60b8b0;
    %load/vec4 v000002613d677630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002613d677450_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002613d677e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002613d677c70_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v000002613d677c70_0;
    %assign/vec4 v000002613d677450_0, 0;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002613d60d870;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002613d6779f0_0, 0, 1;
T_5.0 ;
    %delay 10000, 0;
    %load/vec4 v000002613d6779f0_0;
    %inv;
    %store/vec4 v000002613d6779f0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002613d60d870;
T_6 ;
    %vpi_call 2 36 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002613d60d870 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002613d677090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002613d677ef0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002613d677a90_0, 0, 2;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002613d677770_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002613d6778b0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002613d677090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000002613d677770_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002613d6778b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002613d6778b0_0, 0, 1;
    %delay 50000000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002613d677ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002613d6778b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002613d6778b0_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../tb/tb_pwm.v";
    "../rtl/pwm_ctrl.v";
    "../rtl/freq_scale.v";
    "../rtl/pwm.v";
