INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ECE 480/Lab 8/lab_8.srcs/sources_1/imports/Downloads/char_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module char_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ECE 480/Lab 8/lab_8.srcs/sim_1/imports/new/tb_char_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_char_rom
