<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: L-795KQQ2

# Wed Apr 10 19:52:06 2019

#Implementation: impl0

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\ecp5um5g.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\git\lat_bert\rtl_sources\prbs_loopback_top.v" (library work)
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs_loopback_top.v":69:34:69:41|Unrecognized synthesis directive preserve. Verify the correct directive name.
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs_loopback_top.v":75:14:75:21|Unrecognized synthesis directive preserve. Verify the correct directive name.
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs_loopback_top.v":84:14:84:21|Unrecognized synthesis directive preserve. Verify the correct directive name.
@I::"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v" (library work)
@W: CG921 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":41:4:41:15|bert_synched is already declared in this scope.
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":237:31:237:40|Unrecognized synthesis directive dont_merge. Verify the correct directive name.
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":250:50:250:57|Unrecognized synthesis directive preserve. Verify the correct directive name.
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":251:42:251:49|Unrecognized synthesis directive preserve. Verify the correct directive name.
@I::"C:\git\lat_bert\rtl_sources\prbs7x1_gen.v" (library work)
@W: CS141 :"C:\git\lat_bert\rtl_sources\prbs7x1_gen.v":34:32:34:41|Unrecognized synthesis directive dont_merge. Verify the correct directive name.
Verilog syntax check successful!
File C:\git\lat_bert\rtl_sources\prbs7x1_gen.v changed - recompiling
Selecting top level module prbs_loopback_top
@N: CG364 :"C:\git\lat_bert\rtl_sources\prbs7x1_gen.v":28:7:28:17|Synthesizing module prbs7x1_gen in library work.
@N: CG364 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":27:7:27:17|Synthesizing module prbs7x1_chk in library work.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal prbs_rstn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal encr_bit_position; possible missing assignment in an if or case statement.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal efc_rstn; possible missing assignment in an if or case statement.
@W: CL177 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Sharing sequential element efc_rstn. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal efc_en; possible missing assignment in an if or case statement.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal ec_rstn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal ec_en; possible missing assignment in an if or case statement.
@W: CL177 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Sharing sequential element ec_en. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL118 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Latch generated from always block for signal bert_synched; possible missing assignment in an if or case statement.
@W: CL177 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Sharing sequential element bert_synched. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\git\lat_bert\rtl_sources\prbs_loopback_top.v":27:7:27:23|Synthesizing module prbs_loopback_top in library work.
@W: CG360 :"C:\git\lat_bert\rtl_sources\prbs_loopback_top.v":69:5:69:19|Removing wire prbs7_x1_signal, as there is no assignment to it.
@N: CL201 :"C:\git\lat_bert\rtl_sources\prbs7x1_chk.v":112:0:112:5|Trying to extract state machine for register bert_state.
Extracted state machine for register bert_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 10 19:52:06 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\git\lat_bert\fpga_prj\impl0\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 10 19:52:06 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 10 19:52:06 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\git\lat_bert\fpga_prj\impl0\synwork\lat_bert_impl0_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 10 19:52:07 2019

###########################################################]
# Wed Apr 10 19:52:08 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0_scck.rpt 
Printing clock  summary report in "C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@W: MO129 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Sequential instance prbs7x1_chk0.efc_en_0 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Sequential instance prbs7x1_chk0.encr_bit_position is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Sequential instance prbs7x1_chk0.prbs_rstn_0 is reduced to a combinational gate by constant propagation.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=108  set on top level netlist prbs_loopback_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
******************

          Start                        Requested     Requested     Clock        Clock                     Clock
Level     Clock                        Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------------
0 -       System                       1.0 MHz       1000.000      system       system_clkgroup           1    
                                                                                                               
0 -       prbs_loopback_top|clk_in     763.0 MHz     1.311         inferred     Autoconstr_clkgroup_0     79   
===============================================================================================================

@W: MT531 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Found signal identified as System clock which controls 1 sequential elements including prbs7x1_chk0.bert_synched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\git\lat_bert\rtl_sources\prbs7x1_gen.v":39:0:39:5|Found inferred clock prbs_loopback_top|clk_in which controls 79 sequential elements including prbs7x1_gen0.col_gen[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Encoding state machine bert_state[4:0] (in view: work.prbs7x1_chk(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 10 19:52:08 2019

###########################################################]
# Wed Apr 10 19:52:08 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: MO231 :"c:\git\lat_bert\rtl_sources\prbs_loopback_top.v":48:0:48:5|Found counter in view:work.prbs_loopback_top(verilog) instance ctr[23:0] 
Encoding state machine bert_state[4:0] (in view: work.prbs7x1_chk(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: BN362 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":112:0:112:5|Removing sequential instance bert_state[0] (in view: work.prbs7x1_chk(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":84:0:84:5|Found counter in view:work.prbs7x1_chk(verilog) instance error_counter[15:0] 
@N: MO231 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":74:0:74:5|Found counter in view:work.prbs7x1_chk(verilog) instance pattern_count[6:0] 
@N: MO231 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":225:0:225:5|Found counter in view:work.prbs7x1_chk(verilog) instance pattern_bit_position[6:0] 
@N: MO231 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":97:0:97:5|Found counter in view:work.prbs7x1_chk(verilog) instance error_free_counter[5:0] 
@N: MF179 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":145:4:145:45|Found 7 by 7 bit equality operator ('==') bert_next_state16 (in view: work.prbs7x1_chk(verilog))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MF578 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":164:8:164:11|Incompatible asynchronous control logic preventing generated clock conversion of prbs7x1_chk0.bert_synched (in view: work.prbs_loopback_top(verilog)).
@N: BN362 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":112:0:112:5|Removing sequential instance prbs7x1_chk0.bert_state[3] (in view: work.prbs_loopback_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":112:0:112:5|Removing sequential instance prbs7x1_chk0.bert_state[2] (in view: work.prbs_loopback_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":112:0:112:5|Removing sequential instance prbs7x1_chk0.bert_state[1] (in view: work.prbs_loopback_top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.94ns		  35 /        80
   2		0h:00m:00s		    -0.94ns		  34 /        80

   3		0h:00m:00s		    -0.94ns		  44 /        80
   4		0h:00m:00s		    -0.94ns		  46 /        80
@N: FX271 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":112:0:112:5|Replicating instance prbs7x1_chk0.bert_state_0[3] (in view: work.prbs_loopback_top(verilog)) with 4 loads 1 time to improve timing.
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication


   5		0h:00m:00s		    -0.94ns		  44 /        81
   6		0h:00m:00s		    -0.94ns		  45 /        81
   7		0h:00m:00s		    -0.94ns		  48 /        81
   8		0h:00m:00s		    -0.80ns		  50 /        81
   9		0h:00m:00s		    -0.80ns		  50 /        81
  10		0h:00m:00s		    -1.09ns		  52 /        81
  11		0h:00m:00s		    -0.82ns		  52 /        81
  12		0h:00m:00s		    -1.00ns		  51 /        81

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 81 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_in              port                   81         ctr[0]         
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 143MB)

Writing Analyst data base C:\git\lat_bert\fpga_prj\impl0\synwork\lat_bert_impl0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\git\lat_bert\fpga_prj\impl0\lat_bert_impl0.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net G_126
1) instance I_114.lat_r (in view: work.prbs_loopback_top(verilog)), output net G_126 (in view: work.prbs_loopback_top(verilog))
    net        G_126
    input  pin I_114.lat_r/C
    instance   I_114.lat_r (cell ORCALUT4)
    output pin I_114.lat_r/Z
    net        G_126
End of loops
@W: MT420 |Found inferred clock prbs_loopback_top|clk_in with period 2.59ns. Please declare a user-defined clock on object "p:clk_in"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 10 19:52:10 2019
#


Top view:               prbs_loopback_top
Requested Frequency:    385.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.458

                             Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock               Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
prbs_loopback_top|clk_in     385.6 MHz     327.8 MHz     2.593         3.051         -0.458     inferred     Autoconstr_clkgroup_0
==================================================================================================================================





Clock Relationships
*******************

Clocks                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------
Starting                  Ending                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------
prbs_loopback_top|clk_in  prbs_loopback_top|clk_in  |  2.593       -0.458  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: prbs_loopback_top|clk_in
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                     Arrival           
Instance                                 Reference                    Type        Pin     Net                         Time        Slack 
                                         Clock                                                                                          
----------------------------------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.pattern_bit_position[1]     prbs_loopback_top|clk_in     FD1P3DX     Q       pattern_bit_position[1]     0.798       -0.458
prbs7x1_chk0.pattern_bit_position[2]     prbs_loopback_top|clk_in     FD1P3DX     Q       pattern_bit_position[2]     0.798       -0.458
prbs7x1_chk0.pattern_bit_position[3]     prbs_loopback_top|clk_in     FD1P3DX     Q       pattern_bit_position[3]     0.798       -0.458
prbs7x1_chk0.pattern_bit_position[6]     prbs_loopback_top|clk_in     FD1P3DX     Q       pattern_bit_position[6]     0.798       -0.458
prbs7x1_chk0.pattern_count[1]            prbs_loopback_top|clk_in     FD1S3DX     Q       pattern_count[1]            0.798       -0.458
prbs7x1_chk0.pattern_count[2]            prbs_loopback_top|clk_in     FD1S3DX     Q       pattern_count[2]            0.798       -0.458
prbs7x1_chk0.pattern_count[3]            prbs_loopback_top|clk_in     FD1S3DX     Q       pattern_count[3]            0.798       -0.458
prbs7x1_chk0.pattern_count[6]            prbs_loopback_top|clk_in     FD1S3DX     Q       pattern_count[6]            0.798       -0.458
ctr[0]                                   prbs_loopback_top|clk_in     FD1S3AX     Q       ctr[0]                      0.798       -0.455
prbs7x1_chk0.error_counter[2]            prbs_loopback_top|clk_in     FD1S3DX     Q       error_counter[2]            0.838       -0.453
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                      Required           
Instance                          Reference                    Type        Pin     Net                          Time         Slack 
                                  Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.bert_state_ret_1     prbs_loopback_top|clk_in     FD1S3BX     D       N_89_reti                    2.382        -0.458
ctr[23]                           prbs_loopback_top|clk_in     FD1S3AX     D       ctr_s[23]                    2.382        -0.455
prbs7x1_chk0.bert_state_0[1]      prbs_loopback_top|clk_in     FD1S3DX     D       bert_state_i_0_reti_i[1]     2.382        -0.453
prbs7x1_chk0.bert_state_ret       prbs_loopback_top|clk_in     FD1S3BX     D       bert_state_i_0_reti[1]       2.382        -0.453
ctr[21]                           prbs_loopback_top|clk_in     FD1S3AX     D       ctr_s[21]                    2.382        -0.396
ctr[22]                           prbs_loopback_top|clk_in     FD1S3AX     D       ctr_s[22]                    2.382        -0.396
prbs7x1_chk0.bert_state[4]        prbs_loopback_top|clk_in     FD1S3DX     D       bert_state_ns[4]             2.382        -0.368
ctr[19]                           prbs_loopback_top|clk_in     FD1S3AX     D       ctr_s[19]                    2.382        -0.337
ctr[20]                           prbs_loopback_top|clk_in     FD1S3AX     D       ctr_s[20]                    2.382        -0.337
ctr[17]                           prbs_loopback_top|clk_in     FD1S3AX     D       ctr_s[17]                    2.382        -0.278
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.593
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.382

    - Propagation time:                      2.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.458

    Number of logic level(s):                4
    Starting point:                          prbs7x1_chk0.pattern_bit_position[1] / Q
    Ending point:                            prbs7x1_chk0.bert_state_ret_1 / D
    The start point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK
    The end   point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.pattern_bit_position[1]            FD1P3DX      Q        Out     0.798     0.798       -         
pattern_bit_position[1]                         Net          -        -       -         -           2         
prbs7x1_chk0.bert_next_state16_NE_2             ORCALUT4     A        In      0.000     0.798       -         
prbs7x1_chk0.bert_next_state16_NE_2             ORCALUT4     Z        Out     0.608     1.406       -         
bert_next_state16_NE_2                          Net          -        -       -         -           3         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     B        In      0.000     1.406       -         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     Z        Out     0.568     1.974       -         
g0_4_mb_1                                       Net          -        -       -         -           2         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     B        In      0.000     1.974       -         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     Z        Out     0.523     2.497       -         
bert_state_ret_1_RNO_1                          Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     D        In      0.000     2.497       -         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     Z        Out     0.343     2.840       -         
N_89_reti                                       Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1                   FD1S3BX      D        In      0.000     2.840       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      2.593
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.382

    - Propagation time:                      2.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.458

    Number of logic level(s):                4
    Starting point:                          prbs7x1_chk0.pattern_bit_position[2] / Q
    Ending point:                            prbs7x1_chk0.bert_state_ret_1 / D
    The start point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK
    The end   point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.pattern_bit_position[2]            FD1P3DX      Q        Out     0.798     0.798       -         
pattern_bit_position[2]                         Net          -        -       -         -           2         
prbs7x1_chk0.bert_next_state16_NE_2             ORCALUT4     B        In      0.000     0.798       -         
prbs7x1_chk0.bert_next_state16_NE_2             ORCALUT4     Z        Out     0.608     1.406       -         
bert_next_state16_NE_2                          Net          -        -       -         -           3         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     B        In      0.000     1.406       -         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     Z        Out     0.568     1.974       -         
g0_4_mb_1                                       Net          -        -       -         -           2         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     B        In      0.000     1.974       -         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     Z        Out     0.523     2.497       -         
bert_state_ret_1_RNO_1                          Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     D        In      0.000     2.497       -         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     Z        Out     0.343     2.840       -         
N_89_reti                                       Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1                   FD1S3BX      D        In      0.000     2.840       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      2.593
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.382

    - Propagation time:                      2.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.458

    Number of logic level(s):                4
    Starting point:                          prbs7x1_chk0.pattern_bit_position[3] / Q
    Ending point:                            prbs7x1_chk0.bert_state_ret_1 / D
    The start point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK
    The end   point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.pattern_bit_position[3]            FD1P3DX      Q        Out     0.798     0.798       -         
pattern_bit_position[3]                         Net          -        -       -         -           2         
prbs7x1_chk0.bert_next_state16_NE_1             ORCALUT4     A        In      0.000     0.798       -         
prbs7x1_chk0.bert_next_state16_NE_1             ORCALUT4     Z        Out     0.608     1.406       -         
bert_next_state16_NE_1                          Net          -        -       -         -           3         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     A        In      0.000     1.406       -         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     Z        Out     0.568     1.974       -         
g0_4_mb_1                                       Net          -        -       -         -           2         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     B        In      0.000     1.974       -         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     Z        Out     0.523     2.497       -         
bert_state_ret_1_RNO_1                          Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     D        In      0.000     2.497       -         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     Z        Out     0.343     2.840       -         
N_89_reti                                       Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1                   FD1S3BX      D        In      0.000     2.840       -         
==============================================================================================================


Path information for path number 4: 
      Requested Period:                      2.593
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.382

    - Propagation time:                      2.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.458

    Number of logic level(s):                4
    Starting point:                          prbs7x1_chk0.pattern_bit_position[6] / Q
    Ending point:                            prbs7x1_chk0.bert_state_ret_1 / D
    The start point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK
    The end   point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.pattern_bit_position[6]            FD1P3DX      Q        Out     0.798     0.798       -         
pattern_bit_position[6]                         Net          -        -       -         -           2         
prbs7x1_chk0.bert_next_state16_NE_1             ORCALUT4     B        In      0.000     0.798       -         
prbs7x1_chk0.bert_next_state16_NE_1             ORCALUT4     Z        Out     0.608     1.406       -         
bert_next_state16_NE_1                          Net          -        -       -         -           3         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     A        In      0.000     1.406       -         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     Z        Out     0.568     1.974       -         
g0_4_mb_1                                       Net          -        -       -         -           2         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     B        In      0.000     1.974       -         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     Z        Out     0.523     2.497       -         
bert_state_ret_1_RNO_1                          Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     D        In      0.000     2.497       -         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     Z        Out     0.343     2.840       -         
N_89_reti                                       Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1                   FD1S3BX      D        In      0.000     2.840       -         
==============================================================================================================


Path information for path number 5: 
      Requested Period:                      2.593
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.382

    - Propagation time:                      2.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.458

    Number of logic level(s):                4
    Starting point:                          prbs7x1_chk0.pattern_count[1] / Q
    Ending point:                            prbs7x1_chk0.bert_state_ret_1 / D
    The start point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK
    The end   point is clocked by            prbs_loopback_top|clk_in [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
prbs7x1_chk0.pattern_count[1]                   FD1S3DX      Q        Out     0.798     0.798       -         
pattern_count[1]                                Net          -        -       -         -           2         
prbs7x1_chk0.bert_next_state16_NE_2             ORCALUT4     C        In      0.000     0.798       -         
prbs7x1_chk0.bert_next_state16_NE_2             ORCALUT4     Z        Out     0.608     1.406       -         
bert_next_state16_NE_2                          Net          -        -       -         -           3         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     B        In      0.000     1.406       -         
prbs7x1_chk0.bert_next_state16_NE_1_RNIN4FC     ORCALUT4     Z        Out     0.568     1.974       -         
g0_4_mb_1                                       Net          -        -       -         -           2         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     B        In      0.000     1.974       -         
prbs7x1_chk0.bert_state_ret_1_RNO_1             ORCALUT4     Z        Out     0.523     2.497       -         
bert_state_ret_1_RNO_1                          Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     D        In      0.000     2.497       -         
prbs7x1_chk0.bert_state_ret_1_RNO               ORCALUT4     Z        Out     0.343     2.840       -         
N_89_reti                                       Net          -        -       -         -           1         
prbs7x1_chk0.bert_state_ret_1                   FD1S3BX      D        In      0.000     2.840       -         
==============================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

---------------------------------------
Resource Usage Report
Part: lfe5um5g_45f-8

Register bits: 81 of 43848 (0%)
PIC Latch:       0
I/O cells:       7


Details:
CCU2C:          34
FD1P3DX:        13
FD1S3AX:        24
FD1S3BX:        16
FD1S3DX:        28
GSR:            1
IB:             4
INV:            3
OB:             3
ORCALUT4:       48
PUR:            1
VHI:            3
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 32MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 10 19:52:10 2019

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
