-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sort is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_value_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_value_V_ce0 : OUT STD_LOGIC;
    in_value_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_frequency_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_frequency_V_ce0 : OUT STD_LOGIC;
    in_frequency_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    n_empty_n : IN STD_LOGIC;
    n_read : OUT STD_LOGIC;
    out_value_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_value_V_ce0 : OUT STD_LOGIC;
    out_value_V_we0 : OUT STD_LOGIC;
    out_value_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_frequency_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_frequency_V_ce0 : OUT STD_LOGIC;
    out_frequency_V_we0 : OUT STD_LOGIC;
    out_frequency_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    n_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    n_out_full_n : IN STD_LOGIC;
    n_out_write : OUT STD_LOGIC );
end;


architecture behav of sort is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal n_blk_n : STD_LOGIC;
    signal n_out_blk_n : STD_LOGIC;
    signal j_0_i_i_reg_337 : STD_LOGIC_VECTOR (31 downto 0);
    signal j5_0_i_i_reg_1799 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_15_3_reg_1810 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_14_3_reg_1822 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_13_3_reg_1834 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_12_3_reg_1846 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_11_3_reg_1858 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_10_3_reg_1870 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_9_V_3_reg_1882 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_8_V_3_reg_1894 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_7_V_3_reg_1906 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_6_V_3_reg_1918 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_5_V_3_reg_1930 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_4_V_3_reg_1942 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_3_V_3_reg_1954 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_2_V_3_reg_1966 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_1_V_3_reg_1978 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_0_V_3_reg_1990 : STD_LOGIC_VECTOR (31 downto 0);
    signal j7_0_i_i_reg_3857 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_15_V_3_reg_3868 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_14_V_3_reg_3880 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_13_V_3_reg_3892 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_12_V_3_reg_3904 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_11_V_3_reg_3916 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_10_V_3_reg_3928 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_9_V_3_reg_3940 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_8_V_3_reg_3952 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_7_V_3_reg_3964 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_6_V_3_reg_3976 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_5_V_3_reg_3988 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_4_V_3_reg_4000 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_3_V_3_reg_4012 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_2_V_3_reg_4024 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_1_V_32_reg_4036 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_0_V_s_reg_4048 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_read_reg_5217 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal icmp_ln20_fu_4923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_reg_5224 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_fu_4928_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal zext_ln22_fu_4934_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln22_reg_5233 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_4940_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln26_fu_4948_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln26_reg_5253 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_4958_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln34_fu_4968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_5269 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state8_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln34_reg_5269_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_4973_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal zext_ln36_fu_4979_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_reg_5278 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_reg_5278_pp2_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal digit_V_fu_4990_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal digit_V_reg_5295 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_3_fu_5122_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal icmp_ln44_fu_5053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_fu_5128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_reg_5312 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_block_state14_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state15_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_state16_pp4_stage0_iter2 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal icmp_ln49_reg_5312_pp4_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_2_fu_5133_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal zext_ln51_fu_5139_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln51_reg_5321 : STD_LOGIC_VECTOR (63 downto 0);
    signal current_digit_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal digit_V_1_reg_5332 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal shift_fu_5211_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp4_iter2 : STD_LOGIC := '0';
    signal previous_sorting_val_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal previous_sorting_val_ce0 : STD_LOGIC;
    signal previous_sorting_val_we0 : STD_LOGIC;
    signal previous_sorting_val_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal previous_sorting_fre_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal previous_sorting_fre_ce0 : STD_LOGIC;
    signal previous_sorting_fre_we0 : STD_LOGIC;
    signal previous_sorting_fre_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sorting_value_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sorting_value_V_ce0 : STD_LOGIC;
    signal sorting_value_V_we0 : STD_LOGIC;
    signal sorting_value_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sorting_value_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sorting_frequency_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sorting_frequency_V_ce0 : STD_LOGIC;
    signal sorting_frequency_V_we0 : STD_LOGIC;
    signal sorting_frequency_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sorting_frequency_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_digit_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal current_digit_V_ce0 : STD_LOGIC;
    signal current_digit_V_we0 : STD_LOGIC;
    signal digit_location_15_V_reg_348 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_14_V_reg_360 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_13_V_reg_372 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_12_V_reg_384 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_11_V_reg_396 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_10_V_reg_408 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_9_V_s_reg_420 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_8_V_s_reg_432 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_7_V_s_reg_444 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_6_V_s_reg_456 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_5_V_s_reg_468 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_4_V_s_reg_480 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_3_V_s_reg_492 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_2_V_s_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_1_V_s_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_15_s_reg_528 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_14_s_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_13_s_reg_552 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_12_s_reg_564 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_11_s_reg_576 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_10_s_reg_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_9_V_reg_600 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_8_V_reg_612 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_7_V_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_6_V_reg_636 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_5_V_reg_648 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_4_V_reg_660 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_3_V_reg_672 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_2_V_reg_684 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_1_V_reg_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_0_V_2_reg_708 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_reg_720 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal digit_histogram_15_1_reg_732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_15_2_phi_fu_923_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln28_fu_4952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal digit_histogram_14_1_reg_743 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_14_2_phi_fu_978_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_13_1_reg_754 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_13_2_phi_fu_1033_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_12_1_reg_765 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_12_2_phi_fu_1088_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_11_1_reg_776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_11_2_phi_fu_1143_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_10_1_reg_787 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_10_2_phi_fu_1198_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_9_V_1_reg_798 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_9_V_2_phi_fu_1253_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_8_V_1_reg_809 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_8_V_2_phi_fu_1308_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_7_V_1_reg_820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_7_V_2_phi_fu_1363_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_6_V_1_reg_831 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_6_V_2_phi_fu_1418_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_5_V_1_reg_842 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_5_V_2_phi_fu_1473_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_4_V_1_reg_853 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_4_V_2_phi_fu_1528_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_3_V_1_reg_864 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_3_V_2_phi_fu_1583_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_2_V_1_reg_875 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_2_V_2_phi_fu_1638_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_1_V_1_reg_886 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_1_V_2_phi_fu_1693_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_0_V_1_reg_897 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_0_V_21_phi_fu_1748_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_0_i_i_reg_908 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln321_fu_4964_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_digit_histogram_15_4_phi_fu_2006_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_14_4_phi_fu_2060_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_13_4_phi_fu_2114_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_12_4_phi_fu_2168_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_11_4_phi_fu_2222_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_10_4_phi_fu_2276_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_9_V_4_phi_fu_2330_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_8_V_4_phi_fu_2384_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_7_V_4_phi_fu_2438_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_6_V_4_phi_fu_2492_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_5_V_4_phi_fu_2546_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_4_V_4_phi_fu_2600_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_3_V_4_phi_fu_2654_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_2_V_4_phi_fu_2708_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_1_V_4_phi_fu_2762_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_histogram_0_V_4_phi_fu_2816_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_histogram_0_V_fu_5031_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_15_4_reg_2002 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_14_4_reg_2056 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_13_4_reg_2110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_12_4_reg_2164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_11_4_reg_2218 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_10_4_reg_2272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_9_V_4_reg_2326 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_8_V_4_reg_2380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_7_V_4_reg_2434 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_6_V_4_reg_2488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_5_V_4_reg_2542 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_4_V_4_reg_2596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_3_V_4_reg_2650 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_2_V_4_reg_2704 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_1_V_4_reg_2758 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_0_V_4_reg_2812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_15_V_2_phi_fu_3096_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_15_V_1_reg_2866 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_phi_mux_digit_location_14_V_2_phi_fu_3147_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_14_V_1_reg_2877 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_13_V_2_phi_fu_3198_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_13_V_1_reg_2888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_12_V_2_phi_fu_3249_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_12_V_1_reg_2899 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_11_V_2_phi_fu_3300_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_11_V_1_reg_2910 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_10_V_2_phi_fu_3351_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_10_V_1_reg_2921 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_9_V_2_phi_fu_3402_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_9_V_1_reg_2932 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_8_V_2_phi_fu_3453_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_8_V_1_reg_2943 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_7_V_2_phi_fu_3504_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_7_V_1_reg_2954 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_6_V_2_phi_fu_3555_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_6_V_1_reg_2965 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_5_V_2_phi_fu_3606_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_5_V_1_reg_2976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_4_V_2_phi_fu_3657_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_4_V_1_reg_2987 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_3_V_2_phi_fu_3708_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_3_V_1_reg_2998 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_2_V_2_phi_fu_3759_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_2_V_1_reg_3009 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_1_V_2_phi_fu_3810_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_1_V_1_reg_3020 : STD_LOGIC_VECTOR (31 downto 0);
    signal i6_0_i_i_reg_3031 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_phi_ln215_phi_fu_3045_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln46_fu_5059_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal digit_location_1_V_fu_5101_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_15_V_4_phi_fu_4063_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_14_V_4_phi_fu_4117_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_13_V_4_phi_fu_4171_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_12_V_4_phi_fu_4225_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_11_V_4_phi_fu_4279_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_10_V_4_phi_fu_4333_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_9_V_4_phi_fu_4387_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_8_V_4_phi_fu_4441_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_7_V_4_phi_fu_4495_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_6_V_4_phi_fu_4549_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_5_V_4_phi_fu_4603_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_4_V_4_phi_fu_4657_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_3_V_4_phi_fu_4711_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_2_V_4_phi_fu_4765_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_1_V_4_phi_fu_4819_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_digit_location_0_V_1_phi_fu_4873_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal digit_location_0_V_fu_5189_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_15_V_4_reg_4059 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_14_V_4_reg_4113 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_4167 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_4221 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_4275 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_4329 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_4383 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_4437 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_4491 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_4545 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_4599 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_4653 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_4707 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_4761 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_4815 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_4869 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal zext_ln544_fu_5181_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln1503_fu_4985_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_fu_4994_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln215_1_fu_5063_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal phi_ln215_1_fu_5063_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_2_fu_5144_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_condition_1249 : BOOLEAN;

    component huffman_encoding_g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sort_previous_sorbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sort_current_digifYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;



begin
    previous_sorting_val_U : component sort_previous_sorbkb
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => previous_sorting_val_address0,
        ce0 => previous_sorting_val_ce0,
        we0 => previous_sorting_val_we0,
        d0 => sorting_value_V_q0,
        q0 => previous_sorting_val_q0);

    previous_sorting_fre_U : component sort_previous_sorbkb
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => previous_sorting_fre_address0,
        ce0 => previous_sorting_fre_ce0,
        we0 => previous_sorting_fre_we0,
        d0 => sorting_frequency_V_q0,
        q0 => previous_sorting_fre_q0);

    sorting_value_V_U : component sort_previous_sorbkb
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorting_value_V_address0,
        ce0 => sorting_value_V_ce0,
        we0 => sorting_value_V_we0,
        d0 => sorting_value_V_d0,
        q0 => sorting_value_V_q0);

    sorting_frequency_V_U : component sort_previous_sorbkb
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorting_frequency_V_address0,
        ce0 => sorting_frequency_V_ce0,
        we0 => sorting_frequency_V_we0,
        d0 => sorting_frequency_V_d0,
        q0 => sorting_frequency_V_q0);

    current_digit_V_U : component sort_current_digifYi
    generic map (
        DataWidth => 4,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => current_digit_V_address0,
        ce0 => current_digit_V_ce0,
        we0 => current_digit_V_we0,
        d0 => digit_V_reg_5295,
        q0 => current_digit_V_q0);

    huffman_encoding_g8j_U6 : component huffman_encoding_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => digit_histogram_0_V_3_reg_1990,
        din1 => digit_histogram_1_V_3_reg_1978,
        din2 => digit_histogram_2_V_3_reg_1966,
        din3 => digit_histogram_3_V_3_reg_1954,
        din4 => digit_histogram_4_V_3_reg_1942,
        din5 => digit_histogram_5_V_3_reg_1930,
        din6 => digit_histogram_6_V_3_reg_1918,
        din7 => digit_histogram_7_V_3_reg_1906,
        din8 => digit_histogram_8_V_3_reg_1894,
        din9 => digit_histogram_9_V_3_reg_1882,
        din10 => digit_histogram_10_3_reg_1870,
        din11 => digit_histogram_11_3_reg_1858,
        din12 => digit_histogram_12_3_reg_1846,
        din13 => digit_histogram_13_3_reg_1834,
        din14 => digit_histogram_14_3_reg_1822,
        din15 => digit_histogram_15_3_reg_1810,
        din16 => digit_V_reg_5295,
        dout => t_V_fu_4994_p18);

    huffman_encoding_g8j_U7 : component huffman_encoding_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => digit_histogram_14_3_reg_1822,
        din1 => digit_histogram_0_V_3_reg_1990,
        din2 => digit_histogram_1_V_3_reg_1978,
        din3 => digit_histogram_2_V_3_reg_1966,
        din4 => digit_histogram_3_V_3_reg_1954,
        din5 => digit_histogram_4_V_3_reg_1942,
        din6 => digit_histogram_5_V_3_reg_1930,
        din7 => digit_histogram_6_V_3_reg_1918,
        din8 => digit_histogram_7_V_3_reg_1906,
        din9 => digit_histogram_8_V_3_reg_1894,
        din10 => digit_histogram_9_V_3_reg_1882,
        din11 => digit_histogram_10_3_reg_1870,
        din12 => digit_histogram_11_3_reg_1858,
        din13 => digit_histogram_12_3_reg_1846,
        din14 => digit_histogram_13_3_reg_1834,
        din15 => digit_histogram_14_3_reg_1822,
        din16 => phi_ln215_1_fu_5063_p17,
        dout => phi_ln215_1_fu_5063_p18);

    huffman_encoding_g8j_U8 : component huffman_encoding_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => digit_location_0_V_s_reg_4048,
        din1 => digit_location_1_V_32_reg_4036,
        din2 => digit_location_2_V_3_reg_4024,
        din3 => digit_location_3_V_3_reg_4012,
        din4 => digit_location_4_V_3_reg_4000,
        din5 => digit_location_5_V_3_reg_3988,
        din6 => digit_location_6_V_3_reg_3976,
        din7 => digit_location_7_V_3_reg_3964,
        din8 => digit_location_8_V_3_reg_3952,
        din9 => digit_location_9_V_3_reg_3940,
        din10 => digit_location_10_V_3_reg_3928,
        din11 => digit_location_11_V_3_reg_3916,
        din12 => digit_location_12_V_3_reg_3904,
        din13 => digit_location_13_V_3_reg_3892,
        din14 => digit_location_14_V_3_reg_3880,
        din15 => digit_location_15_V_3_reg_3868,
        din16 => digit_V_1_reg_5332,
        dout => t_V_2_fu_5144_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((tmp_fu_4940_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((n_out_full_n = ap_const_logic_0) or (n_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((n_out_full_n = ap_const_logic_0) or (n_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (icmp_ln34_fu_4968_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln49_fu_5128_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    digit_histogram_0_V_1_reg_897_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_0_V_1_reg_897 <= ap_phi_mux_digit_histogram_0_V_21_phi_fu_1748_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_0_V_1_reg_897 <= digit_histogram_0_V_2_reg_708;
            end if; 
        end if;
    end process;

    digit_histogram_0_V_3_reg_1990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_0_V_3_reg_1990 <= digit_histogram_0_V_1_reg_897;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_0_V_3_reg_1990 <= ap_phi_mux_digit_histogram_0_V_4_phi_fu_2816_p32;
            end if; 
        end if;
    end process;

    digit_histogram_10_1_reg_787_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_10_1_reg_787 <= ap_phi_mux_digit_histogram_10_2_phi_fu_1198_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_10_1_reg_787 <= digit_histogram_10_s_reg_588;
            end if; 
        end if;
    end process;

    digit_histogram_10_3_reg_1870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_10_3_reg_1870 <= digit_histogram_10_1_reg_787;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_10_3_reg_1870 <= ap_phi_mux_digit_histogram_10_4_phi_fu_2276_p32;
            end if; 
        end if;
    end process;

    digit_histogram_11_1_reg_776_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_11_1_reg_776 <= ap_phi_mux_digit_histogram_11_2_phi_fu_1143_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_11_1_reg_776 <= digit_histogram_11_s_reg_576;
            end if; 
        end if;
    end process;

    digit_histogram_11_3_reg_1858_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_11_3_reg_1858 <= digit_histogram_11_1_reg_776;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_11_3_reg_1858 <= ap_phi_mux_digit_histogram_11_4_phi_fu_2222_p32;
            end if; 
        end if;
    end process;

    digit_histogram_12_1_reg_765_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_12_1_reg_765 <= ap_phi_mux_digit_histogram_12_2_phi_fu_1088_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_12_1_reg_765 <= digit_histogram_12_s_reg_564;
            end if; 
        end if;
    end process;

    digit_histogram_12_3_reg_1846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_12_3_reg_1846 <= digit_histogram_12_1_reg_765;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_12_3_reg_1846 <= ap_phi_mux_digit_histogram_12_4_phi_fu_2168_p32;
            end if; 
        end if;
    end process;

    digit_histogram_13_1_reg_754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_13_1_reg_754 <= ap_phi_mux_digit_histogram_13_2_phi_fu_1033_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_13_1_reg_754 <= digit_histogram_13_s_reg_552;
            end if; 
        end if;
    end process;

    digit_histogram_13_3_reg_1834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_13_3_reg_1834 <= digit_histogram_13_1_reg_754;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_13_3_reg_1834 <= ap_phi_mux_digit_histogram_13_4_phi_fu_2114_p32;
            end if; 
        end if;
    end process;

    digit_histogram_14_1_reg_743_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_14_1_reg_743 <= ap_phi_mux_digit_histogram_14_2_phi_fu_978_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_14_1_reg_743 <= digit_histogram_14_s_reg_540;
            end if; 
        end if;
    end process;

    digit_histogram_14_3_reg_1822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_14_3_reg_1822 <= digit_histogram_14_1_reg_743;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_14_3_reg_1822 <= ap_phi_mux_digit_histogram_14_4_phi_fu_2060_p32;
            end if; 
        end if;
    end process;

    digit_histogram_15_1_reg_732_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_15_1_reg_732 <= ap_phi_mux_digit_histogram_15_2_phi_fu_923_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_15_1_reg_732 <= digit_histogram_15_s_reg_528;
            end if; 
        end if;
    end process;

    digit_histogram_15_3_reg_1810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_15_3_reg_1810 <= digit_histogram_15_1_reg_732;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_15_3_reg_1810 <= ap_phi_mux_digit_histogram_15_4_phi_fu_2006_p32;
            end if; 
        end if;
    end process;

    digit_histogram_1_V_1_reg_886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_1_V_1_reg_886 <= ap_phi_mux_digit_histogram_1_V_2_phi_fu_1693_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_1_V_1_reg_886 <= digit_histogram_1_V_reg_696;
            end if; 
        end if;
    end process;

    digit_histogram_1_V_3_reg_1978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_1_V_3_reg_1978 <= digit_histogram_1_V_1_reg_886;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_1_V_3_reg_1978 <= ap_phi_mux_digit_histogram_1_V_4_phi_fu_2762_p32;
            end if; 
        end if;
    end process;

    digit_histogram_2_V_1_reg_875_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_2_V_1_reg_875 <= ap_phi_mux_digit_histogram_2_V_2_phi_fu_1638_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_2_V_1_reg_875 <= digit_histogram_2_V_reg_684;
            end if; 
        end if;
    end process;

    digit_histogram_2_V_3_reg_1966_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_2_V_3_reg_1966 <= digit_histogram_2_V_1_reg_875;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_2_V_3_reg_1966 <= ap_phi_mux_digit_histogram_2_V_4_phi_fu_2708_p32;
            end if; 
        end if;
    end process;

    digit_histogram_3_V_1_reg_864_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_3_V_1_reg_864 <= ap_phi_mux_digit_histogram_3_V_2_phi_fu_1583_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_3_V_1_reg_864 <= digit_histogram_3_V_reg_672;
            end if; 
        end if;
    end process;

    digit_histogram_3_V_3_reg_1954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_3_V_3_reg_1954 <= digit_histogram_3_V_1_reg_864;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_3_V_3_reg_1954 <= ap_phi_mux_digit_histogram_3_V_4_phi_fu_2654_p32;
            end if; 
        end if;
    end process;

    digit_histogram_4_V_1_reg_853_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_4_V_1_reg_853 <= ap_phi_mux_digit_histogram_4_V_2_phi_fu_1528_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_4_V_1_reg_853 <= digit_histogram_4_V_reg_660;
            end if; 
        end if;
    end process;

    digit_histogram_4_V_3_reg_1942_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_4_V_3_reg_1942 <= digit_histogram_4_V_1_reg_853;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_4_V_3_reg_1942 <= ap_phi_mux_digit_histogram_4_V_4_phi_fu_2600_p32;
            end if; 
        end if;
    end process;

    digit_histogram_5_V_1_reg_842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_5_V_1_reg_842 <= ap_phi_mux_digit_histogram_5_V_2_phi_fu_1473_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_5_V_1_reg_842 <= digit_histogram_5_V_reg_648;
            end if; 
        end if;
    end process;

    digit_histogram_5_V_3_reg_1930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_5_V_3_reg_1930 <= digit_histogram_5_V_1_reg_842;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_5_V_3_reg_1930 <= ap_phi_mux_digit_histogram_5_V_4_phi_fu_2546_p32;
            end if; 
        end if;
    end process;

    digit_histogram_6_V_1_reg_831_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_6_V_1_reg_831 <= ap_phi_mux_digit_histogram_6_V_2_phi_fu_1418_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_6_V_1_reg_831 <= digit_histogram_6_V_reg_636;
            end if; 
        end if;
    end process;

    digit_histogram_6_V_3_reg_1918_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_6_V_3_reg_1918 <= digit_histogram_6_V_1_reg_831;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_6_V_3_reg_1918 <= ap_phi_mux_digit_histogram_6_V_4_phi_fu_2492_p32;
            end if; 
        end if;
    end process;

    digit_histogram_7_V_1_reg_820_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_7_V_1_reg_820 <= ap_phi_mux_digit_histogram_7_V_2_phi_fu_1363_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_7_V_1_reg_820 <= digit_histogram_7_V_reg_624;
            end if; 
        end if;
    end process;

    digit_histogram_7_V_3_reg_1906_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_7_V_3_reg_1906 <= digit_histogram_7_V_1_reg_820;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_7_V_3_reg_1906 <= ap_phi_mux_digit_histogram_7_V_4_phi_fu_2438_p32;
            end if; 
        end if;
    end process;

    digit_histogram_8_V_1_reg_809_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_8_V_1_reg_809 <= ap_phi_mux_digit_histogram_8_V_2_phi_fu_1308_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_8_V_1_reg_809 <= digit_histogram_8_V_reg_612;
            end if; 
        end if;
    end process;

    digit_histogram_8_V_3_reg_1894_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_8_V_3_reg_1894 <= digit_histogram_8_V_1_reg_809;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_8_V_3_reg_1894 <= ap_phi_mux_digit_histogram_8_V_4_phi_fu_2384_p32;
            end if; 
        end if;
    end process;

    digit_histogram_9_V_1_reg_798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_9_V_1_reg_798 <= ap_phi_mux_digit_histogram_9_V_2_phi_fu_1253_p32;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_9_V_1_reg_798 <= digit_histogram_9_V_reg_600;
            end if; 
        end if;
    end process;

    digit_histogram_9_V_3_reg_1882_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_9_V_3_reg_1882 <= digit_histogram_9_V_1_reg_798;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_9_V_3_reg_1882 <= ap_phi_mux_digit_histogram_9_V_4_phi_fu_2330_p32;
            end if; 
        end if;
    end process;

    digit_location_0_V_s_reg_4048_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_0_V_s_reg_4048 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_0_V_s_reg_4048 <= ap_phi_mux_digit_location_0_V_1_phi_fu_4873_p32;
            end if; 
        end if;
    end process;

    digit_location_10_V_1_reg_2921_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_10_V_1_reg_2921 <= digit_location_10_V_reg_408;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_10_V_1_reg_2921 <= ap_phi_mux_digit_location_10_V_2_phi_fu_3351_p30;
            end if; 
        end if;
    end process;

    digit_location_10_V_3_reg_3928_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_10_V_3_reg_3928 <= digit_location_10_V_1_reg_2921;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_10_V_3_reg_3928 <= ap_phi_mux_digit_location_10_V_4_phi_fu_4333_p32;
            end if; 
        end if;
    end process;

    digit_location_11_V_1_reg_2910_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_11_V_1_reg_2910 <= digit_location_11_V_reg_396;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_11_V_1_reg_2910 <= ap_phi_mux_digit_location_11_V_2_phi_fu_3300_p30;
            end if; 
        end if;
    end process;

    digit_location_11_V_3_reg_3916_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_11_V_3_reg_3916 <= digit_location_11_V_1_reg_2910;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_11_V_3_reg_3916 <= ap_phi_mux_digit_location_11_V_4_phi_fu_4279_p32;
            end if; 
        end if;
    end process;

    digit_location_12_V_1_reg_2899_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_12_V_1_reg_2899 <= digit_location_12_V_reg_384;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_12_V_1_reg_2899 <= ap_phi_mux_digit_location_12_V_2_phi_fu_3249_p30;
            end if; 
        end if;
    end process;

    digit_location_12_V_3_reg_3904_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_12_V_3_reg_3904 <= digit_location_12_V_1_reg_2899;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_12_V_3_reg_3904 <= ap_phi_mux_digit_location_12_V_4_phi_fu_4225_p32;
            end if; 
        end if;
    end process;

    digit_location_13_V_1_reg_2888_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_13_V_1_reg_2888 <= digit_location_13_V_reg_372;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_13_V_1_reg_2888 <= ap_phi_mux_digit_location_13_V_2_phi_fu_3198_p30;
            end if; 
        end if;
    end process;

    digit_location_13_V_3_reg_3892_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_13_V_3_reg_3892 <= digit_location_13_V_1_reg_2888;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_13_V_3_reg_3892 <= ap_phi_mux_digit_location_13_V_4_phi_fu_4171_p32;
            end if; 
        end if;
    end process;

    digit_location_14_V_1_reg_2877_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_14_V_1_reg_2877 <= digit_location_14_V_reg_360;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_14_V_1_reg_2877 <= ap_phi_mux_digit_location_14_V_2_phi_fu_3147_p30;
            end if; 
        end if;
    end process;

    digit_location_14_V_3_reg_3880_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_14_V_3_reg_3880 <= digit_location_14_V_1_reg_2877;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_14_V_3_reg_3880 <= ap_phi_mux_digit_location_14_V_4_phi_fu_4117_p32;
            end if; 
        end if;
    end process;

    digit_location_15_V_1_reg_2866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_15_V_1_reg_2866 <= digit_location_15_V_reg_348;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_15_V_1_reg_2866 <= ap_phi_mux_digit_location_15_V_2_phi_fu_3096_p30;
            end if; 
        end if;
    end process;

    digit_location_15_V_3_reg_3868_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_15_V_3_reg_3868 <= digit_location_15_V_1_reg_2866;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_15_V_3_reg_3868 <= ap_phi_mux_digit_location_15_V_4_phi_fu_4063_p32;
            end if; 
        end if;
    end process;

    digit_location_1_V_1_reg_3020_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_1_V_1_reg_3020 <= digit_location_1_V_s_reg_516;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_1_V_1_reg_3020 <= ap_phi_mux_digit_location_1_V_2_phi_fu_3810_p30;
            end if; 
        end if;
    end process;

    digit_location_1_V_32_reg_4036_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_1_V_32_reg_4036 <= digit_location_1_V_1_reg_3020;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_1_V_32_reg_4036 <= ap_phi_mux_digit_location_1_V_4_phi_fu_4819_p32;
            end if; 
        end if;
    end process;

    digit_location_2_V_1_reg_3009_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_2_V_1_reg_3009 <= digit_location_2_V_s_reg_504;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_2_V_1_reg_3009 <= ap_phi_mux_digit_location_2_V_2_phi_fu_3759_p30;
            end if; 
        end if;
    end process;

    digit_location_2_V_3_reg_4024_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_2_V_3_reg_4024 <= digit_location_2_V_1_reg_3009;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_2_V_3_reg_4024 <= ap_phi_mux_digit_location_2_V_4_phi_fu_4765_p32;
            end if; 
        end if;
    end process;

    digit_location_3_V_1_reg_2998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_3_V_1_reg_2998 <= digit_location_3_V_s_reg_492;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_3_V_1_reg_2998 <= ap_phi_mux_digit_location_3_V_2_phi_fu_3708_p30;
            end if; 
        end if;
    end process;

    digit_location_3_V_3_reg_4012_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_3_V_3_reg_4012 <= digit_location_3_V_1_reg_2998;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_3_V_3_reg_4012 <= ap_phi_mux_digit_location_3_V_4_phi_fu_4711_p32;
            end if; 
        end if;
    end process;

    digit_location_4_V_1_reg_2987_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_4_V_1_reg_2987 <= digit_location_4_V_s_reg_480;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_4_V_1_reg_2987 <= ap_phi_mux_digit_location_4_V_2_phi_fu_3657_p30;
            end if; 
        end if;
    end process;

    digit_location_4_V_3_reg_4000_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_4_V_3_reg_4000 <= digit_location_4_V_1_reg_2987;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_4_V_3_reg_4000 <= ap_phi_mux_digit_location_4_V_4_phi_fu_4657_p32;
            end if; 
        end if;
    end process;

    digit_location_5_V_1_reg_2976_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_5_V_1_reg_2976 <= digit_location_5_V_s_reg_468;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_5_V_1_reg_2976 <= ap_phi_mux_digit_location_5_V_2_phi_fu_3606_p30;
            end if; 
        end if;
    end process;

    digit_location_5_V_3_reg_3988_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_5_V_3_reg_3988 <= digit_location_5_V_1_reg_2976;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_5_V_3_reg_3988 <= ap_phi_mux_digit_location_5_V_4_phi_fu_4603_p32;
            end if; 
        end if;
    end process;

    digit_location_6_V_1_reg_2965_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_6_V_1_reg_2965 <= digit_location_6_V_s_reg_456;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_6_V_1_reg_2965 <= ap_phi_mux_digit_location_6_V_2_phi_fu_3555_p30;
            end if; 
        end if;
    end process;

    digit_location_6_V_3_reg_3976_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_6_V_3_reg_3976 <= digit_location_6_V_1_reg_2965;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_6_V_3_reg_3976 <= ap_phi_mux_digit_location_6_V_4_phi_fu_4549_p32;
            end if; 
        end if;
    end process;

    digit_location_7_V_1_reg_2954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_7_V_1_reg_2954 <= digit_location_7_V_s_reg_444;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_7_V_1_reg_2954 <= ap_phi_mux_digit_location_7_V_2_phi_fu_3504_p30;
            end if; 
        end if;
    end process;

    digit_location_7_V_3_reg_3964_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_7_V_3_reg_3964 <= digit_location_7_V_1_reg_2954;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_7_V_3_reg_3964 <= ap_phi_mux_digit_location_7_V_4_phi_fu_4495_p32;
            end if; 
        end if;
    end process;

    digit_location_8_V_1_reg_2943_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_8_V_1_reg_2943 <= digit_location_8_V_s_reg_432;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_8_V_1_reg_2943 <= ap_phi_mux_digit_location_8_V_2_phi_fu_3453_p30;
            end if; 
        end if;
    end process;

    digit_location_8_V_3_reg_3952_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_8_V_3_reg_3952 <= digit_location_8_V_1_reg_2943;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_8_V_3_reg_3952 <= ap_phi_mux_digit_location_8_V_4_phi_fu_4441_p32;
            end if; 
        end if;
    end process;

    digit_location_9_V_1_reg_2932_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_9_V_1_reg_2932 <= digit_location_9_V_s_reg_420;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_9_V_1_reg_2932 <= ap_phi_mux_digit_location_9_V_2_phi_fu_3402_p30;
            end if; 
        end if;
    end process;

    digit_location_9_V_3_reg_3940_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_9_V_3_reg_3940 <= digit_location_9_V_1_reg_2932;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_9_V_3_reg_3940 <= ap_phi_mux_digit_location_9_V_4_phi_fu_4387_p32;
            end if; 
        end if;
    end process;

    i6_0_i_i_reg_3031_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                i6_0_i_i_reg_3031 <= ap_const_lv5_1;
            elsif (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                i6_0_i_i_reg_3031 <= i_3_fu_5122_p2;
            end if; 
        end if;
    end process;

    i_0_i_i_reg_908_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_0_i_i_reg_908 <= i_fu_4958_p2;
            elsif (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_0_i_i_reg_908 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j5_0_i_i_reg_1799_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                j5_0_i_i_reg_1799 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_fu_4968_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                j5_0_i_i_reg_1799 <= j_1_fu_4973_p2;
            end if; 
        end if;
    end process;

    j7_0_i_i_reg_3857_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                j7_0_i_i_reg_3857 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_fu_5128_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                j7_0_i_i_reg_3857 <= j_2_fu_5133_p2;
            end if; 
        end if;
    end process;

    j_0_i_i_reg_337_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((n_out_full_n = ap_const_logic_0) or (n_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_0_i_i_reg_337 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln20_fu_4923_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_0_i_i_reg_337 <= j_fu_4928_p2;
            end if; 
        end if;
    end process;

    op2_assign_reg_720_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                op2_assign_reg_720 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                op2_assign_reg_720 <= shift_fu_5211_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                digit_V_1_reg_5332 <= current_digit_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                digit_V_reg_5295 <= digit_V_fu_4990_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                digit_histogram_0_V_2_reg_708 <= digit_histogram_0_V_3_reg_1990;
                digit_histogram_10_s_reg_588 <= digit_histogram_10_3_reg_1870;
                digit_histogram_11_s_reg_576 <= digit_histogram_11_3_reg_1858;
                digit_histogram_12_s_reg_564 <= digit_histogram_12_3_reg_1846;
                digit_histogram_13_s_reg_552 <= digit_histogram_13_3_reg_1834;
                digit_histogram_14_s_reg_540 <= digit_histogram_14_3_reg_1822;
                digit_histogram_15_s_reg_528 <= digit_histogram_15_3_reg_1810;
                digit_histogram_1_V_reg_696 <= digit_histogram_1_V_3_reg_1978;
                digit_histogram_2_V_reg_684 <= digit_histogram_2_V_3_reg_1966;
                digit_histogram_3_V_reg_672 <= digit_histogram_3_V_3_reg_1954;
                digit_histogram_4_V_reg_660 <= digit_histogram_4_V_3_reg_1942;
                digit_histogram_5_V_reg_648 <= digit_histogram_5_V_3_reg_1930;
                digit_histogram_6_V_reg_636 <= digit_histogram_6_V_3_reg_1918;
                digit_histogram_7_V_reg_624 <= digit_histogram_7_V_3_reg_1906;
                digit_histogram_8_V_reg_612 <= digit_histogram_8_V_3_reg_1894;
                digit_histogram_9_V_reg_600 <= digit_histogram_9_V_3_reg_1882;
                digit_location_10_V_reg_408 <= digit_location_10_V_3_reg_3928;
                digit_location_11_V_reg_396 <= digit_location_11_V_3_reg_3916;
                digit_location_12_V_reg_384 <= digit_location_12_V_3_reg_3904;
                digit_location_13_V_reg_372 <= digit_location_13_V_3_reg_3892;
                digit_location_14_V_reg_360 <= digit_location_14_V_3_reg_3880;
                digit_location_15_V_reg_348 <= digit_location_15_V_3_reg_3868;
                digit_location_1_V_s_reg_516 <= digit_location_1_V_32_reg_4036;
                digit_location_2_V_s_reg_504 <= digit_location_2_V_3_reg_4024;
                digit_location_3_V_s_reg_492 <= digit_location_3_V_3_reg_4012;
                digit_location_4_V_s_reg_480 <= digit_location_4_V_3_reg_4000;
                digit_location_5_V_s_reg_468 <= digit_location_5_V_3_reg_3988;
                digit_location_6_V_s_reg_456 <= digit_location_6_V_3_reg_3976;
                digit_location_7_V_s_reg_444 <= digit_location_7_V_3_reg_3964;
                digit_location_8_V_s_reg_432 <= digit_location_8_V_3_reg_3952;
                digit_location_9_V_s_reg_420 <= digit_location_9_V_3_reg_3940;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln20_reg_5224 <= icmp_ln20_fu_4923_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                icmp_ln34_reg_5269 <= icmp_ln34_fu_4968_p2;
                icmp_ln34_reg_5269_pp2_iter1_reg <= icmp_ln34_reg_5269;
                    zext_ln36_reg_5278_pp2_iter1_reg(31 downto 0) <= zext_ln36_reg_5278(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln49_reg_5312 <= icmp_ln49_fu_5128_p2;
                icmp_ln49_reg_5312_pp4_iter1_reg <= icmp_ln49_reg_5312;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((n_out_full_n = ap_const_logic_0) or (n_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                n_read_reg_5217 <= n_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln20_fu_4923_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln22_reg_5233(31 downto 0) <= zext_ln22_fu_4934_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_4940_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    zext_ln26_reg_5253(5 downto 0) <= zext_ln26_fu_4948_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_fu_4968_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                    zext_ln36_reg_5278(31 downto 0) <= zext_ln36_fu_4979_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_fu_5128_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                    zext_ln51_reg_5321(31 downto 0) <= zext_ln51_fu_5139_p1(31 downto 0);
            end if;
        end if;
    end process;
    zext_ln22_reg_5233(63 downto 32) <= "00000000000000000000000000000000";
    zext_ln26_reg_5253(31 downto 6) <= "00000000000000000000000000";
    zext_ln36_reg_5278(63 downto 32) <= "00000000000000000000000000000000";
    zext_ln36_reg_5278_pp2_iter1_reg(63 downto 32) <= "00000000000000000000000000000000";
    zext_ln51_reg_5321(63 downto 32) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, n_empty_n, n_out_full_n, icmp_ln20_fu_4923_p2, ap_enable_reg_pp0_iter0, tmp_fu_4940_p3, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, ap_enable_reg_pp4_iter1, ap_block_pp0_stage0_subdone, ap_block_pp2_stage0_subdone, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, ap_block_pp4_stage0_subdone, ap_enable_reg_pp4_iter2, icmp_ln28_fu_4952_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((n_out_full_n = ap_const_logic_0) or (n_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln20_fu_4923_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln20_fu_4923_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((tmp_fu_4940_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(6);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(7);
    ap_CS_fsm_state12 <= ap_CS_fsm(8);
    ap_CS_fsm_state13 <= ap_CS_fsm(9);
    ap_CS_fsm_state17 <= ap_CS_fsm(11);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, n_empty_n, n_out_full_n)
    begin
                ap_block_state1 <= ((n_out_full_n = ap_const_logic_0) or (n_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp4_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1249_assign_proc : process(icmp_ln44_fu_5053_p2, trunc_ln46_fu_5059_p1)
    begin
                ap_condition_1249 <= (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln20_fu_4923_p2)
    begin
        if ((icmp_ln20_fu_4923_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, tmp_fu_4940_p3, ap_CS_fsm_state5)
    begin
        if (((tmp_fu_4940_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter2)
    begin
        if (((ap_enable_reg_pp4_iter2 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_0_V_21_phi_fu_1748_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_0_V_1_reg_897, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_0_V_21_phi_fu_1748_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_0_V_21_phi_fu_1748_p32 <= digit_histogram_0_V_1_reg_897;
        else 
            ap_phi_mux_digit_histogram_0_V_21_phi_fu_1748_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_0_V_4_phi_fu_2816_p32_assign_proc : process(digit_histogram_0_V_3_reg_1990, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_0_V_4_reg_2812)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_0_V_4_phi_fu_2816_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_0_V_4_phi_fu_2816_p32 <= digit_histogram_0_V_3_reg_1990;
        else 
            ap_phi_mux_digit_histogram_0_V_4_phi_fu_2816_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_0_V_4_reg_2812;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_10_2_phi_fu_1198_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_10_1_reg_787, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_10_2_phi_fu_1198_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_10_2_phi_fu_1198_p32 <= digit_histogram_10_1_reg_787;
        else 
            ap_phi_mux_digit_histogram_10_2_phi_fu_1198_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_10_4_phi_fu_2276_p32_assign_proc : process(digit_histogram_10_3_reg_1870, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_10_4_reg_2272)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_10_4_phi_fu_2276_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_10_4_phi_fu_2276_p32 <= digit_histogram_10_3_reg_1870;
        else 
            ap_phi_mux_digit_histogram_10_4_phi_fu_2276_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_10_4_reg_2272;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_11_2_phi_fu_1143_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_11_1_reg_776, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_11_2_phi_fu_1143_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_11_2_phi_fu_1143_p32 <= digit_histogram_11_1_reg_776;
        else 
            ap_phi_mux_digit_histogram_11_2_phi_fu_1143_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_11_4_phi_fu_2222_p32_assign_proc : process(digit_histogram_11_3_reg_1858, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_11_4_reg_2218)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_11_4_phi_fu_2222_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_11_4_phi_fu_2222_p32 <= digit_histogram_11_3_reg_1858;
        else 
            ap_phi_mux_digit_histogram_11_4_phi_fu_2222_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_11_4_reg_2218;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_12_2_phi_fu_1088_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_12_1_reg_765, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_12_2_phi_fu_1088_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_12_2_phi_fu_1088_p32 <= digit_histogram_12_1_reg_765;
        else 
            ap_phi_mux_digit_histogram_12_2_phi_fu_1088_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_12_4_phi_fu_2168_p32_assign_proc : process(digit_histogram_12_3_reg_1846, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_12_4_reg_2164)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_12_4_phi_fu_2168_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_12_4_phi_fu_2168_p32 <= digit_histogram_12_3_reg_1846;
        else 
            ap_phi_mux_digit_histogram_12_4_phi_fu_2168_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_12_4_reg_2164;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_13_2_phi_fu_1033_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_13_1_reg_754, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_13_2_phi_fu_1033_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_13_2_phi_fu_1033_p32 <= digit_histogram_13_1_reg_754;
        else 
            ap_phi_mux_digit_histogram_13_2_phi_fu_1033_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_13_4_phi_fu_2114_p32_assign_proc : process(digit_histogram_13_3_reg_1834, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_13_4_reg_2110)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_13_4_phi_fu_2114_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_13_4_phi_fu_2114_p32 <= digit_histogram_13_3_reg_1834;
        else 
            ap_phi_mux_digit_histogram_13_4_phi_fu_2114_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_13_4_reg_2110;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_14_2_phi_fu_978_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_14_1_reg_743, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_14_2_phi_fu_978_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_14_2_phi_fu_978_p32 <= digit_histogram_14_1_reg_743;
        else 
            ap_phi_mux_digit_histogram_14_2_phi_fu_978_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_14_4_phi_fu_2060_p32_assign_proc : process(digit_histogram_14_3_reg_1822, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_14_4_reg_2056)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_14_4_phi_fu_2060_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_14_4_phi_fu_2060_p32 <= digit_histogram_14_3_reg_1822;
        else 
            ap_phi_mux_digit_histogram_14_4_phi_fu_2060_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_14_4_reg_2056;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_15_2_phi_fu_923_p32_assign_proc : process(ap_CS_fsm_state6, digit_histogram_15_1_reg_732, icmp_ln28_fu_4952_p2, trunc_ln321_fu_4964_p1)
    begin
        if ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_15_2_phi_fu_923_p32 <= digit_histogram_15_1_reg_732;
        elsif (((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_15_2_phi_fu_923_p32 <= ap_const_lv32_0;
        else 
            ap_phi_mux_digit_histogram_15_2_phi_fu_923_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_15_4_phi_fu_2006_p32_assign_proc : process(digit_histogram_15_3_reg_1810, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_15_4_reg_2002)
    begin
        if ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_15_4_phi_fu_2006_p32 <= digit_histogram_15_3_reg_1810;
        elsif (((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_15_4_phi_fu_2006_p32 <= digit_histogram_0_V_fu_5031_p2;
        else 
            ap_phi_mux_digit_histogram_15_4_phi_fu_2006_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_15_4_reg_2002;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_1_V_2_phi_fu_1693_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_1_V_1_reg_886, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_1_V_2_phi_fu_1693_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_1_V_2_phi_fu_1693_p32 <= digit_histogram_1_V_1_reg_886;
        else 
            ap_phi_mux_digit_histogram_1_V_2_phi_fu_1693_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_1_V_4_phi_fu_2762_p32_assign_proc : process(digit_histogram_1_V_3_reg_1978, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_1_V_4_reg_2758)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_1_V_4_phi_fu_2762_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_1_V_4_phi_fu_2762_p32 <= digit_histogram_1_V_3_reg_1978;
        else 
            ap_phi_mux_digit_histogram_1_V_4_phi_fu_2762_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_1_V_4_reg_2758;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_2_V_2_phi_fu_1638_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_2_V_1_reg_875, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_2_V_2_phi_fu_1638_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_2_V_2_phi_fu_1638_p32 <= digit_histogram_2_V_1_reg_875;
        else 
            ap_phi_mux_digit_histogram_2_V_2_phi_fu_1638_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_2_V_4_phi_fu_2708_p32_assign_proc : process(digit_histogram_2_V_3_reg_1966, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_2_V_4_reg_2704)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_2_V_4_phi_fu_2708_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_2_V_4_phi_fu_2708_p32 <= digit_histogram_2_V_3_reg_1966;
        else 
            ap_phi_mux_digit_histogram_2_V_4_phi_fu_2708_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_2_V_4_reg_2704;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_3_V_2_phi_fu_1583_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_3_V_1_reg_864, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_3_V_2_phi_fu_1583_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_3_V_2_phi_fu_1583_p32 <= digit_histogram_3_V_1_reg_864;
        else 
            ap_phi_mux_digit_histogram_3_V_2_phi_fu_1583_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_3_V_4_phi_fu_2654_p32_assign_proc : process(digit_histogram_3_V_3_reg_1954, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_3_V_4_reg_2650)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_3_V_4_phi_fu_2654_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_3_V_4_phi_fu_2654_p32 <= digit_histogram_3_V_3_reg_1954;
        else 
            ap_phi_mux_digit_histogram_3_V_4_phi_fu_2654_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_3_V_4_reg_2650;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_4_V_2_phi_fu_1528_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_4_V_1_reg_853, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_4_V_2_phi_fu_1528_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_4_V_2_phi_fu_1528_p32 <= digit_histogram_4_V_1_reg_853;
        else 
            ap_phi_mux_digit_histogram_4_V_2_phi_fu_1528_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_4_V_4_phi_fu_2600_p32_assign_proc : process(digit_histogram_4_V_3_reg_1942, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_4_V_4_reg_2596)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_4_V_4_phi_fu_2600_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_4_V_4_phi_fu_2600_p32 <= digit_histogram_4_V_3_reg_1942;
        else 
            ap_phi_mux_digit_histogram_4_V_4_phi_fu_2600_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_4_V_4_reg_2596;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_5_V_2_phi_fu_1473_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_5_V_1_reg_842, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_5_V_2_phi_fu_1473_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_5_V_2_phi_fu_1473_p32 <= digit_histogram_5_V_1_reg_842;
        else 
            ap_phi_mux_digit_histogram_5_V_2_phi_fu_1473_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_5_V_4_phi_fu_2546_p32_assign_proc : process(digit_histogram_5_V_3_reg_1930, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_5_V_4_reg_2542)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_5_V_4_phi_fu_2546_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_5_V_4_phi_fu_2546_p32 <= digit_histogram_5_V_3_reg_1930;
        else 
            ap_phi_mux_digit_histogram_5_V_4_phi_fu_2546_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_5_V_4_reg_2542;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_6_V_2_phi_fu_1418_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_6_V_1_reg_831, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_6_V_2_phi_fu_1418_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_6_V_2_phi_fu_1418_p32 <= digit_histogram_6_V_1_reg_831;
        else 
            ap_phi_mux_digit_histogram_6_V_2_phi_fu_1418_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_6_V_4_phi_fu_2492_p32_assign_proc : process(digit_histogram_6_V_3_reg_1918, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_6_V_4_reg_2488)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_6_V_4_phi_fu_2492_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_6_V_4_phi_fu_2492_p32 <= digit_histogram_6_V_3_reg_1918;
        else 
            ap_phi_mux_digit_histogram_6_V_4_phi_fu_2492_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_6_V_4_reg_2488;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_7_V_2_phi_fu_1363_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_7_V_1_reg_820, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_7_V_2_phi_fu_1363_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_7_V_2_phi_fu_1363_p32 <= digit_histogram_7_V_1_reg_820;
        else 
            ap_phi_mux_digit_histogram_7_V_2_phi_fu_1363_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_7_V_4_phi_fu_2438_p32_assign_proc : process(digit_histogram_7_V_3_reg_1906, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_7_V_4_reg_2434)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_7_V_4_phi_fu_2438_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_7_V_4_phi_fu_2438_p32 <= digit_histogram_7_V_3_reg_1906;
        else 
            ap_phi_mux_digit_histogram_7_V_4_phi_fu_2438_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_7_V_4_reg_2434;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_8_V_2_phi_fu_1308_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_8_V_1_reg_809, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_8_V_2_phi_fu_1308_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_8_V_2_phi_fu_1308_p32 <= digit_histogram_8_V_1_reg_809;
        else 
            ap_phi_mux_digit_histogram_8_V_2_phi_fu_1308_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_8_V_4_phi_fu_2384_p32_assign_proc : process(digit_histogram_8_V_3_reg_1894, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_8_V_4_reg_2380)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_8_V_4_phi_fu_2384_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_8_V_4_phi_fu_2384_p32 <= digit_histogram_8_V_3_reg_1894;
        else 
            ap_phi_mux_digit_histogram_8_V_4_phi_fu_2384_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_8_V_4_reg_2380;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_9_V_2_phi_fu_1253_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln28_fu_4952_p2, digit_histogram_9_V_1_reg_798, trunc_ln321_fu_4964_p1)
    begin
        if (((trunc_ln321_fu_4964_p1 = ap_const_lv4_9) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_9_V_2_phi_fu_1253_p32 <= ap_const_lv32_0;
        elsif ((((trunc_ln321_fu_4964_p1 = ap_const_lv4_0) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_1) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_2) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_3) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_4) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_5) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_6) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_7) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_8) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_A) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_B) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_C) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_D) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_E) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_4964_p1 = ap_const_lv4_F) and (icmp_ln28_fu_4952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_9_V_2_phi_fu_1253_p32 <= digit_histogram_9_V_1_reg_798;
        else 
            ap_phi_mux_digit_histogram_9_V_2_phi_fu_1253_p32 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_9_V_4_phi_fu_2330_p32_assign_proc : process(digit_histogram_9_V_3_reg_1882, icmp_ln34_reg_5269_pp2_iter1_reg, digit_V_reg_5295, digit_histogram_0_V_fu_5031_p2, ap_phi_reg_pp2_iter2_digit_histogram_9_V_4_reg_2326)
    begin
        if (((digit_V_reg_5295 = ap_const_lv4_9) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_9_V_4_phi_fu_2330_p32 <= digit_histogram_0_V_fu_5031_p2;
        elsif ((((digit_V_reg_5295 = ap_const_lv4_0) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_1) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_2) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_3) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_4) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_5) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_6) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_7) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_8) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_A) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_B) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_C) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_D) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_E) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)) or ((digit_V_reg_5295 = ap_const_lv4_F) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_9_V_4_phi_fu_2330_p32 <= digit_histogram_9_V_3_reg_1882;
        else 
            ap_phi_mux_digit_histogram_9_V_4_phi_fu_2330_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_9_V_4_reg_2326;
        end if; 
    end process;


    ap_phi_mux_digit_location_0_V_1_phi_fu_4873_p32_assign_proc : process(digit_location_0_V_s_reg_4048, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_4869)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_0_V_1_phi_fu_4873_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_0_V_1_phi_fu_4873_p32 <= digit_location_0_V_s_reg_4048;
        else 
            ap_phi_mux_digit_location_0_V_1_phi_fu_4873_p32 <= ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_4869;
        end if; 
    end process;


    ap_phi_mux_digit_location_10_V_2_phi_fu_3351_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_10_V_1_reg_2921, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_10_V_2_phi_fu_3351_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_10_V_2_phi_fu_3351_p30 <= digit_location_10_V_1_reg_2921;
        else 
            ap_phi_mux_digit_location_10_V_2_phi_fu_3351_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_10_V_4_phi_fu_4333_p32_assign_proc : process(digit_location_10_V_3_reg_3928, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_4329)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_10_V_4_phi_fu_4333_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_10_V_4_phi_fu_4333_p32 <= digit_location_10_V_3_reg_3928;
        else 
            ap_phi_mux_digit_location_10_V_4_phi_fu_4333_p32 <= ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_4329;
        end if; 
    end process;


    ap_phi_mux_digit_location_11_V_2_phi_fu_3300_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_11_V_1_reg_2910, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_11_V_2_phi_fu_3300_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_11_V_2_phi_fu_3300_p30 <= digit_location_11_V_1_reg_2910;
        else 
            ap_phi_mux_digit_location_11_V_2_phi_fu_3300_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_11_V_4_phi_fu_4279_p32_assign_proc : process(digit_location_11_V_3_reg_3916, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_4275)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_11_V_4_phi_fu_4279_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_11_V_4_phi_fu_4279_p32 <= digit_location_11_V_3_reg_3916;
        else 
            ap_phi_mux_digit_location_11_V_4_phi_fu_4279_p32 <= ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_4275;
        end if; 
    end process;


    ap_phi_mux_digit_location_12_V_2_phi_fu_3249_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_12_V_1_reg_2899, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_12_V_2_phi_fu_3249_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_12_V_2_phi_fu_3249_p30 <= digit_location_12_V_1_reg_2899;
        else 
            ap_phi_mux_digit_location_12_V_2_phi_fu_3249_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_12_V_4_phi_fu_4225_p32_assign_proc : process(digit_location_12_V_3_reg_3904, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_4221)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_12_V_4_phi_fu_4225_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_12_V_4_phi_fu_4225_p32 <= digit_location_12_V_3_reg_3904;
        else 
            ap_phi_mux_digit_location_12_V_4_phi_fu_4225_p32 <= ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_4221;
        end if; 
    end process;


    ap_phi_mux_digit_location_13_V_2_phi_fu_3198_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_13_V_1_reg_2888, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_13_V_2_phi_fu_3198_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_13_V_2_phi_fu_3198_p30 <= digit_location_13_V_1_reg_2888;
        else 
            ap_phi_mux_digit_location_13_V_2_phi_fu_3198_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_13_V_4_phi_fu_4171_p32_assign_proc : process(digit_location_13_V_3_reg_3892, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_4167)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_13_V_4_phi_fu_4171_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_13_V_4_phi_fu_4171_p32 <= digit_location_13_V_3_reg_3892;
        else 
            ap_phi_mux_digit_location_13_V_4_phi_fu_4171_p32 <= ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_4167;
        end if; 
    end process;


    ap_phi_mux_digit_location_14_V_2_phi_fu_3147_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_14_V_1_reg_2877, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_14_V_2_phi_fu_3147_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_14_V_2_phi_fu_3147_p30 <= digit_location_14_V_1_reg_2877;
        else 
            ap_phi_mux_digit_location_14_V_2_phi_fu_3147_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_14_V_4_phi_fu_4117_p32_assign_proc : process(digit_location_14_V_3_reg_3880, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_14_V_4_reg_4113)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_14_V_4_phi_fu_4117_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_14_V_4_phi_fu_4117_p32 <= digit_location_14_V_3_reg_3880;
        else 
            ap_phi_mux_digit_location_14_V_4_phi_fu_4117_p32 <= ap_phi_reg_pp4_iter2_digit_location_14_V_4_reg_4113;
        end if; 
    end process;


    ap_phi_mux_digit_location_15_V_2_phi_fu_3096_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_15_V_1_reg_2866, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            ap_phi_mux_digit_location_15_V_2_phi_fu_3096_p30 <= digit_location_15_V_1_reg_2866;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))))) then 
            ap_phi_mux_digit_location_15_V_2_phi_fu_3096_p30 <= digit_location_1_V_fu_5101_p2;
        else 
            ap_phi_mux_digit_location_15_V_2_phi_fu_3096_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_15_V_4_phi_fu_4063_p32_assign_proc : process(digit_location_15_V_3_reg_3868, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_15_V_4_reg_4059)
    begin
        if ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_15_V_4_phi_fu_4063_p32 <= digit_location_15_V_3_reg_3868;
        elsif (((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_15_V_4_phi_fu_4063_p32 <= digit_location_0_V_fu_5189_p2;
        else 
            ap_phi_mux_digit_location_15_V_4_phi_fu_4063_p32 <= ap_phi_reg_pp4_iter2_digit_location_15_V_4_reg_4059;
        end if; 
    end process;


    ap_phi_mux_digit_location_1_V_2_phi_fu_3810_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_1_V_1_reg_3020, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_1_V_2_phi_fu_3810_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_1_V_2_phi_fu_3810_p30 <= digit_location_1_V_1_reg_3020;
        else 
            ap_phi_mux_digit_location_1_V_2_phi_fu_3810_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_1_V_4_phi_fu_4819_p32_assign_proc : process(digit_location_1_V_32_reg_4036, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_4815)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_1_V_4_phi_fu_4819_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_1_V_4_phi_fu_4819_p32 <= digit_location_1_V_32_reg_4036;
        else 
            ap_phi_mux_digit_location_1_V_4_phi_fu_4819_p32 <= ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_4815;
        end if; 
    end process;


    ap_phi_mux_digit_location_2_V_2_phi_fu_3759_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_2_V_1_reg_3009, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_2_V_2_phi_fu_3759_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_2_V_2_phi_fu_3759_p30 <= digit_location_2_V_1_reg_3009;
        else 
            ap_phi_mux_digit_location_2_V_2_phi_fu_3759_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_2_V_4_phi_fu_4765_p32_assign_proc : process(digit_location_2_V_3_reg_4024, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_4761)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_2_V_4_phi_fu_4765_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_2_V_4_phi_fu_4765_p32 <= digit_location_2_V_3_reg_4024;
        else 
            ap_phi_mux_digit_location_2_V_4_phi_fu_4765_p32 <= ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_4761;
        end if; 
    end process;


    ap_phi_mux_digit_location_3_V_2_phi_fu_3708_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_3_V_1_reg_2998, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_3_V_2_phi_fu_3708_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_3_V_2_phi_fu_3708_p30 <= digit_location_3_V_1_reg_2998;
        else 
            ap_phi_mux_digit_location_3_V_2_phi_fu_3708_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_3_V_4_phi_fu_4711_p32_assign_proc : process(digit_location_3_V_3_reg_4012, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_4707)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_3_V_4_phi_fu_4711_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_3_V_4_phi_fu_4711_p32 <= digit_location_3_V_3_reg_4012;
        else 
            ap_phi_mux_digit_location_3_V_4_phi_fu_4711_p32 <= ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_4707;
        end if; 
    end process;


    ap_phi_mux_digit_location_4_V_2_phi_fu_3657_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_4_V_1_reg_2987, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_4_V_2_phi_fu_3657_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_4_V_2_phi_fu_3657_p30 <= digit_location_4_V_1_reg_2987;
        else 
            ap_phi_mux_digit_location_4_V_2_phi_fu_3657_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_4_V_4_phi_fu_4657_p32_assign_proc : process(digit_location_4_V_3_reg_4000, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_4653)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_4_V_4_phi_fu_4657_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_4_V_4_phi_fu_4657_p32 <= digit_location_4_V_3_reg_4000;
        else 
            ap_phi_mux_digit_location_4_V_4_phi_fu_4657_p32 <= ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_4653;
        end if; 
    end process;


    ap_phi_mux_digit_location_5_V_2_phi_fu_3606_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_5_V_1_reg_2976, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_5_V_2_phi_fu_3606_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_5_V_2_phi_fu_3606_p30 <= digit_location_5_V_1_reg_2976;
        else 
            ap_phi_mux_digit_location_5_V_2_phi_fu_3606_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_5_V_4_phi_fu_4603_p32_assign_proc : process(digit_location_5_V_3_reg_3988, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_4599)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_5_V_4_phi_fu_4603_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_5_V_4_phi_fu_4603_p32 <= digit_location_5_V_3_reg_3988;
        else 
            ap_phi_mux_digit_location_5_V_4_phi_fu_4603_p32 <= ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_4599;
        end if; 
    end process;


    ap_phi_mux_digit_location_6_V_2_phi_fu_3555_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_6_V_1_reg_2965, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_6_V_2_phi_fu_3555_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_6_V_2_phi_fu_3555_p30 <= digit_location_6_V_1_reg_2965;
        else 
            ap_phi_mux_digit_location_6_V_2_phi_fu_3555_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_6_V_4_phi_fu_4549_p32_assign_proc : process(digit_location_6_V_3_reg_3976, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_4545)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_6_V_4_phi_fu_4549_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_6_V_4_phi_fu_4549_p32 <= digit_location_6_V_3_reg_3976;
        else 
            ap_phi_mux_digit_location_6_V_4_phi_fu_4549_p32 <= ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_4545;
        end if; 
    end process;


    ap_phi_mux_digit_location_7_V_2_phi_fu_3504_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_7_V_1_reg_2954, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_7_V_2_phi_fu_3504_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_7_V_2_phi_fu_3504_p30 <= digit_location_7_V_1_reg_2954;
        else 
            ap_phi_mux_digit_location_7_V_2_phi_fu_3504_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_7_V_4_phi_fu_4495_p32_assign_proc : process(digit_location_7_V_3_reg_3964, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_4491)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_7_V_4_phi_fu_4495_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_7_V_4_phi_fu_4495_p32 <= digit_location_7_V_3_reg_3964;
        else 
            ap_phi_mux_digit_location_7_V_4_phi_fu_4495_p32 <= ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_4491;
        end if; 
    end process;


    ap_phi_mux_digit_location_8_V_2_phi_fu_3453_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_8_V_1_reg_2943, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_8_V_2_phi_fu_3453_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_8_V_2_phi_fu_3453_p30 <= digit_location_8_V_1_reg_2943;
        else 
            ap_phi_mux_digit_location_8_V_2_phi_fu_3453_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_8_V_4_phi_fu_4441_p32_assign_proc : process(digit_location_8_V_3_reg_3952, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_4437)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_8_V_4_phi_fu_4441_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_8_V_4_phi_fu_4441_p32 <= digit_location_8_V_3_reg_3952;
        else 
            ap_phi_mux_digit_location_8_V_4_phi_fu_4441_p32 <= ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_4437;
        end if; 
    end process;


    ap_phi_mux_digit_location_9_V_2_phi_fu_3402_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_9_V_1_reg_2932, trunc_ln46_fu_5059_p1, digit_location_1_V_fu_5101_p2)
    begin
        if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_9_V_2_phi_fu_3402_p30 <= digit_location_1_V_fu_5101_p2;
        elsif ((((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln46_fu_5059_p1 = ap_const_lv4_0) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)) or ((trunc_ln46_fu_5059_p1 = ap_const_lv4_F) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_9_V_2_phi_fu_3402_p30 <= digit_location_9_V_1_reg_2932;
        else 
            ap_phi_mux_digit_location_9_V_2_phi_fu_3402_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_9_V_4_phi_fu_4387_p32_assign_proc : process(digit_location_9_V_3_reg_3940, icmp_ln49_reg_5312_pp4_iter1_reg, digit_V_1_reg_5332, digit_location_0_V_fu_5189_p2, ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_4383)
    begin
        if (((digit_V_1_reg_5332 = ap_const_lv4_9) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_location_9_V_4_phi_fu_4387_p32 <= digit_location_0_V_fu_5189_p2;
        elsif ((((digit_V_1_reg_5332 = ap_const_lv4_0) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_1) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_2) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_3) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_4) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_5) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_6) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_7) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_8) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_A) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_B) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_C) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_D) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_E) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)) or ((digit_V_1_reg_5332 = ap_const_lv4_F) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_location_9_V_4_phi_fu_4387_p32 <= digit_location_9_V_3_reg_3940;
        else 
            ap_phi_mux_digit_location_9_V_4_phi_fu_4387_p32 <= ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_4383;
        end if; 
    end process;


    ap_phi_mux_phi_ln215_phi_fu_3045_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln44_fu_5053_p2, digit_location_14_V_1_reg_2877, digit_location_13_V_1_reg_2888, digit_location_12_V_1_reg_2899, digit_location_11_V_1_reg_2910, digit_location_10_V_1_reg_2921, digit_location_9_V_1_reg_2932, digit_location_8_V_1_reg_2943, digit_location_7_V_1_reg_2954, digit_location_6_V_1_reg_2965, digit_location_5_V_1_reg_2976, digit_location_4_V_1_reg_2987, digit_location_3_V_1_reg_2998, digit_location_2_V_1_reg_3009, digit_location_1_V_1_reg_3020, trunc_ln46_fu_5059_p1, ap_condition_1249)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
            if (((trunc_ln46_fu_5059_p1 = ap_const_lv4_1) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= ap_const_lv32_0;
            elsif ((ap_const_boolean_1 = ap_condition_1249)) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_14_V_1_reg_2877;
            elsif (((trunc_ln46_fu_5059_p1 = ap_const_lv4_E) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_13_V_1_reg_2888;
            elsif (((trunc_ln46_fu_5059_p1 = ap_const_lv4_D) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_12_V_1_reg_2899;
            elsif (((trunc_ln46_fu_5059_p1 = ap_const_lv4_C) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_11_V_1_reg_2910;
            elsif (((trunc_ln46_fu_5059_p1 = ap_const_lv4_B) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_10_V_1_reg_2921;
            elsif (((trunc_ln46_fu_5059_p1 = ap_const_lv4_A) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_9_V_1_reg_2932;
            elsif (((trunc_ln46_fu_5059_p1 = ap_const_lv4_9) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_8_V_1_reg_2943;
            elsif (((trunc_ln46_fu_5059_p1 = ap_const_lv4_8) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_7_V_1_reg_2954;
            elsif (((trunc_ln46_fu_5059_p1 = ap_const_lv4_7) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_6_V_1_reg_2965;
            elsif (((trunc_ln46_fu_5059_p1 = ap_const_lv4_6) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_5_V_1_reg_2976;
            elsif (((trunc_ln46_fu_5059_p1 = ap_const_lv4_5) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_4_V_1_reg_2987;
            elsif (((trunc_ln46_fu_5059_p1 = ap_const_lv4_4) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_3_V_1_reg_2998;
            elsif (((trunc_ln46_fu_5059_p1 = ap_const_lv4_3) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_2_V_1_reg_3009;
            elsif (((trunc_ln46_fu_5059_p1 = ap_const_lv4_2) and (icmp_ln44_fu_5053_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= digit_location_1_V_1_reg_3020;
            else 
                ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_phi_ln215_phi_fu_3045_p30 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ap_phi_reg_pp2_iter2_digit_histogram_0_V_4_reg_2812 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_10_4_reg_2272 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_11_4_reg_2218 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_12_4_reg_2164 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_13_4_reg_2110 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_14_4_reg_2056 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_15_4_reg_2002 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_1_V_4_reg_2758 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_2_V_4_reg_2704 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_3_V_4_reg_2650 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_4_V_4_reg_2596 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_5_V_4_reg_2542 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_6_V_4_reg_2488 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_7_V_4_reg_2434 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_8_V_4_reg_2380 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_9_V_4_reg_2326 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_0_V_1_reg_4869 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_10_V_4_reg_4329 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_11_V_4_reg_4275 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_12_V_4_reg_4221 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_13_V_4_reg_4167 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_14_V_4_reg_4113 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_15_V_4_reg_4059 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_1_V_4_reg_4815 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_2_V_4_reg_4761 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_3_V_4_reg_4707 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_4_V_4_reg_4653 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_5_V_4_reg_4599 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_6_V_4_reg_4545 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_7_V_4_reg_4491 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_8_V_4_reg_4437 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter2_digit_location_9_V_4_reg_4383 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(tmp_fu_4940_p3, ap_CS_fsm_state5)
    begin
        if (((tmp_fu_4940_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    current_digit_V_address0_assign_proc : process(zext_ln36_reg_5278_pp2_iter1_reg, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, zext_ln51_fu_5139_p1, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            current_digit_V_address0 <= zext_ln51_fu_5139_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            current_digit_V_address0 <= zext_ln36_reg_5278_pp2_iter1_reg(8 - 1 downto 0);
        else 
            current_digit_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    current_digit_V_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_enable_reg_pp2_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)))) then 
            current_digit_V_ce0 <= ap_const_logic_1;
        else 
            current_digit_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_digit_V_we0_assign_proc : process(ap_block_pp2_stage0_11001, icmp_ln34_reg_5269_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            current_digit_V_we0 <= ap_const_logic_1;
        else 
            current_digit_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    digit_V_fu_4990_p1 <= lshr_ln1503_fu_4985_p2(4 - 1 downto 0);
    digit_histogram_0_V_fu_5031_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(t_V_fu_4994_p18));
    digit_location_0_V_fu_5189_p2 <= std_logic_vector(unsigned(t_V_2_fu_5144_p18) + unsigned(ap_const_lv32_1));
    digit_location_1_V_fu_5101_p2 <= std_logic_vector(unsigned(phi_ln215_1_fu_5063_p18) + unsigned(ap_phi_mux_phi_ln215_phi_fu_3045_p30));
    i_3_fu_5122_p2 <= std_logic_vector(unsigned(i6_0_i_i_reg_3031) + unsigned(ap_const_lv5_1));
    i_fu_4958_p2 <= std_logic_vector(unsigned(i_0_i_i_reg_908) + unsigned(ap_const_lv5_1));
    icmp_ln20_fu_4923_p2 <= "1" when (j_0_i_i_reg_337 = n_read_reg_5217) else "0";
    icmp_ln28_fu_4952_p2 <= "1" when (i_0_i_i_reg_908 = ap_const_lv5_10) else "0";
    icmp_ln34_fu_4968_p2 <= "1" when (j5_0_i_i_reg_1799 = n_read_reg_5217) else "0";
    icmp_ln44_fu_5053_p2 <= "1" when (i6_0_i_i_reg_3031 = ap_const_lv5_10) else "0";
    icmp_ln49_fu_5128_p2 <= "1" when (j7_0_i_i_reg_3857 = n_read_reg_5217) else "0";
    in_frequency_V_address0 <= zext_ln22_fu_4934_p1(8 - 1 downto 0);

    in_frequency_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_frequency_V_ce0 <= ap_const_logic_1;
        else 
            in_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_value_V_address0 <= zext_ln22_fu_4934_p1(8 - 1 downto 0);

    in_value_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_value_V_ce0 <= ap_const_logic_1;
        else 
            in_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    j_1_fu_4973_p2 <= std_logic_vector(unsigned(j5_0_i_i_reg_1799) + unsigned(ap_const_lv32_1));
    j_2_fu_5133_p2 <= std_logic_vector(unsigned(j7_0_i_i_reg_3857) + unsigned(ap_const_lv32_1));
    j_fu_4928_p2 <= std_logic_vector(unsigned(j_0_i_i_reg_337) + unsigned(ap_const_lv32_1));
    lshr_ln1503_fu_4985_p2 <= std_logic_vector(shift_right(unsigned(sorting_frequency_V_q0),to_integer(unsigned('0' & zext_ln26_reg_5253(31-1 downto 0)))));

    n_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, n_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            n_blk_n <= n_empty_n;
        else 
            n_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    n_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, n_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            n_out_blk_n <= n_out_full_n;
        else 
            n_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    n_out_din <= n_dout;

    n_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, n_empty_n, n_out_full_n)
    begin
        if ((not(((n_out_full_n = ap_const_logic_0) or (n_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            n_out_write <= ap_const_logic_1;
        else 
            n_out_write <= ap_const_logic_0;
        end if; 
    end process;


    n_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, n_empty_n, n_out_full_n)
    begin
        if ((not(((n_out_full_n = ap_const_logic_0) or (n_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            n_read <= ap_const_logic_1;
        else 
            n_read <= ap_const_logic_0;
        end if; 
    end process;

    out_frequency_V_address0 <= zext_ln544_fu_5181_p1(8 - 1 downto 0);

    out_frequency_V_ce0_assign_proc : process(ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
            out_frequency_V_ce0 <= ap_const_logic_1;
        else 
            out_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_frequency_V_d0 <= previous_sorting_fre_q0;

    out_frequency_V_we0_assign_proc : process(ap_block_pp4_stage0_11001, icmp_ln49_reg_5312_pp4_iter1_reg, ap_enable_reg_pp4_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
            out_frequency_V_we0 <= ap_const_logic_1;
        else 
            out_frequency_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_value_V_address0 <= zext_ln544_fu_5181_p1(8 - 1 downto 0);

    out_value_V_ce0_assign_proc : process(ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
            out_value_V_ce0 <= ap_const_logic_1;
        else 
            out_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_value_V_d0 <= previous_sorting_val_q0;

    out_value_V_we0_assign_proc : process(ap_block_pp4_stage0_11001, icmp_ln49_reg_5312_pp4_iter1_reg, ap_enable_reg_pp4_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
            out_value_V_we0 <= ap_const_logic_1;
        else 
            out_value_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    phi_ln215_1_fu_5063_p17 <= i6_0_i_i_reg_3031(4 - 1 downto 0);

    previous_sorting_fre_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, zext_ln36_reg_5278, ap_CS_fsm_pp4_stage0, zext_ln51_reg_5321, ap_enable_reg_pp4_iter1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            previous_sorting_fre_address0 <= zext_ln51_reg_5321(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            previous_sorting_fre_address0 <= zext_ln36_reg_5278(8 - 1 downto 0);
        else 
            previous_sorting_fre_address0 <= "XXXXXXXX";
        end if; 
    end process;


    previous_sorting_fre_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            previous_sorting_fre_ce0 <= ap_const_logic_1;
        else 
            previous_sorting_fre_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    previous_sorting_fre_we0_assign_proc : process(icmp_ln34_reg_5269, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            previous_sorting_fre_we0 <= ap_const_logic_1;
        else 
            previous_sorting_fre_we0 <= ap_const_logic_0;
        end if; 
    end process;


    previous_sorting_val_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, zext_ln36_reg_5278, ap_CS_fsm_pp4_stage0, zext_ln51_reg_5321, ap_enable_reg_pp4_iter1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            previous_sorting_val_address0 <= zext_ln51_reg_5321(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            previous_sorting_val_address0 <= zext_ln36_reg_5278(8 - 1 downto 0);
        else 
            previous_sorting_val_address0 <= "XXXXXXXX";
        end if; 
    end process;


    previous_sorting_val_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            previous_sorting_val_ce0 <= ap_const_logic_1;
        else 
            previous_sorting_val_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    previous_sorting_val_we0_assign_proc : process(icmp_ln34_reg_5269, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln34_reg_5269 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            previous_sorting_val_we0 <= ap_const_logic_1;
        else 
            previous_sorting_val_we0 <= ap_const_logic_0;
        end if; 
    end process;

    shift_fu_5211_p2 <= std_logic_vector(unsigned(op2_assign_reg_720) + unsigned(ap_const_lv6_4));

    sorting_frequency_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln22_reg_5233, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, zext_ln36_fu_4979_p1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2, ap_block_pp0_stage0, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln544_fu_5181_p1)
    begin
        if (((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            sorting_frequency_V_address0 <= zext_ln544_fu_5181_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            sorting_frequency_V_address0 <= zext_ln36_fu_4979_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sorting_frequency_V_address0 <= zext_ln22_reg_5233(8 - 1 downto 0);
        else 
            sorting_frequency_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sorting_frequency_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0, ap_block_pp4_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sorting_frequency_V_ce0 <= ap_const_logic_1;
        else 
            sorting_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorting_frequency_V_d0_assign_proc : process(in_frequency_V_q0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2, previous_sorting_fre_q0, ap_block_pp0_stage0, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            sorting_frequency_V_d0 <= previous_sorting_fre_q0;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sorting_frequency_V_d0 <= in_frequency_V_q0;
        else 
            sorting_frequency_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sorting_frequency_V_we0_assign_proc : process(icmp_ln20_reg_5224, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp4_stage0_11001, icmp_ln49_reg_5312_pp4_iter1_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln20_reg_5224 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sorting_frequency_V_we0 <= ap_const_logic_1;
        else 
            sorting_frequency_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sorting_value_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln22_reg_5233, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, zext_ln36_fu_4979_p1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2, ap_block_pp0_stage0, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln544_fu_5181_p1)
    begin
        if (((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            sorting_value_V_address0 <= zext_ln544_fu_5181_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            sorting_value_V_address0 <= zext_ln36_fu_4979_p1(8 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sorting_value_V_address0 <= zext_ln22_reg_5233(8 - 1 downto 0);
        else 
            sorting_value_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sorting_value_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0, ap_block_pp4_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sorting_value_V_ce0 <= ap_const_logic_1;
        else 
            sorting_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorting_value_V_d0_assign_proc : process(in_value_V_q0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2, previous_sorting_val_q0, ap_block_pp0_stage0, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            sorting_value_V_d0 <= previous_sorting_val_q0;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sorting_value_V_d0 <= in_value_V_q0;
        else 
            sorting_value_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sorting_value_V_we0_assign_proc : process(icmp_ln20_reg_5224, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp4_stage0_11001, icmp_ln49_reg_5312_pp4_iter1_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln49_reg_5312_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln20_reg_5224 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sorting_value_V_we0 <= ap_const_logic_1;
        else 
            sorting_value_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_4940_p3 <= op2_assign_reg_720(5 downto 5);
    trunc_ln321_fu_4964_p1 <= i_0_i_i_reg_908(4 - 1 downto 0);
    trunc_ln46_fu_5059_p1 <= i6_0_i_i_reg_3031(4 - 1 downto 0);
    zext_ln22_fu_4934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_i_i_reg_337),64));
    zext_ln26_fu_4948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(op2_assign_reg_720),32));
    zext_ln36_fu_4979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j5_0_i_i_reg_1799),64));
    zext_ln51_fu_5139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j7_0_i_i_reg_3857),64));
    zext_ln544_fu_5181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_2_fu_5144_p18),64));
end behav;
