---
layout: default
title: Design of error-resilient logic gates with reinforcement using implications 
authors:  X. Han, M. Donato, R. I. Bahar, W. Patterson, and A. Zaslavsky 
link: https://dl.acm.org/doi/abs/10.1145/2902961.2902983
venue: GLSVLSI
year: 2016
pdf: pdfs/papers/
---
