Trying to make an FPGA-accelerated vector add following tutorial from:
https://github.com/Xilinx/Vitis-Tutorials/blob/2023.2/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/package_ip.md
