Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov  1 18:26:11 2025
| Host         : DESKTOP-EBUR9LD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hw2_pipe_timing_summary_routed.rpt -pb hw2_pipe_timing_summary_routed.pb -rpx hw2_pipe_timing_summary_routed.rpx -warn_on_violation
| Design       : hw2_pipe
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.136        0.000                      0                   16        0.374        0.000                      0                   16        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.136        0.000                      0                   16        0.374        0.000                      0                   16        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 u_stage1/sum_pipe_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 2.839ns (41.402%)  route 4.018ns (58.598%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     5.110    u_stage1/CLK
    SLICE_X0Y14          FDCE                                         r  u_stage1/sum_pipe_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.518     5.628 r  u_stage1/sum_pipe_out_reg[4]/Q
                         net (fo=16, routed)          1.703     7.331    u_stage1/sum_pipe_out[4]
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  u_stage1/result[14]_i_35/O
                         net (fo=2, routed)           0.486     7.941    u_stage1/sum_pipe_out_reg[6]_1[1]
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  u_stage1/result[14]_i_39/O
                         net (fo=1, routed)           0.000     8.065    u_stage2/result[10]_i_8_0[1]
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.708 r  u_stage2/result_reg[14]_i_17/O[3]
                         net (fo=3, routed)           0.821     9.529    u_stage1/O[3]
    SLICE_X4Y21          LUT4 (Prop_lut4_I3_O)        0.329     9.858 r  u_stage1/result[14]_i_23/O
                         net (fo=2, routed)           1.008    10.866    u_stage1/result[14]_i_23_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.328    11.194 r  u_stage1/result[14]_i_8/O
                         net (fo=1, routed)           0.000    11.194    u_stage2/result_reg[14]_1[1]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.744 r  u_stage2/result_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.744    u_stage2/result_reg[14]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.967 r  u_stage2/result_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.967    u_stage2/temp_result[15]
    SLICE_X3Y22          FDCE                                         r  u_stage2/result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.642    14.579    u_stage2/CLK
    SLICE_X3Y22          FDCE                                         r  u_stage2/result_reg[15]/C
                         clock pessimism              0.497    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.062    15.102    u_stage2/result_reg[15]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -11.967    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 u_stage1/sum_pipe_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.706ns (40.243%)  route 4.018ns (59.757%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     5.110    u_stage1/CLK
    SLICE_X0Y14          FDCE                                         r  u_stage1/sum_pipe_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.518     5.628 r  u_stage1/sum_pipe_out_reg[4]/Q
                         net (fo=16, routed)          1.703     7.331    u_stage1/sum_pipe_out[4]
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  u_stage1/result[14]_i_35/O
                         net (fo=2, routed)           0.486     7.941    u_stage1/sum_pipe_out_reg[6]_1[1]
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  u_stage1/result[14]_i_39/O
                         net (fo=1, routed)           0.000     8.065    u_stage2/result[10]_i_8_0[1]
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.708 r  u_stage2/result_reg[14]_i_17/O[3]
                         net (fo=3, routed)           0.821     9.529    u_stage1/O[3]
    SLICE_X4Y21          LUT4 (Prop_lut4_I3_O)        0.329     9.858 r  u_stage1/result[14]_i_23/O
                         net (fo=2, routed)           1.008    10.866    u_stage1/result[14]_i_23_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.328    11.194 r  u_stage1/result[14]_i_8/O
                         net (fo=1, routed)           0.000    11.194    u_stage2/result_reg[14]_1[1]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.834 r  u_stage2/result_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.834    u_stage2/temp_result[14]
    SLICE_X3Y21          FDCE                                         r  u_stage2/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.644    14.581    u_stage2/CLK
    SLICE_X3Y21          FDCE                                         r  u_stage2/result_reg[14]/C
                         clock pessimism              0.497    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062    15.104    u_stage2/result_reg[14]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 u_stage1/sum_pipe_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.646ns (39.705%)  route 4.018ns (60.295%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     5.110    u_stage1/CLK
    SLICE_X0Y14          FDCE                                         r  u_stage1/sum_pipe_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.518     5.628 r  u_stage1/sum_pipe_out_reg[4]/Q
                         net (fo=16, routed)          1.703     7.331    u_stage1/sum_pipe_out[4]
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  u_stage1/result[14]_i_35/O
                         net (fo=2, routed)           0.486     7.941    u_stage1/sum_pipe_out_reg[6]_1[1]
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  u_stage1/result[14]_i_39/O
                         net (fo=1, routed)           0.000     8.065    u_stage2/result[10]_i_8_0[1]
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.708 r  u_stage2/result_reg[14]_i_17/O[3]
                         net (fo=3, routed)           0.821     9.529    u_stage1/O[3]
    SLICE_X4Y21          LUT4 (Prop_lut4_I3_O)        0.329     9.858 r  u_stage1/result[14]_i_23/O
                         net (fo=2, routed)           1.008    10.866    u_stage1/result[14]_i_23_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.328    11.194 r  u_stage1/result[14]_i_8/O
                         net (fo=1, routed)           0.000    11.194    u_stage2/result_reg[14]_1[1]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.774 r  u_stage2/result_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.774    u_stage2/temp_result[13]
    SLICE_X3Y21          FDCE                                         r  u_stage2/result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.644    14.581    u_stage2/CLK
    SLICE_X3Y21          FDCE                                         r  u_stage2/result_reg[13]/C
                         clock pessimism              0.497    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062    15.104    u_stage2/result_reg[13]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 u_stage1/sum_pipe_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 2.756ns (41.926%)  route 3.818ns (58.074%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     5.110    u_stage1/CLK
    SLICE_X0Y14          FDCE                                         r  u_stage1/sum_pipe_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.518     5.628 r  u_stage1/sum_pipe_out_reg[4]/Q
                         net (fo=16, routed)          1.703     7.331    u_stage1/sum_pipe_out[4]
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  u_stage1/result[14]_i_35/O
                         net (fo=2, routed)           0.486     7.941    u_stage1/sum_pipe_out_reg[6]_1[1]
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  u_stage1/result[14]_i_39/O
                         net (fo=1, routed)           0.000     8.065    u_stage2/result[10]_i_8_0[1]
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.643 r  u_stage2/result_reg[14]_i_17/O[2]
                         net (fo=4, routed)           0.979     9.622    u_stage1/O[2]
    SLICE_X2Y21          LUT4 (Prop_lut4_I2_O)        0.329     9.951 r  u_stage1/result[10]_i_11/O
                         net (fo=2, routed)           0.649    10.600    u_stage1/result[10]_i_11_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I1_O)        0.348    10.948 r  u_stage1/result[10]_i_6/O
                         net (fo=1, routed)           0.000    10.948    u_stage2/result_reg[10]_1[3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.349 r  u_stage2/result_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.349    u_stage2/result_reg[10]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.683 r  u_stage2/result_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.683    u_stage2/temp_result[12]
    SLICE_X3Y21          FDCE                                         r  u_stage2/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.644    14.581    u_stage2/CLK
    SLICE_X3Y21          FDCE                                         r  u_stage2/result_reg[12]/C
                         clock pessimism              0.497    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062    15.104    u_stage2/result_reg[12]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 u_stage1/sum_pipe_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 2.645ns (40.928%)  route 3.818ns (59.072%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     5.110    u_stage1/CLK
    SLICE_X0Y14          FDCE                                         r  u_stage1/sum_pipe_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.518     5.628 r  u_stage1/sum_pipe_out_reg[4]/Q
                         net (fo=16, routed)          1.703     7.331    u_stage1/sum_pipe_out[4]
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  u_stage1/result[14]_i_35/O
                         net (fo=2, routed)           0.486     7.941    u_stage1/sum_pipe_out_reg[6]_1[1]
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  u_stage1/result[14]_i_39/O
                         net (fo=1, routed)           0.000     8.065    u_stage2/result[10]_i_8_0[1]
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.643 r  u_stage2/result_reg[14]_i_17/O[2]
                         net (fo=4, routed)           0.979     9.622    u_stage1/O[2]
    SLICE_X2Y21          LUT4 (Prop_lut4_I2_O)        0.329     9.951 r  u_stage1/result[10]_i_11/O
                         net (fo=2, routed)           0.649    10.600    u_stage1/result[10]_i_11_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I1_O)        0.348    10.948 r  u_stage1/result[10]_i_6/O
                         net (fo=1, routed)           0.000    10.948    u_stage2/result_reg[10]_1[3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.349 r  u_stage2/result_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.349    u_stage2/result_reg[10]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.572 r  u_stage2/result_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.572    u_stage2/temp_result[11]
    SLICE_X3Y21          FDCE                                         r  u_stage2/result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.644    14.581    u_stage2/CLK
    SLICE_X3Y21          FDCE                                         r  u_stage2/result_reg[11]/C
                         clock pessimism              0.497    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062    15.104    u_stage2/result_reg[11]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 u_stage1/sum_pipe_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 2.269ns (37.279%)  route 3.818ns (62.721%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     5.110    u_stage1/CLK
    SLICE_X0Y14          FDCE                                         r  u_stage1/sum_pipe_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.518     5.628 r  u_stage1/sum_pipe_out_reg[4]/Q
                         net (fo=16, routed)          1.703     7.331    u_stage1/sum_pipe_out[4]
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  u_stage1/result[14]_i_35/O
                         net (fo=2, routed)           0.486     7.941    u_stage1/sum_pipe_out_reg[6]_1[1]
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  u_stage1/result[14]_i_39/O
                         net (fo=1, routed)           0.000     8.065    u_stage2/result[10]_i_8_0[1]
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.643 r  u_stage2/result_reg[14]_i_17/O[2]
                         net (fo=4, routed)           0.979     9.622    u_stage1/O[2]
    SLICE_X2Y21          LUT4 (Prop_lut4_I2_O)        0.329     9.951 r  u_stage1/result[10]_i_11/O
                         net (fo=2, routed)           0.649    10.600    u_stage1/result[10]_i_11_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I1_O)        0.348    10.948 r  u_stage1/result[10]_i_6/O
                         net (fo=1, routed)           0.000    10.948    u_stage2/result_reg[10]_1[3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.196 r  u_stage2/result_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.196    u_stage2/temp_result[10]
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.645    14.582    u_stage2/CLK
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[10]/C
                         clock pessimism              0.497    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.062    15.105    u_stage2/result_reg[10]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 u_stage1/sum_pipe_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 2.432ns (41.848%)  route 3.380ns (58.152%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     5.110    u_stage1/CLK
    SLICE_X0Y13          FDCE                                         r  u_stage1/sum_pipe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.518     5.628 r  u_stage1/sum_pipe_out_reg[1]/Q
                         net (fo=24, routed)          1.434     7.062    u_stage1/Q[1]
    SLICE_X7Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.186 r  u_stage1/result[3]_i_10/O
                         net (fo=1, routed)           0.426     7.612    u_stage1/result[3]_i_10_n_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.736 r  u_stage1/result[3]_i_6/O
                         net (fo=1, routed)           0.000     7.736    u_stage2/result_reg[3]_1[1]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.112 r  u_stage2/result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.112    u_stage2/result_reg[3]_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.435 r  u_stage2/result_reg[14]_i_17/O[1]
                         net (fo=4, routed)           0.862     9.296    u_stage1/O[1]
    SLICE_X2Y20          LUT4 (Prop_lut4_I2_O)        0.306     9.602 r  u_stage1/result[10]_i_12/O
                         net (fo=3, routed)           0.326     9.928    u_stage1/result[10]_i_12_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124    10.052 r  u_stage1/result[10]_i_4/O
                         net (fo=1, routed)           0.332    10.384    u_stage2/result_reg[10]_0[0]
    SLICE_X3Y20          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.921 r  u_stage2/result_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.921    u_stage2/temp_result[9]
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.645    14.582    u_stage2/CLK
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[9]/C
                         clock pessimism              0.497    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.062    15.105    u_stage2/result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 u_stage1/c_pipe_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 2.452ns (45.009%)  route 2.996ns (54.991%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.824     5.104    u_stage1/CLK
    SLICE_X0Y18          FDCE                                         r  u_stage1/c_pipe_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.518     5.622 r  u_stage1/c_pipe_out_reg[2]/Q
                         net (fo=19, routed)          1.185     6.806    u_stage1/c_pipe_out_reg[7]_0[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I2_O)        0.124     6.930 r  u_stage1/result[6]_i_11/O
                         net (fo=2, routed)           0.642     7.572    u_stage1/sum_pipe_out_reg[6]_0[0]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.124     7.696 r  u_stage1/result[6]_i_15/O
                         net (fo=1, routed)           0.000     7.696    u_stage2/result_reg[6]_1[0]
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.302 r  u_stage2/result_reg[6]_i_3/O[3]
                         net (fo=3, routed)           0.695     8.998    u_stage1/result_reg[10][1]
    SLICE_X4Y20          LUT4 (Prop_lut4_I3_O)        0.328     9.326 r  u_stage1/result[10]_i_17/O
                         net (fo=1, routed)           0.474     9.799    u_stage1/result[10]_i_17_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.328    10.127 r  u_stage1/result[10]_i_9/O
                         net (fo=1, routed)           0.000    10.127    u_stage2/result_reg[10]_1[0]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.551 r  u_stage2/result_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.551    u_stage2/temp_result[8]
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.645    14.582    u_stage2/CLK
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[8]/C
                         clock pessimism              0.497    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.062    15.105    u_stage2/result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 u_stage1/c_pipe_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 2.275ns (43.163%)  route 2.996ns (56.837%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.824     5.104    u_stage1/CLK
    SLICE_X0Y18          FDCE                                         r  u_stage1/c_pipe_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.518     5.622 r  u_stage1/c_pipe_out_reg[2]/Q
                         net (fo=19, routed)          1.185     6.806    u_stage1/c_pipe_out_reg[7]_0[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I2_O)        0.124     6.930 r  u_stage1/result[6]_i_11/O
                         net (fo=2, routed)           0.642     7.572    u_stage1/sum_pipe_out_reg[6]_0[0]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.124     7.696 r  u_stage1/result[6]_i_15/O
                         net (fo=1, routed)           0.000     7.696    u_stage2/result_reg[6]_1[0]
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.302 r  u_stage2/result_reg[6]_i_3/O[3]
                         net (fo=3, routed)           0.695     8.998    u_stage1/result_reg[10][1]
    SLICE_X4Y20          LUT4 (Prop_lut4_I3_O)        0.328     9.326 r  u_stage1/result[10]_i_17/O
                         net (fo=1, routed)           0.474     9.799    u_stage1/result[10]_i_17_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.328    10.127 r  u_stage1/result[10]_i_9/O
                         net (fo=1, routed)           0.000    10.127    u_stage2/result_reg[10]_1[0]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.374 r  u_stage2/result_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.374    u_stage2/temp_result[7]
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.645    14.582    u_stage2/CLK
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[7]/C
                         clock pessimism              0.497    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.062    15.105    u_stage2/result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 u_stage1/sum_pipe_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.644ns (37.002%)  route 2.799ns (62.998%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.830     5.110    u_stage1/CLK
    SLICE_X0Y13          FDCE                                         r  u_stage1/sum_pipe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.518     5.628 r  u_stage1/sum_pipe_out_reg[1]/Q
                         net (fo=24, routed)          1.425     7.053    u_stage2/Q[1]
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.124     7.177 r  u_stage2/result[3]_i_4/O
                         net (fo=1, routed)           0.521     7.698    u_stage2/result[3]_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     8.145 r  u_stage2/result_reg[3]_i_2/O[3]
                         net (fo=6, routed)           0.853     8.998    u_stage2/c_pipe_out_reg[4][0]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.307     9.305 r  u_stage2/result[6]_i_4/O
                         net (fo=1, routed)           0.000     9.305    u_stage2/result[6]_i_4_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.553 r  u_stage2/result_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.553    u_stage2/temp_result[6]
    SLICE_X3Y19          FDCE                                         r  u_stage2/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.645    14.582    u_stage2/CLK
    SLICE_X3Y19          FDCE                                         r  u_stage2/result_reg[6]/C
                         clock pessimism              0.497    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.062    15.105    u_stage2/result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u_stage1/c_pipe_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.279ns (56.674%)  route 0.213ns (43.326%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.613     1.538    u_stage1/CLK
    SLICE_X0Y22          FDCE                                         r  u_stage1/c_pipe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.164     1.702 r  u_stage1/c_pipe_out_reg[7]/Q
                         net (fo=26, routed)          0.213     1.915    u_stage1/c_pipe_out_reg[7]_0[7]
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.960 r  u_stage1/result[15]_i_2/O
                         net (fo=1, routed)           0.000     1.960    u_stage2/result_reg[15]_1[0]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.030 r  u_stage2/result_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.030    u_stage2/temp_result[15]
    SLICE_X3Y22          FDCE                                         r  u_stage2/result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.880     2.053    u_stage2/CLK
    SLICE_X3Y22          FDCE                                         r  u_stage2/result_reg[15]/C
                         clock pessimism             -0.503     1.551    
    SLICE_X3Y22          FDCE (Hold_fdce_C_D)         0.105     1.656    u_stage2/result_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 u_stage1/c_pipe_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.274ns (51.948%)  route 0.253ns (48.052%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.613     1.538    u_stage1/CLK
    SLICE_X0Y22          FDCE                                         r  u_stage1/c_pipe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.164     1.702 r  u_stage1/c_pipe_out_reg[7]/Q
                         net (fo=26, routed)          0.253     1.955    u_stage1/c_pipe_out_reg[7]_0[7]
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.045     2.000 r  u_stage1/result[10]_i_8/O
                         net (fo=1, routed)           0.000     2.000    u_stage2/result_reg[10]_1[1]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.065 r  u_stage2/result_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.065    u_stage2/temp_result[8]
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.882     2.055    u_stage2/CLK
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[8]/C
                         clock pessimism             -0.503     1.553    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.105     1.658    u_stage2/result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 u_stage1/c_pipe_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.274ns (49.435%)  route 0.280ns (50.565%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.616     1.541    u_stage1/CLK
    SLICE_X0Y18          FDCE                                         r  u_stage1/c_pipe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.164     1.705 r  u_stage1/c_pipe_out_reg[1]/Q
                         net (fo=20, routed)          0.280     1.985    u_stage2/result_reg[10]_2[1]
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.045     2.030 r  u_stage2/result[2]_i_7/O
                         net (fo=1, routed)           0.000     2.030    u_stage2/result[2]_i_7_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.095 r  u_stage2/result_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.095    u_stage2/temp_result[1]
    SLICE_X5Y19          FDCE                                         r  u_stage2/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.882     2.055    u_stage2/CLK
    SLICE_X5Y19          FDCE                                         r  u_stage2/result_reg[1]/C
                         clock pessimism             -0.482     1.574    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.105     1.679    u_stage2/result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_stage1/c_pipe_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.256ns (45.852%)  route 0.302ns (54.148%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.616     1.541    u_stage1/CLK
    SLICE_X1Y18          FDCE                                         r  u_stage1/c_pipe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.682 r  u_stage1/c_pipe_out_reg[0]/Q
                         net (fo=18, routed)          0.302     1.984    u_stage1/c_pipe_out_reg[7]_0[0]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.029 r  u_stage1/result[2]_i_8/O
                         net (fo=1, routed)           0.000     2.029    u_stage2/S[0]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.099 r  u_stage2/result_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.099    u_stage2/temp_result[0]
    SLICE_X5Y19          FDCE                                         r  u_stage2/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.882     2.055    u_stage2/CLK
    SLICE_X5Y19          FDCE                                         r  u_stage2/result_reg[0]/C
                         clock pessimism             -0.482     1.574    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.105     1.679    u_stage2/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 u_stage1/c_pipe_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.272ns (48.460%)  route 0.289ns (51.540%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.613     1.538    u_stage1/CLK
    SLICE_X0Y22          FDCE                                         r  u_stage1/c_pipe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.164     1.702 r  u_stage1/c_pipe_out_reg[7]/Q
                         net (fo=26, routed)          0.289     1.991    u_stage1/c_pipe_out_reg[7]_0[7]
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.045     2.036 r  u_stage1/result[14]_i_6/O
                         net (fo=1, routed)           0.000     2.036    u_stage2/result_reg[14]_1[3]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.099 r  u_stage2/result_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.099    u_stage2/temp_result[14]
    SLICE_X3Y21          FDCE                                         r  u_stage2/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.881     2.054    u_stage2/CLK
    SLICE_X3Y21          FDCE                                         r  u_stage2/result_reg[14]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.105     1.657    u_stage2/result_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 u_stage1/c_pipe_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.304ns (50.056%)  route 0.303ns (49.944%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.616     1.541    u_stage1/CLK
    SLICE_X1Y18          FDCE                                         r  u_stage1/c_pipe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.682 r  u_stage1/c_pipe_out_reg[0]/Q
                         net (fo=18, routed)          0.303     1.985    u_stage1/c_pipe_out_reg[7]_0[0]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.049     2.034 r  u_stage1/result[2]_i_4/O
                         net (fo=1, routed)           0.000     2.034    u_stage2/result_reg[2]_0[0]
    SLICE_X5Y19          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.114     2.148 r  u_stage2/result_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.148    u_stage2/temp_result[2]
    SLICE_X5Y19          FDCE                                         r  u_stage2/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.882     2.055    u_stage2/CLK
    SLICE_X5Y19          FDCE                                         r  u_stage2/result_reg[2]/C
                         clock pessimism             -0.482     1.574    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.105     1.679    u_stage2/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_stage1/c_pipe_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.279ns (45.794%)  route 0.330ns (54.206%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.613     1.538    u_stage1/CLK
    SLICE_X0Y22          FDCE                                         r  u_stage1/c_pipe_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.164     1.702 r  u_stage1/c_pipe_out_reg[6]/Q
                         net (fo=15, routed)          0.330     2.032    u_stage1/c_pipe_out_reg[7]_0[6]
    SLICE_X3Y20          LUT5 (Prop_lut5_I2_O)        0.045     2.077 r  u_stage1/result[10]_i_9/O
                         net (fo=1, routed)           0.000     2.077    u_stage2/result_reg[10]_1[0]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.147 r  u_stage2/result_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.147    u_stage2/temp_result[7]
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.882     2.055    u_stage2/CLK
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[7]/C
                         clock pessimism             -0.503     1.553    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.105     1.658    u_stage2/result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 u_stage1/c_pipe_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.361ns (58.752%)  route 0.253ns (41.248%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.613     1.538    u_stage1/CLK
    SLICE_X0Y22          FDCE                                         r  u_stage1/c_pipe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.164     1.702 r  u_stage1/c_pipe_out_reg[7]/Q
                         net (fo=26, routed)          0.253     1.955    u_stage1/c_pipe_out_reg[7]_0[7]
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.045     2.000 r  u_stage1/result[10]_i_8/O
                         net (fo=1, routed)           0.000     2.000    u_stage2/result_reg[10]_1[1]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.152 r  u_stage2/result_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.152    u_stage2/temp_result[9]
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.882     2.055    u_stage2/CLK
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[9]/C
                         clock pessimism             -0.503     1.553    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.105     1.658    u_stage2/result_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 u_stage1/c_pipe_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.381ns (60.052%)  route 0.253ns (39.948%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.613     1.538    u_stage1/CLK
    SLICE_X0Y22          FDCE                                         r  u_stage1/c_pipe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.164     1.702 r  u_stage1/c_pipe_out_reg[7]/Q
                         net (fo=26, routed)          0.253     1.955    u_stage1/c_pipe_out_reg[7]_0[7]
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.045     2.000 r  u_stage1/result[10]_i_8/O
                         net (fo=1, routed)           0.000     2.000    u_stage2/result_reg[10]_1[1]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     2.172 r  u_stage2/result_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.172    u_stage2/temp_result[10]
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.882     2.055    u_stage2/CLK
    SLICE_X3Y20          FDCE                                         r  u_stage2/result_reg[10]/C
                         clock pessimism             -0.503     1.553    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.105     1.658    u_stage2/result_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 u_stage1/c_pipe_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stage2/result_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.418ns (62.253%)  route 0.253ns (37.747%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.613     1.538    u_stage1/CLK
    SLICE_X0Y22          FDCE                                         r  u_stage1/c_pipe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.164     1.702 r  u_stage1/c_pipe_out_reg[7]/Q
                         net (fo=26, routed)          0.253     1.955    u_stage1/c_pipe_out_reg[7]_0[7]
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.045     2.000 r  u_stage1/result[10]_i_8/O
                         net (fo=1, routed)           0.000     2.000    u_stage2/result_reg[10]_1[1]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.155 r  u_stage2/result_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.155    u_stage2/result_reg[10]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.209 r  u_stage2/result_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.209    u_stage2/temp_result[11]
    SLICE_X3Y21          FDCE                                         r  u_stage2/result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.881     2.054    u_stage2/CLK
    SLICE_X3Y21          FDCE                                         r  u_stage2/result_reg[11]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.105     1.657    u_stage2/result_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.552    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    u_stage1/c_pipe_out_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    u_stage1/c_pipe_out_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    u_stage1/sum_pipe_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    u_stage1/sum_pipe_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    u_stage1/sum_pipe_out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    u_stage1/sum_pipe_out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    u_stage1/sum_pipe_out_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    u_stage1/sum_pipe_out_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    u_stage1/sum_pipe_out_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    u_stage1/sum_pipe_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    u_stage1/sum_pipe_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    u_stage1/sum_pipe_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    u_stage1/sum_pipe_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    u_stage1/sum_pipe_out_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    u_stage1/sum_pipe_out_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    u_stage1/sum_pipe_out_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    u_stage1/sum_pipe_out_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    u_stage2/result_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    u_stage2/result_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    u_stage1/sum_pipe_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    u_stage1/sum_pipe_out_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    u_stage1/sum_pipe_out_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    u_stage1/sum_pipe_out_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    u_stage1/sum_pipe_out_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    u_stage1/sum_pipe_out_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    u_stage1/sum_pipe_out_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    u_stage1/sum_pipe_out_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    u_stage1/sum_pipe_out_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    u_stage2/result_reg[3]/C



