#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb  4 16:35:49 2018
# Process ID: 25319
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.dcp' for cell 'design_1_i/v_tpg_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.dcp' for cell 'design_1_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0.dcp' for cell 'design_1_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/design_1_xlslice_0_1.dcp' for cell 'design_1_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/design_1_xlslice_0_2.dcp' for cell 'design_1_i/xlslice_2'
INFO: [Netlist 29-17] Analyzing 228 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:01:08 . Memory (MB): peak = 2047.191 ; gain = 538.461 ; free physical = 1764 ; free virtual = 8519
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/Basys3/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/trevor/mylab/Basys3/Basys3_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/Basys3/Basys3_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/trevor/mylab/Basys3/Basys3_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/Basys3/Basys3_Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/trevor/mylab/Basys3/Basys3_Master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/trevor/mylab/Basys3/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/trevor/mylab/Basys3/Basys3_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp'
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'design_1_i/v_tpg_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'design_1_i/v_tpg_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:02:07 . Memory (MB): peak = 2048.195 ; gain = 869.363 ; free physical = 1768 ; free virtual = 8520
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.223 ; gain = 64.023 ; free physical = 1759 ; free virtual = 8511
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20d8bcd28

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2112.223 ; gain = 0.000 ; free physical = 1760 ; free virtual = 8513
INFO: [Opt 31-389] Phase Retarget created 134 cells and removed 263 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e8f3b440

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2112.223 ; gain = 0.000 ; free physical = 1760 ; free virtual = 8512
INFO: [Opt 31-389] Phase Constant propagation created 80 cells and removed 1047 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a5dcebbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2112.223 ; gain = 0.000 ; free physical = 1759 ; free virtual = 8512
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3052 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a5dcebbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2112.223 ; gain = 0.000 ; free physical = 1759 ; free virtual = 8512
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a5dcebbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2112.223 ; gain = 0.000 ; free physical = 1759 ; free virtual = 8512
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.223 ; gain = 0.000 ; free physical = 1759 ; free virtual = 8512
Ending Logic Optimization Task | Checksum: 1a5dcebbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2112.223 ; gain = 0.000 ; free physical = 1759 ; free virtual = 8512

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: aae9a59a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2112.223 ; gain = 0.000 ; free physical = 1759 ; free virtual = 8512
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2112.223 ; gain = 0.000 ; free physical = 1758 ; free virtual = 8511
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.230 ; gain = 0.000 ; free physical = 1749 ; free virtual = 8501
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 59aab28d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2112.230 ; gain = 0.000 ; free physical = 1749 ; free virtual = 8501
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.230 ; gain = 0.000 ; free physical = 1749 ; free virtual = 8501

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 59aab28d

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2112.230 ; gain = 0.000 ; free physical = 1749 ; free virtual = 8501

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 5d6a5292

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2112.230 ; gain = 0.000 ; free physical = 1747 ; free virtual = 8499

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 5d6a5292

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2112.230 ; gain = 0.000 ; free physical = 1747 ; free virtual = 8499
Phase 1 Placer Initialization | Checksum: 5d6a5292

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2112.230 ; gain = 0.000 ; free physical = 1747 ; free virtual = 8499

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 5d6a5292

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2112.230 ; gain = 0.000 ; free physical = 1747 ; free virtual = 8499
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 59aab28d

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2112.230 ; gain = 0.000 ; free physical = 1748 ; free virtual = 8500
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2112.230 ; gain = 0.000 ; free physical = 1747 ; free virtual = 8500
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2112.230 ; gain = 0.000 ; free physical = 1701 ; free virtual = 8454
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2112.230 ; gain = 0.000 ; free physical = 1704 ; free virtual = 8456
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2112.230 ; gain = 0.000 ; free physical = 1699 ; free virtual = 8451
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 10443ba3 ConstDB: 0 ShapeSum: 496676ea RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c8d26e5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2134.891 ; gain = 22.660 ; free physical = 1560 ; free virtual = 8313
Post Restoration Checksum: NetGraph: 2fcb2d9d NumContArr: 990740c2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: c8d26e5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2170.883 ; gain = 58.652 ; free physical = 1560 ; free virtual = 8313

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c8d26e5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2180.879 ; gain = 68.648 ; free physical = 1530 ; free virtual = 8283

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c8d26e5f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2180.879 ; gain = 68.648 ; free physical = 1530 ; free virtual = 8283
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.879 ; gain = 72.648 ; free physical = 1528 ; free virtual = 8281
Phase 2 Router Initialization | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.879 ; gain = 72.648 ; free physical = 1528 ; free virtual = 8281

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.879 ; gain = 72.648 ; free physical = 1527 ; free virtual = 8280

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.879 ; gain = 72.648 ; free physical = 1526 ; free virtual = 8279
Phase 4 Rip-up And Reroute | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.879 ; gain = 72.648 ; free physical = 1526 ; free virtual = 8279

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.879 ; gain = 72.648 ; free physical = 1526 ; free virtual = 8279

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.879 ; gain = 72.648 ; free physical = 1526 ; free virtual = 8279
Phase 5 Delay and Skew Optimization | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.879 ; gain = 72.648 ; free physical = 1526 ; free virtual = 8279

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.879 ; gain = 72.648 ; free physical = 1526 ; free virtual = 8279
Phase 6.1 Hold Fix Iter | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.879 ; gain = 72.648 ; free physical = 1526 ; free virtual = 8279
Phase 6 Post Hold Fix | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.879 ; gain = 72.648 ; free physical = 1526 ; free virtual = 8279

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.879 ; gain = 72.648 ; free physical = 1526 ; free virtual = 8279

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2187.879 ; gain = 75.648 ; free physical = 1524 ; free virtual = 8277

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2187.879 ; gain = 75.648 ; free physical = 1524 ; free virtual = 8277

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 10ff0d605

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2187.879 ; gain = 75.648 ; free physical = 1524 ; free virtual = 8277
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2187.879 ; gain = 75.648 ; free physical = 1554 ; free virtual = 8307

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2187.883 ; gain = 75.652 ; free physical = 1554 ; free virtual = 8307
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2187.883 ; gain = 0.000 ; free physical = 1554 ; free virtual = 8308
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 16:38:29 2018...
#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb  4 16:38:56 2018
# Process ID: 25713
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1147.438 ; gain = 0.000 ; free physical = 2430 ; free virtual = 9183
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/.Xil/Vivado-25713-luigilinux/dcp1/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/.Xil/Vivado-25713-luigilinux/dcp1/design_1_wrapper_board.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/.Xil/Vivado-25713-luigilinux/dcp1/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:01:08 . Memory (MB): peak = 1920.594 ; gain = 525.461 ; free physical = 1762 ; free virtual = 8518
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/.Xil/Vivado-25713-luigilinux/dcp1/design_1_wrapper_early.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/.Xil/Vivado-25713-luigilinux/dcp1/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/.Xil/Vivado-25713-luigilinux/dcp1/design_1_wrapper.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/.Xil/Vivado-25713-luigilinux/dcp1/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/.Xil/Vivado-25713-luigilinux/dcp1/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1920.594 ; gain = 0.000 ; free physical = 1762 ; free virtual = 8518
Restored from archive | CPU: 0.010000 secs | Memory: 0.016327 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1920.594 ; gain = 0.000 ; free physical = 1762 ; free virtual = 8518
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:02:06 . Memory (MB): peak = 1920.594 ; gain = 773.160 ; free physical = 1762 ; free virtual = 8518
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Feb  4 16:43:30 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:02:20 . Memory (MB): peak = 2350.266 ; gain = 429.672 ; free physical = 1694 ; free virtual = 8451
INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 16:43:30 2018...
