<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'sent' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-16T21:06:23.342+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'compute_col_index' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-16T21:06:22.188+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'compute_odd' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-16T21:06:22.138+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_col_index' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-16T21:06:22.127+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_odd' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-16T21:06:22.096+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'kernel&lt;(unsigned char)3, (unsigned char)4, (unsigned char)3, 512, 6>' to 'kernel' (fused_cnn_layer.cpp:143:36)" projectName="hls" solutionName="solution1" date="2024-02-16T21:06:18.143+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2024-02-16T21:14:32.271+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2024-02-16T21:14:04.784+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.962+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.931+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.903+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.883+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[44]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[44]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.867+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[43]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[43]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.848+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.840+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.829+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.820+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.792+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[60]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[60]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.786+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[59]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[59]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.778+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[54]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[54]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.768+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[53]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[53]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.762+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[52]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[52]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.754+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[51]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[51]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.748+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[38]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[38]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.741+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[37]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[37]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.727+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[62]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[62]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.703+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[61]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[61]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.682+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[50]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[50]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.666+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[49]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[49]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.648+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[46]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[46]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.633+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[45]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[45]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.613+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[36]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[36]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.594+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[35]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[35]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.579+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[58]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[58]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.561+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[57]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[57]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.526+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[34]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[34]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.498+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[33]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[33]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.479+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.471+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.430+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.411+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[63]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[63]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.385+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[50]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[50]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.363+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[49]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[49]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.341+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.324+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.298+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.283+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.264+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.229+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.209+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.188+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.177+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[58]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[58]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.161+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[57]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[57]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.151+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[48]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[48]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.129+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[47]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[47]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.120+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[34]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[34]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.069+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[33]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[33]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.059+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[32]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[32]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.048+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.032+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.021+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:52.006+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[56]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[56]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.990+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[55]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[55]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.978+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[63]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[63]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.966+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.951+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.927+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.911+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.895+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.889+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.868+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.851+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.837+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.812+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[42]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[42]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.798+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[41]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[41]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.770+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[40]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[40]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.743+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[39]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[39]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.725+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.716+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.694+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.672+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.665+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[40]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[40]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.640+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[39]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[39]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.619+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.591+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.555+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.527+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.511+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.484+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.452+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.425+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.396+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.360+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.341+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[56]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[56]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.306+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[55]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[55]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.258+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[48]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[48]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.225+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[47]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[47]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.194+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[32]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[32]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.143+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.098+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:51.018+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:50.968+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[42]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[42]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:50.885+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[41]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[41]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:50.817+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:50.776+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:50.744+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:50.718+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:50.693+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="hls" solutionName="solution1" date="2024-02-16T21:12:50.578+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2492.781 ; gain = 321.980 ; free physical = 234 ; free virtual = 15722&#xA;Contents of report file './report/fused_cnn_layer_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.&#xA;---------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020&#xA;| Date         : Fri Feb 16 21:10:44 2024&#xA;| Host         : david running 64-bit Ubuntu 22.04.2 LTS&#xA;| Command      : report_timing_summary -file ./report/fused_cnn_layer_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z020-clg400&#xA;| Speed File   : -1  PRODUCTION 1.12 2019-11-22&#xA;---------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock (0)&#xA;2. checking constant_clock (0)&#xA;3. checking pulse_width_clock (0)&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;5. checking no_input_delay (132)&#xA;6. checking no_output_delay (76)&#xA;7. checking multiple_clock (0)&#xA;8. checking generated_clocks (0)&#xA;9. checking loops (0)&#xA;10. checking partial_input_delay (0)&#xA;11. checking partial_output_delay (0)&#xA;12. checking latch_loops (0)&#xA;&#xA;&#xA;1. checking no_clock (0)&#xA;------------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock (0)&#xA;---------------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;------------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay (132)&#xA;--------------------------------&#xA; There are 132 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay (76)&#xA;--------------------------------&#xA; There are 76 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks (0)&#xA;--------------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops (0)&#xA;---------------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay (0)&#xA;------------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay (0)&#xA;-------------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops (0)&#xA;----------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      2.884        0.000                      0                14878        0.252        0.000                      0                14878        4.020        0.000                       0                 10036  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              2.884        0.000                      0                14878        0.252        0.000                      0                14878        4.020        0.000                       0                 10036  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        2.884ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             2.884ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent_reg[4]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent_reg[10]/R&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        6.508ns  (logic 3.112ns (47.818%)  route 3.396ns (52.182%))&#xA;  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=10035, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_write_output_fu_250/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent_reg[4]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent_reg[4]/Q&#xA;                         net (fo=3, unplaced)         1.001     2.492    bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent_reg[4]&#xA;                         CARRY4 (Prop_carry4_S[3]_CO[3])&#xA;                                                      0.671     3.163 r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry_i_12/CO[3]&#xA;                         net (fo=1, unplaced)         0.009     3.172    bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry_i_12_n_4&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     3.289 r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry_i_11/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     3.289    bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry_i_11_n_4&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     3.406 r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry_i_10/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     3.406    bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry_i_10_n_4&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     3.523 r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry_i_9/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     3.523    bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry_i_9_n_4&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     3.640 r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry__0_i_10/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     3.640    bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry__0_i_10_n_4&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     3.757 r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry__0_i_9/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     3.757    bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry__0_i_9_n_4&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     3.874 r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry__1_i_10/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     3.874    bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry__1_i_10_n_4&#xA;                         CARRY4 (Prop_carry4_CI_O[1])&#xA;                                                      0.337     4.211 r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry__1_i_9/O[1]&#xA;                         net (fo=2, unplaced)         0.622     4.833    bd_0_i/hls_inst/U0/grp_write_output_fu_250/add_ln112_fu_132_p2[30]&#xA;                         LUT2 (Prop_lut2_I0_O)        0.331     5.164 r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry__1_i_1/O&#xA;                         net (fo=1, unplaced)         0.000     5.164    bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry__1_i_1_n_4&#xA;                         CARRY4 (Prop_carry4_DI[3]_CO[3])&#xA;                                                      0.429     5.593 r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent0_carry__1/CO[3]&#xA;                         net (fo=1, unplaced)         0.918     6.511    bd_0_i/hls_inst/U0/grp_write_output_fu_250/p_1_in&#xA;                         LUT4 (Prop_lut4_I3_O)        0.124     6.635 r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent[2]_i_1/O&#xA;                         net (fo=30, unplaced)        0.846     7.481    bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent_reg[10]/R&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=10035, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_write_output_fu_250/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent_reg[10]/C&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/grp_write_output_fu_250/sent_reg[10]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         10.365    &#xA;                         arrival time                          -7.481    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  2.884    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.252ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_kernel_fu_172/maxes_0_0_reg_623_reg[0]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_kernel_fu_172/maxes_0_11_reg_798_reg[0]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))&#xA;  Logic Levels:           1  (LUT5=1)&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=10035, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_kernel_fu_172/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_kernel_fu_172/maxes_0_0_reg_623_reg[0]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/grp_kernel_fu_172/maxes_0_0_reg_623_reg[0]/Q&#xA;                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/U0/grp_kernel_fu_172/maxes_0_0_reg_623[0]&#xA;                         LUT5 (Prop_lut5_I4_O)        0.098     0.803 r  bd_0_i/hls_inst/U0/grp_kernel_fu_172/maxes_0_11_reg_798[0]_i_1/O&#xA;                         net (fo=1, unplaced)         0.000     0.803    bd_0_i/hls_inst/U0/grp_kernel_fu_172/maxes_0_11_reg_798[0]_i_1_n_4&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_kernel_fu_172/maxes_0_11_reg_798_reg[0]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=10035, unset)        0.432     0.432    bd_0_i/hls_inst/U0/grp_kernel_fu_172/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_kernel_fu_172/maxes_0_11_reg_798_reg[0]/C&#xA;                         clock pessimism              0.000     0.432    &#xA;                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/grp_kernel_fu_172/maxes_0_11_reg_798_reg[0]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.552    &#xA;                         arrival time                           0.803    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.252    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/U0/grp_kernel_fu_172/stripes_2_U/kernel_stripes_0_ram_u/ram_reg/CLKARDCLK&#xA;Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/input_lower_0_V_fifo_U/U_fifo_w8_d8_A_shiftReg/SRL_SIG_reg[7][0]_srl8/CLK&#xA;High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/input_lower_0_V_fifo_U/U_fifo_w8_d8_A_shiftReg/SRL_SIG_reg[7][0]_srl8/CLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;" projectName="hls" solutionName="solution1" date="2024-02-16T21:10:45.105+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
