// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp_x_32_address0,
        exp_x_32_ce0,
        exp_x_32_q0,
        exp_x_96_address0,
        exp_x_96_ce0,
        exp_x_96_q0,
        exp_x_160_address0,
        exp_x_160_ce0,
        exp_x_160_q0,
        exp_x_224_address0,
        exp_x_224_ce0,
        exp_x_224_q0,
        select_ln1190_1,
        sum_63,
        select_ln1190,
        exp_x_33_address0,
        exp_x_33_ce0,
        exp_x_33_q0,
        exp_x_97_address0,
        exp_x_97_ce0,
        exp_x_97_q0,
        exp_x_161_address0,
        exp_x_161_ce0,
        exp_x_161_q0,
        exp_x_225_address0,
        exp_x_225_ce0,
        exp_x_225_q0,
        exp_x_34_address0,
        exp_x_34_ce0,
        exp_x_34_q0,
        exp_x_98_address0,
        exp_x_98_ce0,
        exp_x_98_q0,
        exp_x_162_address0,
        exp_x_162_ce0,
        exp_x_162_q0,
        exp_x_226_address0,
        exp_x_226_ce0,
        exp_x_226_q0,
        exp_x_35_address0,
        exp_x_35_ce0,
        exp_x_35_q0,
        exp_x_99_address0,
        exp_x_99_ce0,
        exp_x_99_q0,
        exp_x_163_address0,
        exp_x_163_ce0,
        exp_x_163_q0,
        exp_x_227_address0,
        exp_x_227_ce0,
        exp_x_227_q0,
        exp_x_36_address0,
        exp_x_36_ce0,
        exp_x_36_q0,
        exp_x_100_address0,
        exp_x_100_ce0,
        exp_x_100_q0,
        exp_x_164_address0,
        exp_x_164_ce0,
        exp_x_164_q0,
        exp_x_228_address0,
        exp_x_228_ce0,
        exp_x_228_q0,
        exp_x_37_address0,
        exp_x_37_ce0,
        exp_x_37_q0,
        exp_x_101_address0,
        exp_x_101_ce0,
        exp_x_101_q0,
        exp_x_165_address0,
        exp_x_165_ce0,
        exp_x_165_q0,
        exp_x_229_address0,
        exp_x_229_ce0,
        exp_x_229_q0,
        exp_x_38_address0,
        exp_x_38_ce0,
        exp_x_38_q0,
        exp_x_102_address0,
        exp_x_102_ce0,
        exp_x_102_q0,
        exp_x_166_address0,
        exp_x_166_ce0,
        exp_x_166_q0,
        exp_x_230_address0,
        exp_x_230_ce0,
        exp_x_230_q0,
        exp_x_39_address0,
        exp_x_39_ce0,
        exp_x_39_q0,
        exp_x_103_address0,
        exp_x_103_ce0,
        exp_x_103_q0,
        exp_x_167_address0,
        exp_x_167_ce0,
        exp_x_167_q0,
        exp_x_231_address0,
        exp_x_231_ce0,
        exp_x_231_q0,
        exp_x_40_address0,
        exp_x_40_ce0,
        exp_x_40_q0,
        exp_x_104_address0,
        exp_x_104_ce0,
        exp_x_104_q0,
        exp_x_168_address0,
        exp_x_168_ce0,
        exp_x_168_q0,
        exp_x_232_address0,
        exp_x_232_ce0,
        exp_x_232_q0,
        exp_x_41_address0,
        exp_x_41_ce0,
        exp_x_41_q0,
        exp_x_105_address0,
        exp_x_105_ce0,
        exp_x_105_q0,
        exp_x_169_address0,
        exp_x_169_ce0,
        exp_x_169_q0,
        exp_x_233_address0,
        exp_x_233_ce0,
        exp_x_233_q0,
        exp_x_42_address0,
        exp_x_42_ce0,
        exp_x_42_q0,
        exp_x_106_address0,
        exp_x_106_ce0,
        exp_x_106_q0,
        exp_x_170_address0,
        exp_x_170_ce0,
        exp_x_170_q0,
        exp_x_234_address0,
        exp_x_234_ce0,
        exp_x_234_q0,
        exp_x_43_address0,
        exp_x_43_ce0,
        exp_x_43_q0,
        exp_x_107_address0,
        exp_x_107_ce0,
        exp_x_107_q0,
        exp_x_171_address0,
        exp_x_171_ce0,
        exp_x_171_q0,
        exp_x_235_address0,
        exp_x_235_ce0,
        exp_x_235_q0,
        exp_x_44_address0,
        exp_x_44_ce0,
        exp_x_44_q0,
        exp_x_108_address0,
        exp_x_108_ce0,
        exp_x_108_q0,
        exp_x_172_address0,
        exp_x_172_ce0,
        exp_x_172_q0,
        exp_x_236_address0,
        exp_x_236_ce0,
        exp_x_236_q0,
        exp_x_45_address0,
        exp_x_45_ce0,
        exp_x_45_q0,
        exp_x_109_address0,
        exp_x_109_ce0,
        exp_x_109_q0,
        exp_x_173_address0,
        exp_x_173_ce0,
        exp_x_173_q0,
        exp_x_237_address0,
        exp_x_237_ce0,
        exp_x_237_q0,
        exp_x_46_address0,
        exp_x_46_ce0,
        exp_x_46_q0,
        exp_x_110_address0,
        exp_x_110_ce0,
        exp_x_110_q0,
        exp_x_174_address0,
        exp_x_174_ce0,
        exp_x_174_q0,
        exp_x_238_address0,
        exp_x_238_ce0,
        exp_x_238_q0,
        exp_x_47_address0,
        exp_x_47_ce0,
        exp_x_47_q0,
        exp_x_111_address0,
        exp_x_111_ce0,
        exp_x_111_q0,
        exp_x_175_address0,
        exp_x_175_ce0,
        exp_x_175_q0,
        exp_x_239_address0,
        exp_x_239_ce0,
        exp_x_239_q0,
        exp_x_48_address0,
        exp_x_48_ce0,
        exp_x_48_q0,
        exp_x_112_address0,
        exp_x_112_ce0,
        exp_x_112_q0,
        exp_x_176_address0,
        exp_x_176_ce0,
        exp_x_176_q0,
        exp_x_240_address0,
        exp_x_240_ce0,
        exp_x_240_q0,
        exp_x_49_address0,
        exp_x_49_ce0,
        exp_x_49_q0,
        exp_x_113_address0,
        exp_x_113_ce0,
        exp_x_113_q0,
        exp_x_177_address0,
        exp_x_177_ce0,
        exp_x_177_q0,
        exp_x_241_address0,
        exp_x_241_ce0,
        exp_x_241_q0,
        exp_x_50_address0,
        exp_x_50_ce0,
        exp_x_50_q0,
        exp_x_114_address0,
        exp_x_114_ce0,
        exp_x_114_q0,
        exp_x_178_address0,
        exp_x_178_ce0,
        exp_x_178_q0,
        exp_x_242_address0,
        exp_x_242_ce0,
        exp_x_242_q0,
        exp_x_51_address0,
        exp_x_51_ce0,
        exp_x_51_q0,
        exp_x_115_address0,
        exp_x_115_ce0,
        exp_x_115_q0,
        exp_x_179_address0,
        exp_x_179_ce0,
        exp_x_179_q0,
        exp_x_243_address0,
        exp_x_243_ce0,
        exp_x_243_q0,
        exp_x_52_address0,
        exp_x_52_ce0,
        exp_x_52_q0,
        exp_x_116_address0,
        exp_x_116_ce0,
        exp_x_116_q0,
        exp_x_180_address0,
        exp_x_180_ce0,
        exp_x_180_q0,
        exp_x_244_address0,
        exp_x_244_ce0,
        exp_x_244_q0,
        exp_x_53_address0,
        exp_x_53_ce0,
        exp_x_53_q0,
        exp_x_117_address0,
        exp_x_117_ce0,
        exp_x_117_q0,
        exp_x_181_address0,
        exp_x_181_ce0,
        exp_x_181_q0,
        exp_x_245_address0,
        exp_x_245_ce0,
        exp_x_245_q0,
        exp_x_54_address0,
        exp_x_54_ce0,
        exp_x_54_q0,
        exp_x_118_address0,
        exp_x_118_ce0,
        exp_x_118_q0,
        exp_x_182_address0,
        exp_x_182_ce0,
        exp_x_182_q0,
        exp_x_246_address0,
        exp_x_246_ce0,
        exp_x_246_q0,
        exp_x_55_address0,
        exp_x_55_ce0,
        exp_x_55_q0,
        exp_x_119_address0,
        exp_x_119_ce0,
        exp_x_119_q0,
        exp_x_183_address0,
        exp_x_183_ce0,
        exp_x_183_q0,
        exp_x_247_address0,
        exp_x_247_ce0,
        exp_x_247_q0,
        exp_x_56_address0,
        exp_x_56_ce0,
        exp_x_56_q0,
        exp_x_120_address0,
        exp_x_120_ce0,
        exp_x_120_q0,
        exp_x_184_address0,
        exp_x_184_ce0,
        exp_x_184_q0,
        exp_x_248_address0,
        exp_x_248_ce0,
        exp_x_248_q0,
        exp_x_57_address0,
        exp_x_57_ce0,
        exp_x_57_q0,
        exp_x_121_address0,
        exp_x_121_ce0,
        exp_x_121_q0,
        exp_x_185_address0,
        exp_x_185_ce0,
        exp_x_185_q0,
        exp_x_249_address0,
        exp_x_249_ce0,
        exp_x_249_q0,
        exp_x_58_address0,
        exp_x_58_ce0,
        exp_x_58_q0,
        exp_x_122_address0,
        exp_x_122_ce0,
        exp_x_122_q0,
        exp_x_186_address0,
        exp_x_186_ce0,
        exp_x_186_q0,
        exp_x_250_address0,
        exp_x_250_ce0,
        exp_x_250_q0,
        exp_x_59_address0,
        exp_x_59_ce0,
        exp_x_59_q0,
        exp_x_123_address0,
        exp_x_123_ce0,
        exp_x_123_q0,
        exp_x_187_address0,
        exp_x_187_ce0,
        exp_x_187_q0,
        exp_x_251_address0,
        exp_x_251_ce0,
        exp_x_251_q0,
        exp_x_60_address0,
        exp_x_60_ce0,
        exp_x_60_q0,
        exp_x_124_address0,
        exp_x_124_ce0,
        exp_x_124_q0,
        exp_x_188_address0,
        exp_x_188_ce0,
        exp_x_188_q0,
        exp_x_252_address0,
        exp_x_252_ce0,
        exp_x_252_q0,
        exp_x_61_address0,
        exp_x_61_ce0,
        exp_x_61_q0,
        exp_x_125_address0,
        exp_x_125_ce0,
        exp_x_125_q0,
        exp_x_189_address0,
        exp_x_189_ce0,
        exp_x_189_q0,
        exp_x_253_address0,
        exp_x_253_ce0,
        exp_x_253_q0,
        exp_x_62_address0,
        exp_x_62_ce0,
        exp_x_62_q0,
        exp_x_126_address0,
        exp_x_126_ce0,
        exp_x_126_q0,
        exp_x_190_address0,
        exp_x_190_ce0,
        exp_x_190_q0,
        exp_x_254_address0,
        exp_x_254_ce0,
        exp_x_254_q0,
        exp_x_63_address0,
        exp_x_63_ce0,
        exp_x_63_q0,
        exp_x_127_address0,
        exp_x_127_ce0,
        exp_x_127_q0,
        exp_x_191_address0,
        exp_x_191_ce0,
        exp_x_191_q0,
        exp_x_255_address0,
        exp_x_255_ce0,
        exp_x_255_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0,
        grp_fu_5079_p_din0,
        grp_fu_5079_p_din1,
        grp_fu_5079_p_dout0,
        grp_fu_5079_p_ce,
        grp_fu_5083_p_din0,
        grp_fu_5083_p_din1,
        grp_fu_5083_p_dout0,
        grp_fu_5083_p_ce,
        grp_fu_5087_p_din0,
        grp_fu_5087_p_din1,
        grp_fu_5087_p_dout0,
        grp_fu_5087_p_ce,
        grp_fu_5091_p_din0,
        grp_fu_5091_p_din1,
        grp_fu_5091_p_dout0,
        grp_fu_5091_p_ce,
        grp_fu_5095_p_din0,
        grp_fu_5095_p_din1,
        grp_fu_5095_p_dout0,
        grp_fu_5095_p_ce,
        grp_fu_5099_p_din0,
        grp_fu_5099_p_din1,
        grp_fu_5099_p_dout0,
        grp_fu_5099_p_ce,
        grp_fu_5103_p_din0,
        grp_fu_5103_p_din1,
        grp_fu_5103_p_dout0,
        grp_fu_5103_p_ce,
        grp_fu_5107_p_din0,
        grp_fu_5107_p_din1,
        grp_fu_5107_p_dout0,
        grp_fu_5107_p_ce,
        grp_fu_5111_p_din0,
        grp_fu_5111_p_din1,
        grp_fu_5111_p_dout0,
        grp_fu_5111_p_ce,
        grp_fu_5115_p_din0,
        grp_fu_5115_p_din1,
        grp_fu_5115_p_dout0,
        grp_fu_5115_p_ce,
        grp_fu_5119_p_din0,
        grp_fu_5119_p_din1,
        grp_fu_5119_p_dout0,
        grp_fu_5119_p_ce,
        grp_fu_5123_p_din0,
        grp_fu_5123_p_din1,
        grp_fu_5123_p_dout0,
        grp_fu_5123_p_ce,
        grp_fu_5127_p_din0,
        grp_fu_5127_p_din1,
        grp_fu_5127_p_dout0,
        grp_fu_5127_p_ce,
        grp_fu_5131_p_din0,
        grp_fu_5131_p_din1,
        grp_fu_5131_p_dout0,
        grp_fu_5131_p_ce,
        grp_fu_5135_p_din0,
        grp_fu_5135_p_din1,
        grp_fu_5135_p_dout0,
        grp_fu_5135_p_ce,
        grp_fu_5139_p_din0,
        grp_fu_5139_p_din1,
        grp_fu_5139_p_dout0,
        grp_fu_5139_p_ce,
        grp_fu_5143_p_din0,
        grp_fu_5143_p_din1,
        grp_fu_5143_p_dout0,
        grp_fu_5143_p_ce,
        grp_fu_5147_p_din0,
        grp_fu_5147_p_din1,
        grp_fu_5147_p_dout0,
        grp_fu_5147_p_ce,
        grp_fu_5151_p_din0,
        grp_fu_5151_p_din1,
        grp_fu_5151_p_dout0,
        grp_fu_5151_p_ce,
        grp_fu_5155_p_din0,
        grp_fu_5155_p_din1,
        grp_fu_5155_p_dout0,
        grp_fu_5155_p_ce,
        grp_fu_5159_p_din0,
        grp_fu_5159_p_din1,
        grp_fu_5159_p_dout0,
        grp_fu_5159_p_ce,
        grp_fu_5163_p_din0,
        grp_fu_5163_p_din1,
        grp_fu_5163_p_dout0,
        grp_fu_5163_p_ce,
        grp_fu_5167_p_din0,
        grp_fu_5167_p_din1,
        grp_fu_5167_p_dout0,
        grp_fu_5167_p_ce,
        grp_fu_5171_p_din0,
        grp_fu_5171_p_din1,
        grp_fu_5171_p_dout0,
        grp_fu_5171_p_ce,
        grp_fu_5175_p_din0,
        grp_fu_5175_p_din1,
        grp_fu_5175_p_dout0,
        grp_fu_5175_p_ce,
        grp_fu_5179_p_din0,
        grp_fu_5179_p_din1,
        grp_fu_5179_p_dout0,
        grp_fu_5179_p_ce,
        grp_fu_5183_p_din0,
        grp_fu_5183_p_din1,
        grp_fu_5183_p_dout0,
        grp_fu_5183_p_ce,
        grp_fu_5187_p_din0,
        grp_fu_5187_p_din1,
        grp_fu_5187_p_dout0,
        grp_fu_5187_p_ce,
        grp_fu_5191_p_din0,
        grp_fu_5191_p_din1,
        grp_fu_5191_p_dout0,
        grp_fu_5191_p_ce,
        grp_fu_5195_p_din0,
        grp_fu_5195_p_din1,
        grp_fu_5195_p_dout0,
        grp_fu_5195_p_ce,
        grp_fu_5199_p_din0,
        grp_fu_5199_p_din1,
        grp_fu_5199_p_dout0,
        grp_fu_5199_p_ce,
        grp_fu_5203_p_din0,
        grp_fu_5203_p_din1,
        grp_fu_5203_p_dout0,
        grp_fu_5203_p_ce,
        tmp_100_round_float32_to_bf16_ieee_fu_5207_p_din1,
        tmp_100_round_float32_to_bf16_ieee_fu_5207_p_dout0,
        tmp_100_round_float32_to_bf16_ieee_fu_5207_p_ready,
        tmp_102_round_float32_to_bf16_ieee_fu_5211_p_din1,
        tmp_102_round_float32_to_bf16_ieee_fu_5211_p_dout0,
        tmp_102_round_float32_to_bf16_ieee_fu_5211_p_ready,
        tmp_104_round_float32_to_bf16_ieee_fu_5215_p_din1,
        tmp_104_round_float32_to_bf16_ieee_fu_5215_p_dout0,
        tmp_104_round_float32_to_bf16_ieee_fu_5215_p_ready,
        tmp_106_round_float32_to_bf16_ieee_fu_5219_p_din1,
        tmp_106_round_float32_to_bf16_ieee_fu_5219_p_dout0,
        tmp_106_round_float32_to_bf16_ieee_fu_5219_p_ready,
        tmp_108_round_float32_to_bf16_ieee_fu_5223_p_din1,
        tmp_108_round_float32_to_bf16_ieee_fu_5223_p_dout0,
        tmp_108_round_float32_to_bf16_ieee_fu_5223_p_ready,
        tmp_110_round_float32_to_bf16_ieee_fu_5227_p_din1,
        tmp_110_round_float32_to_bf16_ieee_fu_5227_p_dout0,
        tmp_110_round_float32_to_bf16_ieee_fu_5227_p_ready,
        tmp_112_round_float32_to_bf16_ieee_fu_5231_p_din1,
        tmp_112_round_float32_to_bf16_ieee_fu_5231_p_dout0,
        tmp_112_round_float32_to_bf16_ieee_fu_5231_p_ready,
        tmp_114_round_float32_to_bf16_ieee_fu_5235_p_din1,
        tmp_114_round_float32_to_bf16_ieee_fu_5235_p_dout0,
        tmp_114_round_float32_to_bf16_ieee_fu_5235_p_ready,
        tmp_116_round_float32_to_bf16_ieee_fu_5239_p_din1,
        tmp_116_round_float32_to_bf16_ieee_fu_5239_p_dout0,
        tmp_116_round_float32_to_bf16_ieee_fu_5239_p_ready,
        tmp_118_round_float32_to_bf16_ieee_fu_5243_p_din1,
        tmp_118_round_float32_to_bf16_ieee_fu_5243_p_dout0,
        tmp_118_round_float32_to_bf16_ieee_fu_5243_p_ready,
        tmp_120_round_float32_to_bf16_ieee_fu_5247_p_din1,
        tmp_120_round_float32_to_bf16_ieee_fu_5247_p_dout0,
        tmp_120_round_float32_to_bf16_ieee_fu_5247_p_ready,
        tmp_122_round_float32_to_bf16_ieee_fu_5251_p_din1,
        tmp_122_round_float32_to_bf16_ieee_fu_5251_p_dout0,
        tmp_122_round_float32_to_bf16_ieee_fu_5251_p_ready,
        tmp_124_round_float32_to_bf16_ieee_fu_5255_p_din1,
        tmp_124_round_float32_to_bf16_ieee_fu_5255_p_dout0,
        tmp_124_round_float32_to_bf16_ieee_fu_5255_p_ready,
        tmp_126_round_float32_to_bf16_ieee_fu_5259_p_din1,
        tmp_126_round_float32_to_bf16_ieee_fu_5259_p_dout0,
        tmp_126_round_float32_to_bf16_ieee_fu_5259_p_ready,
        tmp_128_round_float32_to_bf16_ieee_fu_5263_p_din1,
        tmp_128_round_float32_to_bf16_ieee_fu_5263_p_dout0,
        tmp_128_round_float32_to_bf16_ieee_fu_5263_p_ready,
        tmp_130_round_float32_to_bf16_ieee_fu_5267_p_din1,
        tmp_130_round_float32_to_bf16_ieee_fu_5267_p_dout0,
        tmp_130_round_float32_to_bf16_ieee_fu_5267_p_ready,
        tmp_132_round_float32_to_bf16_ieee_fu_5271_p_din1,
        tmp_132_round_float32_to_bf16_ieee_fu_5271_p_dout0,
        tmp_132_round_float32_to_bf16_ieee_fu_5271_p_ready,
        tmp_134_round_float32_to_bf16_ieee_fu_5275_p_din1,
        tmp_134_round_float32_to_bf16_ieee_fu_5275_p_dout0,
        tmp_134_round_float32_to_bf16_ieee_fu_5275_p_ready,
        tmp_136_round_float32_to_bf16_ieee_fu_5279_p_din1,
        tmp_136_round_float32_to_bf16_ieee_fu_5279_p_dout0,
        tmp_136_round_float32_to_bf16_ieee_fu_5279_p_ready,
        tmp_138_round_float32_to_bf16_ieee_fu_5283_p_din1,
        tmp_138_round_float32_to_bf16_ieee_fu_5283_p_dout0,
        tmp_138_round_float32_to_bf16_ieee_fu_5283_p_ready,
        tmp_140_round_float32_to_bf16_ieee_fu_5287_p_din1,
        tmp_140_round_float32_to_bf16_ieee_fu_5287_p_dout0,
        tmp_140_round_float32_to_bf16_ieee_fu_5287_p_ready,
        tmp_142_round_float32_to_bf16_ieee_fu_5291_p_din1,
        tmp_142_round_float32_to_bf16_ieee_fu_5291_p_dout0,
        tmp_142_round_float32_to_bf16_ieee_fu_5291_p_ready,
        tmp_144_round_float32_to_bf16_ieee_fu_5295_p_din1,
        tmp_144_round_float32_to_bf16_ieee_fu_5295_p_dout0,
        tmp_144_round_float32_to_bf16_ieee_fu_5295_p_ready,
        tmp_146_round_float32_to_bf16_ieee_fu_5299_p_din1,
        tmp_146_round_float32_to_bf16_ieee_fu_5299_p_dout0,
        tmp_146_round_float32_to_bf16_ieee_fu_5299_p_ready,
        tmp_148_round_float32_to_bf16_ieee_fu_5303_p_din1,
        tmp_148_round_float32_to_bf16_ieee_fu_5303_p_dout0,
        tmp_148_round_float32_to_bf16_ieee_fu_5303_p_ready,
        tmp_150_round_float32_to_bf16_ieee_fu_5307_p_din1,
        tmp_150_round_float32_to_bf16_ieee_fu_5307_p_dout0,
        tmp_150_round_float32_to_bf16_ieee_fu_5307_p_ready,
        tmp_152_round_float32_to_bf16_ieee_fu_5311_p_din1,
        tmp_152_round_float32_to_bf16_ieee_fu_5311_p_dout0,
        tmp_152_round_float32_to_bf16_ieee_fu_5311_p_ready,
        tmp_154_round_float32_to_bf16_ieee_fu_5315_p_din1,
        tmp_154_round_float32_to_bf16_ieee_fu_5315_p_dout0,
        tmp_154_round_float32_to_bf16_ieee_fu_5315_p_ready,
        tmp_156_round_float32_to_bf16_ieee_fu_5319_p_din1,
        tmp_156_round_float32_to_bf16_ieee_fu_5319_p_dout0,
        tmp_156_round_float32_to_bf16_ieee_fu_5319_p_ready,
        tmp_94_round_float32_to_bf16_ieee_fu_5323_p_din1,
        tmp_94_round_float32_to_bf16_ieee_fu_5323_p_dout0,
        tmp_94_round_float32_to_bf16_ieee_fu_5323_p_ready,
        tmp_96_round_float32_to_bf16_ieee_fu_5327_p_din1,
        tmp_96_round_float32_to_bf16_ieee_fu_5327_p_dout0,
        tmp_96_round_float32_to_bf16_ieee_fu_5327_p_ready,
        tmp_98_round_float32_to_bf16_ieee_fu_5331_p_din1,
        tmp_98_round_float32_to_bf16_ieee_fu_5331_p_dout0,
        tmp_98_round_float32_to_bf16_ieee_fu_5331_p_ready
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] exp_x_32_address0;
output   exp_x_32_ce0;
input  [31:0] exp_x_32_q0;
output  [4:0] exp_x_96_address0;
output   exp_x_96_ce0;
input  [31:0] exp_x_96_q0;
output  [4:0] exp_x_160_address0;
output   exp_x_160_ce0;
input  [31:0] exp_x_160_q0;
output  [4:0] exp_x_224_address0;
output   exp_x_224_ce0;
input  [31:0] exp_x_224_q0;
input  [2:0] select_ln1190_1;
input  [31:0] sum_63;
input  [10:0] select_ln1190;
output  [4:0] exp_x_33_address0;
output   exp_x_33_ce0;
input  [31:0] exp_x_33_q0;
output  [4:0] exp_x_97_address0;
output   exp_x_97_ce0;
input  [31:0] exp_x_97_q0;
output  [4:0] exp_x_161_address0;
output   exp_x_161_ce0;
input  [31:0] exp_x_161_q0;
output  [4:0] exp_x_225_address0;
output   exp_x_225_ce0;
input  [31:0] exp_x_225_q0;
output  [4:0] exp_x_34_address0;
output   exp_x_34_ce0;
input  [31:0] exp_x_34_q0;
output  [4:0] exp_x_98_address0;
output   exp_x_98_ce0;
input  [31:0] exp_x_98_q0;
output  [4:0] exp_x_162_address0;
output   exp_x_162_ce0;
input  [31:0] exp_x_162_q0;
output  [4:0] exp_x_226_address0;
output   exp_x_226_ce0;
input  [31:0] exp_x_226_q0;
output  [4:0] exp_x_35_address0;
output   exp_x_35_ce0;
input  [31:0] exp_x_35_q0;
output  [4:0] exp_x_99_address0;
output   exp_x_99_ce0;
input  [31:0] exp_x_99_q0;
output  [4:0] exp_x_163_address0;
output   exp_x_163_ce0;
input  [31:0] exp_x_163_q0;
output  [4:0] exp_x_227_address0;
output   exp_x_227_ce0;
input  [31:0] exp_x_227_q0;
output  [4:0] exp_x_36_address0;
output   exp_x_36_ce0;
input  [31:0] exp_x_36_q0;
output  [4:0] exp_x_100_address0;
output   exp_x_100_ce0;
input  [31:0] exp_x_100_q0;
output  [4:0] exp_x_164_address0;
output   exp_x_164_ce0;
input  [31:0] exp_x_164_q0;
output  [4:0] exp_x_228_address0;
output   exp_x_228_ce0;
input  [31:0] exp_x_228_q0;
output  [4:0] exp_x_37_address0;
output   exp_x_37_ce0;
input  [31:0] exp_x_37_q0;
output  [4:0] exp_x_101_address0;
output   exp_x_101_ce0;
input  [31:0] exp_x_101_q0;
output  [4:0] exp_x_165_address0;
output   exp_x_165_ce0;
input  [31:0] exp_x_165_q0;
output  [4:0] exp_x_229_address0;
output   exp_x_229_ce0;
input  [31:0] exp_x_229_q0;
output  [4:0] exp_x_38_address0;
output   exp_x_38_ce0;
input  [31:0] exp_x_38_q0;
output  [4:0] exp_x_102_address0;
output   exp_x_102_ce0;
input  [31:0] exp_x_102_q0;
output  [4:0] exp_x_166_address0;
output   exp_x_166_ce0;
input  [31:0] exp_x_166_q0;
output  [4:0] exp_x_230_address0;
output   exp_x_230_ce0;
input  [31:0] exp_x_230_q0;
output  [4:0] exp_x_39_address0;
output   exp_x_39_ce0;
input  [31:0] exp_x_39_q0;
output  [4:0] exp_x_103_address0;
output   exp_x_103_ce0;
input  [31:0] exp_x_103_q0;
output  [4:0] exp_x_167_address0;
output   exp_x_167_ce0;
input  [31:0] exp_x_167_q0;
output  [4:0] exp_x_231_address0;
output   exp_x_231_ce0;
input  [31:0] exp_x_231_q0;
output  [4:0] exp_x_40_address0;
output   exp_x_40_ce0;
input  [31:0] exp_x_40_q0;
output  [4:0] exp_x_104_address0;
output   exp_x_104_ce0;
input  [31:0] exp_x_104_q0;
output  [4:0] exp_x_168_address0;
output   exp_x_168_ce0;
input  [31:0] exp_x_168_q0;
output  [4:0] exp_x_232_address0;
output   exp_x_232_ce0;
input  [31:0] exp_x_232_q0;
output  [4:0] exp_x_41_address0;
output   exp_x_41_ce0;
input  [31:0] exp_x_41_q0;
output  [4:0] exp_x_105_address0;
output   exp_x_105_ce0;
input  [31:0] exp_x_105_q0;
output  [4:0] exp_x_169_address0;
output   exp_x_169_ce0;
input  [31:0] exp_x_169_q0;
output  [4:0] exp_x_233_address0;
output   exp_x_233_ce0;
input  [31:0] exp_x_233_q0;
output  [4:0] exp_x_42_address0;
output   exp_x_42_ce0;
input  [31:0] exp_x_42_q0;
output  [4:0] exp_x_106_address0;
output   exp_x_106_ce0;
input  [31:0] exp_x_106_q0;
output  [4:0] exp_x_170_address0;
output   exp_x_170_ce0;
input  [31:0] exp_x_170_q0;
output  [4:0] exp_x_234_address0;
output   exp_x_234_ce0;
input  [31:0] exp_x_234_q0;
output  [4:0] exp_x_43_address0;
output   exp_x_43_ce0;
input  [31:0] exp_x_43_q0;
output  [4:0] exp_x_107_address0;
output   exp_x_107_ce0;
input  [31:0] exp_x_107_q0;
output  [4:0] exp_x_171_address0;
output   exp_x_171_ce0;
input  [31:0] exp_x_171_q0;
output  [4:0] exp_x_235_address0;
output   exp_x_235_ce0;
input  [31:0] exp_x_235_q0;
output  [4:0] exp_x_44_address0;
output   exp_x_44_ce0;
input  [31:0] exp_x_44_q0;
output  [4:0] exp_x_108_address0;
output   exp_x_108_ce0;
input  [31:0] exp_x_108_q0;
output  [4:0] exp_x_172_address0;
output   exp_x_172_ce0;
input  [31:0] exp_x_172_q0;
output  [4:0] exp_x_236_address0;
output   exp_x_236_ce0;
input  [31:0] exp_x_236_q0;
output  [4:0] exp_x_45_address0;
output   exp_x_45_ce0;
input  [31:0] exp_x_45_q0;
output  [4:0] exp_x_109_address0;
output   exp_x_109_ce0;
input  [31:0] exp_x_109_q0;
output  [4:0] exp_x_173_address0;
output   exp_x_173_ce0;
input  [31:0] exp_x_173_q0;
output  [4:0] exp_x_237_address0;
output   exp_x_237_ce0;
input  [31:0] exp_x_237_q0;
output  [4:0] exp_x_46_address0;
output   exp_x_46_ce0;
input  [31:0] exp_x_46_q0;
output  [4:0] exp_x_110_address0;
output   exp_x_110_ce0;
input  [31:0] exp_x_110_q0;
output  [4:0] exp_x_174_address0;
output   exp_x_174_ce0;
input  [31:0] exp_x_174_q0;
output  [4:0] exp_x_238_address0;
output   exp_x_238_ce0;
input  [31:0] exp_x_238_q0;
output  [4:0] exp_x_47_address0;
output   exp_x_47_ce0;
input  [31:0] exp_x_47_q0;
output  [4:0] exp_x_111_address0;
output   exp_x_111_ce0;
input  [31:0] exp_x_111_q0;
output  [4:0] exp_x_175_address0;
output   exp_x_175_ce0;
input  [31:0] exp_x_175_q0;
output  [4:0] exp_x_239_address0;
output   exp_x_239_ce0;
input  [31:0] exp_x_239_q0;
output  [4:0] exp_x_48_address0;
output   exp_x_48_ce0;
input  [31:0] exp_x_48_q0;
output  [4:0] exp_x_112_address0;
output   exp_x_112_ce0;
input  [31:0] exp_x_112_q0;
output  [4:0] exp_x_176_address0;
output   exp_x_176_ce0;
input  [31:0] exp_x_176_q0;
output  [4:0] exp_x_240_address0;
output   exp_x_240_ce0;
input  [31:0] exp_x_240_q0;
output  [4:0] exp_x_49_address0;
output   exp_x_49_ce0;
input  [31:0] exp_x_49_q0;
output  [4:0] exp_x_113_address0;
output   exp_x_113_ce0;
input  [31:0] exp_x_113_q0;
output  [4:0] exp_x_177_address0;
output   exp_x_177_ce0;
input  [31:0] exp_x_177_q0;
output  [4:0] exp_x_241_address0;
output   exp_x_241_ce0;
input  [31:0] exp_x_241_q0;
output  [4:0] exp_x_50_address0;
output   exp_x_50_ce0;
input  [31:0] exp_x_50_q0;
output  [4:0] exp_x_114_address0;
output   exp_x_114_ce0;
input  [31:0] exp_x_114_q0;
output  [4:0] exp_x_178_address0;
output   exp_x_178_ce0;
input  [31:0] exp_x_178_q0;
output  [4:0] exp_x_242_address0;
output   exp_x_242_ce0;
input  [31:0] exp_x_242_q0;
output  [4:0] exp_x_51_address0;
output   exp_x_51_ce0;
input  [31:0] exp_x_51_q0;
output  [4:0] exp_x_115_address0;
output   exp_x_115_ce0;
input  [31:0] exp_x_115_q0;
output  [4:0] exp_x_179_address0;
output   exp_x_179_ce0;
input  [31:0] exp_x_179_q0;
output  [4:0] exp_x_243_address0;
output   exp_x_243_ce0;
input  [31:0] exp_x_243_q0;
output  [4:0] exp_x_52_address0;
output   exp_x_52_ce0;
input  [31:0] exp_x_52_q0;
output  [4:0] exp_x_116_address0;
output   exp_x_116_ce0;
input  [31:0] exp_x_116_q0;
output  [4:0] exp_x_180_address0;
output   exp_x_180_ce0;
input  [31:0] exp_x_180_q0;
output  [4:0] exp_x_244_address0;
output   exp_x_244_ce0;
input  [31:0] exp_x_244_q0;
output  [4:0] exp_x_53_address0;
output   exp_x_53_ce0;
input  [31:0] exp_x_53_q0;
output  [4:0] exp_x_117_address0;
output   exp_x_117_ce0;
input  [31:0] exp_x_117_q0;
output  [4:0] exp_x_181_address0;
output   exp_x_181_ce0;
input  [31:0] exp_x_181_q0;
output  [4:0] exp_x_245_address0;
output   exp_x_245_ce0;
input  [31:0] exp_x_245_q0;
output  [4:0] exp_x_54_address0;
output   exp_x_54_ce0;
input  [31:0] exp_x_54_q0;
output  [4:0] exp_x_118_address0;
output   exp_x_118_ce0;
input  [31:0] exp_x_118_q0;
output  [4:0] exp_x_182_address0;
output   exp_x_182_ce0;
input  [31:0] exp_x_182_q0;
output  [4:0] exp_x_246_address0;
output   exp_x_246_ce0;
input  [31:0] exp_x_246_q0;
output  [4:0] exp_x_55_address0;
output   exp_x_55_ce0;
input  [31:0] exp_x_55_q0;
output  [4:0] exp_x_119_address0;
output   exp_x_119_ce0;
input  [31:0] exp_x_119_q0;
output  [4:0] exp_x_183_address0;
output   exp_x_183_ce0;
input  [31:0] exp_x_183_q0;
output  [4:0] exp_x_247_address0;
output   exp_x_247_ce0;
input  [31:0] exp_x_247_q0;
output  [4:0] exp_x_56_address0;
output   exp_x_56_ce0;
input  [31:0] exp_x_56_q0;
output  [4:0] exp_x_120_address0;
output   exp_x_120_ce0;
input  [31:0] exp_x_120_q0;
output  [4:0] exp_x_184_address0;
output   exp_x_184_ce0;
input  [31:0] exp_x_184_q0;
output  [4:0] exp_x_248_address0;
output   exp_x_248_ce0;
input  [31:0] exp_x_248_q0;
output  [4:0] exp_x_57_address0;
output   exp_x_57_ce0;
input  [31:0] exp_x_57_q0;
output  [4:0] exp_x_121_address0;
output   exp_x_121_ce0;
input  [31:0] exp_x_121_q0;
output  [4:0] exp_x_185_address0;
output   exp_x_185_ce0;
input  [31:0] exp_x_185_q0;
output  [4:0] exp_x_249_address0;
output   exp_x_249_ce0;
input  [31:0] exp_x_249_q0;
output  [4:0] exp_x_58_address0;
output   exp_x_58_ce0;
input  [31:0] exp_x_58_q0;
output  [4:0] exp_x_122_address0;
output   exp_x_122_ce0;
input  [31:0] exp_x_122_q0;
output  [4:0] exp_x_186_address0;
output   exp_x_186_ce0;
input  [31:0] exp_x_186_q0;
output  [4:0] exp_x_250_address0;
output   exp_x_250_ce0;
input  [31:0] exp_x_250_q0;
output  [4:0] exp_x_59_address0;
output   exp_x_59_ce0;
input  [31:0] exp_x_59_q0;
output  [4:0] exp_x_123_address0;
output   exp_x_123_ce0;
input  [31:0] exp_x_123_q0;
output  [4:0] exp_x_187_address0;
output   exp_x_187_ce0;
input  [31:0] exp_x_187_q0;
output  [4:0] exp_x_251_address0;
output   exp_x_251_ce0;
input  [31:0] exp_x_251_q0;
output  [4:0] exp_x_60_address0;
output   exp_x_60_ce0;
input  [31:0] exp_x_60_q0;
output  [4:0] exp_x_124_address0;
output   exp_x_124_ce0;
input  [31:0] exp_x_124_q0;
output  [4:0] exp_x_188_address0;
output   exp_x_188_ce0;
input  [31:0] exp_x_188_q0;
output  [4:0] exp_x_252_address0;
output   exp_x_252_ce0;
input  [31:0] exp_x_252_q0;
output  [4:0] exp_x_61_address0;
output   exp_x_61_ce0;
input  [31:0] exp_x_61_q0;
output  [4:0] exp_x_125_address0;
output   exp_x_125_ce0;
input  [31:0] exp_x_125_q0;
output  [4:0] exp_x_189_address0;
output   exp_x_189_ce0;
input  [31:0] exp_x_189_q0;
output  [4:0] exp_x_253_address0;
output   exp_x_253_ce0;
input  [31:0] exp_x_253_q0;
output  [4:0] exp_x_62_address0;
output   exp_x_62_ce0;
input  [31:0] exp_x_62_q0;
output  [4:0] exp_x_126_address0;
output   exp_x_126_ce0;
input  [31:0] exp_x_126_q0;
output  [4:0] exp_x_190_address0;
output   exp_x_190_ce0;
input  [31:0] exp_x_190_q0;
output  [4:0] exp_x_254_address0;
output   exp_x_254_ce0;
input  [31:0] exp_x_254_q0;
output  [4:0] exp_x_63_address0;
output   exp_x_63_ce0;
input  [31:0] exp_x_63_q0;
output  [4:0] exp_x_127_address0;
output   exp_x_127_ce0;
input  [31:0] exp_x_127_q0;
output  [4:0] exp_x_191_address0;
output   exp_x_191_ce0;
input  [31:0] exp_x_191_q0;
output  [4:0] exp_x_255_address0;
output   exp_x_255_ce0;
input  [31:0] exp_x_255_q0;
output  [10:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
output  [10:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
output  [10:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
output  [10:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
output  [10:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
output  [10:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
output  [10:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
output  [10:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
output  [10:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
output  [10:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0;
output  [10:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0;
output  [31:0] grp_fu_5079_p_din0;
output  [31:0] grp_fu_5079_p_din1;
input  [31:0] grp_fu_5079_p_dout0;
output   grp_fu_5079_p_ce;
output  [31:0] grp_fu_5083_p_din0;
output  [31:0] grp_fu_5083_p_din1;
input  [31:0] grp_fu_5083_p_dout0;
output   grp_fu_5083_p_ce;
output  [31:0] grp_fu_5087_p_din0;
output  [31:0] grp_fu_5087_p_din1;
input  [31:0] grp_fu_5087_p_dout0;
output   grp_fu_5087_p_ce;
output  [31:0] grp_fu_5091_p_din0;
output  [31:0] grp_fu_5091_p_din1;
input  [31:0] grp_fu_5091_p_dout0;
output   grp_fu_5091_p_ce;
output  [31:0] grp_fu_5095_p_din0;
output  [31:0] grp_fu_5095_p_din1;
input  [31:0] grp_fu_5095_p_dout0;
output   grp_fu_5095_p_ce;
output  [31:0] grp_fu_5099_p_din0;
output  [31:0] grp_fu_5099_p_din1;
input  [31:0] grp_fu_5099_p_dout0;
output   grp_fu_5099_p_ce;
output  [31:0] grp_fu_5103_p_din0;
output  [31:0] grp_fu_5103_p_din1;
input  [31:0] grp_fu_5103_p_dout0;
output   grp_fu_5103_p_ce;
output  [31:0] grp_fu_5107_p_din0;
output  [31:0] grp_fu_5107_p_din1;
input  [31:0] grp_fu_5107_p_dout0;
output   grp_fu_5107_p_ce;
output  [31:0] grp_fu_5111_p_din0;
output  [31:0] grp_fu_5111_p_din1;
input  [31:0] grp_fu_5111_p_dout0;
output   grp_fu_5111_p_ce;
output  [31:0] grp_fu_5115_p_din0;
output  [31:0] grp_fu_5115_p_din1;
input  [31:0] grp_fu_5115_p_dout0;
output   grp_fu_5115_p_ce;
output  [31:0] grp_fu_5119_p_din0;
output  [31:0] grp_fu_5119_p_din1;
input  [31:0] grp_fu_5119_p_dout0;
output   grp_fu_5119_p_ce;
output  [31:0] grp_fu_5123_p_din0;
output  [31:0] grp_fu_5123_p_din1;
input  [31:0] grp_fu_5123_p_dout0;
output   grp_fu_5123_p_ce;
output  [31:0] grp_fu_5127_p_din0;
output  [31:0] grp_fu_5127_p_din1;
input  [31:0] grp_fu_5127_p_dout0;
output   grp_fu_5127_p_ce;
output  [31:0] grp_fu_5131_p_din0;
output  [31:0] grp_fu_5131_p_din1;
input  [31:0] grp_fu_5131_p_dout0;
output   grp_fu_5131_p_ce;
output  [31:0] grp_fu_5135_p_din0;
output  [31:0] grp_fu_5135_p_din1;
input  [31:0] grp_fu_5135_p_dout0;
output   grp_fu_5135_p_ce;
output  [31:0] grp_fu_5139_p_din0;
output  [31:0] grp_fu_5139_p_din1;
input  [31:0] grp_fu_5139_p_dout0;
output   grp_fu_5139_p_ce;
output  [31:0] grp_fu_5143_p_din0;
output  [31:0] grp_fu_5143_p_din1;
input  [31:0] grp_fu_5143_p_dout0;
output   grp_fu_5143_p_ce;
output  [31:0] grp_fu_5147_p_din0;
output  [31:0] grp_fu_5147_p_din1;
input  [31:0] grp_fu_5147_p_dout0;
output   grp_fu_5147_p_ce;
output  [31:0] grp_fu_5151_p_din0;
output  [31:0] grp_fu_5151_p_din1;
input  [31:0] grp_fu_5151_p_dout0;
output   grp_fu_5151_p_ce;
output  [31:0] grp_fu_5155_p_din0;
output  [31:0] grp_fu_5155_p_din1;
input  [31:0] grp_fu_5155_p_dout0;
output   grp_fu_5155_p_ce;
output  [31:0] grp_fu_5159_p_din0;
output  [31:0] grp_fu_5159_p_din1;
input  [31:0] grp_fu_5159_p_dout0;
output   grp_fu_5159_p_ce;
output  [31:0] grp_fu_5163_p_din0;
output  [31:0] grp_fu_5163_p_din1;
input  [31:0] grp_fu_5163_p_dout0;
output   grp_fu_5163_p_ce;
output  [31:0] grp_fu_5167_p_din0;
output  [31:0] grp_fu_5167_p_din1;
input  [31:0] grp_fu_5167_p_dout0;
output   grp_fu_5167_p_ce;
output  [31:0] grp_fu_5171_p_din0;
output  [31:0] grp_fu_5171_p_din1;
input  [31:0] grp_fu_5171_p_dout0;
output   grp_fu_5171_p_ce;
output  [31:0] grp_fu_5175_p_din0;
output  [31:0] grp_fu_5175_p_din1;
input  [31:0] grp_fu_5175_p_dout0;
output   grp_fu_5175_p_ce;
output  [31:0] grp_fu_5179_p_din0;
output  [31:0] grp_fu_5179_p_din1;
input  [31:0] grp_fu_5179_p_dout0;
output   grp_fu_5179_p_ce;
output  [31:0] grp_fu_5183_p_din0;
output  [31:0] grp_fu_5183_p_din1;
input  [31:0] grp_fu_5183_p_dout0;
output   grp_fu_5183_p_ce;
output  [31:0] grp_fu_5187_p_din0;
output  [31:0] grp_fu_5187_p_din1;
input  [31:0] grp_fu_5187_p_dout0;
output   grp_fu_5187_p_ce;
output  [31:0] grp_fu_5191_p_din0;
output  [31:0] grp_fu_5191_p_din1;
input  [31:0] grp_fu_5191_p_dout0;
output   grp_fu_5191_p_ce;
output  [31:0] grp_fu_5195_p_din0;
output  [31:0] grp_fu_5195_p_din1;
input  [31:0] grp_fu_5195_p_dout0;
output   grp_fu_5195_p_ce;
output  [31:0] grp_fu_5199_p_din0;
output  [31:0] grp_fu_5199_p_din1;
input  [31:0] grp_fu_5199_p_dout0;
output   grp_fu_5199_p_ce;
output  [31:0] grp_fu_5203_p_din0;
output  [31:0] grp_fu_5203_p_din1;
input  [31:0] grp_fu_5203_p_dout0;
output   grp_fu_5203_p_ce;
output  [31:0] tmp_100_round_float32_to_bf16_ieee_fu_5207_p_din1;
input  [15:0] tmp_100_round_float32_to_bf16_ieee_fu_5207_p_dout0;
input   tmp_100_round_float32_to_bf16_ieee_fu_5207_p_ready;
output  [31:0] tmp_102_round_float32_to_bf16_ieee_fu_5211_p_din1;
input  [15:0] tmp_102_round_float32_to_bf16_ieee_fu_5211_p_dout0;
input   tmp_102_round_float32_to_bf16_ieee_fu_5211_p_ready;
output  [31:0] tmp_104_round_float32_to_bf16_ieee_fu_5215_p_din1;
input  [15:0] tmp_104_round_float32_to_bf16_ieee_fu_5215_p_dout0;
input   tmp_104_round_float32_to_bf16_ieee_fu_5215_p_ready;
output  [31:0] tmp_106_round_float32_to_bf16_ieee_fu_5219_p_din1;
input  [15:0] tmp_106_round_float32_to_bf16_ieee_fu_5219_p_dout0;
input   tmp_106_round_float32_to_bf16_ieee_fu_5219_p_ready;
output  [31:0] tmp_108_round_float32_to_bf16_ieee_fu_5223_p_din1;
input  [15:0] tmp_108_round_float32_to_bf16_ieee_fu_5223_p_dout0;
input   tmp_108_round_float32_to_bf16_ieee_fu_5223_p_ready;
output  [31:0] tmp_110_round_float32_to_bf16_ieee_fu_5227_p_din1;
input  [15:0] tmp_110_round_float32_to_bf16_ieee_fu_5227_p_dout0;
input   tmp_110_round_float32_to_bf16_ieee_fu_5227_p_ready;
output  [31:0] tmp_112_round_float32_to_bf16_ieee_fu_5231_p_din1;
input  [15:0] tmp_112_round_float32_to_bf16_ieee_fu_5231_p_dout0;
input   tmp_112_round_float32_to_bf16_ieee_fu_5231_p_ready;
output  [31:0] tmp_114_round_float32_to_bf16_ieee_fu_5235_p_din1;
input  [15:0] tmp_114_round_float32_to_bf16_ieee_fu_5235_p_dout0;
input   tmp_114_round_float32_to_bf16_ieee_fu_5235_p_ready;
output  [31:0] tmp_116_round_float32_to_bf16_ieee_fu_5239_p_din1;
input  [15:0] tmp_116_round_float32_to_bf16_ieee_fu_5239_p_dout0;
input   tmp_116_round_float32_to_bf16_ieee_fu_5239_p_ready;
output  [31:0] tmp_118_round_float32_to_bf16_ieee_fu_5243_p_din1;
input  [15:0] tmp_118_round_float32_to_bf16_ieee_fu_5243_p_dout0;
input   tmp_118_round_float32_to_bf16_ieee_fu_5243_p_ready;
output  [31:0] tmp_120_round_float32_to_bf16_ieee_fu_5247_p_din1;
input  [15:0] tmp_120_round_float32_to_bf16_ieee_fu_5247_p_dout0;
input   tmp_120_round_float32_to_bf16_ieee_fu_5247_p_ready;
output  [31:0] tmp_122_round_float32_to_bf16_ieee_fu_5251_p_din1;
input  [15:0] tmp_122_round_float32_to_bf16_ieee_fu_5251_p_dout0;
input   tmp_122_round_float32_to_bf16_ieee_fu_5251_p_ready;
output  [31:0] tmp_124_round_float32_to_bf16_ieee_fu_5255_p_din1;
input  [15:0] tmp_124_round_float32_to_bf16_ieee_fu_5255_p_dout0;
input   tmp_124_round_float32_to_bf16_ieee_fu_5255_p_ready;
output  [31:0] tmp_126_round_float32_to_bf16_ieee_fu_5259_p_din1;
input  [15:0] tmp_126_round_float32_to_bf16_ieee_fu_5259_p_dout0;
input   tmp_126_round_float32_to_bf16_ieee_fu_5259_p_ready;
output  [31:0] tmp_128_round_float32_to_bf16_ieee_fu_5263_p_din1;
input  [15:0] tmp_128_round_float32_to_bf16_ieee_fu_5263_p_dout0;
input   tmp_128_round_float32_to_bf16_ieee_fu_5263_p_ready;
output  [31:0] tmp_130_round_float32_to_bf16_ieee_fu_5267_p_din1;
input  [15:0] tmp_130_round_float32_to_bf16_ieee_fu_5267_p_dout0;
input   tmp_130_round_float32_to_bf16_ieee_fu_5267_p_ready;
output  [31:0] tmp_132_round_float32_to_bf16_ieee_fu_5271_p_din1;
input  [15:0] tmp_132_round_float32_to_bf16_ieee_fu_5271_p_dout0;
input   tmp_132_round_float32_to_bf16_ieee_fu_5271_p_ready;
output  [31:0] tmp_134_round_float32_to_bf16_ieee_fu_5275_p_din1;
input  [15:0] tmp_134_round_float32_to_bf16_ieee_fu_5275_p_dout0;
input   tmp_134_round_float32_to_bf16_ieee_fu_5275_p_ready;
output  [31:0] tmp_136_round_float32_to_bf16_ieee_fu_5279_p_din1;
input  [15:0] tmp_136_round_float32_to_bf16_ieee_fu_5279_p_dout0;
input   tmp_136_round_float32_to_bf16_ieee_fu_5279_p_ready;
output  [31:0] tmp_138_round_float32_to_bf16_ieee_fu_5283_p_din1;
input  [15:0] tmp_138_round_float32_to_bf16_ieee_fu_5283_p_dout0;
input   tmp_138_round_float32_to_bf16_ieee_fu_5283_p_ready;
output  [31:0] tmp_140_round_float32_to_bf16_ieee_fu_5287_p_din1;
input  [15:0] tmp_140_round_float32_to_bf16_ieee_fu_5287_p_dout0;
input   tmp_140_round_float32_to_bf16_ieee_fu_5287_p_ready;
output  [31:0] tmp_142_round_float32_to_bf16_ieee_fu_5291_p_din1;
input  [15:0] tmp_142_round_float32_to_bf16_ieee_fu_5291_p_dout0;
input   tmp_142_round_float32_to_bf16_ieee_fu_5291_p_ready;
output  [31:0] tmp_144_round_float32_to_bf16_ieee_fu_5295_p_din1;
input  [15:0] tmp_144_round_float32_to_bf16_ieee_fu_5295_p_dout0;
input   tmp_144_round_float32_to_bf16_ieee_fu_5295_p_ready;
output  [31:0] tmp_146_round_float32_to_bf16_ieee_fu_5299_p_din1;
input  [15:0] tmp_146_round_float32_to_bf16_ieee_fu_5299_p_dout0;
input   tmp_146_round_float32_to_bf16_ieee_fu_5299_p_ready;
output  [31:0] tmp_148_round_float32_to_bf16_ieee_fu_5303_p_din1;
input  [15:0] tmp_148_round_float32_to_bf16_ieee_fu_5303_p_dout0;
input   tmp_148_round_float32_to_bf16_ieee_fu_5303_p_ready;
output  [31:0] tmp_150_round_float32_to_bf16_ieee_fu_5307_p_din1;
input  [15:0] tmp_150_round_float32_to_bf16_ieee_fu_5307_p_dout0;
input   tmp_150_round_float32_to_bf16_ieee_fu_5307_p_ready;
output  [31:0] tmp_152_round_float32_to_bf16_ieee_fu_5311_p_din1;
input  [15:0] tmp_152_round_float32_to_bf16_ieee_fu_5311_p_dout0;
input   tmp_152_round_float32_to_bf16_ieee_fu_5311_p_ready;
output  [31:0] tmp_154_round_float32_to_bf16_ieee_fu_5315_p_din1;
input  [15:0] tmp_154_round_float32_to_bf16_ieee_fu_5315_p_dout0;
input   tmp_154_round_float32_to_bf16_ieee_fu_5315_p_ready;
output  [31:0] tmp_156_round_float32_to_bf16_ieee_fu_5319_p_din1;
input  [15:0] tmp_156_round_float32_to_bf16_ieee_fu_5319_p_dout0;
input   tmp_156_round_float32_to_bf16_ieee_fu_5319_p_ready;
output  [31:0] tmp_94_round_float32_to_bf16_ieee_fu_5323_p_din1;
input  [15:0] tmp_94_round_float32_to_bf16_ieee_fu_5323_p_dout0;
input   tmp_94_round_float32_to_bf16_ieee_fu_5323_p_ready;
output  [31:0] tmp_96_round_float32_to_bf16_ieee_fu_5327_p_din1;
input  [15:0] tmp_96_round_float32_to_bf16_ieee_fu_5327_p_dout0;
input   tmp_96_round_float32_to_bf16_ieee_fu_5327_p_ready;
output  [31:0] tmp_98_round_float32_to_bf16_ieee_fu_5331_p_din1;
input  [15:0] tmp_98_round_float32_to_bf16_ieee_fu_5331_p_dout0;
input   tmp_98_round_float32_to_bf16_ieee_fu_5331_p_ready;

reg ap_idle;
reg exp_x_32_ce0;
reg exp_x_96_ce0;
reg exp_x_160_ce0;
reg exp_x_224_ce0;
reg exp_x_33_ce0;
reg exp_x_97_ce0;
reg exp_x_161_ce0;
reg exp_x_225_ce0;
reg exp_x_34_ce0;
reg exp_x_98_ce0;
reg exp_x_162_ce0;
reg exp_x_226_ce0;
reg exp_x_35_ce0;
reg exp_x_99_ce0;
reg exp_x_163_ce0;
reg exp_x_227_ce0;
reg exp_x_36_ce0;
reg exp_x_100_ce0;
reg exp_x_164_ce0;
reg exp_x_228_ce0;
reg exp_x_37_ce0;
reg exp_x_101_ce0;
reg exp_x_165_ce0;
reg exp_x_229_ce0;
reg exp_x_38_ce0;
reg exp_x_102_ce0;
reg exp_x_166_ce0;
reg exp_x_230_ce0;
reg exp_x_39_ce0;
reg exp_x_103_ce0;
reg exp_x_167_ce0;
reg exp_x_231_ce0;
reg exp_x_40_ce0;
reg exp_x_104_ce0;
reg exp_x_168_ce0;
reg exp_x_232_ce0;
reg exp_x_41_ce0;
reg exp_x_105_ce0;
reg exp_x_169_ce0;
reg exp_x_233_ce0;
reg exp_x_42_ce0;
reg exp_x_106_ce0;
reg exp_x_170_ce0;
reg exp_x_234_ce0;
reg exp_x_43_ce0;
reg exp_x_107_ce0;
reg exp_x_171_ce0;
reg exp_x_235_ce0;
reg exp_x_44_ce0;
reg exp_x_108_ce0;
reg exp_x_172_ce0;
reg exp_x_236_ce0;
reg exp_x_45_ce0;
reg exp_x_109_ce0;
reg exp_x_173_ce0;
reg exp_x_237_ce0;
reg exp_x_46_ce0;
reg exp_x_110_ce0;
reg exp_x_174_ce0;
reg exp_x_238_ce0;
reg exp_x_47_ce0;
reg exp_x_111_ce0;
reg exp_x_175_ce0;
reg exp_x_239_ce0;
reg exp_x_48_ce0;
reg exp_x_112_ce0;
reg exp_x_176_ce0;
reg exp_x_240_ce0;
reg exp_x_49_ce0;
reg exp_x_113_ce0;
reg exp_x_177_ce0;
reg exp_x_241_ce0;
reg exp_x_50_ce0;
reg exp_x_114_ce0;
reg exp_x_178_ce0;
reg exp_x_242_ce0;
reg exp_x_51_ce0;
reg exp_x_115_ce0;
reg exp_x_179_ce0;
reg exp_x_243_ce0;
reg exp_x_52_ce0;
reg exp_x_116_ce0;
reg exp_x_180_ce0;
reg exp_x_244_ce0;
reg exp_x_53_ce0;
reg exp_x_117_ce0;
reg exp_x_181_ce0;
reg exp_x_245_ce0;
reg exp_x_54_ce0;
reg exp_x_118_ce0;
reg exp_x_182_ce0;
reg exp_x_246_ce0;
reg exp_x_55_ce0;
reg exp_x_119_ce0;
reg exp_x_183_ce0;
reg exp_x_247_ce0;
reg exp_x_56_ce0;
reg exp_x_120_ce0;
reg exp_x_184_ce0;
reg exp_x_248_ce0;
reg exp_x_57_ce0;
reg exp_x_121_ce0;
reg exp_x_185_ce0;
reg exp_x_249_ce0;
reg exp_x_58_ce0;
reg exp_x_122_ce0;
reg exp_x_186_ce0;
reg exp_x_250_ce0;
reg exp_x_59_ce0;
reg exp_x_123_ce0;
reg exp_x_187_ce0;
reg exp_x_251_ce0;
reg exp_x_60_ce0;
reg exp_x_124_ce0;
reg exp_x_188_ce0;
reg exp_x_252_ce0;
reg exp_x_61_ce0;
reg exp_x_125_ce0;
reg exp_x_189_ce0;
reg exp_x_253_ce0;
reg exp_x_62_ce0;
reg exp_x_126_ce0;
reg exp_x_190_ce0;
reg exp_x_254_ce0;
reg exp_x_63_ce0;
reg exp_x_127_ce0;
reg exp_x_191_ce0;
reg exp_x_255_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1296_fu_2806_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] lshr_ln1303_1_fu_2812_p4;
reg   [4:0] lshr_ln1303_1_reg_3705;
reg   [4:0] lshr_ln1303_1_reg_3705_pp0_iter1_reg;
reg   [4:0] lshr_ln1303_1_reg_3705_pp0_iter2_reg;
reg   [4:0] lshr_ln1303_1_reg_3705_pp0_iter3_reg;
reg   [4:0] lshr_ln1303_1_reg_3705_pp0_iter4_reg;
reg   [4:0] lshr_ln1303_1_reg_3705_pp0_iter5_reg;
reg   [4:0] lshr_ln1303_1_reg_3705_pp0_iter6_reg;
reg   [4:0] lshr_ln1303_1_reg_3705_pp0_iter7_reg;
reg   [4:0] lshr_ln1303_1_reg_3705_pp0_iter8_reg;
reg   [4:0] lshr_ln1303_1_reg_3705_pp0_iter9_reg;
reg   [4:0] lshr_ln1303_1_reg_3705_pp0_iter10_reg;
wire   [31:0] tmp_s_fu_2965_p9;
reg   [31:0] tmp_s_reg_4350;
wire   [31:0] tmp_32_fu_2984_p9;
reg   [31:0] tmp_32_reg_4355;
wire   [31:0] tmp_34_fu_3003_p9;
reg   [31:0] tmp_34_reg_4360;
wire   [31:0] tmp_36_fu_3022_p9;
reg   [31:0] tmp_36_reg_4365;
wire   [31:0] tmp_38_fu_3041_p9;
reg   [31:0] tmp_38_reg_4370;
wire   [31:0] tmp_40_fu_3060_p9;
reg   [31:0] tmp_40_reg_4375;
wire   [31:0] tmp_42_fu_3079_p9;
reg   [31:0] tmp_42_reg_4380;
wire   [31:0] tmp_44_fu_3098_p9;
reg   [31:0] tmp_44_reg_4385;
wire   [31:0] tmp_46_fu_3117_p9;
reg   [31:0] tmp_46_reg_4390;
wire   [31:0] tmp_48_fu_3136_p9;
reg   [31:0] tmp_48_reg_4395;
wire   [31:0] tmp_50_fu_3155_p9;
reg   [31:0] tmp_50_reg_4400;
wire   [31:0] tmp_52_fu_3174_p9;
reg   [31:0] tmp_52_reg_4405;
wire   [31:0] tmp_54_fu_3193_p9;
reg   [31:0] tmp_54_reg_4410;
wire   [31:0] tmp_56_fu_3212_p9;
reg   [31:0] tmp_56_reg_4415;
wire   [31:0] tmp_58_fu_3231_p9;
reg   [31:0] tmp_58_reg_4420;
wire   [31:0] tmp_60_fu_3250_p9;
reg   [31:0] tmp_60_reg_4425;
wire   [31:0] tmp_62_fu_3269_p9;
reg   [31:0] tmp_62_reg_4430;
wire   [31:0] tmp_64_fu_3288_p9;
reg   [31:0] tmp_64_reg_4435;
wire   [31:0] tmp_66_fu_3307_p9;
reg   [31:0] tmp_66_reg_4440;
wire   [31:0] tmp_68_fu_3326_p9;
reg   [31:0] tmp_68_reg_4445;
wire   [31:0] tmp_70_fu_3345_p9;
reg   [31:0] tmp_70_reg_4450;
wire   [31:0] tmp_72_fu_3364_p9;
reg   [31:0] tmp_72_reg_4455;
wire   [31:0] tmp_74_fu_3383_p9;
reg   [31:0] tmp_74_reg_4460;
wire   [31:0] tmp_76_fu_3402_p9;
reg   [31:0] tmp_76_reg_4465;
wire   [31:0] tmp_78_fu_3421_p9;
reg   [31:0] tmp_78_reg_4470;
wire   [31:0] tmp_80_fu_3440_p9;
reg   [31:0] tmp_80_reg_4475;
wire   [31:0] tmp_82_fu_3459_p9;
reg   [31:0] tmp_82_reg_4480;
wire   [31:0] tmp_84_fu_3478_p9;
reg   [31:0] tmp_84_reg_4485;
wire   [31:0] tmp_86_fu_3497_p9;
reg   [31:0] tmp_86_reg_4490;
wire   [31:0] tmp_88_fu_3516_p9;
reg   [31:0] tmp_88_reg_4495;
wire   [31:0] tmp_90_fu_3535_p9;
reg   [31:0] tmp_90_reg_4500;
wire   [31:0] tmp_92_fu_3554_p9;
reg   [31:0] tmp_92_reg_4505;
reg   [31:0] y_reg_4510;
reg   [31:0] y_1_reg_4515;
reg   [31:0] y_2_reg_4520;
reg   [31:0] y_3_reg_4525;
reg   [31:0] y_4_reg_4530;
reg   [31:0] y_5_reg_4535;
reg   [31:0] y_6_reg_4540;
reg   [31:0] y_7_reg_4545;
reg   [31:0] y_8_reg_4550;
reg   [31:0] y_9_reg_4555;
reg   [31:0] y_10_reg_4560;
reg   [31:0] y_11_reg_4565;
reg   [31:0] y_12_reg_4570;
reg   [31:0] y_13_reg_4575;
reg   [31:0] y_14_reg_4580;
reg   [31:0] y_15_reg_4585;
reg   [31:0] y_16_reg_4590;
reg   [31:0] y_17_reg_4595;
reg   [31:0] y_18_reg_4600;
reg   [31:0] y_19_reg_4605;
reg   [31:0] y_20_reg_4610;
reg   [31:0] y_21_reg_4615;
reg   [31:0] y_22_reg_4620;
reg   [31:0] y_23_reg_4625;
reg   [31:0] y_24_reg_4630;
reg   [31:0] y_25_reg_4635;
reg   [31:0] y_26_reg_4640;
reg   [31:0] y_27_reg_4645;
reg   [31:0] y_28_reg_4650;
reg   [31:0] y_29_reg_4655;
reg   [31:0] y_30_reg_4660;
reg   [31:0] y_31_reg_4665;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1303_fu_2822_p1;
wire   [63:0] zext_ln1305_fu_3581_p1;
reg   [9:0] idx_fu_376;
wire   [9:0] add_ln1296_fu_2954_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i;
wire   [10:0] zext_ln1303_1_fu_3573_p1;
wire   [10:0] add_ln1305_fu_3576_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2338(
    .din0(exp_x_32_q0),
    .din1(32'd0),
    .din2(exp_x_96_q0),
    .din3(32'd0),
    .din4(exp_x_160_q0),
    .din5(32'd0),
    .din6(exp_x_224_q0),
    .din7(select_ln1190_1),
    .dout(tmp_s_fu_2965_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2339(
    .din0(exp_x_33_q0),
    .din1(32'd0),
    .din2(exp_x_97_q0),
    .din3(32'd0),
    .din4(exp_x_161_q0),
    .din5(32'd0),
    .din6(exp_x_225_q0),
    .din7(select_ln1190_1),
    .dout(tmp_32_fu_2984_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2340(
    .din0(exp_x_34_q0),
    .din1(32'd0),
    .din2(exp_x_98_q0),
    .din3(32'd0),
    .din4(exp_x_162_q0),
    .din5(32'd0),
    .din6(exp_x_226_q0),
    .din7(select_ln1190_1),
    .dout(tmp_34_fu_3003_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2341(
    .din0(exp_x_35_q0),
    .din1(32'd0),
    .din2(exp_x_99_q0),
    .din3(32'd0),
    .din4(exp_x_163_q0),
    .din5(32'd0),
    .din6(exp_x_227_q0),
    .din7(select_ln1190_1),
    .dout(tmp_36_fu_3022_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2342(
    .din0(exp_x_36_q0),
    .din1(32'd0),
    .din2(exp_x_100_q0),
    .din3(32'd0),
    .din4(exp_x_164_q0),
    .din5(32'd0),
    .din6(exp_x_228_q0),
    .din7(select_ln1190_1),
    .dout(tmp_38_fu_3041_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2343(
    .din0(exp_x_37_q0),
    .din1(32'd0),
    .din2(exp_x_101_q0),
    .din3(32'd0),
    .din4(exp_x_165_q0),
    .din5(32'd0),
    .din6(exp_x_229_q0),
    .din7(select_ln1190_1),
    .dout(tmp_40_fu_3060_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2344(
    .din0(exp_x_38_q0),
    .din1(32'd0),
    .din2(exp_x_102_q0),
    .din3(32'd0),
    .din4(exp_x_166_q0),
    .din5(32'd0),
    .din6(exp_x_230_q0),
    .din7(select_ln1190_1),
    .dout(tmp_42_fu_3079_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2345(
    .din0(exp_x_39_q0),
    .din1(32'd0),
    .din2(exp_x_103_q0),
    .din3(32'd0),
    .din4(exp_x_167_q0),
    .din5(32'd0),
    .din6(exp_x_231_q0),
    .din7(select_ln1190_1),
    .dout(tmp_44_fu_3098_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2346(
    .din0(exp_x_40_q0),
    .din1(32'd0),
    .din2(exp_x_104_q0),
    .din3(32'd0),
    .din4(exp_x_168_q0),
    .din5(32'd0),
    .din6(exp_x_232_q0),
    .din7(select_ln1190_1),
    .dout(tmp_46_fu_3117_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2347(
    .din0(exp_x_41_q0),
    .din1(32'd0),
    .din2(exp_x_105_q0),
    .din3(32'd0),
    .din4(exp_x_169_q0),
    .din5(32'd0),
    .din6(exp_x_233_q0),
    .din7(select_ln1190_1),
    .dout(tmp_48_fu_3136_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2348(
    .din0(exp_x_42_q0),
    .din1(32'd0),
    .din2(exp_x_106_q0),
    .din3(32'd0),
    .din4(exp_x_170_q0),
    .din5(32'd0),
    .din6(exp_x_234_q0),
    .din7(select_ln1190_1),
    .dout(tmp_50_fu_3155_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2349(
    .din0(exp_x_43_q0),
    .din1(32'd0),
    .din2(exp_x_107_q0),
    .din3(32'd0),
    .din4(exp_x_171_q0),
    .din5(32'd0),
    .din6(exp_x_235_q0),
    .din7(select_ln1190_1),
    .dout(tmp_52_fu_3174_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2350(
    .din0(exp_x_44_q0),
    .din1(32'd0),
    .din2(exp_x_108_q0),
    .din3(32'd0),
    .din4(exp_x_172_q0),
    .din5(32'd0),
    .din6(exp_x_236_q0),
    .din7(select_ln1190_1),
    .dout(tmp_54_fu_3193_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2351(
    .din0(exp_x_45_q0),
    .din1(32'd0),
    .din2(exp_x_109_q0),
    .din3(32'd0),
    .din4(exp_x_173_q0),
    .din5(32'd0),
    .din6(exp_x_237_q0),
    .din7(select_ln1190_1),
    .dout(tmp_56_fu_3212_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2352(
    .din0(exp_x_46_q0),
    .din1(32'd0),
    .din2(exp_x_110_q0),
    .din3(32'd0),
    .din4(exp_x_174_q0),
    .din5(32'd0),
    .din6(exp_x_238_q0),
    .din7(select_ln1190_1),
    .dout(tmp_58_fu_3231_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2353(
    .din0(exp_x_47_q0),
    .din1(32'd0),
    .din2(exp_x_111_q0),
    .din3(32'd0),
    .din4(exp_x_175_q0),
    .din5(32'd0),
    .din6(exp_x_239_q0),
    .din7(select_ln1190_1),
    .dout(tmp_60_fu_3250_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2354(
    .din0(exp_x_48_q0),
    .din1(32'd0),
    .din2(exp_x_112_q0),
    .din3(32'd0),
    .din4(exp_x_176_q0),
    .din5(32'd0),
    .din6(exp_x_240_q0),
    .din7(select_ln1190_1),
    .dout(tmp_62_fu_3269_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2355(
    .din0(exp_x_49_q0),
    .din1(32'd0),
    .din2(exp_x_113_q0),
    .din3(32'd0),
    .din4(exp_x_177_q0),
    .din5(32'd0),
    .din6(exp_x_241_q0),
    .din7(select_ln1190_1),
    .dout(tmp_64_fu_3288_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2356(
    .din0(exp_x_50_q0),
    .din1(32'd0),
    .din2(exp_x_114_q0),
    .din3(32'd0),
    .din4(exp_x_178_q0),
    .din5(32'd0),
    .din6(exp_x_242_q0),
    .din7(select_ln1190_1),
    .dout(tmp_66_fu_3307_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2357(
    .din0(exp_x_51_q0),
    .din1(32'd0),
    .din2(exp_x_115_q0),
    .din3(32'd0),
    .din4(exp_x_179_q0),
    .din5(32'd0),
    .din6(exp_x_243_q0),
    .din7(select_ln1190_1),
    .dout(tmp_68_fu_3326_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2358(
    .din0(exp_x_52_q0),
    .din1(32'd0),
    .din2(exp_x_116_q0),
    .din3(32'd0),
    .din4(exp_x_180_q0),
    .din5(32'd0),
    .din6(exp_x_244_q0),
    .din7(select_ln1190_1),
    .dout(tmp_70_fu_3345_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2359(
    .din0(exp_x_53_q0),
    .din1(32'd0),
    .din2(exp_x_117_q0),
    .din3(32'd0),
    .din4(exp_x_181_q0),
    .din5(32'd0),
    .din6(exp_x_245_q0),
    .din7(select_ln1190_1),
    .dout(tmp_72_fu_3364_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2360(
    .din0(exp_x_54_q0),
    .din1(32'd0),
    .din2(exp_x_118_q0),
    .din3(32'd0),
    .din4(exp_x_182_q0),
    .din5(32'd0),
    .din6(exp_x_246_q0),
    .din7(select_ln1190_1),
    .dout(tmp_74_fu_3383_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2361(
    .din0(exp_x_55_q0),
    .din1(32'd0),
    .din2(exp_x_119_q0),
    .din3(32'd0),
    .din4(exp_x_183_q0),
    .din5(32'd0),
    .din6(exp_x_247_q0),
    .din7(select_ln1190_1),
    .dout(tmp_76_fu_3402_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2362(
    .din0(exp_x_56_q0),
    .din1(32'd0),
    .din2(exp_x_120_q0),
    .din3(32'd0),
    .din4(exp_x_184_q0),
    .din5(32'd0),
    .din6(exp_x_248_q0),
    .din7(select_ln1190_1),
    .dout(tmp_78_fu_3421_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2363(
    .din0(exp_x_57_q0),
    .din1(32'd0),
    .din2(exp_x_121_q0),
    .din3(32'd0),
    .din4(exp_x_185_q0),
    .din5(32'd0),
    .din6(exp_x_249_q0),
    .din7(select_ln1190_1),
    .dout(tmp_80_fu_3440_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2364(
    .din0(exp_x_58_q0),
    .din1(32'd0),
    .din2(exp_x_122_q0),
    .din3(32'd0),
    .din4(exp_x_186_q0),
    .din5(32'd0),
    .din6(exp_x_250_q0),
    .din7(select_ln1190_1),
    .dout(tmp_82_fu_3459_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2365(
    .din0(exp_x_59_q0),
    .din1(32'd0),
    .din2(exp_x_123_q0),
    .din3(32'd0),
    .din4(exp_x_187_q0),
    .din5(32'd0),
    .din6(exp_x_251_q0),
    .din7(select_ln1190_1),
    .dout(tmp_84_fu_3478_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2366(
    .din0(exp_x_60_q0),
    .din1(32'd0),
    .din2(exp_x_124_q0),
    .din3(32'd0),
    .din4(exp_x_188_q0),
    .din5(32'd0),
    .din6(exp_x_252_q0),
    .din7(select_ln1190_1),
    .dout(tmp_86_fu_3497_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2367(
    .din0(exp_x_61_q0),
    .din1(32'd0),
    .din2(exp_x_125_q0),
    .din3(32'd0),
    .din4(exp_x_189_q0),
    .din5(32'd0),
    .din6(exp_x_253_q0),
    .din7(select_ln1190_1),
    .dout(tmp_88_fu_3516_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2368(
    .din0(exp_x_62_q0),
    .din1(32'd0),
    .din2(exp_x_126_q0),
    .din3(32'd0),
    .din4(exp_x_190_q0),
    .din5(32'd0),
    .din6(exp_x_254_q0),
    .din7(select_ln1190_1),
    .dout(tmp_90_fu_3535_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2369(
    .din0(exp_x_63_q0),
    .din1(32'd0),
    .din2(exp_x_127_q0),
    .din3(32'd0),
    .din4(exp_x_191_q0),
    .din5(32'd0),
    .din6(exp_x_255_q0),
    .din7(select_ln1190_1),
    .dout(tmp_92_fu_3554_p9)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1296_fu_2806_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_376 <= add_ln1296_fu_2954_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_376 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        lshr_ln1303_1_reg_3705_pp0_iter10_reg <= lshr_ln1303_1_reg_3705_pp0_iter9_reg;
        lshr_ln1303_1_reg_3705_pp0_iter2_reg <= lshr_ln1303_1_reg_3705_pp0_iter1_reg;
        lshr_ln1303_1_reg_3705_pp0_iter3_reg <= lshr_ln1303_1_reg_3705_pp0_iter2_reg;
        lshr_ln1303_1_reg_3705_pp0_iter4_reg <= lshr_ln1303_1_reg_3705_pp0_iter3_reg;
        lshr_ln1303_1_reg_3705_pp0_iter5_reg <= lshr_ln1303_1_reg_3705_pp0_iter4_reg;
        lshr_ln1303_1_reg_3705_pp0_iter6_reg <= lshr_ln1303_1_reg_3705_pp0_iter5_reg;
        lshr_ln1303_1_reg_3705_pp0_iter7_reg <= lshr_ln1303_1_reg_3705_pp0_iter6_reg;
        lshr_ln1303_1_reg_3705_pp0_iter8_reg <= lshr_ln1303_1_reg_3705_pp0_iter7_reg;
        lshr_ln1303_1_reg_3705_pp0_iter9_reg <= lshr_ln1303_1_reg_3705_pp0_iter8_reg;
        y_10_reg_4560 <= grp_fu_5119_p_dout0;
        y_11_reg_4565 <= grp_fu_5123_p_dout0;
        y_12_reg_4570 <= grp_fu_5127_p_dout0;
        y_13_reg_4575 <= grp_fu_5131_p_dout0;
        y_14_reg_4580 <= grp_fu_5135_p_dout0;
        y_15_reg_4585 <= grp_fu_5139_p_dout0;
        y_16_reg_4590 <= grp_fu_5143_p_dout0;
        y_17_reg_4595 <= grp_fu_5147_p_dout0;
        y_18_reg_4600 <= grp_fu_5151_p_dout0;
        y_19_reg_4605 <= grp_fu_5155_p_dout0;
        y_1_reg_4515 <= grp_fu_5083_p_dout0;
        y_20_reg_4610 <= grp_fu_5159_p_dout0;
        y_21_reg_4615 <= grp_fu_5163_p_dout0;
        y_22_reg_4620 <= grp_fu_5167_p_dout0;
        y_23_reg_4625 <= grp_fu_5171_p_dout0;
        y_24_reg_4630 <= grp_fu_5175_p_dout0;
        y_25_reg_4635 <= grp_fu_5179_p_dout0;
        y_26_reg_4640 <= grp_fu_5183_p_dout0;
        y_27_reg_4645 <= grp_fu_5187_p_dout0;
        y_28_reg_4650 <= grp_fu_5191_p_dout0;
        y_29_reg_4655 <= grp_fu_5195_p_dout0;
        y_2_reg_4520 <= grp_fu_5087_p_dout0;
        y_30_reg_4660 <= grp_fu_5199_p_dout0;
        y_31_reg_4665 <= grp_fu_5203_p_dout0;
        y_3_reg_4525 <= grp_fu_5091_p_dout0;
        y_4_reg_4530 <= grp_fu_5095_p_dout0;
        y_5_reg_4535 <= grp_fu_5099_p_dout0;
        y_6_reg_4540 <= grp_fu_5103_p_dout0;
        y_7_reg_4545 <= grp_fu_5107_p_dout0;
        y_8_reg_4550 <= grp_fu_5111_p_dout0;
        y_9_reg_4555 <= grp_fu_5115_p_dout0;
        y_reg_4510 <= grp_fu_5079_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        lshr_ln1303_1_reg_3705_pp0_iter1_reg <= lshr_ln1303_1_reg_3705;
        tmp_32_reg_4355 <= tmp_32_fu_2984_p9;
        tmp_34_reg_4360 <= tmp_34_fu_3003_p9;
        tmp_36_reg_4365 <= tmp_36_fu_3022_p9;
        tmp_38_reg_4370 <= tmp_38_fu_3041_p9;
        tmp_40_reg_4375 <= tmp_40_fu_3060_p9;
        tmp_42_reg_4380 <= tmp_42_fu_3079_p9;
        tmp_44_reg_4385 <= tmp_44_fu_3098_p9;
        tmp_46_reg_4390 <= tmp_46_fu_3117_p9;
        tmp_48_reg_4395 <= tmp_48_fu_3136_p9;
        tmp_50_reg_4400 <= tmp_50_fu_3155_p9;
        tmp_52_reg_4405 <= tmp_52_fu_3174_p9;
        tmp_54_reg_4410 <= tmp_54_fu_3193_p9;
        tmp_56_reg_4415 <= tmp_56_fu_3212_p9;
        tmp_58_reg_4420 <= tmp_58_fu_3231_p9;
        tmp_60_reg_4425 <= tmp_60_fu_3250_p9;
        tmp_62_reg_4430 <= tmp_62_fu_3269_p9;
        tmp_64_reg_4435 <= tmp_64_fu_3288_p9;
        tmp_66_reg_4440 <= tmp_66_fu_3307_p9;
        tmp_68_reg_4445 <= tmp_68_fu_3326_p9;
        tmp_70_reg_4450 <= tmp_70_fu_3345_p9;
        tmp_72_reg_4455 <= tmp_72_fu_3364_p9;
        tmp_74_reg_4460 <= tmp_74_fu_3383_p9;
        tmp_76_reg_4465 <= tmp_76_fu_3402_p9;
        tmp_78_reg_4470 <= tmp_78_fu_3421_p9;
        tmp_80_reg_4475 <= tmp_80_fu_3440_p9;
        tmp_82_reg_4480 <= tmp_82_fu_3459_p9;
        tmp_84_reg_4485 <= tmp_84_fu_3478_p9;
        tmp_86_reg_4490 <= tmp_86_fu_3497_p9;
        tmp_88_reg_4495 <= tmp_88_fu_3516_p9;
        tmp_90_reg_4500 <= tmp_90_fu_3535_p9;
        tmp_92_reg_4505 <= tmp_92_fu_3554_p9;
        tmp_s_reg_4350 <= tmp_s_fu_2965_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1296_fu_2806_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln1303_1_reg_3705 <= {{ap_sig_allocacmp_i[9:5]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1296_fu_2806_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_376;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_100_ce0 = 1'b1;
    end else begin
        exp_x_100_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_101_ce0 = 1'b1;
    end else begin
        exp_x_101_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_102_ce0 = 1'b1;
    end else begin
        exp_x_102_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_103_ce0 = 1'b1;
    end else begin
        exp_x_103_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_104_ce0 = 1'b1;
    end else begin
        exp_x_104_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_105_ce0 = 1'b1;
    end else begin
        exp_x_105_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_106_ce0 = 1'b1;
    end else begin
        exp_x_106_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_107_ce0 = 1'b1;
    end else begin
        exp_x_107_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_108_ce0 = 1'b1;
    end else begin
        exp_x_108_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_109_ce0 = 1'b1;
    end else begin
        exp_x_109_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_110_ce0 = 1'b1;
    end else begin
        exp_x_110_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_111_ce0 = 1'b1;
    end else begin
        exp_x_111_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_112_ce0 = 1'b1;
    end else begin
        exp_x_112_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_113_ce0 = 1'b1;
    end else begin
        exp_x_113_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_114_ce0 = 1'b1;
    end else begin
        exp_x_114_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_115_ce0 = 1'b1;
    end else begin
        exp_x_115_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_116_ce0 = 1'b1;
    end else begin
        exp_x_116_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_117_ce0 = 1'b1;
    end else begin
        exp_x_117_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_118_ce0 = 1'b1;
    end else begin
        exp_x_118_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_119_ce0 = 1'b1;
    end else begin
        exp_x_119_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_120_ce0 = 1'b1;
    end else begin
        exp_x_120_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_121_ce0 = 1'b1;
    end else begin
        exp_x_121_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_122_ce0 = 1'b1;
    end else begin
        exp_x_122_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_123_ce0 = 1'b1;
    end else begin
        exp_x_123_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_124_ce0 = 1'b1;
    end else begin
        exp_x_124_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_125_ce0 = 1'b1;
    end else begin
        exp_x_125_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_126_ce0 = 1'b1;
    end else begin
        exp_x_126_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_127_ce0 = 1'b1;
    end else begin
        exp_x_127_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_160_ce0 = 1'b1;
    end else begin
        exp_x_160_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_161_ce0 = 1'b1;
    end else begin
        exp_x_161_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_162_ce0 = 1'b1;
    end else begin
        exp_x_162_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_163_ce0 = 1'b1;
    end else begin
        exp_x_163_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_164_ce0 = 1'b1;
    end else begin
        exp_x_164_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_165_ce0 = 1'b1;
    end else begin
        exp_x_165_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_166_ce0 = 1'b1;
    end else begin
        exp_x_166_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_167_ce0 = 1'b1;
    end else begin
        exp_x_167_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_168_ce0 = 1'b1;
    end else begin
        exp_x_168_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_169_ce0 = 1'b1;
    end else begin
        exp_x_169_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_170_ce0 = 1'b1;
    end else begin
        exp_x_170_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_171_ce0 = 1'b1;
    end else begin
        exp_x_171_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_172_ce0 = 1'b1;
    end else begin
        exp_x_172_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_173_ce0 = 1'b1;
    end else begin
        exp_x_173_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_174_ce0 = 1'b1;
    end else begin
        exp_x_174_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_175_ce0 = 1'b1;
    end else begin
        exp_x_175_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_176_ce0 = 1'b1;
    end else begin
        exp_x_176_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_177_ce0 = 1'b1;
    end else begin
        exp_x_177_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_178_ce0 = 1'b1;
    end else begin
        exp_x_178_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_179_ce0 = 1'b1;
    end else begin
        exp_x_179_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_180_ce0 = 1'b1;
    end else begin
        exp_x_180_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_181_ce0 = 1'b1;
    end else begin
        exp_x_181_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_182_ce0 = 1'b1;
    end else begin
        exp_x_182_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_183_ce0 = 1'b1;
    end else begin
        exp_x_183_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_184_ce0 = 1'b1;
    end else begin
        exp_x_184_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_185_ce0 = 1'b1;
    end else begin
        exp_x_185_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_186_ce0 = 1'b1;
    end else begin
        exp_x_186_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_187_ce0 = 1'b1;
    end else begin
        exp_x_187_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_188_ce0 = 1'b1;
    end else begin
        exp_x_188_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_189_ce0 = 1'b1;
    end else begin
        exp_x_189_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_190_ce0 = 1'b1;
    end else begin
        exp_x_190_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_191_ce0 = 1'b1;
    end else begin
        exp_x_191_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_224_ce0 = 1'b1;
    end else begin
        exp_x_224_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_225_ce0 = 1'b1;
    end else begin
        exp_x_225_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_226_ce0 = 1'b1;
    end else begin
        exp_x_226_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_227_ce0 = 1'b1;
    end else begin
        exp_x_227_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_228_ce0 = 1'b1;
    end else begin
        exp_x_228_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_229_ce0 = 1'b1;
    end else begin
        exp_x_229_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_230_ce0 = 1'b1;
    end else begin
        exp_x_230_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_231_ce0 = 1'b1;
    end else begin
        exp_x_231_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_232_ce0 = 1'b1;
    end else begin
        exp_x_232_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_233_ce0 = 1'b1;
    end else begin
        exp_x_233_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_234_ce0 = 1'b1;
    end else begin
        exp_x_234_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_235_ce0 = 1'b1;
    end else begin
        exp_x_235_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_236_ce0 = 1'b1;
    end else begin
        exp_x_236_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_237_ce0 = 1'b1;
    end else begin
        exp_x_237_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_238_ce0 = 1'b1;
    end else begin
        exp_x_238_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_239_ce0 = 1'b1;
    end else begin
        exp_x_239_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_240_ce0 = 1'b1;
    end else begin
        exp_x_240_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_241_ce0 = 1'b1;
    end else begin
        exp_x_241_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_242_ce0 = 1'b1;
    end else begin
        exp_x_242_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_243_ce0 = 1'b1;
    end else begin
        exp_x_243_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_244_ce0 = 1'b1;
    end else begin
        exp_x_244_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_245_ce0 = 1'b1;
    end else begin
        exp_x_245_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_246_ce0 = 1'b1;
    end else begin
        exp_x_246_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_247_ce0 = 1'b1;
    end else begin
        exp_x_247_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_248_ce0 = 1'b1;
    end else begin
        exp_x_248_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_249_ce0 = 1'b1;
    end else begin
        exp_x_249_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_250_ce0 = 1'b1;
    end else begin
        exp_x_250_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_251_ce0 = 1'b1;
    end else begin
        exp_x_251_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_252_ce0 = 1'b1;
    end else begin
        exp_x_252_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_253_ce0 = 1'b1;
    end else begin
        exp_x_253_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_254_ce0 = 1'b1;
    end else begin
        exp_x_254_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_255_ce0 = 1'b1;
    end else begin
        exp_x_255_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_32_ce0 = 1'b1;
    end else begin
        exp_x_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_33_ce0 = 1'b1;
    end else begin
        exp_x_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_34_ce0 = 1'b1;
    end else begin
        exp_x_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_35_ce0 = 1'b1;
    end else begin
        exp_x_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_36_ce0 = 1'b1;
    end else begin
        exp_x_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_37_ce0 = 1'b1;
    end else begin
        exp_x_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_38_ce0 = 1'b1;
    end else begin
        exp_x_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_39_ce0 = 1'b1;
    end else begin
        exp_x_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_40_ce0 = 1'b1;
    end else begin
        exp_x_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_41_ce0 = 1'b1;
    end else begin
        exp_x_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_42_ce0 = 1'b1;
    end else begin
        exp_x_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_43_ce0 = 1'b1;
    end else begin
        exp_x_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_44_ce0 = 1'b1;
    end else begin
        exp_x_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_45_ce0 = 1'b1;
    end else begin
        exp_x_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_46_ce0 = 1'b1;
    end else begin
        exp_x_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_47_ce0 = 1'b1;
    end else begin
        exp_x_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_48_ce0 = 1'b1;
    end else begin
        exp_x_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_49_ce0 = 1'b1;
    end else begin
        exp_x_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_50_ce0 = 1'b1;
    end else begin
        exp_x_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_51_ce0 = 1'b1;
    end else begin
        exp_x_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_52_ce0 = 1'b1;
    end else begin
        exp_x_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_53_ce0 = 1'b1;
    end else begin
        exp_x_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_54_ce0 = 1'b1;
    end else begin
        exp_x_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_55_ce0 = 1'b1;
    end else begin
        exp_x_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_56_ce0 = 1'b1;
    end else begin
        exp_x_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_57_ce0 = 1'b1;
    end else begin
        exp_x_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_58_ce0 = 1'b1;
    end else begin
        exp_x_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_59_ce0 = 1'b1;
    end else begin
        exp_x_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_60_ce0 = 1'b1;
    end else begin
        exp_x_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_61_ce0 = 1'b1;
    end else begin
        exp_x_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_62_ce0 = 1'b1;
    end else begin
        exp_x_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_63_ce0 = 1'b1;
    end else begin
        exp_x_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_96_ce0 = 1'b1;
    end else begin
        exp_x_96_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_97_ce0 = 1'b1;
    end else begin
        exp_x_97_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_98_ce0 = 1'b1;
    end else begin
        exp_x_98_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_99_ce0 = 1'b1;
    end else begin
        exp_x_99_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 = zext_ln1305_fu_3581_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 = tmp_116_round_float32_to_bf16_ieee_fu_5239_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 = zext_ln1305_fu_3581_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 = tmp_114_round_float32_to_bf16_ieee_fu_5235_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 = zext_ln1305_fu_3581_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 = tmp_112_round_float32_to_bf16_ieee_fu_5231_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 = zext_ln1305_fu_3581_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 = tmp_110_round_float32_to_bf16_ieee_fu_5227_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 = zext_ln1305_fu_3581_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 = tmp_108_round_float32_to_bf16_ieee_fu_5223_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 = zext_ln1305_fu_3581_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 = tmp_106_round_float32_to_bf16_ieee_fu_5219_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 = zext_ln1305_fu_3581_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 = tmp_104_round_float32_to_bf16_ieee_fu_5215_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 = zext_ln1305_fu_3581_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 = tmp_102_round_float32_to_bf16_ieee_fu_5211_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 = zext_ln1305_fu_3581_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 = tmp_100_round_float32_to_bf16_ieee_fu_5207_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = zext_ln1305_fu_3581_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 = tmp_118_round_float32_to_bf16_ieee_fu_5243_p_dout0;

assign add_ln1296_fu_2954_p2 = (ap_sig_allocacmp_i + 10'd32);

assign add_ln1305_fu_3576_p2 = (zext_ln1303_1_fu_3573_p1 + select_ln1190);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign exp_x_100_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_101_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_102_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_103_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_104_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_105_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_106_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_107_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_108_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_109_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_110_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_111_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_112_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_113_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_114_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_115_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_116_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_117_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_118_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_119_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_120_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_121_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_122_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_123_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_124_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_125_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_126_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_127_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_160_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_161_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_162_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_163_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_164_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_165_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_166_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_167_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_168_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_169_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_170_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_171_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_172_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_173_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_174_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_175_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_176_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_177_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_178_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_179_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_180_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_181_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_182_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_183_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_184_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_185_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_186_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_187_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_188_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_189_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_190_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_191_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_224_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_225_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_226_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_227_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_228_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_229_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_230_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_231_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_232_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_233_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_234_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_235_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_236_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_237_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_238_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_239_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_240_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_241_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_242_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_243_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_244_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_245_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_246_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_247_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_248_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_249_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_250_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_251_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_252_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_253_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_254_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_255_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_32_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_33_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_34_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_35_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_36_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_37_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_38_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_39_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_40_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_41_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_42_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_43_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_44_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_45_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_46_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_47_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_48_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_49_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_50_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_51_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_52_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_53_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_54_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_55_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_56_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_57_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_58_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_59_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_60_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_61_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_62_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_63_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_96_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_97_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_98_address0 = zext_ln1303_fu_2822_p1;

assign exp_x_99_address0 = zext_ln1303_fu_2822_p1;

assign grp_fu_5079_p_ce = 1'b1;

assign grp_fu_5079_p_din0 = tmp_s_reg_4350;

assign grp_fu_5079_p_din1 = sum_63;

assign grp_fu_5083_p_ce = 1'b1;

assign grp_fu_5083_p_din0 = tmp_32_reg_4355;

assign grp_fu_5083_p_din1 = sum_63;

assign grp_fu_5087_p_ce = 1'b1;

assign grp_fu_5087_p_din0 = tmp_34_reg_4360;

assign grp_fu_5087_p_din1 = sum_63;

assign grp_fu_5091_p_ce = 1'b1;

assign grp_fu_5091_p_din0 = tmp_36_reg_4365;

assign grp_fu_5091_p_din1 = sum_63;

assign grp_fu_5095_p_ce = 1'b1;

assign grp_fu_5095_p_din0 = tmp_38_reg_4370;

assign grp_fu_5095_p_din1 = sum_63;

assign grp_fu_5099_p_ce = 1'b1;

assign grp_fu_5099_p_din0 = tmp_40_reg_4375;

assign grp_fu_5099_p_din1 = sum_63;

assign grp_fu_5103_p_ce = 1'b1;

assign grp_fu_5103_p_din0 = tmp_42_reg_4380;

assign grp_fu_5103_p_din1 = sum_63;

assign grp_fu_5107_p_ce = 1'b1;

assign grp_fu_5107_p_din0 = tmp_44_reg_4385;

assign grp_fu_5107_p_din1 = sum_63;

assign grp_fu_5111_p_ce = 1'b1;

assign grp_fu_5111_p_din0 = tmp_46_reg_4390;

assign grp_fu_5111_p_din1 = sum_63;

assign grp_fu_5115_p_ce = 1'b1;

assign grp_fu_5115_p_din0 = tmp_48_reg_4395;

assign grp_fu_5115_p_din1 = sum_63;

assign grp_fu_5119_p_ce = 1'b1;

assign grp_fu_5119_p_din0 = tmp_50_reg_4400;

assign grp_fu_5119_p_din1 = sum_63;

assign grp_fu_5123_p_ce = 1'b1;

assign grp_fu_5123_p_din0 = tmp_52_reg_4405;

assign grp_fu_5123_p_din1 = sum_63;

assign grp_fu_5127_p_ce = 1'b1;

assign grp_fu_5127_p_din0 = tmp_54_reg_4410;

assign grp_fu_5127_p_din1 = sum_63;

assign grp_fu_5131_p_ce = 1'b1;

assign grp_fu_5131_p_din0 = tmp_56_reg_4415;

assign grp_fu_5131_p_din1 = sum_63;

assign grp_fu_5135_p_ce = 1'b1;

assign grp_fu_5135_p_din0 = tmp_58_reg_4420;

assign grp_fu_5135_p_din1 = sum_63;

assign grp_fu_5139_p_ce = 1'b1;

assign grp_fu_5139_p_din0 = tmp_60_reg_4425;

assign grp_fu_5139_p_din1 = sum_63;

assign grp_fu_5143_p_ce = 1'b1;

assign grp_fu_5143_p_din0 = tmp_62_reg_4430;

assign grp_fu_5143_p_din1 = sum_63;

assign grp_fu_5147_p_ce = 1'b1;

assign grp_fu_5147_p_din0 = tmp_64_reg_4435;

assign grp_fu_5147_p_din1 = sum_63;

assign grp_fu_5151_p_ce = 1'b1;

assign grp_fu_5151_p_din0 = tmp_66_reg_4440;

assign grp_fu_5151_p_din1 = sum_63;

assign grp_fu_5155_p_ce = 1'b1;

assign grp_fu_5155_p_din0 = tmp_68_reg_4445;

assign grp_fu_5155_p_din1 = sum_63;

assign grp_fu_5159_p_ce = 1'b1;

assign grp_fu_5159_p_din0 = tmp_70_reg_4450;

assign grp_fu_5159_p_din1 = sum_63;

assign grp_fu_5163_p_ce = 1'b1;

assign grp_fu_5163_p_din0 = tmp_72_reg_4455;

assign grp_fu_5163_p_din1 = sum_63;

assign grp_fu_5167_p_ce = 1'b1;

assign grp_fu_5167_p_din0 = tmp_74_reg_4460;

assign grp_fu_5167_p_din1 = sum_63;

assign grp_fu_5171_p_ce = 1'b1;

assign grp_fu_5171_p_din0 = tmp_76_reg_4465;

assign grp_fu_5171_p_din1 = sum_63;

assign grp_fu_5175_p_ce = 1'b1;

assign grp_fu_5175_p_din0 = tmp_78_reg_4470;

assign grp_fu_5175_p_din1 = sum_63;

assign grp_fu_5179_p_ce = 1'b1;

assign grp_fu_5179_p_din0 = tmp_80_reg_4475;

assign grp_fu_5179_p_din1 = sum_63;

assign grp_fu_5183_p_ce = 1'b1;

assign grp_fu_5183_p_din0 = tmp_82_reg_4480;

assign grp_fu_5183_p_din1 = sum_63;

assign grp_fu_5187_p_ce = 1'b1;

assign grp_fu_5187_p_din0 = tmp_84_reg_4485;

assign grp_fu_5187_p_din1 = sum_63;

assign grp_fu_5191_p_ce = 1'b1;

assign grp_fu_5191_p_din0 = tmp_86_reg_4490;

assign grp_fu_5191_p_din1 = sum_63;

assign grp_fu_5195_p_ce = 1'b1;

assign grp_fu_5195_p_din0 = tmp_88_reg_4495;

assign grp_fu_5195_p_din1 = sum_63;

assign grp_fu_5199_p_ce = 1'b1;

assign grp_fu_5199_p_din0 = tmp_90_reg_4500;

assign grp_fu_5199_p_din1 = sum_63;

assign grp_fu_5203_p_ce = 1'b1;

assign grp_fu_5203_p_din0 = tmp_92_reg_4505;

assign grp_fu_5203_p_din1 = sum_63;

assign icmp_ln1296_fu_2806_p2 = ((ap_sig_allocacmp_i < 10'd768) ? 1'b1 : 1'b0);

assign lshr_ln1303_1_fu_2812_p4 = {{ap_sig_allocacmp_i[9:5]}};

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 = tmp_120_round_float32_to_bf16_ieee_fu_5247_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 = tmp_122_round_float32_to_bf16_ieee_fu_5251_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 = tmp_124_round_float32_to_bf16_ieee_fu_5255_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 = tmp_126_round_float32_to_bf16_ieee_fu_5259_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 = tmp_128_round_float32_to_bf16_ieee_fu_5263_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 = tmp_130_round_float32_to_bf16_ieee_fu_5267_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 = tmp_132_round_float32_to_bf16_ieee_fu_5271_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 = tmp_134_round_float32_to_bf16_ieee_fu_5275_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 = tmp_136_round_float32_to_bf16_ieee_fu_5279_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 = tmp_138_round_float32_to_bf16_ieee_fu_5283_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 = tmp_140_round_float32_to_bf16_ieee_fu_5287_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 = tmp_142_round_float32_to_bf16_ieee_fu_5291_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 = tmp_144_round_float32_to_bf16_ieee_fu_5295_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 = tmp_146_round_float32_to_bf16_ieee_fu_5299_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 = tmp_148_round_float32_to_bf16_ieee_fu_5303_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 = tmp_150_round_float32_to_bf16_ieee_fu_5307_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 = tmp_152_round_float32_to_bf16_ieee_fu_5311_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 = tmp_154_round_float32_to_bf16_ieee_fu_5315_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 = tmp_156_round_float32_to_bf16_ieee_fu_5319_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 = tmp_94_round_float32_to_bf16_ieee_fu_5323_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 = tmp_96_round_float32_to_bf16_ieee_fu_5327_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 = zext_ln1305_fu_3581_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 = tmp_98_round_float32_to_bf16_ieee_fu_5331_p_dout0;

assign tmp_100_round_float32_to_bf16_ieee_fu_5207_p_din1 = y_reg_4510;

assign tmp_102_round_float32_to_bf16_ieee_fu_5211_p_din1 = y_1_reg_4515;

assign tmp_104_round_float32_to_bf16_ieee_fu_5215_p_din1 = y_2_reg_4520;

assign tmp_106_round_float32_to_bf16_ieee_fu_5219_p_din1 = y_3_reg_4525;

assign tmp_108_round_float32_to_bf16_ieee_fu_5223_p_din1 = y_4_reg_4530;

assign tmp_110_round_float32_to_bf16_ieee_fu_5227_p_din1 = y_5_reg_4535;

assign tmp_112_round_float32_to_bf16_ieee_fu_5231_p_din1 = y_6_reg_4540;

assign tmp_114_round_float32_to_bf16_ieee_fu_5235_p_din1 = y_7_reg_4545;

assign tmp_116_round_float32_to_bf16_ieee_fu_5239_p_din1 = y_8_reg_4550;

assign tmp_118_round_float32_to_bf16_ieee_fu_5243_p_din1 = y_9_reg_4555;

assign tmp_120_round_float32_to_bf16_ieee_fu_5247_p_din1 = y_10_reg_4560;

assign tmp_122_round_float32_to_bf16_ieee_fu_5251_p_din1 = y_11_reg_4565;

assign tmp_124_round_float32_to_bf16_ieee_fu_5255_p_din1 = y_12_reg_4570;

assign tmp_126_round_float32_to_bf16_ieee_fu_5259_p_din1 = y_13_reg_4575;

assign tmp_128_round_float32_to_bf16_ieee_fu_5263_p_din1 = y_14_reg_4580;

assign tmp_130_round_float32_to_bf16_ieee_fu_5267_p_din1 = y_15_reg_4585;

assign tmp_132_round_float32_to_bf16_ieee_fu_5271_p_din1 = y_16_reg_4590;

assign tmp_134_round_float32_to_bf16_ieee_fu_5275_p_din1 = y_17_reg_4595;

assign tmp_136_round_float32_to_bf16_ieee_fu_5279_p_din1 = y_18_reg_4600;

assign tmp_138_round_float32_to_bf16_ieee_fu_5283_p_din1 = y_19_reg_4605;

assign tmp_140_round_float32_to_bf16_ieee_fu_5287_p_din1 = y_20_reg_4610;

assign tmp_142_round_float32_to_bf16_ieee_fu_5291_p_din1 = y_21_reg_4615;

assign tmp_144_round_float32_to_bf16_ieee_fu_5295_p_din1 = y_22_reg_4620;

assign tmp_146_round_float32_to_bf16_ieee_fu_5299_p_din1 = y_23_reg_4625;

assign tmp_148_round_float32_to_bf16_ieee_fu_5303_p_din1 = y_24_reg_4630;

assign tmp_150_round_float32_to_bf16_ieee_fu_5307_p_din1 = y_25_reg_4635;

assign tmp_152_round_float32_to_bf16_ieee_fu_5311_p_din1 = y_26_reg_4640;

assign tmp_154_round_float32_to_bf16_ieee_fu_5315_p_din1 = y_27_reg_4645;

assign tmp_156_round_float32_to_bf16_ieee_fu_5319_p_din1 = y_28_reg_4650;

assign tmp_94_round_float32_to_bf16_ieee_fu_5323_p_din1 = y_29_reg_4655;

assign tmp_96_round_float32_to_bf16_ieee_fu_5327_p_din1 = y_30_reg_4660;

assign tmp_98_round_float32_to_bf16_ieee_fu_5331_p_din1 = y_31_reg_4665;

assign zext_ln1303_1_fu_3573_p1 = lshr_ln1303_1_reg_3705_pp0_iter10_reg;

assign zext_ln1303_fu_2822_p1 = lshr_ln1303_1_fu_2812_p4;

assign zext_ln1305_fu_3581_p1 = add_ln1305_fu_3576_p2;

endmodule //activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks3
