// Seed: 1012337637
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    output uwire id_4,
    output tri1 id_5,
    output wire id_6,
    input wor id_7,
    output wor id_8
    , id_17,
    input uwire id_9,
    output wire id_10,
    output tri id_11,
    input supply1 id_12,
    input tri id_13,
    output tri0 id_14,
    output tri id_15
);
  assign id_11 = id_7 - id_9;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri id_3,
    input supply0 id_4,
    output tri0 id_5,
    input tri id_6,
    input wire id_7,
    input uwire id_8,
    input supply1 id_9,
    input wire id_10,
    input tri0 id_11,
    output wand id_12,
    input wire id_13,
    input supply0 id_14,
    input wor id_15,
    input supply1 id_16,
    input wire id_17,
    output wire id_18,
    input uwire id_19,
    input wand id_20,
    output tri id_21,
    input tri1 id_22,
    output tri1 id_23,
    input wand id_24,
    output uwire id_25,
    input tri0 id_26,
    output wor id_27,
    input uwire id_28,
    input tri1 id_29,
    output tri0 id_30,
    output supply1 id_31
    , id_39,
    input supply0 id_32,
    input uwire id_33,
    input supply0 id_34,
    input tri0 id_35,
    input tri0 id_36,
    input wand id_37
);
  logic id_40;
  module_0 modCall_1 (
      id_34,
      id_12,
      id_30,
      id_35,
      id_3,
      id_21,
      id_27,
      id_4,
      id_30,
      id_6,
      id_27,
      id_31,
      id_24,
      id_7,
      id_0,
      id_0
  );
endmodule
