
DE1_SD_Card_Audio.elf:     file format elf32-littlenios2
DE1_SD_Card_Audio.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000001b4

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00008fe0 memsz 0x000092a8 flags rwx
    LOAD off    0x0000a000 vaddr 0x00c00000 paddr 0x00c00000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  00c00000  00c00000  0000a000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000074fc  000001b4  000001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000070  000076b0  000076b0  000086b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000018e0  00007720  00007720  00008720  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002c8  00009000  00009000  0000a000  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  0000a000  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000006f0  00000000  00000000  0000a028  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00001027  00000000  00000000  0000a718  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000107fb  00000000  00000000  0000b73f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000036e2  00000000  00000000  0001bf3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000a320  00000000  00000000  0001f61c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001210  00000000  00000000  0002993c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000f55  00000000  00000000  0002ab4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001cd6  00000000  00000000  0002baa1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  0002d778  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000070  00000000  00000000  0002d7c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0003014e  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  00030151  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0003015d  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0003015e  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   0000000b  00000000  00000000  0003015f  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    0000000b  00000000  00000000  0003016a  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   0000000b  00000000  00000000  00030175  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 00000008  00000000  00000000  00030180  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 0000002a  00000000  00000000  00030188  2**0
                  CONTENTS, READONLY
 26 .jdi          00005daf  00000000  00000000  000301b2  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00c00000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
000001b4 l    d  .text	00000000 .text
000076b0 l    d  .rodata	00000000 .rodata
00007720 l    d  .rwdata	00000000 .rwdata
00009000 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
000001f8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_led.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00007720 l     O .rwdata	000000d8 cfi_flash_0
000077f8 l     O .rwdata	000000c4 epcs_controller
000078bc l     O .rwdata	00001060 jtag_uart_0
0000891c l     O .rwdata	000000c4 uart_0
0000126c l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00001340 l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00002130 l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_epcs_flash_controller.c
00003040 l     F .text	000001ec alt_epcs_flash_query
00003008 l     F .text	00000038 alt_flash_device_register
0000322c l     F .text	00000108 alt_epcs_flash_memcmp
000036b8 l     F .text	00000094 alt_epcs_test_address
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00003af0 l     F .text	00000228 altera_avalon_jtag_uart_irq
00003d18 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00004394 l     F .text	00000070 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00004654 l     F .text	0000009c altera_avalon_uart_irq
000046f0 l     F .text	000000e0 altera_avalon_uart_rxirq
000047d0 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00004bbc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00004de4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 epcs_commands.c
00004f20 l     F .text	00000038 epcs_await_wip_released
00004f58 l     F .text	00000038 epcs_test_wip
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
00005640 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev.c
00005718 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
000057f8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00005cbc l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00005df8 l     F .text	000000dc alt_file_locked
0000605c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00006684 l     F .text	000000bc alt_write_word_amd
00006560 l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00006938 l     F .text	0000018c alt_unlock_block_intel
00006ac4 l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00008b88 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
0000734c l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 lib2-divmod.c
00007500 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 alt_exit.c
0000764c l     F .text	00000040 alt_sim_halt
000035b4 g     F .text	00000090 alt_epcs_flash_get_info
00001108 g     F .text	0000006c alt_main
00001bf0 g     F .text	00000048 alt_read_query_entry_32bit
00009038 g     O .bss	00000100 alt_irq
00001378 g     F .text	000002c0 alt_flash_cfi_write
00008fc4 g     O .rwdata	00000005 acmd51
00000000  w      *UND*	00000000 __errno
00004ea4 g     F .text	0000007c epcs_sector_erase
00001d7c g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
00c00000 g     F .entry	00000000 __reset
000002b4 g     F .text	000004a8 SD_card_init
00001894 g     F .text	000002d8 alt_flash_program_block
00009020 g     O .bss	00000004 errno
00000878 g     F .text	00000144 SD_read_lba
0000900c g     O .bss	00000004 alt_argv
00010f88 g       *ABS*	00000000 _gp
00001174 g     F .text	00000030 usleep
01101800 g       *ABS*	00000000 __alt_mem_epcs_controller
00008a08 g     O .rwdata	00000180 alt_fd_list
00009024 g     O .bss	00000014 response_buffer
00005094 g     F .text	00000064 epcs_write_status_register
00006dd8 g     F .text	00000094 alt_find_dev
00007104 g     F .text	000000a0 memcpy
00005d80 g     F .text	00000078 alt_io_redirect
000076b0 g       *ABS*	00000000 __DTOR_END__
0000374c g     F .text	00000110 alt_epcs_flash_write_block
000009bc g     F .text	0000027c response_R
00008fb5 g     O .rwdata	00000005 cmd12
0000025c g     F .text	00000058 Ncc
00003f30 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
0000763c g     F .text	00000008 __udivsi3
00006740 g     F .text	00000084 alt_program_intel
000056a0 g     F .text	00000078 alt_dcache_flush
00008fdc g     O .rwdata	00000004 alt_max_fd
00001b6c g     F .text	00000040 alt_read_query_entry_8bit
00008fa6 g     O .rwdata	00000005 cmd16
000067c4 g     F .text	00000174 alt_erase_block_intel
0000075c g     F .text	000000e0 SD_Start_Multi_Read
00003644 g     F .text	00000074 alt_epcs_flash_erase_block
0000083c g     F .text	0000003c SD_Stop
00008ffc g     O .rwdata	00000004 _global_impure_ptr
000092c8 g       *ABS*	00000000 __bss_end
00005bc4 g     F .text	000000f8 alt_iic_isr_register
000061b4 g     F .text	0000010c alt_tick
00008f8d g     O .rwdata	00000005 cmd55
0000458c g     F .text	000000c8 altera_avalon_uart_init
00008f88 g     O .rwdata	00000005 cmd0
00005b7c g     F .text	00000048 alt_ic_irq_enabled
0000611c g     F .text	00000098 alt_alarm_stop
00008fbf g     O .rwdata	00000005 acmd41
00009014 g     O .bss	00000004 alt_irq_active
000000ec g     F .exceptions	000000c8 alt_irq_handler
000089e0 g     O .rwdata	00000028 alt_dev_null
00002084 g     F .text	000000ac alt_set_flash_algorithm_func
00001c38 g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
00008fd4 g     O .rwdata	00000008 alt_dev_list
00002ed8 g     F .text	000000dc alt_check_primary_table
00007644 g     F .text	00000008 __umodsi3
000016c8 g     F .text	00000068 alt_flash_cfi_read
00001e0c g     F .text	00000034 alt_write_native_8bit
000051d0 g     F .text	0000006c epcs_read_electronic_signature
000092c8 g       *ABS*	00000000 end
00001c74 g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
00008fa1 g     O .rwdata	00000005 cmd9
00004c1c g     F .text	000001c8 altera_avalon_uart_write
000021ac g     F .text	00000580 alt_read_cfi_table
00003a30 g     F .text	000000c0 altera_avalon_jtag_uart_init
000076ac g       *ABS*	00000000 __CTOR_LIST__
00800000 g       *ABS*	00000000 __alt_stack_pointer
00004404 g     F .text	00000090 alt_avalon_timer_sc_init
000044ec g     F .text	00000058 altera_avalon_uart_write_fd
00004544 g     F .text	00000048 altera_avalon_uart_close_fd
00004154 g     F .text	00000240 altera_avalon_jtag_uart_write
000012a4 g     F .text	0000009c alt_flash_cfi_init
00c00000 g       *ABS*	00000000 __alt_mem_cfi_flash_0
00007350 g     F .text	000001b0 __call_exitprocs
000001b4 g     F .text	00000048 _start
00009018 g     O .bss	00000004 _alt_tick_rate
00006ba0 g     F .text	00000238 alt_avalon_spi_command
0000901c g     O .bss	00000004 _alt_nticks
000011d8 g     F .text	00000094 alt_sys_init
00007218 g     F .text	00000134 __register_exitproc
00001bac g     F .text	00000044 alt_read_query_entry_16bit
00008fab g     O .rwdata	00000005 cmd17
00003dc8 g     F .text	00000074 altera_avalon_jtag_uart_close
00001ea4 g     F .text	000001e0 alt_set_flash_width_func
00004e44 g     F .text	00000060 epcs_read_status_register
000038e8 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
00006f8c g     F .text	000000b8 alt_get_fd
000053f8 g     F .text	0000014c alt_busy_sleep
00006348 g     F .text	00000218 alt_erase_block_amd
0000523c g     F .text	00000068 epcs_read_device_id
00007090 g     F .text	00000074 memcmp
00003998 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
000092c8 g       *ABS*	00000000 __alt_stack_base
000039e0 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
0000272c g     F .text	000007ac alt_read_cfi_width
00006e6c g     F .text	00000120 alt_find_file
00005744 g     F .text	000000b4 alt_dev_llist_insert
00008fe4 g     O .rwdata	00000008 alt_flash_dev_list
00009000 g     O .bss	00000005 cmd_buffer
00001d38 g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
00009005 g     O .bss	00000001 read_status
00008fb0 g     O .rwdata	00000005 cmd18
00009000 g       *ABS*	00000000 __bss_start
00008fba g     O .rwdata	00000005 acmd6
00001070 g     F .text	00000098 memset
00008f92 g     O .rwdata	00000005 cmd2
00000e04 g     F .text	0000026c main
00009010 g     O .bss	00000004 alt_envp
00003940 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
00009138 g     O .bss	00000190 _atexit0
00008fe0 g     O .rwdata	00000004 alt_errno
00001dc4 g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
00001730 g     F .text	00000164 alt_write_value_to_flash
00001e40 g     F .text	00000034 alt_write_native_16bit
0000757c g     F .text	00000060 __divsi3
000076b0 g       *ABS*	00000000 __CTOR_END__
00003334 g     F .text	00000280 alt_epcs_flash_write
000076b0 g       *ABS*	00000000 __DTOR_LIST__
000011a4 g     F .text	00000034 alt_irq_init
000060bc g     F .text	00000060 alt_release_fd
00008f97 g     O .rwdata	00000005 cmd3
00007044 g     F .text	00000014 atexit
00008ff8 g     O .rwdata	00000004 _impure_ptr
00009008 g     O .bss	00000004 alt_argc
000058bc g     F .text	00000064 _do_dtors
00000000 g       *ABS*	00000000 __alt_mem_sdram_0
00000020 g       .exceptions	00000000 alt_irq_entry
00008fcc g     O .rwdata	00000008 alt_fs_list
00001cf0 g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
00000c38 g     F .text	000001cc send_cmd
00004f90 g     F .text	000000b4 epcs_read_buffer
00002fb4 g     F .text	00000054 alt_epcs_flash_init
000059f0 g     F .text	00000050 alt_ic_isr_register
00009000 g       *ABS*	00000000 _edata
00004494 g     F .text	00000058 altera_avalon_uart_read_fd
000092c8 g       *ABS*	00000000 _end
00005920 g     F .text	0000007c alt_flash_open_dev
00003e3c g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
00005adc g     F .text	000000a0 alt_ic_irq_disable
00009006 g     O .bss	00000002 RCA
000062c0 g     F .text	00000020 altera_nios2_qsys_irq_init
00007058 g     F .text	00000038 exit
0000599c g     F .text	00000054 alt_flash_close_dev
000075dc g     F .text	00000060 __modsi3
00800000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
00008f9c g     O .rwdata	00000005 cmd7
0000492c g     F .text	00000060 altera_avalon_uart_close
0000768c g     F .text	00000020 _exit
000052a4 g     F .text	00000154 alt_alarm_start
00001e74 g     F .text	00000030 alt_write_native_32bit
000071a4 g     F .text	00000074 strlen
00005044 g     F .text	00000050 epcs_write_enable
00005ed4 g     F .text	00000188 open
01080000 g       *ABS*	00000000 __alt_mem_sram_16bit_512k_0
00001638 g     F .text	00000090 alt_flash_cfi_get_info
00008fec g     O .rwdata	00000004 alt_priority_mask
00005a40 g     F .text	0000009c alt_ic_irq_enable
0000498c g     F .text	00000230 altera_avalon_uart_read
0000385c g     F .text	0000008c alt_epcs_flash_read
00008ff0 g     O .rwdata	00000008 alt_alarm_list
00005858 g     F .text	00000064 _do_ctors
000001fc g     F .text	00000060 Ncr
00005544 g     F .text	000000fc close
000062e0 g     F .text	00000068 alt_program_amd
00000000  w      *UND*	00000000 free
000050f8 g     F .text	000000d8 epcs_write_buffer



Disassembly of section .exceptions:

00000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  44:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defff904 	addi	sp,sp,-28
  f0:	dfc00615 	stw	ra,24(sp)
  f4:	df000515 	stw	fp,20(sp)
  f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  fc:	0005313a 	rdctl	r2,ipending
 100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 10c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 110:	00800044 	movi	r2,1
 114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 118:	e0ffff17 	ldw	r3,-4(fp)
 11c:	e0bffe17 	ldw	r2,-8(fp)
 120:	1884703a 	and	r2,r3,r2
 124:	1005003a 	cmpeq	r2,r2,zero
 128:	1000161e 	bne	r2,zero,184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 12c:	e0bffd17 	ldw	r2,-12(fp)
 130:	00c00074 	movhi	r3,1
 134:	18e40e04 	addi	r3,r3,-28616
 138:	100490fa 	slli	r2,r2,3
 13c:	10c5883a 	add	r2,r2,r3
 140:	11400017 	ldw	r5,0(r2)
 144:	e0bffd17 	ldw	r2,-12(fp)
 148:	00c00074 	movhi	r3,1
 14c:	18e40e04 	addi	r3,r3,-28616
 150:	100490fa 	slli	r2,r2,3
 154:	10c5883a 	add	r2,r2,r3
 158:	10800104 	addi	r2,r2,4
 15c:	11000017 	ldw	r4,0(r2)
 160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 164:	0005313a 	rdctl	r2,ipending
 168:	e0bffb15 	stw	r2,-20(fp)

  return active;
 16c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 174:	e0bfff17 	ldw	r2,-4(fp)
 178:	1004c03a 	cmpne	r2,r2,zero
 17c:	103fe31e 	bne	r2,zero,10c <alt_irq_handler+0x20>
 180:	00000706 	br	1a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 184:	e0bffe17 	ldw	r2,-8(fp)
 188:	1085883a 	add	r2,r2,r2
 18c:	e0bffe15 	stw	r2,-8(fp)
      i++;
 190:	e0bffd17 	ldw	r2,-12(fp)
 194:	10800044 	addi	r2,r2,1
 198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 19c:	003fde06 	br	118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 1a0:	e037883a 	mov	sp,fp
 1a4:	dfc00117 	ldw	ra,4(sp)
 1a8:	df000017 	ldw	fp,0(sp)
 1ac:	dec00204 	addi	sp,sp,8
 1b0:	f800283a 	ret

Disassembly of section .text:

000001b4 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     1b4:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     1b8:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     1bc:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
     1c0:	00bffd16 	blt	zero,r2,1b8 <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     1c4:	06c02034 	movhi	sp,128
    ori sp, sp, %lo(__alt_stack_pointer)
     1c8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     1cc:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
     1d0:	d683e214 	ori	gp,gp,3976
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     1d4:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     1d8:	10a40014 	ori	r2,r2,36864

    movhi r3, %hi(__bss_end)
     1dc:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     1e0:	18e4b214 	ori	r3,r3,37576

    beq r2, r3, 1f
     1e4:	10c00326 	beq	r2,r3,1f4 <_start+0x40>

0:
    stw zero, (r2)
     1e8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     1ec:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     1f0:	10fffd36 	bltu	r2,r3,1e8 <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     1f4:	00011080 	call	1108 <alt_main>

000001f8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     1f8:	003fff06 	br	1f8 <alt_after_alt_main>

000001fc <Ncr>:
const BYTE acmd6[5]  = {0x46,0x00,0x00,0x00,0x02};
const BYTE acmd41[5] = {0x69,0x0f,0xf0,0x00,0x00};
const BYTE acmd51[5] = {0x73,0x00,0x00,0x00,0x00};
//-------------------------------------------------------------------------
void Ncr(void)
{
     1fc:	deffff04 	addi	sp,sp,-4
     200:	df000015 	stw	fp,0(sp)
     204:	d839883a 	mov	fp,sp
  SD_CMD_IN;
     208:	00804434 	movhi	r2,272
     20c:	10882504 	addi	r2,r2,8340
     210:	10000035 	stwio	zero,0(r2)
  SD_CLK_LOW;
     214:	00804434 	movhi	r2,272
     218:	10882004 	addi	r2,r2,8320
     21c:	10000035 	stwio	zero,0(r2)
  SD_CLK_HIGH;
     220:	00c04434 	movhi	r3,272
     224:	18c82004 	addi	r3,r3,8320
     228:	00800044 	movi	r2,1
     22c:	18800035 	stwio	r2,0(r3)
  SD_CLK_LOW;
     230:	00804434 	movhi	r2,272
     234:	10882004 	addi	r2,r2,8320
     238:	10000035 	stwio	zero,0(r2)
  SD_CLK_HIGH;
     23c:	00c04434 	movhi	r3,272
     240:	18c82004 	addi	r3,r3,8320
     244:	00800044 	movi	r2,1
     248:	18800035 	stwio	r2,0(r3)
} 
     24c:	e037883a 	mov	sp,fp
     250:	df000017 	ldw	fp,0(sp)
     254:	dec00104 	addi	sp,sp,4
     258:	f800283a 	ret

0000025c <Ncc>:
//-------------------------------------------------------------------------
void Ncc(void)
{
     25c:	defffe04 	addi	sp,sp,-8
     260:	df000115 	stw	fp,4(sp)
     264:	df000104 	addi	fp,sp,4
  int i;
  for(i=0;i<8;i++)
     268:	e03fff15 	stw	zero,-4(fp)
     26c:	00000a06 	br	298 <Ncc+0x3c>
  {
    SD_CLK_LOW;
     270:	00804434 	movhi	r2,272
     274:	10882004 	addi	r2,r2,8320
     278:	10000035 	stwio	zero,0(r2)
    SD_CLK_HIGH;
     27c:	00c04434 	movhi	r3,272
     280:	18c82004 	addi	r3,r3,8320
     284:	00800044 	movi	r2,1
     288:	18800035 	stwio	r2,0(r3)
} 
//-------------------------------------------------------------------------
void Ncc(void)
{
  int i;
  for(i=0;i<8;i++)
     28c:	e0bfff17 	ldw	r2,-4(fp)
     290:	10800044 	addi	r2,r2,1
     294:	e0bfff15 	stw	r2,-4(fp)
     298:	e0bfff17 	ldw	r2,-4(fp)
     29c:	10800210 	cmplti	r2,r2,8
     2a0:	103ff31e 	bne	r2,zero,270 <Ncc+0x14>
  {
    SD_CLK_LOW;
    SD_CLK_HIGH;
  }
}
     2a4:	e037883a 	mov	sp,fp
     2a8:	df000017 	ldw	fp,0(sp)
     2ac:	dec00104 	addi	sp,sp,4
     2b0:	f800283a 	ret

000002b4 <SD_card_init>:
//-------------------------------------------------------------------------
BYTE SD_card_init(void)
{
     2b4:	defffc04 	addi	sp,sp,-16
     2b8:	dfc00315 	stw	ra,12(sp)
     2bc:	df000215 	stw	fp,8(sp)
     2c0:	df000204 	addi	fp,sp,8
    BYTE x,y;
    SD_CMD_OUT;
     2c4:	00c04434 	movhi	r3,272
     2c8:	18c82504 	addi	r3,r3,8340
     2cc:	00800044 	movi	r2,1
     2d0:	18800035 	stwio	r2,0(r3)
    SD_DAT_IN;
     2d4:	00804434 	movhi	r2,272
     2d8:	10882904 	addi	r2,r2,8356
     2dc:	10000035 	stwio	zero,0(r2)
    SD_CLK_HIGH;
     2e0:	00c04434 	movhi	r3,272
     2e4:	18c82004 	addi	r3,r3,8320
     2e8:	00800044 	movi	r2,1
     2ec:	18800035 	stwio	r2,0(r3)
    SD_CMD_HIGH;
     2f0:	00c04434 	movhi	r3,272
     2f4:	18c82404 	addi	r3,r3,8336
     2f8:	00800044 	movi	r2,1
     2fc:	18800035 	stwio	r2,0(r3)
    SD_DAT_LOW;
     300:	00804434 	movhi	r2,272
     304:	10882804 	addi	r2,r2,8352
     308:	10000035 	stwio	zero,0(r2)
    read_status=0;
     30c:	d0201f45 	stb	zero,-32643(gp)
    for(x=0;x<40;x++)
     310:	e03ffe45 	stb	zero,-7(fp)
     314:	00000406 	br	328 <SD_card_init+0x74>
    Ncr();
     318:	00001fc0 	call	1fc <Ncr>
    SD_DAT_IN;
    SD_CLK_HIGH;
    SD_CMD_HIGH;
    SD_DAT_LOW;
    read_status=0;
    for(x=0;x<40;x++)
     31c:	e0bffe43 	ldbu	r2,-7(fp)
     320:	10800044 	addi	r2,r2,1
     324:	e0bffe45 	stb	r2,-7(fp)
     328:	e0bffe43 	ldbu	r2,-7(fp)
     32c:	10800a30 	cmpltui	r2,r2,40
     330:	103ff91e 	bne	r2,zero,318 <SD_card_init+0x64>
    Ncr();
    for(x=0;x<5;x++)
     334:	e03ffe45 	stb	zero,-7(fp)
     338:	00000b06 	br	368 <SD_card_init+0xb4>
    cmd_buffer[x]=cmd0[x];
     33c:	e13ffe43 	ldbu	r4,-7(fp)
     340:	e0fffe43 	ldbu	r3,-7(fp)
     344:	d0a00004 	addi	r2,gp,-32768
     348:	1885883a 	add	r2,r3,r2
     34c:	10c00003 	ldbu	r3,0(r2)
     350:	d0a01e04 	addi	r2,gp,-32648
     354:	2085883a 	add	r2,r4,r2
     358:	10c00005 	stb	r3,0(r2)
    SD_CMD_HIGH;
    SD_DAT_LOW;
    read_status=0;
    for(x=0;x<40;x++)
    Ncr();
    for(x=0;x<5;x++)
     35c:	e0bffe43 	ldbu	r2,-7(fp)
     360:	10800044 	addi	r2,r2,1
     364:	e0bffe45 	stb	r2,-7(fp)
     368:	e0bffe43 	ldbu	r2,-7(fp)
     36c:	10800170 	cmpltui	r2,r2,5
     370:	103ff21e 	bne	r2,zero,33c <SD_card_init+0x88>
    cmd_buffer[x]=cmd0[x];
    y = send_cmd(cmd_buffer);
     374:	d1201e04 	addi	r4,gp,-32648
     378:	0000c380 	call	c38 <send_cmd>
     37c:	e0bffe05 	stb	r2,-8(fp)
    do
    {
      for(x=0;x<40;x++);
     380:	e03ffe45 	stb	zero,-7(fp)
     384:	00000306 	br	394 <SD_card_init+0xe0>
     388:	e0bffe43 	ldbu	r2,-7(fp)
     38c:	10800044 	addi	r2,r2,1
     390:	e0bffe45 	stb	r2,-7(fp)
     394:	e0bffe43 	ldbu	r2,-7(fp)
     398:	10800a30 	cmpltui	r2,r2,40
     39c:	103ffa1e 	bne	r2,zero,388 <SD_card_init+0xd4>
      Ncc();
     3a0:	000025c0 	call	25c <Ncc>
      for(x=0;x<5;x++)
     3a4:	e03ffe45 	stb	zero,-7(fp)
     3a8:	00000b06 	br	3d8 <SD_card_init+0x124>
      cmd_buffer[x]=cmd55[x];
     3ac:	e13ffe43 	ldbu	r4,-7(fp)
     3b0:	e0fffe43 	ldbu	r3,-7(fp)
     3b4:	d0a00144 	addi	r2,gp,-32763
     3b8:	1885883a 	add	r2,r3,r2
     3bc:	10c00003 	ldbu	r3,0(r2)
     3c0:	d0a01e04 	addi	r2,gp,-32648
     3c4:	2085883a 	add	r2,r4,r2
     3c8:	10c00005 	stb	r3,0(r2)
    y = send_cmd(cmd_buffer);
    do
    {
      for(x=0;x<40;x++);
      Ncc();
      for(x=0;x<5;x++)
     3cc:	e0bffe43 	ldbu	r2,-7(fp)
     3d0:	10800044 	addi	r2,r2,1
     3d4:	e0bffe45 	stb	r2,-7(fp)
     3d8:	e0bffe43 	ldbu	r2,-7(fp)
     3dc:	10800170 	cmpltui	r2,r2,5
     3e0:	103ff21e 	bne	r2,zero,3ac <SD_card_init+0xf8>
      cmd_buffer[x]=cmd55[x];
      y = send_cmd(cmd_buffer);
     3e4:	d1201e04 	addi	r4,gp,-32648
     3e8:	0000c380 	call	c38 <send_cmd>
     3ec:	e0bffe05 	stb	r2,-8(fp)
      Ncr();
     3f0:	00001fc0 	call	1fc <Ncr>
      if(response_R(1)>1) //response too long or crc error
     3f4:	01000044 	movi	r4,1
     3f8:	00009bc0 	call	9bc <response_R>
     3fc:	10803fcc 	andi	r2,r2,255
     400:	108000b0 	cmpltui	r2,r2,2
     404:	1000031e 	bne	r2,zero,414 <SD_card_init+0x160>
      return 1;
     408:	00800044 	movi	r2,1
     40c:	e0bfff15 	stw	r2,-4(fp)
     410:	0000cc06 	br	744 <SD_card_init+0x490>
      Ncc();
     414:	000025c0 	call	25c <Ncc>
      for(x=0;x<5;x++)
     418:	e03ffe45 	stb	zero,-7(fp)
     41c:	00000b06 	br	44c <SD_card_init+0x198>
      cmd_buffer[x]=acmd41[x];
     420:	e13ffe43 	ldbu	r4,-7(fp)
     424:	e0fffe43 	ldbu	r3,-7(fp)
     428:	d0a00dc4 	addi	r2,gp,-32713
     42c:	1885883a 	add	r2,r3,r2
     430:	10c00003 	ldbu	r3,0(r2)
     434:	d0a01e04 	addi	r2,gp,-32648
     438:	2085883a 	add	r2,r4,r2
     43c:	10c00005 	stb	r3,0(r2)
      y = send_cmd(cmd_buffer);
      Ncr();
      if(response_R(1)>1) //response too long or crc error
      return 1;
      Ncc();
      for(x=0;x<5;x++)
     440:	e0bffe43 	ldbu	r2,-7(fp)
     444:	10800044 	addi	r2,r2,1
     448:	e0bffe45 	stb	r2,-7(fp)
     44c:	e0bffe43 	ldbu	r2,-7(fp)
     450:	10800170 	cmpltui	r2,r2,5
     454:	103ff21e 	bne	r2,zero,420 <SD_card_init+0x16c>
      cmd_buffer[x]=acmd41[x];
      y = send_cmd(cmd_buffer);
     458:	d1201e04 	addi	r4,gp,-32648
     45c:	0000c380 	call	c38 <send_cmd>
     460:	e0bffe05 	stb	r2,-8(fp)
      Ncr();      
     464:	00001fc0 	call	1fc <Ncr>
    } while(response_R(3)==1);
     468:	010000c4 	movi	r4,3
     46c:	00009bc0 	call	9bc <response_R>
     470:	10803fcc 	andi	r2,r2,255
     474:	10800060 	cmpeqi	r2,r2,1
     478:	103fc11e 	bne	r2,zero,380 <SD_card_init+0xcc>
    Ncc();
     47c:	000025c0 	call	25c <Ncc>
    for(x=0;x<5;x++)
     480:	e03ffe45 	stb	zero,-7(fp)
     484:	00000b06 	br	4b4 <SD_card_init+0x200>
    cmd_buffer[x]=cmd2[x];
     488:	e13ffe43 	ldbu	r4,-7(fp)
     48c:	e0fffe43 	ldbu	r3,-7(fp)
     490:	d0a00284 	addi	r2,gp,-32758
     494:	1885883a 	add	r2,r3,r2
     498:	10c00003 	ldbu	r3,0(r2)
     49c:	d0a01e04 	addi	r2,gp,-32648
     4a0:	2085883a 	add	r2,r4,r2
     4a4:	10c00005 	stb	r3,0(r2)
      cmd_buffer[x]=acmd41[x];
      y = send_cmd(cmd_buffer);
      Ncr();      
    } while(response_R(3)==1);
    Ncc();
    for(x=0;x<5;x++)
     4a8:	e0bffe43 	ldbu	r2,-7(fp)
     4ac:	10800044 	addi	r2,r2,1
     4b0:	e0bffe45 	stb	r2,-7(fp)
     4b4:	e0bffe43 	ldbu	r2,-7(fp)
     4b8:	10800170 	cmpltui	r2,r2,5
     4bc:	103ff21e 	bne	r2,zero,488 <SD_card_init+0x1d4>
    cmd_buffer[x]=cmd2[x];
    y = send_cmd(cmd_buffer);
     4c0:	d1201e04 	addi	r4,gp,-32648
     4c4:	0000c380 	call	c38 <send_cmd>
     4c8:	e0bffe05 	stb	r2,-8(fp)
    Ncr();
     4cc:	00001fc0 	call	1fc <Ncr>
    if(response_R(2)>1)
     4d0:	01000084 	movi	r4,2
     4d4:	00009bc0 	call	9bc <response_R>
     4d8:	10803fcc 	andi	r2,r2,255
     4dc:	108000b0 	cmpltui	r2,r2,2
     4e0:	1000031e 	bne	r2,zero,4f0 <SD_card_init+0x23c>
    return 1;
     4e4:	00800044 	movi	r2,1
     4e8:	e0bfff15 	stw	r2,-4(fp)
     4ec:	00009506 	br	744 <SD_card_init+0x490>
    Ncc();
     4f0:	000025c0 	call	25c <Ncc>
    for(x=0;x<5;x++)
     4f4:	e03ffe45 	stb	zero,-7(fp)
     4f8:	00000b06 	br	528 <SD_card_init+0x274>
    cmd_buffer[x]=cmd3[x];
     4fc:	e13ffe43 	ldbu	r4,-7(fp)
     500:	e0fffe43 	ldbu	r3,-7(fp)
     504:	d0a003c4 	addi	r2,gp,-32753
     508:	1885883a 	add	r2,r3,r2
     50c:	10c00003 	ldbu	r3,0(r2)
     510:	d0a01e04 	addi	r2,gp,-32648
     514:	2085883a 	add	r2,r4,r2
     518:	10c00005 	stb	r3,0(r2)
    y = send_cmd(cmd_buffer);
    Ncr();
    if(response_R(2)>1)
    return 1;
    Ncc();
    for(x=0;x<5;x++)
     51c:	e0bffe43 	ldbu	r2,-7(fp)
     520:	10800044 	addi	r2,r2,1
     524:	e0bffe45 	stb	r2,-7(fp)
     528:	e0bffe43 	ldbu	r2,-7(fp)
     52c:	10800170 	cmpltui	r2,r2,5
     530:	103ff21e 	bne	r2,zero,4fc <SD_card_init+0x248>
    cmd_buffer[x]=cmd3[x];
    y = send_cmd(cmd_buffer);
     534:	d1201e04 	addi	r4,gp,-32648
     538:	0000c380 	call	c38 <send_cmd>
     53c:	e0bffe05 	stb	r2,-8(fp)
    Ncr();
     540:	00001fc0 	call	1fc <Ncr>
    if(response_R(6)>1)
     544:	01000184 	movi	r4,6
     548:	00009bc0 	call	9bc <response_R>
     54c:	10803fcc 	andi	r2,r2,255
     550:	108000b0 	cmpltui	r2,r2,2
     554:	1000031e 	bne	r2,zero,564 <SD_card_init+0x2b0>
    return 1;         
     558:	00800044 	movi	r2,1
     55c:	e0bfff15 	stw	r2,-4(fp)
     560:	00007806 	br	744 <SD_card_init+0x490>
    RCA[0]=response_buffer[1];
     564:	00800074 	movhi	r2,1
     568:	10a40904 	addi	r2,r2,-28636
     56c:	10800043 	ldbu	r2,1(r2)
     570:	d0a01f85 	stb	r2,-32642(gp)
    RCA[1]=response_buffer[2];
     574:	00800074 	movhi	r2,1
     578:	10a40904 	addi	r2,r2,-28636
     57c:	10c00083 	ldbu	r3,2(r2)
     580:	00800074 	movhi	r2,1
     584:	10a401c4 	addi	r2,r2,-28665
     588:	10c00005 	stb	r3,0(r2)
    Ncc();
     58c:	000025c0 	call	25c <Ncc>
    for(x=0;x<5;x++)
     590:	e03ffe45 	stb	zero,-7(fp)
     594:	00000b06 	br	5c4 <SD_card_init+0x310>
    cmd_buffer[x]=cmd9[x];
     598:	e13ffe43 	ldbu	r4,-7(fp)
     59c:	e0fffe43 	ldbu	r3,-7(fp)
     5a0:	d0a00644 	addi	r2,gp,-32743
     5a4:	1885883a 	add	r2,r3,r2
     5a8:	10c00003 	ldbu	r3,0(r2)
     5ac:	d0a01e04 	addi	r2,gp,-32648
     5b0:	2085883a 	add	r2,r4,r2
     5b4:	10c00005 	stb	r3,0(r2)
    if(response_R(6)>1)
    return 1;         
    RCA[0]=response_buffer[1];
    RCA[1]=response_buffer[2];
    Ncc();
    for(x=0;x<5;x++)
     5b8:	e0bffe43 	ldbu	r2,-7(fp)
     5bc:	10800044 	addi	r2,r2,1
     5c0:	e0bffe45 	stb	r2,-7(fp)
     5c4:	e0bffe43 	ldbu	r2,-7(fp)
     5c8:	10800170 	cmpltui	r2,r2,5
     5cc:	103ff21e 	bne	r2,zero,598 <SD_card_init+0x2e4>
    cmd_buffer[x]=cmd9[x];
    cmd_buffer[1] = RCA[0];
     5d0:	d0e01f83 	ldbu	r3,-32642(gp)
     5d4:	00800074 	movhi	r2,1
     5d8:	10a40044 	addi	r2,r2,-28671
     5dc:	10c00005 	stb	r3,0(r2)
    cmd_buffer[2] = RCA[1];  
     5e0:	00800074 	movhi	r2,1
     5e4:	10a401c4 	addi	r2,r2,-28665
     5e8:	10c00003 	ldbu	r3,0(r2)
     5ec:	00800074 	movhi	r2,1
     5f0:	10a40084 	addi	r2,r2,-28670
     5f4:	10c00005 	stb	r3,0(r2)
    y = send_cmd(cmd_buffer);
     5f8:	d1201e04 	addi	r4,gp,-32648
     5fc:	0000c380 	call	c38 <send_cmd>
     600:	e0bffe05 	stb	r2,-8(fp)
    Ncr();
     604:	00001fc0 	call	1fc <Ncr>
    if(response_R(2)>1)
     608:	01000084 	movi	r4,2
     60c:	00009bc0 	call	9bc <response_R>
     610:	10803fcc 	andi	r2,r2,255
     614:	108000b0 	cmpltui	r2,r2,2
     618:	1000031e 	bne	r2,zero,628 <SD_card_init+0x374>
    return 1; 
     61c:	00800044 	movi	r2,1
     620:	e0bfff15 	stw	r2,-4(fp)
     624:	00004706 	br	744 <SD_card_init+0x490>
    Ncc();
     628:	000025c0 	call	25c <Ncc>
    for(x=0;x<5;x++)
     62c:	e03ffe45 	stb	zero,-7(fp)
     630:	00000b06 	br	660 <SD_card_init+0x3ac>
    cmd_buffer[x]=cmd7[x];
     634:	e13ffe43 	ldbu	r4,-7(fp)
     638:	e0fffe43 	ldbu	r3,-7(fp)
     63c:	d0a00504 	addi	r2,gp,-32748
     640:	1885883a 	add	r2,r3,r2
     644:	10c00003 	ldbu	r3,0(r2)
     648:	d0a01e04 	addi	r2,gp,-32648
     64c:	2085883a 	add	r2,r4,r2
     650:	10c00005 	stb	r3,0(r2)
    y = send_cmd(cmd_buffer);
    Ncr();
    if(response_R(2)>1)
    return 1; 
    Ncc();
    for(x=0;x<5;x++)
     654:	e0bffe43 	ldbu	r2,-7(fp)
     658:	10800044 	addi	r2,r2,1
     65c:	e0bffe45 	stb	r2,-7(fp)
     660:	e0bffe43 	ldbu	r2,-7(fp)
     664:	10800170 	cmpltui	r2,r2,5
     668:	103ff21e 	bne	r2,zero,634 <SD_card_init+0x380>
    cmd_buffer[x]=cmd7[x];
    cmd_buffer[1] = RCA[0];
     66c:	d0e01f83 	ldbu	r3,-32642(gp)
     670:	00800074 	movhi	r2,1
     674:	10a40044 	addi	r2,r2,-28671
     678:	10c00005 	stb	r3,0(r2)
    cmd_buffer[2] = RCA[1];
     67c:	00800074 	movhi	r2,1
     680:	10a401c4 	addi	r2,r2,-28665
     684:	10c00003 	ldbu	r3,0(r2)
     688:	00800074 	movhi	r2,1
     68c:	10a40084 	addi	r2,r2,-28670
     690:	10c00005 	stb	r3,0(r2)
    y = send_cmd(cmd_buffer);
     694:	d1201e04 	addi	r4,gp,-32648
     698:	0000c380 	call	c38 <send_cmd>
     69c:	e0bffe05 	stb	r2,-8(fp)
    Ncr();
     6a0:	00001fc0 	call	1fc <Ncr>
    if(response_R(1)>1)
     6a4:	01000044 	movi	r4,1
     6a8:	00009bc0 	call	9bc <response_R>
     6ac:	10803fcc 	andi	r2,r2,255
     6b0:	108000b0 	cmpltui	r2,r2,2
     6b4:	1000031e 	bne	r2,zero,6c4 <SD_card_init+0x410>
    return 1; 
     6b8:	00800044 	movi	r2,1
     6bc:	e0bfff15 	stw	r2,-4(fp)
     6c0:	00002006 	br	744 <SD_card_init+0x490>
    Ncc();
     6c4:	000025c0 	call	25c <Ncc>
    for(x=0;x<5;x++)
     6c8:	e03ffe45 	stb	zero,-7(fp)
     6cc:	00000b06 	br	6fc <SD_card_init+0x448>
    cmd_buffer[x]=cmd16[x];
     6d0:	e13ffe43 	ldbu	r4,-7(fp)
     6d4:	e0fffe43 	ldbu	r3,-7(fp)
     6d8:	d0a00784 	addi	r2,gp,-32738
     6dc:	1885883a 	add	r2,r3,r2
     6e0:	10c00003 	ldbu	r3,0(r2)
     6e4:	d0a01e04 	addi	r2,gp,-32648
     6e8:	2085883a 	add	r2,r4,r2
     6ec:	10c00005 	stb	r3,0(r2)
    y = send_cmd(cmd_buffer);
    Ncr();
    if(response_R(1)>1)
    return 1; 
    Ncc();
    for(x=0;x<5;x++)
     6f0:	e0bffe43 	ldbu	r2,-7(fp)
     6f4:	10800044 	addi	r2,r2,1
     6f8:	e0bffe45 	stb	r2,-7(fp)
     6fc:	e0bffe43 	ldbu	r2,-7(fp)
     700:	10800170 	cmpltui	r2,r2,5
     704:	103ff21e 	bne	r2,zero,6d0 <SD_card_init+0x41c>
    cmd_buffer[x]=cmd16[x];
    y = send_cmd(cmd_buffer);  
     708:	d1201e04 	addi	r4,gp,-32648
     70c:	0000c380 	call	c38 <send_cmd>
     710:	e0bffe05 	stb	r2,-8(fp)
    Ncr();
     714:	00001fc0 	call	1fc <Ncr>
    if(response_R(1)>1)
     718:	01000044 	movi	r4,1
     71c:	00009bc0 	call	9bc <response_R>
     720:	10803fcc 	andi	r2,r2,255
     724:	108000b0 	cmpltui	r2,r2,2
     728:	1000031e 	bne	r2,zero,738 <SD_card_init+0x484>
    return 1;
     72c:	00800044 	movi	r2,1
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	00000306 	br	744 <SD_card_init+0x490>
    read_status =1; //sd card ready
     738:	00800044 	movi	r2,1
     73c:	d0a01f45 	stb	r2,-32643(gp)
    return 0;
     740:	e03fff15 	stw	zero,-4(fp)
     744:	e0bfff17 	ldw	r2,-4(fp)
}
     748:	e037883a 	mov	sp,fp
     74c:	dfc00117 	ldw	ra,4(sp)
     750:	df000017 	ldw	fp,0(sp)
     754:	dec00204 	addi	sp,sp,8
     758:	f800283a 	ret

0000075c <SD_Start_Multi_Read>:
//-------------------------------------------------------------------------

// BYTE -> word
void SD_Start_Multi_Read(UINT32 lba){
     75c:	defffd04 	addi	sp,sp,-12
     760:	dfc00215 	stw	ra,8(sp)
     764:	df000115 	stw	fp,4(sp)
     768:	df000104 	addi	fp,sp,4
     76c:	e13fff15 	stw	r4,-4(fp)

    	lba+=101;
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10801944 	addi	r2,r2,101
     778:	e0bfff15 	stw	r2,-4(fp)

	    {
	      Ncc();
     77c:	000025c0 	call	25c <Ncc>
	      cmd_buffer[0] = cmd18[0];
     780:	d0a00a03 	ldbu	r2,-32728(gp)
     784:	d0a01e05 	stb	r2,-32648(gp)
	      cmd_buffer[1] = (lba>>15)&0xff;
     788:	e0bfff17 	ldw	r2,-4(fp)
     78c:	1004d3fa 	srli	r2,r2,15
     790:	1007883a 	mov	r3,r2
     794:	00800074 	movhi	r2,1
     798:	10a40044 	addi	r2,r2,-28671
     79c:	10c00005 	stb	r3,0(r2)
	      cmd_buffer[2] = (lba>>7)&0xff;
     7a0:	e0bfff17 	ldw	r2,-4(fp)
     7a4:	1004d1fa 	srli	r2,r2,7
     7a8:	1007883a 	mov	r3,r2
     7ac:	00800074 	movhi	r2,1
     7b0:	10a40084 	addi	r2,r2,-28670
     7b4:	10c00005 	stb	r3,0(r2)
	      cmd_buffer[3] = (lba<<1)&0xff;
     7b8:	e0bfff17 	ldw	r2,-4(fp)
     7bc:	1085883a 	add	r2,r2,r2
     7c0:	1007883a 	mov	r3,r2
     7c4:	00800074 	movhi	r2,1
     7c8:	10a400c4 	addi	r2,r2,-28669
     7cc:	10c00005 	stb	r3,0(r2)
	      cmd_buffer[4] = 0;
     7d0:	00800074 	movhi	r2,1
     7d4:	10a40104 	addi	r2,r2,-28668
     7d8:	10000005 	stb	zero,0(r2)
	      lba++;
     7dc:	e0bfff17 	ldw	r2,-4(fp)
     7e0:	10800044 	addi	r2,r2,1
     7e4:	e0bfff15 	stw	r2,-4(fp)
	      send_cmd(cmd_buffer);
     7e8:	d1201e04 	addi	r4,gp,-32648
     7ec:	0000c380 	call	c38 <send_cmd>
	      Ncr();
     7f0:	00001fc0 	call	1fc <Ncr>
	    }
	    while(1)
	    {
	      SD_CLK_LOW;
     7f4:	00804434 	movhi	r2,272
     7f8:	10882004 	addi	r2,r2,8320
     7fc:	10000035 	stwio	zero,0(r2)
	      SD_CLK_HIGH;
     800:	00c04434 	movhi	r3,272
     804:	18c82004 	addi	r3,r3,8320
     808:	00800044 	movi	r2,1
     80c:	18800035 	stwio	r2,0(r3)
	      if(!(SD_TEST_DAT))
     810:	00804434 	movhi	r2,272
     814:	10882804 	addi	r2,r2,8352
     818:	10800037 	ldwio	r2,0(r2)
     81c:	1005003a 	cmpeq	r2,r2,zero
     820:	1000011e 	bne	r2,zero,828 <SD_Start_Multi_Read+0xcc>
	      break;
	    }
     824:	003ff306 	br	7f4 <SD_Start_Multi_Read+0x98>
}
     828:	e037883a 	mov	sp,fp
     82c:	dfc00117 	ldw	ra,4(sp)
     830:	df000017 	ldw	fp,0(sp)
     834:	dec00204 	addi	sp,sp,8
     838:	f800283a 	ret

0000083c <SD_Stop>:
void SD_Stop(){
     83c:	defffe04 	addi	sp,sp,-8
     840:	dfc00115 	stw	ra,4(sp)
     844:	df000015 	stw	fp,0(sp)
     848:	d839883a 	mov	fp,sp
    {
      Ncc();
     84c:	000025c0 	call	25c <Ncc>
      send_cmd(cmd12);
     850:	d1200b44 	addi	r4,gp,-32723
     854:	0000c380 	call	c38 <send_cmd>
      Ncr();
     858:	00001fc0 	call	1fc <Ncr>
    }
    response_R(1);
     85c:	01000044 	movi	r4,1
     860:	00009bc0 	call	9bc <response_R>
}
     864:	e037883a 	mov	sp,fp
     868:	dfc00117 	ldw	ra,4(sp)
     86c:	df000017 	ldw	fp,0(sp)
     870:	dec00204 	addi	sp,sp,8
     874:	f800283a 	ret

00000878 <SD_read_lba>:

BYTE SD_read_lba(UINT16 *buff,UINT32 lba)
{
     878:	defffa04 	addi	sp,sp,-24
     87c:	df000515 	stw	fp,20(sp)
     880:	df000504 	addi	fp,sp,20
     884:	e13ffe15 	stw	r4,-8(fp)
     888:	e17fff15 	stw	r5,-4(fp)
  UINT16 c=0;
     88c:	e03ffd15 	stw	zero,-12(fp)
  UINT32  i;
  for(i=0;i<256;i++)
     890:	e03ffc15 	stw	zero,-16(fp)
     894:	00002306 	br	924 <SD_read_lba+0xac>
    {
      BYTE j;
      for(j=0;j<16;j++)
     898:	e03ffb05 	stb	zero,-20(fp)
     89c:	00001506 	br	8f4 <SD_read_lba+0x7c>
      {
        SD_CLK_LOW;
     8a0:	00804434 	movhi	r2,272
     8a4:	10882004 	addi	r2,r2,8320
     8a8:	10000035 	stwio	zero,0(r2)
        SD_CLK_HIGH;
     8ac:	00c04434 	movhi	r3,272
     8b0:	18c82004 	addi	r3,r3,8320
     8b4:	00800044 	movi	r2,1
     8b8:	18800035 	stwio	r2,0(r3)
        c <<= 1; 
     8bc:	e0bffd17 	ldw	r2,-12(fp)
     8c0:	1085883a 	add	r2,r2,r2
     8c4:	e0bffd15 	stw	r2,-12(fp)
        if(SD_TEST_DAT)
     8c8:	00804434 	movhi	r2,272
     8cc:	10882804 	addi	r2,r2,8352
     8d0:	10800037 	ldwio	r2,0(r2)
     8d4:	1005003a 	cmpeq	r2,r2,zero
     8d8:	1000031e 	bne	r2,zero,8e8 <SD_read_lba+0x70>
        c |= 0x01;
     8dc:	e0bffd17 	ldw	r2,-12(fp)
     8e0:	10800054 	ori	r2,r2,1
     8e4:	e0bffd15 	stw	r2,-12(fp)
  UINT16 c=0;
  UINT32  i;
  for(i=0;i<256;i++)
    {
      BYTE j;
      for(j=0;j<16;j++)
     8e8:	e0bffb03 	ldbu	r2,-20(fp)
     8ec:	10800044 	addi	r2,r2,1
     8f0:	e0bffb05 	stb	r2,-20(fp)
     8f4:	e0bffb03 	ldbu	r2,-20(fp)
     8f8:	10800430 	cmpltui	r2,r2,16
     8fc:	103fe81e 	bne	r2,zero,8a0 <SD_read_lba+0x28>
        SD_CLK_HIGH;
        c <<= 1; 
        if(SD_TEST_DAT)
        c |= 0x01;
      } 
      *buff=c;
     900:	e0fffe17 	ldw	r3,-8(fp)
     904:	e0bffd17 	ldw	r2,-12(fp)
     908:	18800015 	stw	r2,0(r3)
      // 16bits {LSB,MSB}
      //.data({iDATA[7:0],iDATA[15:8]})
      // recovery in AUDIO IP
      buff++;
     90c:	e0bffe17 	ldw	r2,-8(fp)
     910:	10800104 	addi	r2,r2,4
     914:	e0bffe15 	stw	r2,-8(fp)

BYTE SD_read_lba(UINT16 *buff,UINT32 lba)
{
  UINT16 c=0;
  UINT32  i;
  for(i=0;i<256;i++)
     918:	e0bffc17 	ldw	r2,-16(fp)
     91c:	10800044 	addi	r2,r2,1
     920:	e0bffc15 	stw	r2,-16(fp)
     924:	e0bffc17 	ldw	r2,-16(fp)
     928:	10804030 	cmpltui	r2,r2,256
     92c:	103fda1e 	bne	r2,zero,898 <SD_read_lba+0x20>
      //.data({iDATA[7:0],iDATA[15:8]})
      // recovery in AUDIO IP
      buff++;
    }

    for(i=0; i<16; i++) // skip CRC
     930:	e03ffc15 	stw	zero,-16(fp)
     934:	00000a06 	br	960 <SD_read_lba+0xe8>
    {
        SD_CLK_LOW;
     938:	00804434 	movhi	r2,272
     93c:	10882004 	addi	r2,r2,8320
     940:	10000035 	stwio	zero,0(r2)
        SD_CLK_HIGH;
     944:	00c04434 	movhi	r3,272
     948:	18c82004 	addi	r3,r3,8320
     94c:	00800044 	movi	r2,1
     950:	18800035 	stwio	r2,0(r3)
      //.data({iDATA[7:0],iDATA[15:8]})
      // recovery in AUDIO IP
      buff++;
    }

    for(i=0; i<16; i++) // skip CRC
     954:	e0bffc17 	ldw	r2,-16(fp)
     958:	10800044 	addi	r2,r2,1
     95c:	e0bffc15 	stw	r2,-16(fp)
     960:	e0bffc17 	ldw	r2,-16(fp)
     964:	10800430 	cmpltui	r2,r2,16
     968:	103ff31e 	bne	r2,zero,938 <SD_read_lba+0xc0>
        SD_CLK_LOW;
        SD_CLK_HIGH;
    }
    while(1) //read 0xfe for next block read
    {
      SD_CLK_LOW;
     96c:	00804434 	movhi	r2,272
     970:	10882004 	addi	r2,r2,8320
     974:	10000035 	stwio	zero,0(r2)
      SD_CLK_HIGH;
     978:	00c04434 	movhi	r3,272
     97c:	18c82004 	addi	r3,r3,8320
     980:	00800044 	movi	r2,1
     984:	18800035 	stwio	r2,0(r3)
      if(!(SD_TEST_DAT))
     988:	00804434 	movhi	r2,272
     98c:	10882804 	addi	r2,r2,8352
     990:	10800037 	ldwio	r2,0(r2)
     994:	1005003a 	cmpeq	r2,r2,zero
     998:	1000011e 	bne	r2,zero,9a0 <SD_read_lba+0x128>
      break;
    }
     99c:	003ff306 	br	96c <SD_read_lba+0xf4>
  read_status = 1;  //SD data next in
     9a0:	00800044 	movi	r2,1
     9a4:	d0a01f45 	stb	r2,-32643(gp)
  return 0;
     9a8:	0005883a 	mov	r2,zero
}
     9ac:	e037883a 	mov	sp,fp
     9b0:	df000017 	ldw	fp,0(sp)
     9b4:	dec00104 	addi	sp,sp,4
     9b8:	f800283a 	ret

000009bc <response_R>:
//  read_status = 1;  //SD data next in
//  return 0;
//}
//-------------------------------------------------------------------------
BYTE response_R(BYTE s)
{
     9bc:	defffb04 	addi	sp,sp,-20
     9c0:	df000415 	stw	fp,16(sp)
     9c4:	df000404 	addi	fp,sp,16
     9c8:	e13ffe05 	stb	r4,-8(fp)
  BYTE a=0,b=0,c=0,r=0,crc=0;
     9cc:	e03ffdc5 	stb	zero,-9(fp)
     9d0:	e03ffd85 	stb	zero,-10(fp)
     9d4:	e03ffd45 	stb	zero,-11(fp)
     9d8:	e03ffd05 	stb	zero,-12(fp)
     9dc:	e03ffcc5 	stb	zero,-13(fp)
  BYTE i,j=6,k;
     9e0:	00800184 	movi	r2,6
     9e4:	e0bffc45 	stb	r2,-15(fp)
  while(1)
  {
    SD_CLK_LOW;
     9e8:	00804434 	movhi	r2,272
     9ec:	10882004 	addi	r2,r2,8320
     9f0:	10000035 	stwio	zero,0(r2)
    SD_CLK_HIGH;
     9f4:	00c04434 	movhi	r3,272
     9f8:	18c82004 	addi	r3,r3,8320
     9fc:	00800044 	movi	r2,1
     a00:	18800035 	stwio	r2,0(r3)
    if(!(SD_TEST_CMD))
     a04:	00804434 	movhi	r2,272
     a08:	10882404 	addi	r2,r2,8336
     a0c:	10800037 	ldwio	r2,0(r2)
     a10:	1005003a 	cmpeq	r2,r2,zero
     a14:	10000c1e 	bne	r2,zero,a48 <response_R+0x8c>
    break;
    if(crc++ >100)
     a18:	e0bffcc3 	ldbu	r2,-13(fp)
     a1c:	10801968 	cmpgeui	r2,r2,101
     a20:	1007883a 	mov	r3,r2
     a24:	e0bffcc3 	ldbu	r2,-13(fp)
     a28:	10800044 	addi	r2,r2,1
     a2c:	e0bffcc5 	stb	r2,-13(fp)
     a30:	18803fcc 	andi	r2,r3,255
     a34:	1005003a 	cmpeq	r2,r2,zero
     a38:	103feb1e 	bne	r2,zero,9e8 <response_R+0x2c>
    return 2;
     a3c:	00800084 	movi	r2,2
     a40:	e0bfff15 	stw	r2,-4(fp)
     a44:	00007706 	br	c24 <response_R+0x268>
  } 
  crc =0;
     a48:	e03ffcc5 	stb	zero,-13(fp)
  if(s == 2)
     a4c:	e0bffe03 	ldbu	r2,-8(fp)
     a50:	10800098 	cmpnei	r2,r2,2
     a54:	1000021e 	bne	r2,zero,a60 <response_R+0xa4>
  j = 17;
     a58:	00800444 	movi	r2,17
     a5c:	e0bffc45 	stb	r2,-15(fp)

  for(k=0; k<j; k++)
     a60:	e03ffc05 	stb	zero,-16(fp)
     a64:	00005d06 	br	bdc <response_R+0x220>
  {
    c = 0;
     a68:	e03ffd45 	stb	zero,-11(fp)
    if(k > 0)                      //for crc culcar
     a6c:	e0bffc03 	ldbu	r2,-16(fp)
     a70:	1005003a 	cmpeq	r2,r2,zero
     a74:	1000071e 	bne	r2,zero,a94 <response_R+0xd8>
    b = response_buffer[k-1];    
     a78:	e0bffc03 	ldbu	r2,-16(fp)
     a7c:	10ffffc4 	addi	r3,r2,-1
     a80:	00800074 	movhi	r2,1
     a84:	10a40904 	addi	r2,r2,-28636
     a88:	10c5883a 	add	r2,r2,r3
     a8c:	10800003 	ldbu	r2,0(r2)
     a90:	e0bffd85 	stb	r2,-10(fp)
    for(i=0; i<8; i++)
     a94:	e03ffc85 	stb	zero,-14(fp)
     a98:	00003606 	br	b74 <response_R+0x1b8>
    {
      SD_CLK_LOW;
     a9c:	00804434 	movhi	r2,272
     aa0:	10882004 	addi	r2,r2,8320
     aa4:	10000035 	stwio	zero,0(r2)
      if(a > 0)
     aa8:	e0bffdc3 	ldbu	r2,-9(fp)
     aac:	1005003a 	cmpeq	r2,r2,zero
     ab0:	1000041e 	bne	r2,zero,ac4 <response_R+0x108>
      c <<= 1; 
     ab4:	e0bffd43 	ldbu	r2,-11(fp)
     ab8:	1085883a 	add	r2,r2,r2
     abc:	e0bffd45 	stb	r2,-11(fp)
     ac0:	00000306 	br	ad0 <response_R+0x114>
      else
      i++; 
     ac4:	e0bffc83 	ldbu	r2,-14(fp)
     ac8:	10800044 	addi	r2,r2,1
     acc:	e0bffc85 	stb	r2,-14(fp)
      a++; 
     ad0:	e0bffdc3 	ldbu	r2,-9(fp)
     ad4:	10800044 	addi	r2,r2,1
     ad8:	e0bffdc5 	stb	r2,-9(fp)
      SD_CLK_HIGH;
     adc:	00c04434 	movhi	r3,272
     ae0:	18c82004 	addi	r3,r3,8320
     ae4:	00800044 	movi	r2,1
     ae8:	18800035 	stwio	r2,0(r3)
      if(SD_TEST_CMD)
     aec:	00804434 	movhi	r2,272
     af0:	10882404 	addi	r2,r2,8336
     af4:	10800037 	ldwio	r2,0(r2)
     af8:	1005003a 	cmpeq	r2,r2,zero
     afc:	1000031e 	bne	r2,zero,b0c <response_R+0x150>
      c |= 0x01;
     b00:	e0bffd43 	ldbu	r2,-11(fp)
     b04:	10800054 	ori	r2,r2,1
     b08:	e0bffd45 	stb	r2,-11(fp)
      if(k > 0)
     b0c:	e0bffc03 	ldbu	r2,-16(fp)
     b10:	1005003a 	cmpeq	r2,r2,zero
     b14:	1000141e 	bne	r2,zero,b68 <response_R+0x1ac>
      {
        crc <<= 1;
     b18:	e0bffcc3 	ldbu	r2,-13(fp)
     b1c:	1085883a 	add	r2,r2,r2
     b20:	e0bffcc5 	stb	r2,-13(fp)
        if((crc ^ b) & 0x80)
     b24:	e0fffcc3 	ldbu	r3,-13(fp)
     b28:	e0bffd83 	ldbu	r2,-10(fp)
     b2c:	1884f03a 	xor	r2,r3,r2
     b30:	10803fcc 	andi	r2,r2,255
     b34:	1080201c 	xori	r2,r2,128
     b38:	10bfe004 	addi	r2,r2,-128
     b3c:	1004403a 	cmpge	r2,r2,zero
     b40:	1000031e 	bne	r2,zero,b50 <response_R+0x194>
        crc ^= 0x09;
     b44:	e0bffcc3 	ldbu	r2,-13(fp)
     b48:	1080025c 	xori	r2,r2,9
     b4c:	e0bffcc5 	stb	r2,-13(fp)
        b <<= 1;
     b50:	e0bffd83 	ldbu	r2,-10(fp)
     b54:	1085883a 	add	r2,r2,r2
     b58:	e0bffd85 	stb	r2,-10(fp)
        crc &= 0x7f;
     b5c:	e0bffcc3 	ldbu	r2,-13(fp)
     b60:	10801fcc 	andi	r2,r2,127
     b64:	e0bffcc5 	stb	r2,-13(fp)
  for(k=0; k<j; k++)
  {
    c = 0;
    if(k > 0)                      //for crc culcar
    b = response_buffer[k-1];    
    for(i=0; i<8; i++)
     b68:	e0bffc83 	ldbu	r2,-14(fp)
     b6c:	10800044 	addi	r2,r2,1
     b70:	e0bffc85 	stb	r2,-14(fp)
     b74:	e0bffc83 	ldbu	r2,-14(fp)
     b78:	10800230 	cmpltui	r2,r2,8
     b7c:	103fc71e 	bne	r2,zero,a9c <response_R+0xe0>
        crc ^= 0x09;
        b <<= 1;
        crc &= 0x7f;
      }
    }
    if(s==3)
     b80:	e0bffe03 	ldbu	r2,-8(fp)
     b84:	108000d8 	cmpnei	r2,r2,3
     b88:	10000b1e 	bne	r2,zero,bb8 <response_R+0x1fc>
    { 
      if( k==1 &&(!(c&0x80)))
     b8c:	e0bffc03 	ldbu	r2,-16(fp)
     b90:	10800058 	cmpnei	r2,r2,1
     b94:	1000081e 	bne	r2,zero,bb8 <response_R+0x1fc>
     b98:	e0bffd43 	ldbu	r2,-11(fp)
     b9c:	10803fcc 	andi	r2,r2,255
     ba0:	1080201c 	xori	r2,r2,128
     ba4:	10bfe004 	addi	r2,r2,-128
     ba8:	1004803a 	cmplt	r2,r2,zero
     bac:	1000021e 	bne	r2,zero,bb8 <response_R+0x1fc>
      r=1;
     bb0:	00800044 	movi	r2,1
     bb4:	e0bffd05 	stb	r2,-12(fp)
    }
    response_buffer[k] = c;
     bb8:	e0fffc03 	ldbu	r3,-16(fp)
     bbc:	00800074 	movhi	r2,1
     bc0:	10a40904 	addi	r2,r2,-28636
     bc4:	10c7883a 	add	r3,r2,r3
     bc8:	e0bffd43 	ldbu	r2,-11(fp)
     bcc:	18800005 	stb	r2,0(r3)
  } 
  crc =0;
  if(s == 2)
  j = 17;

  for(k=0; k<j; k++)
     bd0:	e0bffc03 	ldbu	r2,-16(fp)
     bd4:	10800044 	addi	r2,r2,1
     bd8:	e0bffc05 	stb	r2,-16(fp)
     bdc:	e0fffc03 	ldbu	r3,-16(fp)
     be0:	e0bffc43 	ldbu	r2,-15(fp)
     be4:	18bfa036 	bltu	r3,r2,a68 <response_R+0xac>
      if( k==1 &&(!(c&0x80)))
      r=1;
    }
    response_buffer[k] = c;
  }
  if(s==1 || s==6)
     be8:	e0bffe03 	ldbu	r2,-8(fp)
     bec:	10800060 	cmpeqi	r2,r2,1
     bf0:	1000031e 	bne	r2,zero,c00 <response_R+0x244>
     bf4:	e0bffe03 	ldbu	r2,-8(fp)
     bf8:	10800198 	cmpnei	r2,r2,6
     bfc:	1000071e 	bne	r2,zero,c1c <response_R+0x260>
  {
    if(c != ((crc<<1)+1))
     c00:	e0fffd43 	ldbu	r3,-11(fp)
     c04:	e0bffcc3 	ldbu	r2,-13(fp)
     c08:	1085883a 	add	r2,r2,r2
     c0c:	10800044 	addi	r2,r2,1
     c10:	18800226 	beq	r3,r2,c1c <response_R+0x260>
    r=2;
     c14:	00800084 	movi	r2,2
     c18:	e0bffd05 	stb	r2,-12(fp)
  } 
  return r; 
     c1c:	e0bffd03 	ldbu	r2,-12(fp)
     c20:	e0bfff15 	stw	r2,-4(fp)
     c24:	e0bfff17 	ldw	r2,-4(fp)
}
     c28:	e037883a 	mov	sp,fp
     c2c:	df000017 	ldw	fp,0(sp)
     c30:	dec00104 	addi	sp,sp,4
     c34:	f800283a 	ret

00000c38 <send_cmd>:
//-------------------------------------------------------------------------
BYTE send_cmd(BYTE *in)
{
     c38:	defffb04 	addi	sp,sp,-20
     c3c:	df000415 	stw	fp,16(sp)
     c40:	df000404 	addi	fp,sp,16
     c44:	e13fff15 	stw	r4,-4(fp)
  int i,j;
  BYTE b,crc=0;
     c48:	e03ffc05 	stb	zero,-16(fp)
  SD_CMD_OUT;
     c4c:	00c04434 	movhi	r3,272
     c50:	18c82504 	addi	r3,r3,8340
     c54:	00800044 	movi	r2,1
     c58:	18800035 	stwio	r2,0(r3)
  for(i=0; i < 5; i++)
     c5c:	e03ffe15 	stw	zero,-8(fp)
     c60:	00003a06 	br	d4c <send_cmd+0x114>
  {
    b = in[i];
     c64:	e0bffe17 	ldw	r2,-8(fp)
     c68:	1007883a 	mov	r3,r2
     c6c:	e0bfff17 	ldw	r2,-4(fp)
     c70:	1885883a 	add	r2,r3,r2
     c74:	10800003 	ldbu	r2,0(r2)
     c78:	e0bffc45 	stb	r2,-15(fp)
    for(j=0; j<8; j++)
     c7c:	e03ffd15 	stw	zero,-12(fp)
     c80:	00002906 	br	d28 <send_cmd+0xf0>
    {
      SD_CLK_LOW;
     c84:	00804434 	movhi	r2,272
     c88:	10882004 	addi	r2,r2,8320
     c8c:	10000035 	stwio	zero,0(r2)
      if(b&0x80)
     c90:	e0bffc43 	ldbu	r2,-15(fp)
     c94:	10803fcc 	andi	r2,r2,255
     c98:	1080201c 	xori	r2,r2,128
     c9c:	10bfe004 	addi	r2,r2,-128
     ca0:	1004403a 	cmpge	r2,r2,zero
     ca4:	1000051e 	bne	r2,zero,cbc <send_cmd+0x84>
      SD_CMD_HIGH;
     ca8:	00c04434 	movhi	r3,272
     cac:	18c82404 	addi	r3,r3,8336
     cb0:	00800044 	movi	r2,1
     cb4:	18800035 	stwio	r2,0(r3)
     cb8:	00000306 	br	cc8 <send_cmd+0x90>
      else
      SD_CMD_LOW;
     cbc:	00804434 	movhi	r2,272
     cc0:	10882404 	addi	r2,r2,8336
     cc4:	10000035 	stwio	zero,0(r2)
      crc <<= 1;
     cc8:	e0bffc03 	ldbu	r2,-16(fp)
     ccc:	1085883a 	add	r2,r2,r2
     cd0:	e0bffc05 	stb	r2,-16(fp)
      SD_CLK_HIGH;
     cd4:	00c04434 	movhi	r3,272
     cd8:	18c82004 	addi	r3,r3,8320
     cdc:	00800044 	movi	r2,1
     ce0:	18800035 	stwio	r2,0(r3)
      if((crc ^ b) & 0x80)
     ce4:	e0fffc03 	ldbu	r3,-16(fp)
     ce8:	e0bffc43 	ldbu	r2,-15(fp)
     cec:	1884f03a 	xor	r2,r3,r2
     cf0:	10803fcc 	andi	r2,r2,255
     cf4:	1080201c 	xori	r2,r2,128
     cf8:	10bfe004 	addi	r2,r2,-128
     cfc:	1004403a 	cmpge	r2,r2,zero
     d00:	1000031e 	bne	r2,zero,d10 <send_cmd+0xd8>
      crc ^= 0x09;
     d04:	e0bffc03 	ldbu	r2,-16(fp)
     d08:	1080025c 	xori	r2,r2,9
     d0c:	e0bffc05 	stb	r2,-16(fp)
      b<<=1;
     d10:	e0bffc43 	ldbu	r2,-15(fp)
     d14:	1085883a 	add	r2,r2,r2
     d18:	e0bffc45 	stb	r2,-15(fp)
  BYTE b,crc=0;
  SD_CMD_OUT;
  for(i=0; i < 5; i++)
  {
    b = in[i];
    for(j=0; j<8; j++)
     d1c:	e0bffd17 	ldw	r2,-12(fp)
     d20:	10800044 	addi	r2,r2,1
     d24:	e0bffd15 	stw	r2,-12(fp)
     d28:	e0bffd17 	ldw	r2,-12(fp)
     d2c:	10800210 	cmplti	r2,r2,8
     d30:	103fd41e 	bne	r2,zero,c84 <send_cmd+0x4c>
      SD_CLK_HIGH;
      if((crc ^ b) & 0x80)
      crc ^= 0x09;
      b<<=1;
    } 
    crc &= 0x7f; 
     d34:	e0bffc03 	ldbu	r2,-16(fp)
     d38:	10801fcc 	andi	r2,r2,127
     d3c:	e0bffc05 	stb	r2,-16(fp)
BYTE send_cmd(BYTE *in)
{
  int i,j;
  BYTE b,crc=0;
  SD_CMD_OUT;
  for(i=0; i < 5; i++)
     d40:	e0bffe17 	ldw	r2,-8(fp)
     d44:	10800044 	addi	r2,r2,1
     d48:	e0bffe15 	stw	r2,-8(fp)
     d4c:	e0bffe17 	ldw	r2,-8(fp)
     d50:	10800150 	cmplti	r2,r2,5
     d54:	103fc31e 	bne	r2,zero,c64 <send_cmd+0x2c>
      crc ^= 0x09;
      b<<=1;
    } 
    crc &= 0x7f; 
  }  
  crc =((crc<<1)|0x01);
     d58:	e0bffc03 	ldbu	r2,-16(fp)
     d5c:	1085883a 	add	r2,r2,r2
     d60:	10800054 	ori	r2,r2,1
     d64:	e0bffc05 	stb	r2,-16(fp)
  b = crc; 
     d68:	e0bffc03 	ldbu	r2,-16(fp)
     d6c:	e0bffc45 	stb	r2,-15(fp)
  for(j=0; j<8; j++)
     d70:	e03ffd15 	stw	zero,-12(fp)
     d74:	00001b06 	br	de4 <send_cmd+0x1ac>
  {
    SD_CLK_LOW;
     d78:	00804434 	movhi	r2,272
     d7c:	10882004 	addi	r2,r2,8320
     d80:	10000035 	stwio	zero,0(r2)
    if(crc&0x80)
     d84:	e0bffc03 	ldbu	r2,-16(fp)
     d88:	10803fcc 	andi	r2,r2,255
     d8c:	1080201c 	xori	r2,r2,128
     d90:	10bfe004 	addi	r2,r2,-128
     d94:	1004403a 	cmpge	r2,r2,zero
     d98:	1000051e 	bne	r2,zero,db0 <send_cmd+0x178>
    SD_CMD_HIGH;
     d9c:	00c04434 	movhi	r3,272
     da0:	18c82404 	addi	r3,r3,8336
     da4:	00800044 	movi	r2,1
     da8:	18800035 	stwio	r2,0(r3)
     dac:	00000306 	br	dbc <send_cmd+0x184>
    else
    SD_CMD_LOW;
     db0:	00804434 	movhi	r2,272
     db4:	10882404 	addi	r2,r2,8336
     db8:	10000035 	stwio	zero,0(r2)
    SD_CLK_HIGH;
     dbc:	00c04434 	movhi	r3,272
     dc0:	18c82004 	addi	r3,r3,8320
     dc4:	00800044 	movi	r2,1
     dc8:	18800035 	stwio	r2,0(r3)
    crc<<=1;
     dcc:	e0bffc03 	ldbu	r2,-16(fp)
     dd0:	1085883a 	add	r2,r2,r2
     dd4:	e0bffc05 	stb	r2,-16(fp)
    } 
    crc &= 0x7f; 
  }  
  crc =((crc<<1)|0x01);
  b = crc; 
  for(j=0; j<8; j++)
     dd8:	e0bffd17 	ldw	r2,-12(fp)
     ddc:	10800044 	addi	r2,r2,1
     de0:	e0bffd15 	stw	r2,-12(fp)
     de4:	e0bffd17 	ldw	r2,-12(fp)
     de8:	10800210 	cmplti	r2,r2,8
     dec:	103fe21e 	bne	r2,zero,d78 <send_cmd+0x140>
    else
    SD_CMD_LOW;
    SD_CLK_HIGH;
    crc<<=1;
  }    
  return b;   
     df0:	e0bffc43 	ldbu	r2,-15(fp)
}
     df4:	e037883a 	mov	sp,fp
     df8:	df000017 	ldw	fp,0(sp)
     dfc:	dec00104 	addi	sp,sp,4
     e00:	f800283a 	ret

00000e04 <main>:

#include "basic_io.h"
#include "SD_Card.h"

int main(void)
{
     e04:	defdfb04 	addi	sp,sp,-2068
     e08:	dfc20415 	stw	ra,2064(sp)
     e0c:	df020315 	stw	fp,2060(sp)
     e10:	df020304 	addi	fp,sp,2060
  UINT16 i=0;
     e14:	e03dff15 	stw	zero,-2052(fp)
  UINT32 j=720;
     e18:	0080b404 	movi	r2,720
     e1c:	e0bdfe15 	stw	r2,-2056(fp)

  UINT16 Buffer0[256]={0};//256x16bits. 512Byte
     e20:	e13e0004 	addi	r4,fp,-2048
     e24:	01810004 	movi	r6,1024
     e28:	000b883a 	mov	r5,zero
     e2c:	00010700 	call	1070 <memset>
  UINT16 Buffer1[256]={0};
     e30:	e13f0004 	addi	r4,fp,-1024
     e34:	01810004 	movi	r6,1024
     e38:	000b883a 	mov	r5,zero
     e3c:	00010700 	call	1070 <memset>
  //PingPong Buffer
  //By Dee Zeng
  //Audio FIFO 512x16bits.(Audio ip changed)
  //when >256 or Buffer0,Buffer1 both not ready , read datas from SD card into buffers
  //when wrusedw < 256 ,write data to FIFO (Buffer0 -> Buffer1 -> Buffer0 loop)
  BYTE Buffer0_ready = 0;
     e40:	e03dfd85 	stb	zero,-2058(fp)
  BYTE Buffer1_ready = 0;
     e44:	e03dfd45 	stb	zero,-2059(fp)
  BYTE Buffer_status = 0;
     e48:	e03dfd05 	stb	zero,-2060(fp)

  while(SD_card_init())
     e4c:	00000206 	br	e58 <main+0x54>
  usleep(50000);
     e50:	0130d414 	movui	r4,50000
     e54:	00011740 	call	1174 <usleep>
  //when wrusedw < 256 ,write data to FIFO (Buffer0 -> Buffer1 -> Buffer0 loop)
  BYTE Buffer0_ready = 0;
  BYTE Buffer1_ready = 0;
  BYTE Buffer_status = 0;

  while(SD_card_init())
     e58:	00002b40 	call	2b4 <SD_card_init>
     e5c:	10803fcc 	andi	r2,r2,255
     e60:	1004c03a 	cmpne	r2,r2,zero
     e64:	103ffa1e 	bne	r2,zero,e50 <main+0x4c>
  usleep(50000);

  SD_Start_Multi_Read(j);
     e68:	e13dfe17 	ldw	r4,-2056(fp)
     e6c:	000075c0 	call	75c <SD_Start_Multi_Read>
     e70:	00000006 	br	e74 <main+0x70>
  while(1){

      if( (!IORD(AUDIO_0_BASE,0)) &&( ((!Buffer_status) && Buffer0_ready) || (Buffer_status && Buffer1_ready) ) )
     e74:	00804434 	movhi	r2,272
     e78:	10883604 	addi	r2,r2,8408
     e7c:	10800037 	ldwio	r2,0(r2)
     e80:	1004c03a 	cmpne	r2,r2,zero
     e84:	1000451e 	bne	r2,zero,f9c <main+0x198>
     e88:	e0bdfd03 	ldbu	r2,-2060(fp)
     e8c:	1004c03a 	cmpne	r2,r2,zero
     e90:	1000031e 	bne	r2,zero,ea0 <main+0x9c>
     e94:	e0bdfd83 	ldbu	r2,-2058(fp)
     e98:	1004c03a 	cmpne	r2,r2,zero
     e9c:	1000061e 	bne	r2,zero,eb8 <main+0xb4>
     ea0:	e0bdfd03 	ldbu	r2,-2060(fp)
     ea4:	1005003a 	cmpeq	r2,r2,zero
     ea8:	10003c1e 	bne	r2,zero,f9c <main+0x198>
     eac:	e0bdfd43 	ldbu	r2,-2059(fp)
     eb0:	1005003a 	cmpeq	r2,r2,zero
     eb4:	1000391e 	bne	r2,zero,f9c <main+0x198>
      {   //PingPong Buffer -> FIFO
    	  if( (!Buffer_status) && Buffer0_ready){
     eb8:	e0bdfd03 	ldbu	r2,-2060(fp)
     ebc:	1004c03a 	cmpne	r2,r2,zero
     ec0:	10001a1e 	bne	r2,zero,f2c <main+0x128>
     ec4:	e0bdfd83 	ldbu	r2,-2058(fp)
     ec8:	1005003a 	cmpeq	r2,r2,zero
     ecc:	1000171e 	bne	r2,zero,f2c <main+0x128>
    	    while(i<256)
     ed0:	00000e06 	br	f0c <main+0x108>
    	    {
                IOWR(AUDIO_0_BASE,0,Buffer0[i++]);
     ed4:	e0bdff17 	ldw	r2,-2052(fp)
     ed8:	1085883a 	add	r2,r2,r2
     edc:	1085883a 	add	r2,r2,r2
     ee0:	e0fdfd04 	addi	r3,fp,-2060
     ee4:	10c5883a 	add	r2,r2,r3
     ee8:	10800304 	addi	r2,r2,12
     eec:	10800017 	ldw	r2,0(r2)
     ef0:	1007883a 	mov	r3,r2
     ef4:	e0bdff17 	ldw	r2,-2052(fp)
     ef8:	10800044 	addi	r2,r2,1
     efc:	e0bdff15 	stw	r2,-2052(fp)
     f00:	00804434 	movhi	r2,272
     f04:	10883604 	addi	r2,r2,8408
     f08:	10c00035 	stwio	r3,0(r2)
  while(1){

      if( (!IORD(AUDIO_0_BASE,0)) &&( ((!Buffer_status) && Buffer0_ready) || (Buffer_status && Buffer1_ready) ) )
      {   //PingPong Buffer -> FIFO
    	  if( (!Buffer_status) && Buffer0_ready){
    	    while(i<256)
     f0c:	e0bdff17 	ldw	r2,-2052(fp)
     f10:	10804030 	cmpltui	r2,r2,256
     f14:	103fef1e 	bne	r2,zero,ed4 <main+0xd0>
                IOWR(AUDIO_0_BASE,0,Buffer0[i++]);
                // 16bits {LSB,MSB}
                //.data({iDATA[7:0],iDATA[15:8]}),
                // recovery in AUDIO IP
            }
    	    Buffer0_ready = 0;
     f18:	e03dfd85 	stb	zero,-2058(fp)
         	i = 0;
     f1c:	e03dff15 	stw	zero,-2052(fp)
         	Buffer_status = 1;
     f20:	00800044 	movi	r2,1
     f24:	e0bdfd05 	stb	r2,-2060(fp)
  SD_Start_Multi_Read(j);
  while(1){

      if( (!IORD(AUDIO_0_BASE,0)) &&( ((!Buffer_status) && Buffer0_ready) || (Buffer_status && Buffer1_ready) ) )
      {   //PingPong Buffer -> FIFO
    	  if( (!Buffer_status) && Buffer0_ready){
     f28:	00003306 	br	ff8 <main+0x1f4>
                // recovery in AUDIO IP
            }
    	    Buffer0_ready = 0;
         	i = 0;
         	Buffer_status = 1;
    	  }else if(Buffer_status && Buffer1_ready){
     f2c:	e0bdfd03 	ldbu	r2,-2060(fp)
     f30:	1005003a 	cmpeq	r2,r2,zero
     f34:	1000301e 	bne	r2,zero,ff8 <main+0x1f4>
     f38:	e0bdfd43 	ldbu	r2,-2059(fp)
     f3c:	1005003a 	cmpeq	r2,r2,zero
     f40:	10002d1e 	bne	r2,zero,ff8 <main+0x1f4>
    	    while(i<256)
     f44:	00000e06 	br	f80 <main+0x17c>
    	    {
                IOWR(AUDIO_0_BASE,0,Buffer1[i++]);
     f48:	e0bdff17 	ldw	r2,-2052(fp)
     f4c:	1085883a 	add	r2,r2,r2
     f50:	1085883a 	add	r2,r2,r2
     f54:	e0fdfd04 	addi	r3,fp,-2060
     f58:	10c5883a 	add	r2,r2,r3
     f5c:	10810304 	addi	r2,r2,1036
     f60:	10800017 	ldw	r2,0(r2)
     f64:	1007883a 	mov	r3,r2
     f68:	e0bdff17 	ldw	r2,-2052(fp)
     f6c:	10800044 	addi	r2,r2,1
     f70:	e0bdff15 	stw	r2,-2052(fp)
     f74:	00804434 	movhi	r2,272
     f78:	10883604 	addi	r2,r2,8408
     f7c:	10c00035 	stwio	r3,0(r2)
            }
    	    Buffer0_ready = 0;
         	i = 0;
         	Buffer_status = 1;
    	  }else if(Buffer_status && Buffer1_ready){
    	    while(i<256)
     f80:	e0bdff17 	ldw	r2,-2052(fp)
     f84:	10804030 	cmpltui	r2,r2,256
     f88:	103fef1e 	bne	r2,zero,f48 <main+0x144>
    	    {
                IOWR(AUDIO_0_BASE,0,Buffer1[i++]);
            }
    	    Buffer1_ready = 0;
     f8c:	e03dfd45 	stb	zero,-2059(fp)
            i = 0;
     f90:	e03dff15 	stw	zero,-2052(fp)
         	Buffer_status = 0;
     f94:	e03dfd05 	stb	zero,-2060(fp)
  usleep(50000);

  SD_Start_Multi_Read(j);
  while(1){

      if( (!IORD(AUDIO_0_BASE,0)) &&( ((!Buffer_status) && Buffer0_ready) || (Buffer_status && Buffer1_ready) ) )
     f98:	00001706 	br	ff8 <main+0x1f4>
            i = 0;
         	Buffer_status = 0;
    	  }
       }else{ // SD Card -> PingPong Buffer

    	        if(!Buffer0_ready){
     f9c:	e0bdfd83 	ldbu	r2,-2058(fp)
     fa0:	1004c03a 	cmpne	r2,r2,zero
     fa4:	1000091e 	bne	r2,zero,fcc <main+0x1c8>
    	            SD_read_lba(Buffer0,j++);
     fa8:	e17dfe17 	ldw	r5,-2056(fp)
     fac:	e0bdfe17 	ldw	r2,-2056(fp)
     fb0:	10800044 	addi	r2,r2,1
     fb4:	e0bdfe15 	stw	r2,-2056(fp)
     fb8:	e13e0004 	addi	r4,fp,-2048
     fbc:	00008780 	call	878 <SD_read_lba>
    	            Buffer0_ready  =  1;
     fc0:	00800044 	movi	r2,1
     fc4:	e0bdfd85 	stb	r2,-2058(fp)
     fc8:	00000b06 	br	ff8 <main+0x1f4>
    	        }else if(!Buffer1_ready){
     fcc:	e0bdfd43 	ldbu	r2,-2059(fp)
     fd0:	1004c03a 	cmpne	r2,r2,zero
     fd4:	1000081e 	bne	r2,zero,ff8 <main+0x1f4>
    	            SD_read_lba(Buffer1,j++);
     fd8:	e17dfe17 	ldw	r5,-2056(fp)
     fdc:	e0bdfe17 	ldw	r2,-2056(fp)
     fe0:	10800044 	addi	r2,r2,1
     fe4:	e0bdfe15 	stw	r2,-2056(fp)
     fe8:	e13f0004 	addi	r4,fp,-1024
     fec:	00008780 	call	878 <SD_read_lba>
    	            Buffer1_ready  =  1;
     ff0:	00800044 	movi	r2,1
     ff4:	e0bdfd45 	stb	r2,-2059(fp)
    	        }
       }

    if(j%64==0)
     ff8:	e0bdfe17 	ldw	r2,-2056(fp)
     ffc:	10800fcc 	andi	r2,r2,63
    1000:	1004c03a 	cmpne	r2,r2,zero
    1004:	10000a1e 	bne	r2,zero,1030 <main+0x22c>
    {
      IOWR(LED_RED_BASE,0,Buffer0[0]);
    1008:	e0be0017 	ldw	r2,-2048(fp)
    100c:	1007883a 	mov	r3,r2
    1010:	00804434 	movhi	r2,272
    1014:	10881c04 	addi	r2,r2,8304
    1018:	10c00035 	stwio	r3,0(r2)
      IOWR(LED_GREEN_BASE,0,Buffer1[0]);
    101c:	e0bf0017 	ldw	r2,-1024(fp)
    1020:	1007883a 	mov	r3,r2
    1024:	00804434 	movhi	r2,272
    1028:	10881804 	addi	r2,r2,8288
    102c:	10c00035 	stwio	r3,0(r2)
    }

    IOWR(SEG7_DISPLAY_BASE,0,j); //7SEG display
    1030:	e0fdfe17 	ldw	r3,-2056(fp)
    1034:	00804434 	movhi	r2,272
    1038:	10883704 	addi	r2,r2,8412
    103c:	10c00035 	stwio	r3,0(r2)

    if((IORD(BUTTON_PIO_BASE,0)&0x02) == 0){ //press KEY1
    1040:	00804434 	movhi	r2,272
    1044:	10883004 	addi	r2,r2,8384
    1048:	10800037 	ldwio	r2,0(r2)
    104c:	1080008c 	andi	r2,r2,2
    1050:	1004c03a 	cmpne	r2,r2,zero
    1054:	103f871e 	bne	r2,zero,e74 <main+0x70>
       SD_Stop(); //CMD12 stop transmission
    1058:	000083c0 	call	83c <SD_Stop>
       j=720;
    105c:	0080b404 	movi	r2,720
    1060:	e0bdfe15 	stw	r2,-2056(fp)
       SD_Start_Multi_Read(j); //CMD18 start multiple block read
    1064:	e13dfe17 	ldw	r4,-2056(fp)
    1068:	000075c0 	call	75c <SD_Start_Multi_Read>
       } //restart (you can try other value)
  }
    106c:	003f8106 	br	e74 <main+0x70>

00001070 <memset>:
    1070:	008000c4 	movi	r2,3
    1074:	29403fcc 	andi	r5,r5,255
    1078:	2007883a 	mov	r3,r4
    107c:	1180022e 	bgeu	r2,r6,1088 <memset+0x18>
    1080:	2084703a 	and	r2,r4,r2
    1084:	10000826 	beq	r2,zero,10a8 <memset+0x38>
    1088:	30000526 	beq	r6,zero,10a0 <memset+0x30>
    108c:	2805883a 	mov	r2,r5
    1090:	30cd883a 	add	r6,r6,r3
    1094:	18800005 	stb	r2,0(r3)
    1098:	18c00044 	addi	r3,r3,1
    109c:	19bffd1e 	bne	r3,r6,1094 <memset+0x24>
    10a0:	2005883a 	mov	r2,r4
    10a4:	f800283a 	ret
    10a8:	2804923a 	slli	r2,r5,8
    10ac:	020003c4 	movi	r8,15
    10b0:	200f883a 	mov	r7,r4
    10b4:	2884b03a 	or	r2,r5,r2
    10b8:	1006943a 	slli	r3,r2,16
    10bc:	10c6b03a 	or	r3,r2,r3
    10c0:	41800a2e 	bgeu	r8,r6,10ec <memset+0x7c>
    10c4:	4005883a 	mov	r2,r8
    10c8:	31bffc04 	addi	r6,r6,-16
    10cc:	38c00015 	stw	r3,0(r7)
    10d0:	38c00115 	stw	r3,4(r7)
    10d4:	38c00215 	stw	r3,8(r7)
    10d8:	38c00315 	stw	r3,12(r7)
    10dc:	39c00404 	addi	r7,r7,16
    10e0:	11bff936 	bltu	r2,r6,10c8 <memset+0x58>
    10e4:	008000c4 	movi	r2,3
    10e8:	1180052e 	bgeu	r2,r6,1100 <memset+0x90>
    10ec:	31bfff04 	addi	r6,r6,-4
    10f0:	008000c4 	movi	r2,3
    10f4:	38c00015 	stw	r3,0(r7)
    10f8:	39c00104 	addi	r7,r7,4
    10fc:	11bffb36 	bltu	r2,r6,10ec <memset+0x7c>
    1100:	3807883a 	mov	r3,r7
    1104:	003fe006 	br	1088 <memset+0x18>

00001108 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    1108:	defffd04 	addi	sp,sp,-12
    110c:	dfc00215 	stw	ra,8(sp)
    1110:	df000115 	stw	fp,4(sp)
    1114:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    1118:	0009883a 	mov	r4,zero
    111c:	00011a40 	call	11a4 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    1120:	00011d80 	call	11d8 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    1124:	01000034 	movhi	r4,0
    1128:	211dac04 	addi	r4,r4,30384
    112c:	01400034 	movhi	r5,0
    1130:	295dac04 	addi	r5,r5,30384
    1134:	01800034 	movhi	r6,0
    1138:	319dac04 	addi	r6,r6,30384
    113c:	0005d800 	call	5d80 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    1140:	00058580 	call	5858 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    1144:	01000034 	movhi	r4,0
    1148:	21162f04 	addi	r4,r4,22716
    114c:	00070440 	call	7044 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    1150:	d1202017 	ldw	r4,-32640(gp)
    1154:	d1602117 	ldw	r5,-32636(gp)
    1158:	d1a02217 	ldw	r6,-32632(gp)
    115c:	0000e040 	call	e04 <main>
    1160:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    1164:	01000044 	movi	r4,1
    1168:	00055440 	call	5544 <close>
  exit (result);
    116c:	e13fff17 	ldw	r4,-4(fp)
    1170:	00070580 	call	7058 <exit>

00001174 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
    1174:	defffd04 	addi	sp,sp,-12
    1178:	dfc00215 	stw	ra,8(sp)
    117c:	df000115 	stw	fp,4(sp)
    1180:	df000104 	addi	fp,sp,4
    1184:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
    1188:	e13fff17 	ldw	r4,-4(fp)
    118c:	00053f80 	call	53f8 <alt_busy_sleep>
}
    1190:	e037883a 	mov	sp,fp
    1194:	dfc00117 	ldw	ra,4(sp)
    1198:	df000017 	ldw	fp,0(sp)
    119c:	dec00204 	addi	sp,sp,8
    11a0:	f800283a 	ret

000011a4 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    11a4:	defffd04 	addi	sp,sp,-12
    11a8:	dfc00215 	stw	ra,8(sp)
    11ac:	df000115 	stw	fp,4(sp)
    11b0:	df000104 	addi	fp,sp,4
    11b4:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2_QSYS_0, nios2_qsys_0);
    11b8:	00062c00 	call	62c0 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    11bc:	00800044 	movi	r2,1
    11c0:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    11c4:	e037883a 	mov	sp,fp
    11c8:	dfc00117 	ldw	ra,4(sp)
    11cc:	df000017 	ldw	fp,0(sp)
    11d0:	dec00204 	addi	sp,sp,8
    11d4:	f800283a 	ret

000011d8 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    11d8:	defffe04 	addi	sp,sp,-8
    11dc:	dfc00115 	stw	ra,4(sp)
    11e0:	df000015 	stw	fp,0(sp)
    11e4:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
    11e8:	01004434 	movhi	r4,272
    11ec:	21080804 	addi	r4,r4,8224
    11f0:	000b883a 	mov	r5,zero
    11f4:	018000c4 	movi	r6,3
    11f8:	01c0fa04 	movi	r7,1000
    11fc:	00044040 	call	4404 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1, timer_1);
    ALTERA_AVALON_CFI_FLASH_INIT ( CFI_FLASH_0, cfi_flash_0);
    1200:	01000034 	movhi	r4,0
    1204:	211dc804 	addi	r4,r4,30496
    1208:	00012a40 	call	12a4 <alt_flash_cfi_init>
    ALTERA_AVALON_EPCS_FLASH_CONTROLLER_INIT ( EPCS_CONTROLLER, epcs_controller);
    120c:	01000034 	movhi	r4,0
    1210:	211dfe04 	addi	r4,r4,30712
    1214:	0002fb40 	call	2fb4 <alt_epcs_flash_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
    1218:	01000034 	movhi	r4,0
    121c:	211e3904 	addi	r4,r4,30948
    1220:	000b883a 	mov	r5,zero
    1224:	01800044 	movi	r6,1
    1228:	0003a300 	call	3a30 <altera_avalon_jtag_uart_init>
    122c:	01000034 	movhi	r4,0
    1230:	211e2f04 	addi	r4,r4,30908
    1234:	000126c0 	call	126c <alt_dev_reg>
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
    1238:	01000074 	movhi	r4,1
    123c:	21225104 	addi	r4,r4,-30396
    1240:	000b883a 	mov	r5,zero
    1244:	01800084 	movi	r6,2
    1248:	000458c0 	call	458c <altera_avalon_uart_init>
    124c:	01000074 	movhi	r4,1
    1250:	21224704 	addi	r4,r4,-30436
    1254:	000126c0 	call	126c <alt_dev_reg>
}
    1258:	e037883a 	mov	sp,fp
    125c:	dfc00117 	ldw	ra,4(sp)
    1260:	df000017 	ldw	fp,0(sp)
    1264:	dec00204 	addi	sp,sp,8
    1268:	f800283a 	ret

0000126c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    126c:	defffd04 	addi	sp,sp,-12
    1270:	dfc00215 	stw	ra,8(sp)
    1274:	df000115 	stw	fp,4(sp)
    1278:	df000104 	addi	fp,sp,4
    127c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    1280:	e13fff17 	ldw	r4,-4(fp)
    1284:	01400074 	movhi	r5,1
    1288:	2963f504 	addi	r5,r5,-28716
    128c:	00057440 	call	5744 <alt_dev_llist_insert>
}
    1290:	e037883a 	mov	sp,fp
    1294:	dfc00117 	ldw	ra,4(sp)
    1298:	df000017 	ldw	fp,0(sp)
    129c:	dec00204 	addi	sp,sp,8
    12a0:	f800283a 	ret

000012a4 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
    12a4:	defffc04 	addi	sp,sp,-16
    12a8:	dfc00315 	stw	ra,12(sp)
    12ac:	df000215 	stw	fp,8(sp)
    12b0:	df000204 	addi	fp,sp,8
    12b4:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    12b8:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
    12bc:	e13fff17 	ldw	r4,-4(fp)
    12c0:	000272c0 	call	272c <alt_read_cfi_width>
    12c4:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    12c8:	e0bffe17 	ldw	r2,-8(fp)
    12cc:	1004c03a 	cmpne	r2,r2,zero
    12d0:	1000031e 	bne	r2,zero,12e0 <alt_flash_cfi_init+0x3c>
    ret_code = alt_set_flash_width_func( flash );
    12d4:	e13fff17 	ldw	r4,-4(fp)
    12d8:	0001ea40 	call	1ea4 <alt_set_flash_width_func>
    12dc:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    12e0:	e0bffe17 	ldw	r2,-8(fp)
    12e4:	1004c03a 	cmpne	r2,r2,zero
    12e8:	1000031e 	bne	r2,zero,12f8 <alt_flash_cfi_init+0x54>
    ret_code = alt_read_cfi_table( flash );
    12ec:	e13fff17 	ldw	r4,-4(fp)
    12f0:	00021ac0 	call	21ac <alt_read_cfi_table>
    12f4:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
    12f8:	e0bffe17 	ldw	r2,-8(fp)
    12fc:	1004c03a 	cmpne	r2,r2,zero
    1300:	1000031e 	bne	r2,zero,1310 <alt_flash_cfi_init+0x6c>
    ret_code = alt_set_flash_algorithm_func( flash);
    1304:	e13fff17 	ldw	r4,-4(fp)
    1308:	00020840 	call	2084 <alt_set_flash_algorithm_func>
    130c:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
    1310:	e0bffe17 	ldw	r2,-8(fp)
    1314:	1004c03a 	cmpne	r2,r2,zero
    1318:	1000031e 	bne	r2,zero,1328 <alt_flash_cfi_init+0x84>
    ret_code = alt_flash_device_register(&(flash->dev));
    131c:	e13fff17 	ldw	r4,-4(fp)
    1320:	00013400 	call	1340 <alt_flash_device_register>
    1324:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
    1328:	e0bffe17 	ldw	r2,-8(fp)
}
    132c:	e037883a 	mov	sp,fp
    1330:	dfc00117 	ldw	ra,4(sp)
    1334:	df000017 	ldw	fp,0(sp)
    1338:	dec00204 	addi	sp,sp,8
    133c:	f800283a 	ret

00001340 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
    1340:	defffd04 	addi	sp,sp,-12
    1344:	dfc00215 	stw	ra,8(sp)
    1348:	df000115 	stw	fp,4(sp)
    134c:	df000104 	addi	fp,sp,4
    1350:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
    1354:	e13fff17 	ldw	r4,-4(fp)
    1358:	01400074 	movhi	r5,1
    135c:	2963f904 	addi	r5,r5,-28700
    1360:	00057440 	call	5744 <alt_dev_llist_insert>
}
    1364:	e037883a 	mov	sp,fp
    1368:	dfc00117 	ldw	ra,4(sp)
    136c:	df000017 	ldw	fp,0(sp)
    1370:	dec00204 	addi	sp,sp,8
    1374:	f800283a 	ret

00001378 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
    1378:	deffef04 	addi	sp,sp,-68
    137c:	dfc01015 	stw	ra,64(sp)
    1380:	df000f15 	stw	fp,60(sp)
    1384:	df000f04 	addi	fp,sp,60
    1388:	e13ffa15 	stw	r4,-24(fp)
    138c:	e17ffb15 	stw	r5,-20(fp)
    1390:	e1bffc15 	stw	r6,-16(fp)
    1394:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
    1398:	e03ff915 	stw	zero,-28(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
    139c:	e0bffd17 	ldw	r2,-12(fp)
    13a0:	e0bff515 	stw	r2,-44(fp)
  int         current_offset;
  int         start_offset = offset;
    13a4:	e0bffb17 	ldw	r2,-20(fp)
    13a8:	e0bff315 	stw	r2,-52(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    13ac:	e0bffa17 	ldw	r2,-24(fp)
    13b0:	e0bff215 	stw	r2,-56(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    13b4:	e03ff815 	stw	zero,-32(fp)
    13b8:	00008e06 	br	15f4 <alt_flash_cfi_write+0x27c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
    13bc:	e0bff817 	ldw	r2,-32(fp)
    13c0:	e0fff217 	ldw	r3,-56(fp)
    13c4:	1004913a 	slli	r2,r2,4
    13c8:	10c5883a 	add	r2,r2,r3
    13cc:	10800d04 	addi	r2,r2,52
    13d0:	10c00017 	ldw	r3,0(r2)
    13d4:	e0bffb17 	ldw	r2,-20(fp)
    13d8:	10c08316 	blt	r2,r3,15e8 <alt_flash_cfi_write+0x270>
    13dc:	e0bff817 	ldw	r2,-32(fp)
    13e0:	e0fff217 	ldw	r3,-56(fp)
    13e4:	1004913a 	slli	r2,r2,4
    13e8:	10c5883a 	add	r2,r2,r3
    13ec:	10800d04 	addi	r2,r2,52
    13f0:	11000017 	ldw	r4,0(r2)
    13f4:	e0bff817 	ldw	r2,-32(fp)
    13f8:	e0fff217 	ldw	r3,-56(fp)
    13fc:	1004913a 	slli	r2,r2,4
    1400:	10c5883a 	add	r2,r2,r3
    1404:	10800e04 	addi	r2,r2,56
    1408:	10800017 	ldw	r2,0(r2)
    140c:	2087883a 	add	r3,r4,r2
    1410:	e0bffb17 	ldw	r2,-20(fp)
    1414:	10c0740e 	bge	r2,r3,15e8 <alt_flash_cfi_write+0x270>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
    1418:	e0bff817 	ldw	r2,-32(fp)
    141c:	e0fff217 	ldw	r3,-56(fp)
    1420:	1004913a 	slli	r2,r2,4
    1424:	10c5883a 	add	r2,r2,r3
    1428:	10800d04 	addi	r2,r2,52
    142c:	10800017 	ldw	r2,0(r2)
    1430:	e0bff415 	stw	r2,-48(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    1434:	e03ff715 	stw	zero,-36(fp)
    1438:	00006306 	br	15c8 <alt_flash_cfi_write+0x250>
      {
        if ((offset >= current_offset ) && 
    143c:	e0fffb17 	ldw	r3,-20(fp)
    1440:	e0bff417 	ldw	r2,-48(fp)
    1444:	18805416 	blt	r3,r2,1598 <alt_flash_cfi_write+0x220>
    1448:	e0bff817 	ldw	r2,-32(fp)
    144c:	e0fff217 	ldw	r3,-56(fp)
    1450:	1004913a 	slli	r2,r2,4
    1454:	10c5883a 	add	r2,r2,r3
    1458:	10801004 	addi	r2,r2,64
    145c:	10c00017 	ldw	r3,0(r2)
    1460:	e0bff417 	ldw	r2,-48(fp)
    1464:	1887883a 	add	r3,r3,r2
    1468:	e0bffb17 	ldw	r2,-20(fp)
    146c:	10c04a0e 	bge	r2,r3,1598 <alt_flash_cfi_write+0x220>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
    1470:	e0bff817 	ldw	r2,-32(fp)
    1474:	e0fff217 	ldw	r3,-56(fp)
    1478:	1004913a 	slli	r2,r2,4
    147c:	10c5883a 	add	r2,r2,r3
    1480:	10801004 	addi	r2,r2,64
    1484:	10c00017 	ldw	r3,0(r2)
    1488:	e0bff417 	ldw	r2,-48(fp)
    148c:	1887883a 	add	r3,r3,r2
    1490:	e0bffb17 	ldw	r2,-20(fp)
    1494:	1885c83a 	sub	r2,r3,r2
    1498:	e0bff615 	stw	r2,-40(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
    149c:	e0bff617 	ldw	r2,-40(fp)
    14a0:	e0bfff15 	stw	r2,-4(fp)
    14a4:	e0fffd17 	ldw	r3,-12(fp)
    14a8:	e0fffe15 	stw	r3,-8(fp)
    14ac:	e0bfff17 	ldw	r2,-4(fp)
    14b0:	e0fffe17 	ldw	r3,-8(fp)
    14b4:	10c0020e 	bge	r2,r3,14c0 <alt_flash_cfi_write+0x148>
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0bffe15 	stw	r2,-8(fp)
    14c0:	e0fffe17 	ldw	r3,-8(fp)
    14c4:	e0fff615 	stw	r3,-40(fp)
          if(memcmp(src_addr, 
    14c8:	e0bff217 	ldw	r2,-56(fp)
    14cc:	10800a17 	ldw	r2,40(r2)
    14d0:	1007883a 	mov	r3,r2
    14d4:	e0bffb17 	ldw	r2,-20(fp)
    14d8:	188b883a 	add	r5,r3,r2
    14dc:	e1bff617 	ldw	r6,-40(fp)
    14e0:	e13ffc17 	ldw	r4,-16(fp)
    14e4:	00070900 	call	7090 <memcmp>
    14e8:	1005003a 	cmpeq	r2,r2,zero
    14ec:	1000131e 	bne	r2,zero,153c <alt_flash_cfi_write+0x1c4>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
    14f0:	e0bff217 	ldw	r2,-56(fp)
    14f4:	10800817 	ldw	r2,32(r2)
    14f8:	e13ff217 	ldw	r4,-56(fp)
    14fc:	e17ff417 	ldw	r5,-48(fp)
    1500:	103ee83a 	callr	r2
    1504:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
    1508:	e0bff917 	ldw	r2,-28(fp)
    150c:	1004c03a 	cmpne	r2,r2,zero
    1510:	10000a1e 	bne	r2,zero,153c <alt_flash_cfi_write+0x1c4>
            {
              ret_code = (*flash->dev.write_block)( 
    1514:	e0bff217 	ldw	r2,-56(fp)
    1518:	10c00917 	ldw	r3,36(r2)
    151c:	e13ff217 	ldw	r4,-56(fp)
    1520:	e0bff617 	ldw	r2,-40(fp)
    1524:	d8800015 	stw	r2,0(sp)
    1528:	e17ff417 	ldw	r5,-48(fp)
    152c:	e1bffb17 	ldw	r6,-20(fp)
    1530:	e1fffc17 	ldw	r7,-16(fp)
    1534:	183ee83a 	callr	r3
    1538:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
    153c:	e0fffd17 	ldw	r3,-12(fp)
    1540:	e0bff617 	ldw	r2,-40(fp)
    1544:	18802f26 	beq	r3,r2,1604 <alt_flash_cfi_write+0x28c>
    1548:	e0bff917 	ldw	r2,-28(fp)
    154c:	1004c03a 	cmpne	r2,r2,zero
    1550:	10002c1e 	bne	r2,zero,1604 <alt_flash_cfi_write+0x28c>
          {
            goto finished;
          }
          
          length -= data_to_write;
    1554:	e0fffd17 	ldw	r3,-12(fp)
    1558:	e0bff617 	ldw	r2,-40(fp)
    155c:	1885c83a 	sub	r2,r3,r2
    1560:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
    1564:	e0bff817 	ldw	r2,-32(fp)
    1568:	e0fff217 	ldw	r3,-56(fp)
    156c:	1004913a 	slli	r2,r2,4
    1570:	10c5883a 	add	r2,r2,r3
    1574:	10801004 	addi	r2,r2,64
    1578:	10c00017 	ldw	r3,0(r2)
    157c:	e0bff417 	ldw	r2,-48(fp)
    1580:	1885883a 	add	r2,r3,r2
    1584:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
    1588:	e0fffc17 	ldw	r3,-16(fp)
    158c:	e0bff617 	ldw	r2,-40(fp)
    1590:	1885883a 	add	r2,r3,r2
    1594:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
    1598:	e0bff817 	ldw	r2,-32(fp)
    159c:	e0fff217 	ldw	r3,-56(fp)
    15a0:	1004913a 	slli	r2,r2,4
    15a4:	10c5883a 	add	r2,r2,r3
    15a8:	10801004 	addi	r2,r2,64
    15ac:	10c00017 	ldw	r3,0(r2)
    15b0:	e0bff417 	ldw	r2,-48(fp)
    15b4:	10c5883a 	add	r2,r2,r3
    15b8:	e0bff415 	stw	r2,-48(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    15bc:	e0bff717 	ldw	r2,-36(fp)
    15c0:	10800044 	addi	r2,r2,1
    15c4:	e0bff715 	stw	r2,-36(fp)
    15c8:	e0bff817 	ldw	r2,-32(fp)
    15cc:	e0fff217 	ldw	r3,-56(fp)
    15d0:	1004913a 	slli	r2,r2,4
    15d4:	10c5883a 	add	r2,r2,r3
    15d8:	10800f04 	addi	r2,r2,60
    15dc:	10c00017 	ldw	r3,0(r2)
    15e0:	e0bff717 	ldw	r2,-36(fp)
    15e4:	10ff9516 	blt	r2,r3,143c <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    15e8:	e0bff817 	ldw	r2,-32(fp)
    15ec:	10800044 	addi	r2,r2,1
    15f0:	e0bff815 	stw	r2,-32(fp)
    15f4:	e0bff217 	ldw	r2,-56(fp)
    15f8:	10c00c17 	ldw	r3,48(r2)
    15fc:	e0bff817 	ldw	r2,-32(fp)
    1600:	10ff6e16 	blt	r2,r3,13bc <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
    1604:	e0bff217 	ldw	r2,-56(fp)
    1608:	10800a17 	ldw	r2,40(r2)
    160c:	1007883a 	mov	r3,r2
    1610:	e0bff317 	ldw	r2,-52(fp)
    1614:	1889883a 	add	r4,r3,r2
    1618:	e17ff517 	ldw	r5,-44(fp)
    161c:	00056a00 	call	56a0 <alt_dcache_flush>
  return ret_code;
    1620:	e0bff917 	ldw	r2,-28(fp)
}
    1624:	e037883a 	mov	sp,fp
    1628:	dfc00117 	ldw	ra,4(sp)
    162c:	df000017 	ldw	fp,0(sp)
    1630:	dec00204 	addi	sp,sp,8
    1634:	f800283a 	ret

00001638 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
    1638:	defffa04 	addi	sp,sp,-24
    163c:	df000515 	stw	fp,20(sp)
    1640:	df000504 	addi	fp,sp,20
    1644:	e13ffd15 	stw	r4,-12(fp)
    1648:	e17ffe15 	stw	r5,-8(fp)
    164c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    1650:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
    1654:	e0bffd17 	ldw	r2,-12(fp)
    1658:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
    165c:	e0bffb17 	ldw	r2,-20(fp)
    1660:	10c00c17 	ldw	r3,48(r2)
    1664:	e0bfff17 	ldw	r2,-4(fp)
    1668:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
    166c:	e0bffb17 	ldw	r2,-20(fp)
    1670:	10800c17 	ldw	r2,48(r2)
    1674:	1004c03a 	cmpne	r2,r2,zero
    1678:	1000031e 	bne	r2,zero,1688 <alt_flash_cfi_get_info+0x50>
  {
    ret_code = -EIO;
    167c:	00bffec4 	movi	r2,-5
    1680:	e0bffc15 	stw	r2,-16(fp)
    1684:	00000b06 	br	16b4 <alt_flash_cfi_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    1688:	e0bffb17 	ldw	r2,-20(fp)
    168c:	10800c17 	ldw	r2,48(r2)
    1690:	10800250 	cmplti	r2,r2,9
    1694:	1000031e 	bne	r2,zero,16a4 <alt_flash_cfi_get_info+0x6c>
  {
    ret_code = -ENOMEM;
    1698:	00bffd04 	movi	r2,-12
    169c:	e0bffc15 	stw	r2,-16(fp)
    16a0:	00000406 	br	16b4 <alt_flash_cfi_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
    16a4:	e0bffb17 	ldw	r2,-20(fp)
    16a8:	10c00d04 	addi	r3,r2,52
    16ac:	e0bffe17 	ldw	r2,-8(fp)
    16b0:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
    16b4:	e0bffc17 	ldw	r2,-16(fp)
}
    16b8:	e037883a 	mov	sp,fp
    16bc:	df000017 	ldw	fp,0(sp)
    16c0:	dec00104 	addi	sp,sp,4
    16c4:	f800283a 	ret

000016c8 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
    16c8:	defff904 	addi	sp,sp,-28
    16cc:	dfc00615 	stw	ra,24(sp)
    16d0:	df000515 	stw	fp,20(sp)
    16d4:	df000504 	addi	fp,sp,20
    16d8:	e13ffc15 	stw	r4,-16(fp)
    16dc:	e17ffd15 	stw	r5,-12(fp)
    16e0:	e1bffe15 	stw	r6,-8(fp)
    16e4:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    16e8:	e0bffc17 	ldw	r2,-16(fp)
    16ec:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
    16f0:	e0bffb17 	ldw	r2,-20(fp)
    16f4:	10800a17 	ldw	r2,40(r2)
    16f8:	1007883a 	mov	r3,r2
    16fc:	e0bffd17 	ldw	r2,-12(fp)
    1700:	1887883a 	add	r3,r3,r2
    1704:	e1bfff17 	ldw	r6,-4(fp)
    1708:	e0bffe17 	ldw	r2,-8(fp)
    170c:	1009883a 	mov	r4,r2
    1710:	180b883a 	mov	r5,r3
    1714:	00071040 	call	7104 <memcpy>
  return 0;
    1718:	0005883a 	mov	r2,zero
}
    171c:	e037883a 	mov	sp,fp
    1720:	dfc00117 	ldw	ra,4(sp)
    1724:	df000017 	ldw	fp,0(sp)
    1728:	dec00204 	addi	sp,sp,8
    172c:	f800283a 	ret

00001730 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
    1730:	defffa04 	addi	sp,sp,-24
    1734:	df000515 	stw	fp,20(sp)
    1738:	df000504 	addi	fp,sp,20
    173c:	e13ffd15 	stw	r4,-12(fp)
    1740:	e17ffe15 	stw	r5,-8(fp)
    1744:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
    1748:	e0bffd17 	ldw	r2,-12(fp)
    174c:	10802e17 	ldw	r2,184(r2)
    1750:	10800058 	cmpnei	r2,r2,1
    1754:	10000b1e 	bne	r2,zero,1784 <alt_write_value_to_flash+0x54>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
    1758:	e0bffd17 	ldw	r2,-12(fp)
    175c:	10800a17 	ldw	r2,40(r2)
    1760:	1007883a 	mov	r3,r2
    1764:	e0bffe17 	ldw	r2,-8(fp)
    1768:	1889883a 	add	r4,r3,r2
    176c:	e0bfff17 	ldw	r2,-4(fp)
    1770:	10800003 	ldbu	r2,0(r2)
    1774:	10c03fcc 	andi	r3,r2,255
    1778:	2005883a 	mov	r2,r4
    177c:	10c00025 	stbio	r3,0(r2)
    1780:	00004006 	br	1884 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 2)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10802e17 	ldw	r2,184(r2)
    178c:	10800098 	cmpnei	r2,r2,2
    1790:	1000151e 	bne	r2,zero,17e8 <alt_write_value_to_flash+0xb8>
  {
    half_word_value = (alt_u16)(*src_addr);
    1794:	e0bfff17 	ldw	r2,-4(fp)
    1798:	10800003 	ldbu	r2,0(r2)
    179c:	10803fcc 	andi	r2,r2,255
    17a0:	e0bffc0d 	sth	r2,-16(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    17a4:	e0bfff17 	ldw	r2,-4(fp)
    17a8:	10800044 	addi	r2,r2,1
    17ac:	10800003 	ldbu	r2,0(r2)
    17b0:	10803fcc 	andi	r2,r2,255
    17b4:	1004923a 	slli	r2,r2,8
    17b8:	1007883a 	mov	r3,r2
    17bc:	e0bffc0b 	ldhu	r2,-16(fp)
    17c0:	1884b03a 	or	r2,r3,r2
    17c4:	e0bffc0d 	sth	r2,-16(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
    17c8:	e0bffd17 	ldw	r2,-12(fp)
    17cc:	10800a17 	ldw	r2,40(r2)
    17d0:	1007883a 	mov	r3,r2
    17d4:	e0bffe17 	ldw	r2,-8(fp)
    17d8:	1885883a 	add	r2,r3,r2
    17dc:	e0fffc0b 	ldhu	r3,-16(fp)
    17e0:	10c0002d 	sthio	r3,0(r2)
    17e4:	00002706 	br	1884 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 4)
    17e8:	e0bffd17 	ldw	r2,-12(fp)
    17ec:	10802e17 	ldw	r2,184(r2)
    17f0:	10800118 	cmpnei	r2,r2,4
    17f4:	1000231e 	bne	r2,zero,1884 <alt_write_value_to_flash+0x154>
  {
    word_value = (alt_u32)(*src_addr);
    17f8:	e0bfff17 	ldw	r2,-4(fp)
    17fc:	10800003 	ldbu	r2,0(r2)
    1800:	10803fcc 	andi	r2,r2,255
    1804:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
    1808:	e0bfff17 	ldw	r2,-4(fp)
    180c:	10800044 	addi	r2,r2,1
    1810:	10800003 	ldbu	r2,0(r2)
    1814:	10803fcc 	andi	r2,r2,255
    1818:	1006923a 	slli	r3,r2,8
    181c:	e0bffb17 	ldw	r2,-20(fp)
    1820:	10c4b03a 	or	r2,r2,r3
    1824:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    1828:	e0bfff17 	ldw	r2,-4(fp)
    182c:	10800084 	addi	r2,r2,2
    1830:	10800003 	ldbu	r2,0(r2)
    1834:	10803fcc 	andi	r2,r2,255
    1838:	1006943a 	slli	r3,r2,16
    183c:	e0bffb17 	ldw	r2,-20(fp)
    1840:	10c4b03a 	or	r2,r2,r3
    1844:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    1848:	e0bfff17 	ldw	r2,-4(fp)
    184c:	108000c4 	addi	r2,r2,3
    1850:	10800003 	ldbu	r2,0(r2)
    1854:	10803fcc 	andi	r2,r2,255
    1858:	1006963a 	slli	r3,r2,24
    185c:	e0bffb17 	ldw	r2,-20(fp)
    1860:	10c4b03a 	or	r2,r2,r3
    1864:	e0bffb15 	stw	r2,-20(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
    1868:	e0bffd17 	ldw	r2,-12(fp)
    186c:	10800a17 	ldw	r2,40(r2)
    1870:	1007883a 	mov	r3,r2
    1874:	e0bffe17 	ldw	r2,-8(fp)
    1878:	1885883a 	add	r2,r3,r2
    187c:	e0fffb17 	ldw	r3,-20(fp)
    1880:	10c00035 	stwio	r3,0(r2)
  }

  return;
}
    1884:	e037883a 	mov	sp,fp
    1888:	df000017 	ldw	fp,0(sp)
    188c:	dec00104 	addi	sp,sp,4
    1890:	f800283a 	ret

00001894 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
    1894:	defff304 	addi	sp,sp,-52
    1898:	dfc00c15 	stw	ra,48(sp)
    189c:	df000b15 	stw	fp,44(sp)
    18a0:	df000b04 	addi	fp,sp,44
    18a4:	e13ffc15 	stw	r4,-16(fp)
    18a8:	e17ffd15 	stw	r5,-12(fp)
    18ac:	e1bffe15 	stw	r6,-8(fp)
    18b0:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
    18b4:	e03ffa15 	stw	zero,-24(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
    18b8:	e0bffc17 	ldw	r2,-16(fp)
    18bc:	10800a17 	ldw	r2,40(r2)
    18c0:	1007883a 	mov	r3,r2
    18c4:	e0bffd17 	ldw	r2,-12(fp)
    18c8:	1885883a 	add	r2,r3,r2
    18cc:	1009883a 	mov	r4,r2
    18d0:	e0bffc17 	ldw	r2,-16(fp)
    18d4:	11402e17 	ldw	r5,184(r2)
    18d8:	00075dc0 	call	75dc <__modsi3>
    18dc:	e0bff915 	stw	r2,-28(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
    18e0:	e0bff917 	ldw	r2,-28(fp)
    18e4:	1005003a 	cmpeq	r2,r2,zero
    18e8:	10003a1e 	bne	r2,zero,19d4 <alt_flash_program_block+0x140>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    18ec:	e0bffc17 	ldw	r2,-16(fp)
    18f0:	10c02e17 	ldw	r3,184(r2)
    18f4:	e0bff917 	ldw	r2,-28(fp)
    18f8:	1885c83a 	sub	r2,r3,r2
    18fc:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    1900:	e03ff615 	stw	zero,-40(fp)
    1904:	00001206 	br	1950 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
    1908:	e17ff617 	ldw	r5,-40(fp)
    190c:	e0bffc17 	ldw	r2,-16(fp)
    1910:	10800a17 	ldw	r2,40(r2)
    1914:	1009883a 	mov	r4,r2
    1918:	e0fffd17 	ldw	r3,-12(fp)
    191c:	e0bff917 	ldw	r2,-28(fp)
    1920:	1887c83a 	sub	r3,r3,r2
    1924:	e0bff617 	ldw	r2,-40(fp)
    1928:	1885883a 	add	r2,r3,r2
    192c:	2085883a 	add	r2,r4,r2
    1930:	10800023 	ldbuio	r2,0(r2)
    1934:	1007883a 	mov	r3,r2
    1938:	e0bffb04 	addi	r2,fp,-20
    193c:	1145883a 	add	r2,r2,r5
    1940:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    1944:	e0bff617 	ldw	r2,-40(fp)
    1948:	10800044 	addi	r2,r2,1
    194c:	e0bff615 	stw	r2,-40(fp)
    1950:	e0fff617 	ldw	r3,-40(fp)
    1954:	e0bff917 	ldw	r2,-28(fp)
    1958:	18bfeb16 	blt	r3,r2,1908 <alt_flash_program_block+0x74>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    195c:	e03ff615 	stw	zero,-40(fp)
    1960:	00000e06 	br	199c <alt_flash_program_block+0x108>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    1964:	e0fff917 	ldw	r3,-28(fp)
    1968:	e0bff617 	ldw	r2,-40(fp)
    196c:	1889883a 	add	r4,r3,r2
    1970:	e0bff617 	ldw	r2,-40(fp)
    1974:	1007883a 	mov	r3,r2
    1978:	e0bffe17 	ldw	r2,-8(fp)
    197c:	1885883a 	add	r2,r3,r2
    1980:	10c00003 	ldbu	r3,0(r2)
    1984:	e0bffb04 	addi	r2,fp,-20
    1988:	1105883a 	add	r2,r2,r4
    198c:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    1990:	e0bff617 	ldw	r2,-40(fp)
    1994:	10800044 	addi	r2,r2,1
    1998:	e0bff615 	stw	r2,-40(fp)
    199c:	e0fff617 	ldw	r3,-40(fp)
    19a0:	e0bff817 	ldw	r2,-32(fp)
    19a4:	18bfef16 	blt	r3,r2,1964 <alt_flash_program_block+0xd0>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
    19a8:	e0fffd17 	ldw	r3,-12(fp)
    19ac:	e0bff917 	ldw	r2,-28(fp)
    19b0:	188bc83a 	sub	r5,r3,r2
    19b4:	e1bffb04 	addi	r6,fp,-20
    19b8:	e0800217 	ldw	r2,8(fp)
    19bc:	e13ffc17 	ldw	r4,-16(fp)
    19c0:	103ee83a 	callr	r2
    19c4:	e0bffa15 	stw	r2,-24(fp)
    i = unaligned_bytes;
    19c8:	e0bff817 	ldw	r2,-32(fp)
    19cc:	e0bff615 	stw	r2,-40(fp)
    19d0:	00000106 	br	19d8 <alt_flash_program_block+0x144>
  }
  else
  {
    i = 0;
    19d4:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
    19d8:	e0fffd17 	ldw	r3,-12(fp)
    19dc:	e0bfff17 	ldw	r2,-4(fp)
    19e0:	1889883a 	add	r4,r3,r2
    19e4:	e0bffc17 	ldw	r2,-16(fp)
    19e8:	11402e17 	ldw	r5,184(r2)
    19ec:	00075dc0 	call	75dc <__modsi3>
    19f0:	e0bff715 	stw	r2,-36(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    19f4:	00001006 	br	1a38 <alt_flash_program_block+0x1a4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
    19f8:	e0fffd17 	ldw	r3,-12(fp)
    19fc:	e0bff617 	ldw	r2,-40(fp)
    1a00:	188b883a 	add	r5,r3,r2
    1a04:	e0bff617 	ldw	r2,-40(fp)
    1a08:	1007883a 	mov	r3,r2
    1a0c:	e0bffe17 	ldw	r2,-8(fp)
    1a10:	188d883a 	add	r6,r3,r2
    1a14:	e0800217 	ldw	r2,8(fp)
    1a18:	e13ffc17 	ldw	r4,-16(fp)
    1a1c:	103ee83a 	callr	r2
    1a20:	e0bffa15 	stw	r2,-24(fp)
    i += flash->mode_width;     
    1a24:	e0bffc17 	ldw	r2,-16(fp)
    1a28:	10c02e17 	ldw	r3,184(r2)
    1a2c:	e0bff617 	ldw	r2,-40(fp)
    1a30:	10c5883a 	add	r2,r2,r3
    1a34:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    1a38:	e0bffa17 	ldw	r2,-24(fp)
    1a3c:	1004c03a 	cmpne	r2,r2,zero
    1a40:	1000051e 	bne	r2,zero,1a58 <alt_flash_program_block+0x1c4>
    1a44:	e0ffff17 	ldw	r3,-4(fp)
    1a48:	e0bff717 	ldw	r2,-36(fp)
    1a4c:	1887c83a 	sub	r3,r3,r2
    1a50:	e0bff617 	ldw	r2,-40(fp)
    1a54:	10ffe816 	blt	r2,r3,19f8 <alt_flash_program_block+0x164>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
    1a58:	e0bff717 	ldw	r2,-36(fp)
    1a5c:	1005003a 	cmpeq	r2,r2,zero
    1a60:	10003c1e 	bne	r2,zero,1b54 <alt_flash_program_block+0x2c0>
    1a64:	e0bffa17 	ldw	r2,-24(fp)
    1a68:	1004c03a 	cmpne	r2,r2,zero
    1a6c:	1000391e 	bne	r2,zero,1b54 <alt_flash_program_block+0x2c0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    1a70:	e0bffc17 	ldw	r2,-16(fp)
    1a74:	10c02e17 	ldw	r3,184(r2)
    1a78:	e0bff717 	ldw	r2,-36(fp)
    1a7c:	1885c83a 	sub	r2,r3,r2
    1a80:	e0bff915 	stw	r2,-28(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
    1a84:	e03ff515 	stw	zero,-44(fp)
    1a88:	00000e06 	br	1ac4 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    1a8c:	e13ff517 	ldw	r4,-44(fp)
    1a90:	e0bff617 	ldw	r2,-40(fp)
    1a94:	1007883a 	mov	r3,r2
    1a98:	e0bffe17 	ldw	r2,-8(fp)
    1a9c:	1887883a 	add	r3,r3,r2
    1aa0:	e0bff517 	ldw	r2,-44(fp)
    1aa4:	1885883a 	add	r2,r3,r2
    1aa8:	10c00003 	ldbu	r3,0(r2)
    1aac:	e0bffb04 	addi	r2,fp,-20
    1ab0:	1105883a 	add	r2,r2,r4
    1ab4:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
    1ab8:	e0bff517 	ldw	r2,-44(fp)
    1abc:	10800044 	addi	r2,r2,1
    1ac0:	e0bff515 	stw	r2,-44(fp)
    1ac4:	e0fff517 	ldw	r3,-44(fp)
    1ac8:	e0bff717 	ldw	r2,-36(fp)
    1acc:	18bfef16 	blt	r3,r2,1a8c <alt_flash_program_block+0x1f8>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
    1ad0:	e03ff515 	stw	zero,-44(fp)
    1ad4:	00001406 	br	1b28 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
    1ad8:	e0fff717 	ldw	r3,-36(fp)
    1adc:	e0bff517 	ldw	r2,-44(fp)
    1ae0:	188b883a 	add	r5,r3,r2
    1ae4:	e0bffc17 	ldw	r2,-16(fp)
    1ae8:	10800a17 	ldw	r2,40(r2)
    1aec:	1009883a 	mov	r4,r2
    1af0:	e0fffd17 	ldw	r3,-12(fp)
    1af4:	e0bfff17 	ldw	r2,-4(fp)
    1af8:	1887883a 	add	r3,r3,r2
    1afc:	e0bff517 	ldw	r2,-44(fp)
    1b00:	1885883a 	add	r2,r3,r2
    1b04:	2085883a 	add	r2,r4,r2
    1b08:	10800023 	ldbuio	r2,0(r2)
    1b0c:	1007883a 	mov	r3,r2
    1b10:	e0bffb04 	addi	r2,fp,-20
    1b14:	1145883a 	add	r2,r2,r5
    1b18:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
    1b1c:	e0bff517 	ldw	r2,-44(fp)
    1b20:	10800044 	addi	r2,r2,1
    1b24:	e0bff515 	stw	r2,-44(fp)
    1b28:	e0fff517 	ldw	r3,-44(fp)
    1b2c:	e0bff917 	ldw	r2,-28(fp)
    1b30:	18bfe916 	blt	r3,r2,1ad8 <alt_flash_program_block+0x244>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
    1b34:	e0fffd17 	ldw	r3,-12(fp)
    1b38:	e0bff617 	ldw	r2,-40(fp)
    1b3c:	188b883a 	add	r5,r3,r2
    1b40:	e1bffb04 	addi	r6,fp,-20
    1b44:	e0800217 	ldw	r2,8(fp)
    1b48:	e13ffc17 	ldw	r4,-16(fp)
    1b4c:	103ee83a 	callr	r2
    1b50:	e0bffa15 	stw	r2,-24(fp)
  }

  return ret_code;
    1b54:	e0bffa17 	ldw	r2,-24(fp)
}
    1b58:	e037883a 	mov	sp,fp
    1b5c:	dfc00117 	ldw	ra,4(sp)
    1b60:	df000017 	ldw	fp,0(sp)
    1b64:	dec00204 	addi	sp,sp,8
    1b68:	f800283a 	ret

00001b6c <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
    1b6c:	defffd04 	addi	sp,sp,-12
    1b70:	df000215 	stw	fp,8(sp)
    1b74:	df000204 	addi	fp,sp,8
    1b78:	e13ffe15 	stw	r4,-8(fp)
    1b7c:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
    1b80:	e0bffe17 	ldw	r2,-8(fp)
    1b84:	10800a17 	ldw	r2,40(r2)
    1b88:	1007883a 	mov	r3,r2
    1b8c:	e0bfff17 	ldw	r2,-4(fp)
    1b90:	1885883a 	add	r2,r3,r2
    1b94:	10800023 	ldbuio	r2,0(r2)
    1b98:	10803fcc 	andi	r2,r2,255
}
    1b9c:	e037883a 	mov	sp,fp
    1ba0:	df000017 	ldw	fp,0(sp)
    1ba4:	dec00104 	addi	sp,sp,4
    1ba8:	f800283a 	ret

00001bac <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
    1bac:	defffd04 	addi	sp,sp,-12
    1bb0:	df000215 	stw	fp,8(sp)
    1bb4:	df000204 	addi	fp,sp,8
    1bb8:	e13ffe15 	stw	r4,-8(fp)
    1bbc:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
    1bc0:	e0bffe17 	ldw	r2,-8(fp)
    1bc4:	10800a17 	ldw	r2,40(r2)
    1bc8:	1007883a 	mov	r3,r2
    1bcc:	e0bfff17 	ldw	r2,-4(fp)
    1bd0:	1085883a 	add	r2,r2,r2
    1bd4:	1885883a 	add	r2,r3,r2
    1bd8:	1080002b 	ldhuio	r2,0(r2)
    1bdc:	10803fcc 	andi	r2,r2,255
}
    1be0:	e037883a 	mov	sp,fp
    1be4:	df000017 	ldw	fp,0(sp)
    1be8:	dec00104 	addi	sp,sp,4
    1bec:	f800283a 	ret

00001bf0 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
    1bf0:	defffd04 	addi	sp,sp,-12
    1bf4:	df000215 	stw	fp,8(sp)
    1bf8:	df000204 	addi	fp,sp,8
    1bfc:	e13ffe15 	stw	r4,-8(fp)
    1c00:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
    1c04:	e0bffe17 	ldw	r2,-8(fp)
    1c08:	10800a17 	ldw	r2,40(r2)
    1c0c:	1007883a 	mov	r3,r2
    1c10:	e0bfff17 	ldw	r2,-4(fp)
    1c14:	1085883a 	add	r2,r2,r2
    1c18:	1085883a 	add	r2,r2,r2
    1c1c:	1885883a 	add	r2,r3,r2
    1c20:	10800037 	ldwio	r2,0(r2)
    1c24:	10803fcc 	andi	r2,r2,255
}
    1c28:	e037883a 	mov	sp,fp
    1c2c:	df000017 	ldw	fp,0(sp)
    1c30:	dec00104 	addi	sp,sp,4
    1c34:	f800283a 	ret

00001c38 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
    1c38:	defffc04 	addi	sp,sp,-16
    1c3c:	df000315 	stw	fp,12(sp)
    1c40:	df000304 	addi	fp,sp,12
    1c44:	e13ffd15 	stw	r4,-12(fp)
    1c48:	e17ffe15 	stw	r5,-8(fp)
    1c4c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
    1c50:	e0fffd17 	ldw	r3,-12(fp)
    1c54:	e0bffe17 	ldw	r2,-8(fp)
    1c58:	1885883a 	add	r2,r3,r2
    1c5c:	e0ffff03 	ldbu	r3,-4(fp)
    1c60:	10c00025 	stbio	r3,0(r2)
  return;
}
    1c64:	e037883a 	mov	sp,fp
    1c68:	df000017 	ldw	fp,0(sp)
    1c6c:	dec00104 	addi	sp,sp,4
    1c70:	f800283a 	ret

00001c74 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
    1c74:	defffc04 	addi	sp,sp,-16
    1c78:	df000315 	stw	fp,12(sp)
    1c7c:	df000304 	addi	fp,sp,12
    1c80:	e13ffd15 	stw	r4,-12(fp)
    1c84:	e17ffe15 	stw	r5,-8(fp)
    1c88:	e1bfff05 	stb	r6,-4(fp)
  if (offset % 2)
    1c8c:	e0bffe17 	ldw	r2,-8(fp)
    1c90:	1080004c 	andi	r2,r2,1
    1c94:	10803fcc 	andi	r2,r2,255
    1c98:	1005003a 	cmpeq	r2,r2,zero
    1c9c:	1000081e 	bne	r2,zero,1cc0 <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
    1ca0:	e0bffe17 	ldw	r2,-8(fp)
    1ca4:	1085883a 	add	r2,r2,r2
    1ca8:	1007883a 	mov	r3,r2
    1cac:	e0bffd17 	ldw	r2,-12(fp)
    1cb0:	1885883a 	add	r2,r3,r2
    1cb4:	e0ffff03 	ldbu	r3,-4(fp)
    1cb8:	10c00025 	stbio	r3,0(r2)
    1cbc:	00000806 	br	1ce0 <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
    1cc0:	e0bffe17 	ldw	r2,-8(fp)
    1cc4:	1085883a 	add	r2,r2,r2
    1cc8:	1007883a 	mov	r3,r2
    1ccc:	e0bffd17 	ldw	r2,-12(fp)
    1cd0:	1885883a 	add	r2,r3,r2
    1cd4:	10800044 	addi	r2,r2,1
    1cd8:	e0ffff03 	ldbu	r3,-4(fp)
    1cdc:	10c00025 	stbio	r3,0(r2)
  }
  return;
}
    1ce0:	e037883a 	mov	sp,fp
    1ce4:	df000017 	ldw	fp,0(sp)
    1ce8:	dec00104 	addi	sp,sp,4
    1cec:	f800283a 	ret

00001cf0 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
    1cf0:	defffc04 	addi	sp,sp,-16
    1cf4:	df000315 	stw	fp,12(sp)
    1cf8:	df000304 	addi	fp,sp,12
    1cfc:	e13ffd15 	stw	r4,-12(fp)
    1d00:	e17ffe15 	stw	r5,-8(fp)
    1d04:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
    1d08:	e0bffe17 	ldw	r2,-8(fp)
    1d0c:	1085883a 	add	r2,r2,r2
    1d10:	1085883a 	add	r2,r2,r2
    1d14:	1007883a 	mov	r3,r2
    1d18:	e0bffd17 	ldw	r2,-12(fp)
    1d1c:	1885883a 	add	r2,r3,r2
    1d20:	e0ffff03 	ldbu	r3,-4(fp)
    1d24:	10c00025 	stbio	r3,0(r2)
  return;
}
    1d28:	e037883a 	mov	sp,fp
    1d2c:	df000017 	ldw	fp,0(sp)
    1d30:	dec00104 	addi	sp,sp,4
    1d34:	f800283a 	ret

00001d38 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
    1d38:	defffc04 	addi	sp,sp,-16
    1d3c:	df000315 	stw	fp,12(sp)
    1d40:	df000304 	addi	fp,sp,12
    1d44:	e13ffd15 	stw	r4,-12(fp)
    1d48:	e17ffe15 	stw	r5,-8(fp)
    1d4c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
    1d50:	e0bffe17 	ldw	r2,-8(fp)
    1d54:	1085883a 	add	r2,r2,r2
    1d58:	1007883a 	mov	r3,r2
    1d5c:	e0bffd17 	ldw	r2,-12(fp)
    1d60:	1885883a 	add	r2,r3,r2
    1d64:	e0ffff03 	ldbu	r3,-4(fp)
    1d68:	10c0002d 	sthio	r3,0(r2)
  return;
}
    1d6c:	e037883a 	mov	sp,fp
    1d70:	df000017 	ldw	fp,0(sp)
    1d74:	dec00104 	addi	sp,sp,4
    1d78:	f800283a 	ret

00001d7c <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
    1d7c:	defffc04 	addi	sp,sp,-16
    1d80:	df000315 	stw	fp,12(sp)
    1d84:	df000304 	addi	fp,sp,12
    1d88:	e13ffd15 	stw	r4,-12(fp)
    1d8c:	e17ffe15 	stw	r5,-8(fp)
    1d90:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
    1d94:	e0bffe17 	ldw	r2,-8(fp)
    1d98:	1085883a 	add	r2,r2,r2
    1d9c:	1085883a 	add	r2,r2,r2
    1da0:	1007883a 	mov	r3,r2
    1da4:	e0bffd17 	ldw	r2,-12(fp)
    1da8:	1885883a 	add	r2,r3,r2
    1dac:	e0ffff03 	ldbu	r3,-4(fp)
    1db0:	10c0002d 	sthio	r3,0(r2)
  return;
}
    1db4:	e037883a 	mov	sp,fp
    1db8:	df000017 	ldw	fp,0(sp)
    1dbc:	dec00104 	addi	sp,sp,4
    1dc0:	f800283a 	ret

00001dc4 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
    1dc4:	defffc04 	addi	sp,sp,-16
    1dc8:	df000315 	stw	fp,12(sp)
    1dcc:	df000304 	addi	fp,sp,12
    1dd0:	e13ffd15 	stw	r4,-12(fp)
    1dd4:	e17ffe15 	stw	r5,-8(fp)
    1dd8:	e1bfff05 	stb	r6,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
    1ddc:	e0bffe17 	ldw	r2,-8(fp)
    1de0:	1085883a 	add	r2,r2,r2
    1de4:	1085883a 	add	r2,r2,r2
    1de8:	1007883a 	mov	r3,r2
    1dec:	e0bffd17 	ldw	r2,-12(fp)
    1df0:	1885883a 	add	r2,r3,r2
    1df4:	e0ffff03 	ldbu	r3,-4(fp)
    1df8:	10c00035 	stwio	r3,0(r2)
  return;
}
    1dfc:	e037883a 	mov	sp,fp
    1e00:	df000017 	ldw	fp,0(sp)
    1e04:	dec00104 	addi	sp,sp,4
    1e08:	f800283a 	ret

00001e0c <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
    1e0c:	defffd04 	addi	sp,sp,-12
    1e10:	df000215 	stw	fp,8(sp)
    1e14:	df000204 	addi	fp,sp,8
    1e18:	e13ffe15 	stw	r4,-8(fp)
    1e1c:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
    1e20:	e0bfff17 	ldw	r2,-4(fp)
    1e24:	10c03fcc 	andi	r3,r2,255
    1e28:	e0bffe17 	ldw	r2,-8(fp)
    1e2c:	10c00025 	stbio	r3,0(r2)
  return;
}
    1e30:	e037883a 	mov	sp,fp
    1e34:	df000017 	ldw	fp,0(sp)
    1e38:	dec00104 	addi	sp,sp,4
    1e3c:	f800283a 	ret

00001e40 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
    1e40:	defffd04 	addi	sp,sp,-12
    1e44:	df000215 	stw	fp,8(sp)
    1e48:	df000204 	addi	fp,sp,8
    1e4c:	e13ffe15 	stw	r4,-8(fp)
    1e50:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
    1e54:	e0bfff17 	ldw	r2,-4(fp)
    1e58:	10ffffcc 	andi	r3,r2,65535
    1e5c:	e0bffe17 	ldw	r2,-8(fp)
    1e60:	10c0002d 	sthio	r3,0(r2)
  return;
}
    1e64:	e037883a 	mov	sp,fp
    1e68:	df000017 	ldw	fp,0(sp)
    1e6c:	dec00104 	addi	sp,sp,4
    1e70:	f800283a 	ret

00001e74 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
    1e74:	defffd04 	addi	sp,sp,-12
    1e78:	df000215 	stw	fp,8(sp)
    1e7c:	df000204 	addi	fp,sp,8
    1e80:	e13ffe15 	stw	r4,-8(fp)
    1e84:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
    1e88:	e0ffff17 	ldw	r3,-4(fp)
    1e8c:	e0bffe17 	ldw	r2,-8(fp)
    1e90:	10c00035 	stwio	r3,0(r2)
  return;
}
    1e94:	e037883a 	mov	sp,fp
    1e98:	df000017 	ldw	fp,0(sp)
    1e9c:	dec00104 	addi	sp,sp,4
    1ea0:	f800283a 	ret

00001ea4 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
    1ea4:	defffb04 	addi	sp,sp,-20
    1ea8:	df000415 	stw	fp,16(sp)
    1eac:	df000404 	addi	fp,sp,16
    1eb0:	e13ffd15 	stw	r4,-12(fp)
  int ret_code = 0;
    1eb4:	e03ffc15 	stw	zero,-16(fp)
  
  switch(flash->mode_width)
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	10802e17 	ldw	r2,184(r2)
    1ec0:	e0bfff15 	stw	r2,-4(fp)
    1ec4:	e0ffff17 	ldw	r3,-4(fp)
    1ec8:	188000a0 	cmpeqi	r2,r3,2
    1ecc:	1000261e 	bne	r2,zero,1f68 <alt_set_flash_width_func+0xc4>
    1ed0:	e0ffff17 	ldw	r3,-4(fp)
    1ed4:	18800120 	cmpeqi	r2,r3,4
    1ed8:	1000391e 	bne	r2,zero,1fc0 <alt_set_flash_width_func+0x11c>
    1edc:	e0ffff17 	ldw	r3,-4(fp)
    1ee0:	18800060 	cmpeqi	r2,r3,1
    1ee4:	1000011e 	bne	r2,zero,1eec <alt_set_flash_width_func+0x48>
    1ee8:	00003e06 	br	1fe4 <alt_set_flash_width_func+0x140>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
    1eec:	e0fffd17 	ldw	r3,-12(fp)
    1ef0:	00800034 	movhi	r2,0
    1ef4:	10878304 	addi	r2,r2,7692
    1ef8:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 1)
    1efc:	e0bffd17 	ldw	r2,-12(fp)
    1f00:	10802f17 	ldw	r2,188(r2)
    1f04:	10800058 	cmpnei	r2,r2,1
    1f08:	1000051e 	bne	r2,zero,1f20 <alt_set_flash_width_func+0x7c>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
    1f0c:	e0fffd17 	ldw	r3,-12(fp)
    1f10:	00800034 	movhi	r2,0
    1f14:	10870e04 	addi	r2,r2,7224
    1f18:	18803315 	stw	r2,204(r3)
    1f1c:	00003306 	br	1fec <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 2)
    1f20:	e0bffd17 	ldw	r2,-12(fp)
    1f24:	10802f17 	ldw	r2,188(r2)
    1f28:	10800098 	cmpnei	r2,r2,2
    1f2c:	1000051e 	bne	r2,zero,1f44 <alt_set_flash_width_func+0xa0>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
    1f30:	e0fffd17 	ldw	r3,-12(fp)
    1f34:	00800034 	movhi	r2,0
    1f38:	10871d04 	addi	r2,r2,7284
    1f3c:	18803315 	stw	r2,204(r3)
    1f40:	00002a06 	br	1fec <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
    1f44:	e0bffd17 	ldw	r2,-12(fp)
    1f48:	10802f17 	ldw	r2,188(r2)
    1f4c:	10800118 	cmpnei	r2,r2,4
    1f50:	1000261e 	bne	r2,zero,1fec <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
    1f54:	e0fffd17 	ldw	r3,-12(fp)
    1f58:	00800034 	movhi	r2,0
    1f5c:	10873c04 	addi	r2,r2,7408
    1f60:	18803315 	stw	r2,204(r3)
      }
      break;
    1f64:	00002106 	br	1fec <alt_set_flash_width_func+0x148>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
    1f68:	e0fffd17 	ldw	r3,-12(fp)
    1f6c:	00800034 	movhi	r2,0
    1f70:	10879004 	addi	r2,r2,7744
    1f74:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 2)
    1f78:	e0bffd17 	ldw	r2,-12(fp)
    1f7c:	10802f17 	ldw	r2,188(r2)
    1f80:	10800098 	cmpnei	r2,r2,2
    1f84:	1000051e 	bne	r2,zero,1f9c <alt_set_flash_width_func+0xf8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
    1f88:	e0fffd17 	ldw	r3,-12(fp)
    1f8c:	00800034 	movhi	r2,0
    1f90:	10874e04 	addi	r2,r2,7480
    1f94:	18803315 	stw	r2,204(r3)
    1f98:	00001406 	br	1fec <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
    1f9c:	e0bffd17 	ldw	r2,-12(fp)
    1fa0:	10802f17 	ldw	r2,188(r2)
    1fa4:	10800118 	cmpnei	r2,r2,4
    1fa8:	1000101e 	bne	r2,zero,1fec <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
    1fac:	e0fffd17 	ldw	r3,-12(fp)
    1fb0:	00800034 	movhi	r2,0
    1fb4:	10875f04 	addi	r2,r2,7548
    1fb8:	18803315 	stw	r2,204(r3)
      }

      break;
    1fbc:	00000b06 	br	1fec <alt_set_flash_width_func+0x148>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
    1fc0:	e0fffd17 	ldw	r3,-12(fp)
    1fc4:	00800034 	movhi	r2,0
    1fc8:	10879d04 	addi	r2,r2,7796
    1fcc:	18803515 	stw	r2,212(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
    1fd0:	e0fffd17 	ldw	r3,-12(fp)
    1fd4:	00800034 	movhi	r2,0
    1fd8:	10877104 	addi	r2,r2,7620
    1fdc:	18803315 	stw	r2,204(r3)
      break;
    1fe0:	00000206 	br	1fec <alt_set_flash_width_func+0x148>
    }
    default:
    {
      ret_code = -EACCES;
    1fe4:	00bffcc4 	movi	r2,-13
    1fe8:	e0bffc15 	stw	r2,-16(fp)
    }
  }

  if (!ret_code)
    1fec:	e0bffc17 	ldw	r2,-16(fp)
    1ff0:	1004c03a 	cmpne	r2,r2,zero
    1ff4:	10001e1e 	bne	r2,zero,2070 <alt_set_flash_width_func+0x1cc>
  {
    switch(flash->device_width)
    1ff8:	e0bffd17 	ldw	r2,-12(fp)
    1ffc:	10802f17 	ldw	r2,188(r2)
    2000:	e0bffe15 	stw	r2,-8(fp)
    2004:	e0fffe17 	ldw	r3,-8(fp)
    2008:	188000a0 	cmpeqi	r2,r3,2
    200c:	10000c1e 	bne	r2,zero,2040 <alt_set_flash_width_func+0x19c>
    2010:	e0fffe17 	ldw	r3,-8(fp)
    2014:	18800120 	cmpeqi	r2,r3,4
    2018:	10000e1e 	bne	r2,zero,2054 <alt_set_flash_width_func+0x1b0>
    201c:	e0fffe17 	ldw	r3,-8(fp)
    2020:	18800060 	cmpeqi	r2,r3,1
    2024:	1000011e 	bne	r2,zero,202c <alt_set_flash_width_func+0x188>
    2028:	00000f06 	br	2068 <alt_set_flash_width_func+0x1c4>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
    202c:	e0fffd17 	ldw	r3,-12(fp)
    2030:	00800034 	movhi	r2,0
    2034:	1086db04 	addi	r2,r2,7020
    2038:	18803415 	stw	r2,208(r3)
        break;
    203c:	00000c06 	br	2070 <alt_set_flash_width_func+0x1cc>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
    2040:	e0fffd17 	ldw	r3,-12(fp)
    2044:	00800034 	movhi	r2,0
    2048:	1086eb04 	addi	r2,r2,7084
    204c:	18803415 	stw	r2,208(r3)
        break;
    2050:	00000706 	br	2070 <alt_set_flash_width_func+0x1cc>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
    2054:	e0fffd17 	ldw	r3,-12(fp)
    2058:	00800034 	movhi	r2,0
    205c:	1086fc04 	addi	r2,r2,7152
    2060:	18803415 	stw	r2,208(r3)
        break;
    2064:	00000206 	br	2070 <alt_set_flash_width_func+0x1cc>
      }
      default:
      {
        ret_code = -EACCES;
    2068:	00bffcc4 	movi	r2,-13
    206c:	e0bffc15 	stw	r2,-16(fp)
      }
    }
  }

  return ret_code;
    2070:	e0bffc17 	ldw	r2,-16(fp)
}
    2074:	e037883a 	mov	sp,fp
    2078:	df000017 	ldw	fp,0(sp)
    207c:	dec00104 	addi	sp,sp,4
    2080:	f800283a 	ret

00002084 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
    2084:	defffc04 	addi	sp,sp,-16
    2088:	df000315 	stw	fp,12(sp)
    208c:	df000304 	addi	fp,sp,12
    2090:	e13ffe15 	stw	r4,-8(fp)
  int ret_code = 0;
    2094:	e03ffd15 	stw	zero,-12(fp)
 
  switch(flash->algorithm)
    2098:	e0bffe17 	ldw	r2,-8(fp)
    209c:	10802d17 	ldw	r2,180(r2)
    20a0:	e0bfff15 	stw	r2,-4(fp)
    20a4:	e0ffff17 	ldw	r3,-4(fp)
    20a8:	188000a0 	cmpeqi	r2,r3,2
    20ac:	1000071e 	bne	r2,zero,20cc <alt_set_flash_algorithm_func+0x48>
    20b0:	e0ffff17 	ldw	r3,-4(fp)
    20b4:	188000e0 	cmpeqi	r2,r3,3
    20b8:	10000d1e 	bne	r2,zero,20f0 <alt_set_flash_algorithm_func+0x6c>
    20bc:	e0ffff17 	ldw	r3,-4(fp)
    20c0:	18800060 	cmpeqi	r2,r3,1
    20c4:	10000a1e 	bne	r2,zero,20f0 <alt_set_flash_algorithm_func+0x6c>
    20c8:	00001206 	br	2114 <alt_set_flash_algorithm_func+0x90>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
    20cc:	e0fffe17 	ldw	r3,-8(fp)
    20d0:	00800034 	movhi	r2,0
    20d4:	1098d204 	addi	r2,r2,25416
    20d8:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
    20dc:	e0fffe17 	ldw	r3,-8(fp)
    20e0:	00800034 	movhi	r2,0
    20e4:	1098b804 	addi	r2,r2,25312
    20e8:	18800915 	stw	r2,36(r3)
      break;
    20ec:	00000b06 	br	211c <alt_set_flash_algorithm_func+0x98>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
    20f0:	e0fffe17 	ldw	r3,-8(fp)
    20f4:	00800034 	movhi	r2,0
    20f8:	1099f104 	addi	r2,r2,26564
    20fc:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
    2100:	e0fffe17 	ldw	r3,-8(fp)
    2104:	00800034 	movhi	r2,0
    2108:	1099d004 	addi	r2,r2,26432
    210c:	18800915 	stw	r2,36(r3)
      break;
    2110:	00000206 	br	211c <alt_set_flash_algorithm_func+0x98>
    }
    default:
    {
      ret_code = -EIO;
    2114:	00bffec4 	movi	r2,-5
    2118:	e0bffd15 	stw	r2,-12(fp)
    }
  } 
  return ret_code;  
    211c:	e0bffd17 	ldw	r2,-12(fp)
}
    2120:	e037883a 	mov	sp,fp
    2124:	df000017 	ldw	fp,0(sp)
    2128:	dec00104 	addi	sp,sp,4
    212c:	f800283a 	ret

00002130 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
    2130:	defffb04 	addi	sp,sp,-20
    2134:	dfc00415 	stw	ra,16(sp)
    2138:	df000315 	stw	fp,12(sp)
    213c:	df000304 	addi	fp,sp,12
    2140:	e13ffe15 	stw	r4,-8(fp)
    2144:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
    2148:	e0bffe17 	ldw	r2,-8(fp)
    214c:	10803417 	ldw	r2,208(r2)
    2150:	e13ffe17 	ldw	r4,-8(fp)
    2154:	e17fff17 	ldw	r5,-4(fp)
    2158:	103ee83a 	callr	r2
    215c:	10803fcc 	andi	r2,r2,255
    2160:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
    2164:	e0bffe17 	ldw	r2,-8(fp)
    2168:	10c03417 	ldw	r3,208(r2)
    216c:	e0bfff17 	ldw	r2,-4(fp)
    2170:	11400044 	addi	r5,r2,1
    2174:	e13ffe17 	ldw	r4,-8(fp)
    2178:	183ee83a 	callr	r3
    217c:	10803fcc 	andi	r2,r2,255
    2180:	1004923a 	slli	r2,r2,8
    2184:	1007883a 	mov	r3,r2
    2188:	e0bffd0b 	ldhu	r2,-12(fp)
    218c:	1884b03a 	or	r2,r3,r2
    2190:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
    2194:	e0bffd0b 	ldhu	r2,-12(fp)
}
    2198:	e037883a 	mov	sp,fp
    219c:	dfc00117 	ldw	ra,4(sp)
    21a0:	df000017 	ldw	fp,0(sp)
    21a4:	dec00204 	addi	sp,sp,8
    21a8:	f800283a 	ret

000021ac <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
    21ac:	defff204 	addi	sp,sp,-56
    21b0:	dfc00d15 	stw	ra,52(sp)
    21b4:	df000c15 	stw	fp,48(sp)
    21b8:	dc000b15 	stw	r16,44(sp)
    21bc:	df000b04 	addi	fp,sp,44
    21c0:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
    21c4:	e03ffb15 	stw	zero,-20(fp)
  int   size = 0;
    21c8:	e03ffa15 	stw	zero,-24(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
    21cc:	e03ff615 	stw	zero,-40(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
    21d0:	e13fff17 	ldw	r4,-4(fp)
    21d4:	0002ed80 	call	2ed8 <alt_check_primary_table>
    21d8:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
    21dc:	e0bffb17 	ldw	r2,-20(fp)
    21e0:	1004c03a 	cmpne	r2,r2,zero
    21e4:	10014a1e 	bne	r2,zero,2710 <alt_read_cfi_table+0x564>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
    21e8:	e0bfff17 	ldw	r2,-4(fp)
    21ec:	10803417 	ldw	r2,208(r2)
    21f0:	e13fff17 	ldw	r4,-4(fp)
    21f4:	014004c4 	movi	r5,19
    21f8:	103ee83a 	callr	r2
    21fc:	10c03fcc 	andi	r3,r2,255
    2200:	e0bfff17 	ldw	r2,-4(fp)
    2204:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    2208:	e0bfff17 	ldw	r2,-4(fp)
    220c:	10803417 	ldw	r2,208(r2)
    2210:	e13fff17 	ldw	r4,-4(fp)
    2214:	014007c4 	movi	r5,31
    2218:	103ee83a 	callr	r2
    221c:	10803fcc 	andi	r2,r2,255
    2220:	e0bff815 	stw	r2,-32(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
    2224:	e0bfff17 	ldw	r2,-4(fp)
    2228:	10803417 	ldw	r2,208(r2)
    222c:	e13fff17 	ldw	r4,-4(fp)
    2230:	014008c4 	movi	r5,35
    2234:	103ee83a 	callr	r2
    2238:	10803fcc 	andi	r2,r2,255
    223c:	e0bff715 	stw	r2,-36(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
    2240:	e0bff817 	ldw	r2,-32(fp)
    2244:	1005003a 	cmpeq	r2,r2,zero
    2248:	1000031e 	bne	r2,zero,2258 <alt_read_cfi_table+0xac>
    224c:	e0bff717 	ldw	r2,-36(fp)
    2250:	1004c03a 	cmpne	r2,r2,zero
    2254:	1000041e 	bne	r2,zero,2268 <alt_read_cfi_table+0xbc>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    2258:	e0ffff17 	ldw	r3,-4(fp)
    225c:	0080fa04 	movi	r2,1000
    2260:	18803015 	stw	r2,192(r3)
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
    2264:	00000706 	br	2284 <alt_read_cfi_table+0xd8>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
    2268:	00c00044 	movi	r3,1
    226c:	e0bff817 	ldw	r2,-32(fp)
    2270:	1886983a 	sll	r3,r3,r2
    2274:	e0bff717 	ldw	r2,-36(fp)
    2278:	1886983a 	sll	r3,r3,r2
    227c:	e0bfff17 	ldw	r2,-4(fp)
    2280:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    2284:	e0bfff17 	ldw	r2,-4(fp)
    2288:	10803417 	ldw	r2,208(r2)
    228c:	e13fff17 	ldw	r4,-4(fp)
    2290:	01400844 	movi	r5,33
    2294:	103ee83a 	callr	r2
    2298:	10803fcc 	andi	r2,r2,255
    229c:	e0bff815 	stw	r2,-32(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
    22a0:	e0bfff17 	ldw	r2,-4(fp)
    22a4:	10803417 	ldw	r2,208(r2)
    22a8:	e13fff17 	ldw	r4,-4(fp)
    22ac:	01400944 	movi	r5,37
    22b0:	103ee83a 	callr	r2
    22b4:	10803fcc 	andi	r2,r2,255
    22b8:	e0bff715 	stw	r2,-36(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
    22bc:	e0bff817 	ldw	r2,-32(fp)
    22c0:	1005003a 	cmpeq	r2,r2,zero
    22c4:	1000031e 	bne	r2,zero,22d4 <alt_read_cfi_table+0x128>
    22c8:	e0bff717 	ldw	r2,-36(fp)
    22cc:	1004c03a 	cmpne	r2,r2,zero
    22d0:	1000051e 	bne	r2,zero,22e8 <alt_read_cfi_table+0x13c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    22d4:	e0ffff17 	ldw	r3,-4(fp)
    22d8:	00804c74 	movhi	r2,305
    22dc:	108b4004 	addi	r2,r2,11520
    22e0:	18803115 	stw	r2,196(r3)
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
    22e4:	00000806 	br	2308 <alt_read_cfi_table+0x15c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
    22e8:	00c00044 	movi	r3,1
    22ec:	e0bff817 	ldw	r2,-32(fp)
    22f0:	1886983a 	sll	r3,r3,r2
    22f4:	e0bff717 	ldw	r2,-36(fp)
    22f8:	1884983a 	sll	r2,r3,r2
    22fc:	10c0fa24 	muli	r3,r2,1000
    2300:	e0bfff17 	ldw	r2,-4(fp)
    2304:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
    2308:	e0bfff17 	ldw	r2,-4(fp)
    230c:	10803417 	ldw	r2,208(r2)
    2310:	e13fff17 	ldw	r4,-4(fp)
    2314:	014009c4 	movi	r5,39
    2318:	103ee83a 	callr	r2
    231c:	10c03fcc 	andi	r3,r2,255
    2320:	00800044 	movi	r2,1
    2324:	10c4983a 	sll	r2,r2,r3
    2328:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
    232c:	e0bfff17 	ldw	r2,-4(fp)
    2330:	10803417 	ldw	r2,208(r2)
    2334:	e13fff17 	ldw	r4,-4(fp)
    2338:	01400b04 	movi	r5,44
    233c:	103ee83a 	callr	r2
    2340:	10c03fcc 	andi	r3,r2,255
    2344:	e0bfff17 	ldw	r2,-4(fp)
    2348:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    234c:	e0bfff17 	ldw	r2,-4(fp)
    2350:	10800c17 	ldw	r2,48(r2)
    2354:	10800250 	cmplti	r2,r2,9
    2358:	1000031e 	bne	r2,zero,2368 <alt_read_cfi_table+0x1bc>
    {
      ret_code = -ENOMEM;
    235c:	00bffd04 	movi	r2,-12
    2360:	e0bffb15 	stw	r2,-20(fp)
    2364:	00005e06 	br	24e0 <alt_read_cfi_table+0x334>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
    2368:	e03ffe15 	stw	zero,-8(fp)
    236c:	00005306 	br	24bc <alt_read_cfi_table+0x310>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
    2370:	e43ffe17 	ldw	r16,-8(fp)
    2374:	e0bffe17 	ldw	r2,-8(fp)
    2378:	1085883a 	add	r2,r2,r2
    237c:	1085883a 	add	r2,r2,r2
    2380:	11400b44 	addi	r5,r2,45
    2384:	e13fff17 	ldw	r4,-4(fp)
    2388:	00021300 	call	2130 <alt_read_16bit_query_entry>
    238c:	113fffcc 	andi	r4,r2,65535
    2390:	e0ffff17 	ldw	r3,-4(fp)
    2394:	8004913a 	slli	r2,r16,4
    2398:	10c5883a 	add	r2,r2,r3
    239c:	10800f04 	addi	r2,r2,60
    23a0:	11000015 	stw	r4,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
    23a4:	e17ffe17 	ldw	r5,-8(fp)
    23a8:	e0bffe17 	ldw	r2,-8(fp)
    23ac:	e0ffff17 	ldw	r3,-4(fp)
    23b0:	1004913a 	slli	r2,r2,4
    23b4:	10c5883a 	add	r2,r2,r3
    23b8:	10800f04 	addi	r2,r2,60
    23bc:	10800017 	ldw	r2,0(r2)
    23c0:	11000044 	addi	r4,r2,1
    23c4:	e0ffff17 	ldw	r3,-4(fp)
    23c8:	2804913a 	slli	r2,r5,4
    23cc:	10c5883a 	add	r2,r2,r3
    23d0:	10800f04 	addi	r2,r2,60
    23d4:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
    23d8:	e43ffe17 	ldw	r16,-8(fp)
    23dc:	e0bffe17 	ldw	r2,-8(fp)
    23e0:	1085883a 	add	r2,r2,r2
    23e4:	1085883a 	add	r2,r2,r2
    23e8:	11400bc4 	addi	r5,r2,47
    23ec:	e13fff17 	ldw	r4,-4(fp)
    23f0:	00021300 	call	2130 <alt_read_16bit_query_entry>
    23f4:	113fffcc 	andi	r4,r2,65535
    23f8:	e0ffff17 	ldw	r3,-4(fp)
    23fc:	8004913a 	slli	r2,r16,4
    2400:	10c5883a 	add	r2,r2,r3
    2404:	10801004 	addi	r2,r2,64
    2408:	11000015 	stw	r4,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
    240c:	e17ffe17 	ldw	r5,-8(fp)
    2410:	e0bffe17 	ldw	r2,-8(fp)
    2414:	e0ffff17 	ldw	r3,-4(fp)
    2418:	1004913a 	slli	r2,r2,4
    241c:	10c5883a 	add	r2,r2,r3
    2420:	10801004 	addi	r2,r2,64
    2424:	10800017 	ldw	r2,0(r2)
    2428:	1008923a 	slli	r4,r2,8
    242c:	e0ffff17 	ldw	r3,-4(fp)
    2430:	2804913a 	slli	r2,r5,4
    2434:	10c5883a 	add	r2,r2,r3
    2438:	10801004 	addi	r2,r2,64
    243c:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].region_size = 
    2440:	e17ffe17 	ldw	r5,-8(fp)
    2444:	e0bffe17 	ldw	r2,-8(fp)
    2448:	e0ffff17 	ldw	r3,-4(fp)
    244c:	1004913a 	slli	r2,r2,4
    2450:	10c5883a 	add	r2,r2,r3
    2454:	10800f04 	addi	r2,r2,60
    2458:	11000017 	ldw	r4,0(r2)
    245c:	e0bffe17 	ldw	r2,-8(fp)
    2460:	e0ffff17 	ldw	r3,-4(fp)
    2464:	1004913a 	slli	r2,r2,4
    2468:	10c5883a 	add	r2,r2,r3
    246c:	10801004 	addi	r2,r2,64
    2470:	10800017 	ldw	r2,0(r2)
    2474:	2089383a 	mul	r4,r4,r2
    2478:	e0ffff17 	ldw	r3,-4(fp)
    247c:	2804913a 	slli	r2,r5,4
    2480:	10c5883a 	add	r2,r2,r3
    2484:	10800e04 	addi	r2,r2,56
    2488:	11000015 	stw	r4,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
    248c:	e0bffe17 	ldw	r2,-8(fp)
    2490:	e0ffff17 	ldw	r3,-4(fp)
    2494:	1004913a 	slli	r2,r2,4
    2498:	10c5883a 	add	r2,r2,r3
    249c:	10800e04 	addi	r2,r2,56
    24a0:	10c00017 	ldw	r3,0(r2)
    24a4:	e0bffa17 	ldw	r2,-24(fp)
    24a8:	10c5883a 	add	r2,r2,r3
    24ac:	e0bffa15 	stw	r2,-24(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
    24b0:	e0bffe17 	ldw	r2,-8(fp)
    24b4:	10800044 	addi	r2,r2,1
    24b8:	e0bffe15 	stw	r2,-8(fp)
    24bc:	e0bfff17 	ldw	r2,-4(fp)
    24c0:	10c00c17 	ldw	r3,48(r2)
    24c4:	e0bffe17 	ldw	r2,-8(fp)
    24c8:	10ffa916 	blt	r2,r3,2370 <alt_read_cfi_table+0x1c4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
    24cc:	e0fffa17 	ldw	r3,-24(fp)
    24d0:	e0bffc17 	ldw	r2,-16(fp)
    24d4:	18800226 	beq	r3,r2,24e0 <alt_read_cfi_table+0x334>
      {
        ret_code = -ENODEV;
    24d8:	00bffb44 	movi	r2,-19
    24dc:	e0bffb15 	stw	r2,-20(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
    24e0:	e0bfff17 	ldw	r2,-4(fp)
    24e4:	10c03417 	ldw	r3,208(r2)
    24e8:	e0bfff17 	ldw	r2,-4(fp)
    24ec:	10803217 	ldw	r2,200(r2)
    24f0:	114003c4 	addi	r5,r2,15
    24f4:	e13fff17 	ldw	r4,-4(fp)
    24f8:	183ee83a 	callr	r3
    24fc:	e0bff505 	stb	r2,-44(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    2500:	e0bfff17 	ldw	r2,-4(fp)
    2504:	10802d17 	ldw	r2,180(r2)
    2508:	10800098 	cmpnei	r2,r2,2
    250c:	1000601e 	bne	r2,zero,2690 <alt_read_cfi_table+0x4e4>
    2510:	e0bff503 	ldbu	r2,-44(fp)
    2514:	108000d8 	cmpnei	r2,r2,3
    2518:	10005d1e 	bne	r2,zero,2690 <alt_read_cfi_table+0x4e4>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
    251c:	e0bfff17 	ldw	r2,-4(fp)
    2520:	10800c17 	ldw	r2,48(r2)
    2524:	10bfffc4 	addi	r2,r2,-1
    2528:	e0bffe15 	stw	r2,-8(fp)
    252c:	e03ffd15 	stw	zero,-12(fp)
          j<=i;i--,j++)
    2530:	00005406 	br	2684 <alt_read_cfi_table+0x4d8>
      {
        swap = flash->dev.region_info[i].region_size;
    2534:	e0bffe17 	ldw	r2,-8(fp)
    2538:	e0ffff17 	ldw	r3,-4(fp)
    253c:	1004913a 	slli	r2,r2,4
    2540:	10c5883a 	add	r2,r2,r3
    2544:	10800e04 	addi	r2,r2,56
    2548:	10800017 	ldw	r2,0(r2)
    254c:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].region_size =  
    2550:	e17ffe17 	ldw	r5,-8(fp)
    2554:	e0bffd17 	ldw	r2,-12(fp)
    2558:	e0ffff17 	ldw	r3,-4(fp)
    255c:	1004913a 	slli	r2,r2,4
    2560:	10c5883a 	add	r2,r2,r3
    2564:	10800e04 	addi	r2,r2,56
    2568:	11000017 	ldw	r4,0(r2)
    256c:	e0ffff17 	ldw	r3,-4(fp)
    2570:	2804913a 	slli	r2,r5,4
    2574:	10c5883a 	add	r2,r2,r3
    2578:	10800e04 	addi	r2,r2,56
    257c:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
    2580:	e0bffd17 	ldw	r2,-12(fp)
    2584:	e0ffff17 	ldw	r3,-4(fp)
    2588:	1004913a 	slli	r2,r2,4
    258c:	10c5883a 	add	r2,r2,r3
    2590:	10c00e04 	addi	r3,r2,56
    2594:	e0bff917 	ldw	r2,-28(fp)
    2598:	18800015 	stw	r2,0(r3)

        swap = flash->dev.region_info[i].block_size;
    259c:	e0bffe17 	ldw	r2,-8(fp)
    25a0:	e0ffff17 	ldw	r3,-4(fp)
    25a4:	1004913a 	slli	r2,r2,4
    25a8:	10c5883a 	add	r2,r2,r3
    25ac:	10801004 	addi	r2,r2,64
    25b0:	10800017 	ldw	r2,0(r2)
    25b4:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].block_size =  
    25b8:	e17ffe17 	ldw	r5,-8(fp)
    25bc:	e0bffd17 	ldw	r2,-12(fp)
    25c0:	e0ffff17 	ldw	r3,-4(fp)
    25c4:	1004913a 	slli	r2,r2,4
    25c8:	10c5883a 	add	r2,r2,r3
    25cc:	10801004 	addi	r2,r2,64
    25d0:	11000017 	ldw	r4,0(r2)
    25d4:	e0ffff17 	ldw	r3,-4(fp)
    25d8:	2804913a 	slli	r2,r5,4
    25dc:	10c5883a 	add	r2,r2,r3
    25e0:	10801004 	addi	r2,r2,64
    25e4:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
    25e8:	e0bffd17 	ldw	r2,-12(fp)
    25ec:	e0ffff17 	ldw	r3,-4(fp)
    25f0:	1004913a 	slli	r2,r2,4
    25f4:	10c5883a 	add	r2,r2,r3
    25f8:	10c01004 	addi	r3,r2,64
    25fc:	e0bff917 	ldw	r2,-28(fp)
    2600:	18800015 	stw	r2,0(r3)
 
        swap = flash->dev.region_info[i].number_of_blocks;
    2604:	e0bffe17 	ldw	r2,-8(fp)
    2608:	e0ffff17 	ldw	r3,-4(fp)
    260c:	1004913a 	slli	r2,r2,4
    2610:	10c5883a 	add	r2,r2,r3
    2614:	10800f04 	addi	r2,r2,60
    2618:	10800017 	ldw	r2,0(r2)
    261c:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].number_of_blocks =  
    2620:	e17ffe17 	ldw	r5,-8(fp)
    2624:	e0bffd17 	ldw	r2,-12(fp)
    2628:	e0ffff17 	ldw	r3,-4(fp)
    262c:	1004913a 	slli	r2,r2,4
    2630:	10c5883a 	add	r2,r2,r3
    2634:	10800f04 	addi	r2,r2,60
    2638:	11000017 	ldw	r4,0(r2)
    263c:	e0ffff17 	ldw	r3,-4(fp)
    2640:	2804913a 	slli	r2,r5,4
    2644:	10c5883a 	add	r2,r2,r3
    2648:	10800f04 	addi	r2,r2,60
    264c:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
    2650:	e0bffd17 	ldw	r2,-12(fp)
    2654:	e0ffff17 	ldw	r3,-4(fp)
    2658:	1004913a 	slli	r2,r2,4
    265c:	10c5883a 	add	r2,r2,r3
    2660:	10c00f04 	addi	r3,r2,60
    2664:	e0bff917 	ldw	r2,-28(fp)
    2668:	18800015 	stw	r2,0(r3)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
    266c:	e0bffe17 	ldw	r2,-8(fp)
    2670:	10bfffc4 	addi	r2,r2,-1
    2674:	e0bffe15 	stw	r2,-8(fp)
    2678:	e0bffd17 	ldw	r2,-12(fp)
    267c:	10800044 	addi	r2,r2,1
    2680:	e0bffd15 	stw	r2,-12(fp)
    2684:	e0fffd17 	ldw	r3,-12(fp)
    2688:	e0bffe17 	ldw	r2,-8(fp)
    268c:	10ffa90e 	bge	r2,r3,2534 <alt_read_cfi_table+0x388>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
    2690:	e03ffe15 	stw	zero,-8(fp)
    2694:	00001306 	br	26e4 <alt_read_cfi_table+0x538>
    {
      flash->dev.region_info[i].offset = offset;
    2698:	e0bffe17 	ldw	r2,-8(fp)
    269c:	e0ffff17 	ldw	r3,-4(fp)
    26a0:	1004913a 	slli	r2,r2,4
    26a4:	10c5883a 	add	r2,r2,r3
    26a8:	10c00d04 	addi	r3,r2,52
    26ac:	e0bff617 	ldw	r2,-40(fp)
    26b0:	18800015 	stw	r2,0(r3)
      offset += flash->dev.region_info[i].region_size;
    26b4:	e0bffe17 	ldw	r2,-8(fp)
    26b8:	e0ffff17 	ldw	r3,-4(fp)
    26bc:	1004913a 	slli	r2,r2,4
    26c0:	10c5883a 	add	r2,r2,r3
    26c4:	10800e04 	addi	r2,r2,56
    26c8:	10c00017 	ldw	r3,0(r2)
    26cc:	e0bff617 	ldw	r2,-40(fp)
    26d0:	10c5883a 	add	r2,r2,r3
    26d4:	e0bff615 	stw	r2,-40(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
    26d8:	e0bffe17 	ldw	r2,-8(fp)
    26dc:	10800044 	addi	r2,r2,1
    26e0:	e0bffe15 	stw	r2,-8(fp)
    26e4:	e0bfff17 	ldw	r2,-4(fp)
    26e8:	10c00c17 	ldw	r3,48(r2)
    26ec:	e0bffe17 	ldw	r2,-8(fp)
    26f0:	10ffe916 	blt	r2,r3,2698 <alt_read_cfi_table+0x4ec>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }
    
    (*flash->write_command)(flash->dev.base_addr, 
    26f4:	e0bfff17 	ldw	r2,-4(fp)
    26f8:	10c03317 	ldw	r3,204(r2)
    26fc:	e0bfff17 	ldw	r2,-4(fp)
    2700:	11000a17 	ldw	r4,40(r2)
    2704:	01401544 	movi	r5,85
    2708:	01803fc4 	movi	r6,255
    270c:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_MODE);
  }  

  return ret_code;
    2710:	e0bffb17 	ldw	r2,-20(fp)
}
    2714:	e037883a 	mov	sp,fp
    2718:	dfc00217 	ldw	ra,8(sp)
    271c:	df000117 	ldw	fp,4(sp)
    2720:	dc000017 	ldw	r16,0(sp)
    2724:	dec00304 	addi	sp,sp,12
    2728:	f800283a 	ret

0000272c <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
    272c:	defff704 	addi	sp,sp,-36
    2730:	dfc00815 	stw	ra,32(sp)
    2734:	df000715 	stw	fp,28(sp)
    2738:	df000704 	addi	fp,sp,28
    273c:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
    2740:	e03ff915 	stw	zero,-28(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    2744:	e0bfff17 	ldw	r2,-4(fp)
    2748:	11000a17 	ldw	r4,40(r2)
    274c:	01401544 	movi	r5,85
    2750:	01802604 	movi	r6,152
    2754:	0001c380 	call	1c38 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
    2758:	e03ffb15 	stw	zero,-20(fp)
    275c:	00000f06 	br	279c <alt_read_cfi_width+0x70>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
    2760:	e13ffb17 	ldw	r4,-20(fp)
    2764:	e0bfff17 	ldw	r2,-4(fp)
    2768:	10800a17 	ldw	r2,40(r2)
    276c:	1007883a 	mov	r3,r2
    2770:	e0bffb17 	ldw	r2,-20(fp)
    2774:	1885883a 	add	r2,r3,r2
    2778:	10800404 	addi	r2,r2,16
    277c:	10800023 	ldbuio	r2,0(r2)
    2780:	1007883a 	mov	r3,r2
    2784:	e0bffc04 	addi	r2,fp,-16
    2788:	1105883a 	add	r2,r2,r4
    278c:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
    2790:	e0bffb17 	ldw	r2,-20(fp)
    2794:	10800044 	addi	r2,r2,1
    2798:	e0bffb15 	stw	r2,-20(fp)
    279c:	e0bffb17 	ldw	r2,-20(fp)
    27a0:	108000d0 	cmplti	r2,r2,3
    27a4:	103fee1e 	bne	r2,zero,2760 <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
    27a8:	e0bffc03 	ldbu	r2,-16(fp)
    27ac:	10803fcc 	andi	r2,r2,255
    27b0:	10801458 	cmpnei	r2,r2,81
    27b4:	10001d1e 	bne	r2,zero,282c <alt_read_cfi_width+0x100>
    27b8:	e0bffc43 	ldbu	r2,-15(fp)
    27bc:	10803fcc 	andi	r2,r2,255
    27c0:	10801498 	cmpnei	r2,r2,82
    27c4:	1000191e 	bne	r2,zero,282c <alt_read_cfi_width+0x100>
    27c8:	e0bffc83 	ldbu	r2,-14(fp)
    27cc:	10803fcc 	andi	r2,r2,255
    27d0:	10801658 	cmpnei	r2,r2,89
    27d4:	1000151e 	bne	r2,zero,282c <alt_read_cfi_width+0x100>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
    27d8:	e0ffff17 	ldw	r3,-4(fp)
    27dc:	00800044 	movi	r2,1
    27e0:	18802e15 	stw	r2,184(r3)
    flash->device_width = 1; 
    27e4:	e0ffff17 	ldw	r3,-4(fp)
    27e8:	00800044 	movi	r2,1
    27ec:	18802f15 	stw	r2,188(r3)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    27f0:	e0bfff17 	ldw	r2,-4(fp)
    27f4:	10800a17 	ldw	r2,40(r2)
    27f8:	10800a04 	addi	r2,r2,40
    27fc:	1080002b 	ldhuio	r2,0(r2)
    2800:	e0bffa0d 	sth	r2,-24(fp)
    iface += 1;
    2804:	e0bffa0b 	ldhu	r2,-24(fp)
    2808:	10800044 	addi	r2,r2,1
    280c:	e0bffa0d 	sth	r2,-24(fp)
    if (!(iface & 0x1))
    2810:	e0bffa0b 	ldhu	r2,-24(fp)
    2814:	1080004c 	andi	r2,r2,1
    2818:	1004c03a 	cmpne	r2,r2,zero
    281c:	1001a81e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
    {
      ret_code = -ENODEV;
    2820:	00bffb44 	movi	r2,-19
    2824:	e0bff915 	stw	r2,-28(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
    2828:	0001a506 	br	2ec0 <alt_read_cfi_width+0x794>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    282c:	e0bfff17 	ldw	r2,-4(fp)
    2830:	11000a17 	ldw	r4,40(r2)
    2834:	01401544 	movi	r5,85
    2838:	01802604 	movi	r6,152
    283c:	0001c740 	call	1c74 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
    2840:	e03ffb15 	stw	zero,-20(fp)
    2844:	00000f06 	br	2884 <alt_read_cfi_width+0x158>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    2848:	e13ffb17 	ldw	r4,-20(fp)
    284c:	e0bfff17 	ldw	r2,-4(fp)
    2850:	10800a17 	ldw	r2,40(r2)
    2854:	1007883a 	mov	r3,r2
    2858:	e0bffb17 	ldw	r2,-20(fp)
    285c:	1885883a 	add	r2,r3,r2
    2860:	10800804 	addi	r2,r2,32
    2864:	10800023 	ldbuio	r2,0(r2)
    2868:	1007883a 	mov	r3,r2
    286c:	e0bffc04 	addi	r2,fp,-16
    2870:	1105883a 	add	r2,r2,r4
    2874:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
    2878:	e0bffb17 	ldw	r2,-20(fp)
    287c:	10800044 	addi	r2,r2,1
    2880:	e0bffb15 	stw	r2,-20(fp)
    2884:	e0bffb17 	ldw	r2,-20(fp)
    2888:	10800190 	cmplti	r2,r2,6
    288c:	103fee1e 	bne	r2,zero,2848 <alt_read_cfi_width+0x11c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
    2890:	e0bffc03 	ldbu	r2,-16(fp)
    2894:	10803fcc 	andi	r2,r2,255
    2898:	10801458 	cmpnei	r2,r2,81
    289c:	1000291e 	bne	r2,zero,2944 <alt_read_cfi_width+0x218>
    28a0:	e0bffc43 	ldbu	r2,-15(fp)
    28a4:	10803fcc 	andi	r2,r2,255
    28a8:	10801458 	cmpnei	r2,r2,81
    28ac:	1000251e 	bne	r2,zero,2944 <alt_read_cfi_width+0x218>
    28b0:	e0bffc83 	ldbu	r2,-14(fp)
    28b4:	10803fcc 	andi	r2,r2,255
    28b8:	10801498 	cmpnei	r2,r2,82
    28bc:	1000211e 	bne	r2,zero,2944 <alt_read_cfi_width+0x218>
    28c0:	e0bffcc3 	ldbu	r2,-13(fp)
    28c4:	10803fcc 	andi	r2,r2,255
    28c8:	10801498 	cmpnei	r2,r2,82
    28cc:	10001d1e 	bne	r2,zero,2944 <alt_read_cfi_width+0x218>
    28d0:	e0bffd03 	ldbu	r2,-12(fp)
    28d4:	10803fcc 	andi	r2,r2,255
    28d8:	10801658 	cmpnei	r2,r2,89
    28dc:	1000191e 	bne	r2,zero,2944 <alt_read_cfi_width+0x218>
    28e0:	e0bffd43 	ldbu	r2,-11(fp)
    28e4:	10803fcc 	andi	r2,r2,255
    28e8:	10801658 	cmpnei	r2,r2,89
    28ec:	1000151e 	bne	r2,zero,2944 <alt_read_cfi_width+0x218>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
    28f0:	e0ffff17 	ldw	r3,-4(fp)
    28f4:	00800044 	movi	r2,1
    28f8:	18802e15 	stw	r2,184(r3)
      flash->device_width = 2; 
    28fc:	e0ffff17 	ldw	r3,-4(fp)
    2900:	00800084 	movi	r2,2
    2904:	18802f15 	stw	r2,188(r3)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10800a17 	ldw	r2,40(r2)
    2910:	10801404 	addi	r2,r2,80
    2914:	1080002b 	ldhuio	r2,0(r2)
    2918:	e0bffa0d 	sth	r2,-24(fp)
      iface += 1;
    291c:	e0bffa0b 	ldhu	r2,-24(fp)
    2920:	10800044 	addi	r2,r2,1
    2924:	e0bffa0d 	sth	r2,-24(fp)
      if (!(iface & 0x1))
    2928:	e0bffa0b 	ldhu	r2,-24(fp)
    292c:	1080004c 	andi	r2,r2,1
    2930:	1004c03a 	cmpne	r2,r2,zero
    2934:	1001621e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
      {
        ret_code = -ENODEV;
    2938:	00bffb44 	movi	r2,-19
    293c:	e0bff915 	stw	r2,-28(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
    2940:	00015f06 	br	2ec0 <alt_read_cfi_width+0x794>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    2944:	e0bfff17 	ldw	r2,-4(fp)
    2948:	11000a17 	ldw	r4,40(r2)
    294c:	01401544 	movi	r5,85
    2950:	01802604 	movi	r6,152
    2954:	0001d380 	call	1d38 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
    2958:	e03ffb15 	stw	zero,-20(fp)
    295c:	00000f06 	br	299c <alt_read_cfi_width+0x270>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    2960:	e13ffb17 	ldw	r4,-20(fp)
    2964:	e0bfff17 	ldw	r2,-4(fp)
    2968:	10800a17 	ldw	r2,40(r2)
    296c:	1007883a 	mov	r3,r2
    2970:	e0bffb17 	ldw	r2,-20(fp)
    2974:	1885883a 	add	r2,r3,r2
    2978:	10800804 	addi	r2,r2,32
    297c:	10800023 	ldbuio	r2,0(r2)
    2980:	1007883a 	mov	r3,r2
    2984:	e0bffc04 	addi	r2,fp,-16
    2988:	1105883a 	add	r2,r2,r4
    298c:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
    2990:	e0bffb17 	ldw	r2,-20(fp)
    2994:	10800044 	addi	r2,r2,1
    2998:	e0bffb15 	stw	r2,-20(fp)
    299c:	e0bffb17 	ldw	r2,-20(fp)
    29a0:	10800190 	cmplti	r2,r2,6
    29a4:	103fee1e 	bne	r2,zero,2960 <alt_read_cfi_width+0x234>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
    29a8:	e0bffc03 	ldbu	r2,-16(fp)
    29ac:	10803fcc 	andi	r2,r2,255
    29b0:	10801458 	cmpnei	r2,r2,81
    29b4:	1000291e 	bne	r2,zero,2a5c <alt_read_cfi_width+0x330>
    29b8:	e0bffc43 	ldbu	r2,-15(fp)
    29bc:	10803fcc 	andi	r2,r2,255
    29c0:	1004c03a 	cmpne	r2,r2,zero
    29c4:	1000251e 	bne	r2,zero,2a5c <alt_read_cfi_width+0x330>
    29c8:	e0bffc83 	ldbu	r2,-14(fp)
    29cc:	10803fcc 	andi	r2,r2,255
    29d0:	10801498 	cmpnei	r2,r2,82
    29d4:	1000211e 	bne	r2,zero,2a5c <alt_read_cfi_width+0x330>
    29d8:	e0bffcc3 	ldbu	r2,-13(fp)
    29dc:	10803fcc 	andi	r2,r2,255
    29e0:	1004c03a 	cmpne	r2,r2,zero
    29e4:	10001d1e 	bne	r2,zero,2a5c <alt_read_cfi_width+0x330>
    29e8:	e0bffd03 	ldbu	r2,-12(fp)
    29ec:	10803fcc 	andi	r2,r2,255
    29f0:	10801658 	cmpnei	r2,r2,89
    29f4:	1000191e 	bne	r2,zero,2a5c <alt_read_cfi_width+0x330>
    29f8:	e0bffd43 	ldbu	r2,-11(fp)
    29fc:	10803fcc 	andi	r2,r2,255
    2a00:	1004c03a 	cmpne	r2,r2,zero
    2a04:	1000151e 	bne	r2,zero,2a5c <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
    2a08:	e0ffff17 	ldw	r3,-4(fp)
    2a0c:	00800084 	movi	r2,2
    2a10:	18802e15 	stw	r2,184(r3)
        flash->device_width = 2; 
    2a14:	e0ffff17 	ldw	r3,-4(fp)
    2a18:	00800084 	movi	r2,2
    2a1c:	18802f15 	stw	r2,188(r3)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
    2a20:	e0bfff17 	ldw	r2,-4(fp)
    2a24:	10800a17 	ldw	r2,40(r2)
    2a28:	10801404 	addi	r2,r2,80
    2a2c:	1080002b 	ldhuio	r2,0(r2)
    2a30:	e0bffa0d 	sth	r2,-24(fp)
        iface += 1;
    2a34:	e0bffa0b 	ldhu	r2,-24(fp)
    2a38:	10800044 	addi	r2,r2,1
    2a3c:	e0bffa0d 	sth	r2,-24(fp)
        if (!(iface & 0x2))
    2a40:	e0bffa0b 	ldhu	r2,-24(fp)
    2a44:	1080008c 	andi	r2,r2,2
    2a48:	1004c03a 	cmpne	r2,r2,zero
    2a4c:	10011c1e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
        {
          ret_code = -ENODEV;
    2a50:	00bffb44 	movi	r2,-19
    2a54:	e0bff915 	stw	r2,-28(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
    2a58:	00011906 	br	2ec0 <alt_read_cfi_width+0x794>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    2a5c:	e0bfff17 	ldw	r2,-4(fp)
    2a60:	11000a17 	ldw	r4,40(r2)
    2a64:	01401544 	movi	r5,85
    2a68:	01802604 	movi	r6,152
    2a6c:	0001dc40 	call	1dc4 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
    2a70:	e03ffb15 	stw	zero,-20(fp)
    2a74:	00000f06 	br	2ab4 <alt_read_cfi_width+0x388>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
    2a78:	e13ffb17 	ldw	r4,-20(fp)
    2a7c:	e0bfff17 	ldw	r2,-4(fp)
    2a80:	10800a17 	ldw	r2,40(r2)
    2a84:	1007883a 	mov	r3,r2
    2a88:	e0bffb17 	ldw	r2,-20(fp)
    2a8c:	1885883a 	add	r2,r3,r2
    2a90:	10801004 	addi	r2,r2,64
    2a94:	10800023 	ldbuio	r2,0(r2)
    2a98:	1007883a 	mov	r3,r2
    2a9c:	e0bffc04 	addi	r2,fp,-16
    2aa0:	1105883a 	add	r2,r2,r4
    2aa4:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
    2aa8:	e0bffb17 	ldw	r2,-20(fp)
    2aac:	10800044 	addi	r2,r2,1
    2ab0:	e0bffb15 	stw	r2,-20(fp)
    2ab4:	e0bffb17 	ldw	r2,-20(fp)
    2ab8:	10800310 	cmplti	r2,r2,12
    2abc:	103fee1e 	bne	r2,zero,2a78 <alt_read_cfi_width+0x34c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
    2ac0:	e0bffc03 	ldbu	r2,-16(fp)
    2ac4:	10803fcc 	andi	r2,r2,255
    2ac8:	10801458 	cmpnei	r2,r2,81
    2acc:	1000411e 	bne	r2,zero,2bd4 <alt_read_cfi_width+0x4a8>
    2ad0:	e0bffc43 	ldbu	r2,-15(fp)
    2ad4:	10803fcc 	andi	r2,r2,255
    2ad8:	1004c03a 	cmpne	r2,r2,zero
    2adc:	10003d1e 	bne	r2,zero,2bd4 <alt_read_cfi_width+0x4a8>
    2ae0:	e0bffc83 	ldbu	r2,-14(fp)
    2ae4:	10803fcc 	andi	r2,r2,255
    2ae8:	1004c03a 	cmpne	r2,r2,zero
    2aec:	1000391e 	bne	r2,zero,2bd4 <alt_read_cfi_width+0x4a8>
    2af0:	e0bffcc3 	ldbu	r2,-13(fp)
    2af4:	10803fcc 	andi	r2,r2,255
    2af8:	1004c03a 	cmpne	r2,r2,zero
    2afc:	1000351e 	bne	r2,zero,2bd4 <alt_read_cfi_width+0x4a8>
    2b00:	e0bffd03 	ldbu	r2,-12(fp)
    2b04:	10803fcc 	andi	r2,r2,255
    2b08:	10801498 	cmpnei	r2,r2,82
    2b0c:	1000311e 	bne	r2,zero,2bd4 <alt_read_cfi_width+0x4a8>
    2b10:	e0bffd43 	ldbu	r2,-11(fp)
    2b14:	10803fcc 	andi	r2,r2,255
    2b18:	1004c03a 	cmpne	r2,r2,zero
    2b1c:	10002d1e 	bne	r2,zero,2bd4 <alt_read_cfi_width+0x4a8>
    2b20:	e0bffd83 	ldbu	r2,-10(fp)
    2b24:	10803fcc 	andi	r2,r2,255
    2b28:	1004c03a 	cmpne	r2,r2,zero
    2b2c:	1000291e 	bne	r2,zero,2bd4 <alt_read_cfi_width+0x4a8>
    2b30:	e0bffdc3 	ldbu	r2,-9(fp)
    2b34:	10803fcc 	andi	r2,r2,255
    2b38:	1004c03a 	cmpne	r2,r2,zero
    2b3c:	1000251e 	bne	r2,zero,2bd4 <alt_read_cfi_width+0x4a8>
    2b40:	e0bffe03 	ldbu	r2,-8(fp)
    2b44:	10803fcc 	andi	r2,r2,255
    2b48:	10801658 	cmpnei	r2,r2,89
    2b4c:	1000211e 	bne	r2,zero,2bd4 <alt_read_cfi_width+0x4a8>
    2b50:	e0bffe43 	ldbu	r2,-7(fp)
    2b54:	10803fcc 	andi	r2,r2,255
    2b58:	1004c03a 	cmpne	r2,r2,zero
    2b5c:	10001d1e 	bne	r2,zero,2bd4 <alt_read_cfi_width+0x4a8>
    2b60:	e0bffe83 	ldbu	r2,-6(fp)
    2b64:	10803fcc 	andi	r2,r2,255
    2b68:	1004c03a 	cmpne	r2,r2,zero
    2b6c:	1000191e 	bne	r2,zero,2bd4 <alt_read_cfi_width+0x4a8>
    2b70:	e0bffec3 	ldbu	r2,-5(fp)
    2b74:	10803fcc 	andi	r2,r2,255
    2b78:	1004c03a 	cmpne	r2,r2,zero
    2b7c:	1000151e 	bne	r2,zero,2bd4 <alt_read_cfi_width+0x4a8>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
    2b80:	e0ffff17 	ldw	r3,-4(fp)
    2b84:	00800104 	movi	r2,4
    2b88:	18802e15 	stw	r2,184(r3)
          flash->device_width = 4; 
    2b8c:	e0ffff17 	ldw	r3,-4(fp)
    2b90:	00800104 	movi	r2,4
    2b94:	18802f15 	stw	r2,188(r3)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
    2b98:	e0bfff17 	ldw	r2,-4(fp)
    2b9c:	10800a17 	ldw	r2,40(r2)
    2ba0:	10802804 	addi	r2,r2,160
    2ba4:	10800037 	ldwio	r2,0(r2)
    2ba8:	e0bffa0d 	sth	r2,-24(fp)
          iface += 1;
    2bac:	e0bffa0b 	ldhu	r2,-24(fp)
    2bb0:	10800044 	addi	r2,r2,1
    2bb4:	e0bffa0d 	sth	r2,-24(fp)
          if (!(iface & 0x4))
    2bb8:	e0bffa0b 	ldhu	r2,-24(fp)
    2bbc:	1080010c 	andi	r2,r2,4
    2bc0:	1004c03a 	cmpne	r2,r2,zero
    2bc4:	1000be1e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
          {
            ret_code = -ENODEV;
    2bc8:	00bffb44 	movi	r2,-19
    2bcc:	e0bff915 	stw	r2,-28(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
    2bd0:	0000bb06 	br	2ec0 <alt_read_cfi_width+0x794>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    2bd4:	e0bfff17 	ldw	r2,-4(fp)
    2bd8:	11000a17 	ldw	r4,40(r2)
    2bdc:	01401544 	movi	r5,85
    2be0:	01802604 	movi	r6,152
    2be4:	0001d7c0 	call	1d7c <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
    2be8:	e03ffb15 	stw	zero,-20(fp)
    2bec:	00000f06 	br	2c2c <alt_read_cfi_width+0x500>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
    2bf0:	e13ffb17 	ldw	r4,-20(fp)
    2bf4:	e0bfff17 	ldw	r2,-4(fp)
    2bf8:	10800a17 	ldw	r2,40(r2)
    2bfc:	1007883a 	mov	r3,r2
    2c00:	e0bffb17 	ldw	r2,-20(fp)
    2c04:	1885883a 	add	r2,r3,r2
    2c08:	10801004 	addi	r2,r2,64
    2c0c:	10800023 	ldbuio	r2,0(r2)
    2c10:	1007883a 	mov	r3,r2
    2c14:	e0bffc04 	addi	r2,fp,-16
    2c18:	1105883a 	add	r2,r2,r4
    2c1c:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
    2c20:	e0bffb17 	ldw	r2,-20(fp)
    2c24:	10800044 	addi	r2,r2,1
    2c28:	e0bffb15 	stw	r2,-20(fp)
    2c2c:	e0bffb17 	ldw	r2,-20(fp)
    2c30:	10800310 	cmplti	r2,r2,12
    2c34:	103fee1e 	bne	r2,zero,2bf0 <alt_read_cfi_width+0x4c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
    2c38:	e0bffc03 	ldbu	r2,-16(fp)
    2c3c:	10803fcc 	andi	r2,r2,255
    2c40:	10801458 	cmpnei	r2,r2,81
    2c44:	1000411e 	bne	r2,zero,2d4c <alt_read_cfi_width+0x620>
    2c48:	e0bffc43 	ldbu	r2,-15(fp)
    2c4c:	10803fcc 	andi	r2,r2,255
    2c50:	1004c03a 	cmpne	r2,r2,zero
    2c54:	10003d1e 	bne	r2,zero,2d4c <alt_read_cfi_width+0x620>
    2c58:	e0bffc83 	ldbu	r2,-14(fp)
    2c5c:	10803fcc 	andi	r2,r2,255
    2c60:	10801458 	cmpnei	r2,r2,81
    2c64:	1000391e 	bne	r2,zero,2d4c <alt_read_cfi_width+0x620>
    2c68:	e0bffcc3 	ldbu	r2,-13(fp)
    2c6c:	10803fcc 	andi	r2,r2,255
    2c70:	1004c03a 	cmpne	r2,r2,zero
    2c74:	1000351e 	bne	r2,zero,2d4c <alt_read_cfi_width+0x620>
    2c78:	e0bffd03 	ldbu	r2,-12(fp)
    2c7c:	10803fcc 	andi	r2,r2,255
    2c80:	10801498 	cmpnei	r2,r2,82
    2c84:	1000311e 	bne	r2,zero,2d4c <alt_read_cfi_width+0x620>
    2c88:	e0bffd43 	ldbu	r2,-11(fp)
    2c8c:	10803fcc 	andi	r2,r2,255
    2c90:	1004c03a 	cmpne	r2,r2,zero
    2c94:	10002d1e 	bne	r2,zero,2d4c <alt_read_cfi_width+0x620>
    2c98:	e0bffd83 	ldbu	r2,-10(fp)
    2c9c:	10803fcc 	andi	r2,r2,255
    2ca0:	10801498 	cmpnei	r2,r2,82
    2ca4:	1000291e 	bne	r2,zero,2d4c <alt_read_cfi_width+0x620>
    2ca8:	e0bffdc3 	ldbu	r2,-9(fp)
    2cac:	10803fcc 	andi	r2,r2,255
    2cb0:	1004c03a 	cmpne	r2,r2,zero
    2cb4:	1000251e 	bne	r2,zero,2d4c <alt_read_cfi_width+0x620>
    2cb8:	e0bffe03 	ldbu	r2,-8(fp)
    2cbc:	10803fcc 	andi	r2,r2,255
    2cc0:	10801658 	cmpnei	r2,r2,89
    2cc4:	1000211e 	bne	r2,zero,2d4c <alt_read_cfi_width+0x620>
    2cc8:	e0bffe43 	ldbu	r2,-7(fp)
    2ccc:	10803fcc 	andi	r2,r2,255
    2cd0:	1004c03a 	cmpne	r2,r2,zero
    2cd4:	10001d1e 	bne	r2,zero,2d4c <alt_read_cfi_width+0x620>
    2cd8:	e0bffe83 	ldbu	r2,-6(fp)
    2cdc:	10803fcc 	andi	r2,r2,255
    2ce0:	10801658 	cmpnei	r2,r2,89
    2ce4:	1000191e 	bne	r2,zero,2d4c <alt_read_cfi_width+0x620>
    2ce8:	e0bffec3 	ldbu	r2,-5(fp)
    2cec:	10803fcc 	andi	r2,r2,255
    2cf0:	1004c03a 	cmpne	r2,r2,zero
    2cf4:	1000151e 	bne	r2,zero,2d4c <alt_read_cfi_width+0x620>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
    2cf8:	e0ffff17 	ldw	r3,-4(fp)
    2cfc:	00800084 	movi	r2,2
    2d00:	18802e15 	stw	r2,184(r3)
            flash->device_width = 4; 
    2d04:	e0ffff17 	ldw	r3,-4(fp)
    2d08:	00800104 	movi	r2,4
    2d0c:	18802f15 	stw	r2,188(r3)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
    2d10:	e0bfff17 	ldw	r2,-4(fp)
    2d14:	10800a17 	ldw	r2,40(r2)
    2d18:	10802804 	addi	r2,r2,160
    2d1c:	10800037 	ldwio	r2,0(r2)
    2d20:	e0bffa0d 	sth	r2,-24(fp)
            iface += 1;
    2d24:	e0bffa0b 	ldhu	r2,-24(fp)
    2d28:	10800044 	addi	r2,r2,1
    2d2c:	e0bffa0d 	sth	r2,-24(fp)
            if (!(iface & 0x4))
    2d30:	e0bffa0b 	ldhu	r2,-24(fp)
    2d34:	1080010c 	andi	r2,r2,4
    2d38:	1004c03a 	cmpne	r2,r2,zero
    2d3c:	1000601e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
            {
              ret_code = -ENODEV;
    2d40:	00bffb44 	movi	r2,-19
    2d44:	e0bff915 	stw	r2,-28(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
    2d48:	00005d06 	br	2ec0 <alt_read_cfi_width+0x794>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    2d4c:	e0bfff17 	ldw	r2,-4(fp)
    2d50:	11000a17 	ldw	r4,40(r2)
    2d54:	01401544 	movi	r5,85
    2d58:	01802604 	movi	r6,152
    2d5c:	0001cf00 	call	1cf0 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
    2d60:	e03ffb15 	stw	zero,-20(fp)
    2d64:	00000f06 	br	2da4 <alt_read_cfi_width+0x678>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
    2d68:	e13ffb17 	ldw	r4,-20(fp)
    2d6c:	e0bfff17 	ldw	r2,-4(fp)
    2d70:	10800a17 	ldw	r2,40(r2)
    2d74:	1007883a 	mov	r3,r2
    2d78:	e0bffb17 	ldw	r2,-20(fp)
    2d7c:	1885883a 	add	r2,r3,r2
    2d80:	10801004 	addi	r2,r2,64
    2d84:	10800023 	ldbuio	r2,0(r2)
    2d88:	1007883a 	mov	r3,r2
    2d8c:	e0bffc04 	addi	r2,fp,-16
    2d90:	1105883a 	add	r2,r2,r4
    2d94:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
    2d98:	e0bffb17 	ldw	r2,-20(fp)
    2d9c:	10800044 	addi	r2,r2,1
    2da0:	e0bffb15 	stw	r2,-20(fp)
    2da4:	e0bffb17 	ldw	r2,-20(fp)
    2da8:	10800310 	cmplti	r2,r2,12
    2dac:	103fee1e 	bne	r2,zero,2d68 <alt_read_cfi_width+0x63c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
    2db0:	e0bffc03 	ldbu	r2,-16(fp)
    2db4:	10803fcc 	andi	r2,r2,255
    2db8:	10801458 	cmpnei	r2,r2,81
    2dbc:	1000401e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
    2dc0:	e0bffc43 	ldbu	r2,-15(fp)
    2dc4:	10803fcc 	andi	r2,r2,255
    2dc8:	10801458 	cmpnei	r2,r2,81
    2dcc:	10003c1e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
    2dd0:	e0bffc83 	ldbu	r2,-14(fp)
    2dd4:	10803fcc 	andi	r2,r2,255
    2dd8:	10801458 	cmpnei	r2,r2,81
    2ddc:	1000381e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
    2de0:	e0bffcc3 	ldbu	r2,-13(fp)
    2de4:	10803fcc 	andi	r2,r2,255
    2de8:	10801458 	cmpnei	r2,r2,81
    2dec:	1000341e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
    2df0:	e0bffd03 	ldbu	r2,-12(fp)
    2df4:	10803fcc 	andi	r2,r2,255
    2df8:	10801498 	cmpnei	r2,r2,82
    2dfc:	1000301e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
    2e00:	e0bffd43 	ldbu	r2,-11(fp)
    2e04:	10803fcc 	andi	r2,r2,255
    2e08:	10801498 	cmpnei	r2,r2,82
    2e0c:	10002c1e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
    2e10:	e0bffd83 	ldbu	r2,-10(fp)
    2e14:	10803fcc 	andi	r2,r2,255
    2e18:	10801498 	cmpnei	r2,r2,82
    2e1c:	1000281e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
    2e20:	e0bffdc3 	ldbu	r2,-9(fp)
    2e24:	10803fcc 	andi	r2,r2,255
    2e28:	10801498 	cmpnei	r2,r2,82
    2e2c:	1000241e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
    2e30:	e0bffe03 	ldbu	r2,-8(fp)
    2e34:	10803fcc 	andi	r2,r2,255
    2e38:	10801658 	cmpnei	r2,r2,89
    2e3c:	1000201e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
    2e40:	e0bffe43 	ldbu	r2,-7(fp)
    2e44:	10803fcc 	andi	r2,r2,255
    2e48:	10801658 	cmpnei	r2,r2,89
    2e4c:	10001c1e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
    2e50:	e0bffe83 	ldbu	r2,-6(fp)
    2e54:	10803fcc 	andi	r2,r2,255
    2e58:	10801658 	cmpnei	r2,r2,89
    2e5c:	1000181e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
    2e60:	e0bffec3 	ldbu	r2,-5(fp)
    2e64:	10803fcc 	andi	r2,r2,255
    2e68:	10801658 	cmpnei	r2,r2,89
    2e6c:	1000141e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
    2e70:	e0ffff17 	ldw	r3,-4(fp)
    2e74:	00800044 	movi	r2,1
    2e78:	18802e15 	stw	r2,184(r3)
              flash->device_width = 4; 
    2e7c:	e0ffff17 	ldw	r3,-4(fp)
    2e80:	00800104 	movi	r2,4
    2e84:	18802f15 	stw	r2,188(r3)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
    2e88:	e0bfff17 	ldw	r2,-4(fp)
    2e8c:	10800a17 	ldw	r2,40(r2)
    2e90:	10802804 	addi	r2,r2,160
    2e94:	10800037 	ldwio	r2,0(r2)
    2e98:	e0bffa0d 	sth	r2,-24(fp)
              iface += 1;
    2e9c:	e0bffa0b 	ldhu	r2,-24(fp)
    2ea0:	10800044 	addi	r2,r2,1
    2ea4:	e0bffa0d 	sth	r2,-24(fp)
              if (!(iface & 0x4))
    2ea8:	e0bffa0b 	ldhu	r2,-24(fp)
    2eac:	1080010c 	andi	r2,r2,4
    2eb0:	1004c03a 	cmpne	r2,r2,zero
    2eb4:	1000021e 	bne	r2,zero,2ec0 <alt_read_cfi_width+0x794>
              {
                ret_code = -ENODEV;
    2eb8:	00bffb44 	movi	r2,-19
    2ebc:	e0bff915 	stw	r2,-28(fp)
        }
      }
    }
  }
  
  return ret_code;
    2ec0:	e0bff917 	ldw	r2,-28(fp)
}
    2ec4:	e037883a 	mov	sp,fp
    2ec8:	dfc00117 	ldw	ra,4(sp)
    2ecc:	df000017 	ldw	fp,0(sp)
    2ed0:	dec00204 	addi	sp,sp,8
    2ed4:	f800283a 	ret

00002ed8 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
    2ed8:	defff904 	addi	sp,sp,-28
    2edc:	dfc00615 	stw	ra,24(sp)
    2ee0:	df000515 	stw	fp,20(sp)
    2ee4:	dc000415 	stw	r16,16(sp)
    2ee8:	df000404 	addi	fp,sp,16
    2eec:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
    2ef0:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
    2ef4:	e13fff17 	ldw	r4,-4(fp)
    2ef8:	01400544 	movi	r5,21
    2efc:	00021300 	call	2130 <alt_read_16bit_query_entry>
    2f00:	10ffffcc 	andi	r3,r2,65535
    2f04:	e0bfff17 	ldw	r2,-4(fp)
    2f08:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
    2f0c:	e03ffd15 	stw	zero,-12(fp)
    2f10:	00001006 	br	2f54 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
    2f14:	e43ffd17 	ldw	r16,-12(fp)
    2f18:	e0bfff17 	ldw	r2,-4(fp)
    2f1c:	11803417 	ldw	r6,208(r2)
    2f20:	e0bfff17 	ldw	r2,-4(fp)
    2f24:	10c03217 	ldw	r3,200(r2)
    2f28:	e0bffd17 	ldw	r2,-12(fp)
    2f2c:	188b883a 	add	r5,r3,r2
    2f30:	e13fff17 	ldw	r4,-4(fp)
    2f34:	303ee83a 	callr	r6
    2f38:	1007883a 	mov	r3,r2
    2f3c:	e0bffe04 	addi	r2,fp,-8
    2f40:	1405883a 	add	r2,r2,r16
    2f44:	10c00005 	stb	r3,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
    2f48:	e0bffd17 	ldw	r2,-12(fp)
    2f4c:	10800044 	addi	r2,r2,1
    2f50:	e0bffd15 	stw	r2,-12(fp)
    2f54:	e0bffd17 	ldw	r2,-12(fp)
    2f58:	108000d0 	cmplti	r2,r2,3
    2f5c:	103fed1e 	bne	r2,zero,2f14 <alt_check_primary_table+0x3c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
    2f60:	e0bffe03 	ldbu	r2,-8(fp)
    2f64:	10803fcc 	andi	r2,r2,255
    2f68:	10801418 	cmpnei	r2,r2,80
    2f6c:	1000081e 	bne	r2,zero,2f90 <alt_check_primary_table+0xb8>
    2f70:	e0bffe43 	ldbu	r2,-7(fp)
    2f74:	10803fcc 	andi	r2,r2,255
    2f78:	10801498 	cmpnei	r2,r2,82
    2f7c:	1000041e 	bne	r2,zero,2f90 <alt_check_primary_table+0xb8>
    2f80:	e0bffe83 	ldbu	r2,-6(fp)
    2f84:	10803fcc 	andi	r2,r2,255
    2f88:	10801260 	cmpeqi	r2,r2,73
    2f8c:	1000021e 	bne	r2,zero,2f98 <alt_check_primary_table+0xc0>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
    2f90:	00bffb44 	movi	r2,-19
    2f94:	e0bffc15 	stw	r2,-16(fp)
  }
  
  return ret_code;
    2f98:	e0bffc17 	ldw	r2,-16(fp)
}
    2f9c:	e037883a 	mov	sp,fp
    2fa0:	dfc00217 	ldw	ra,8(sp)
    2fa4:	df000117 	ldw	fp,4(sp)
    2fa8:	dc000017 	ldw	r16,0(sp)
    2fac:	dec00304 	addi	sp,sp,12
    2fb0:	f800283a 	ret

00002fb4 <alt_epcs_flash_init>:
/*
 * alt_epcs_flash_init
 *
 */
int alt_epcs_flash_init(alt_flash_epcs_dev* flash)
{
    2fb4:	defffc04 	addi	sp,sp,-16
    2fb8:	dfc00315 	stw	ra,12(sp)
    2fbc:	df000215 	stw	fp,8(sp)
    2fc0:	df000204 	addi	fp,sp,8
    2fc4:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    2fc8:	e03ffe15 	stw	zero,-8(fp)

  /* Set up function pointers and/or data structures as needed. */
  ret_code = alt_epcs_flash_query(flash);
    2fcc:	e13fff17 	ldw	r4,-4(fp)
    2fd0:	00030400 	call	3040 <alt_epcs_flash_query>
    2fd4:	e0bffe15 	stw	r2,-8(fp)
  */

  /*
  *  Register this device as a valid flash device type
  */
  if (!ret_code)
    2fd8:	e0bffe17 	ldw	r2,-8(fp)
    2fdc:	1004c03a 	cmpne	r2,r2,zero
    2fe0:	1000031e 	bne	r2,zero,2ff0 <alt_epcs_flash_init+0x3c>
    ret_code = alt_flash_device_register(&(flash->dev));
    2fe4:	e13fff17 	ldw	r4,-4(fp)
    2fe8:	00030080 	call	3008 <alt_flash_device_register>
    2fec:	e0bffe15 	stw	r2,-8(fp)

  return ret_code;
    2ff0:	e0bffe17 	ldw	r2,-8(fp)
}
    2ff4:	e037883a 	mov	sp,fp
    2ff8:	dfc00117 	ldw	ra,4(sp)
    2ffc:	df000017 	ldw	fp,0(sp)
    3000:	dec00204 	addi	sp,sp,8
    3004:	f800283a 	ret

00003008 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
    3008:	defffd04 	addi	sp,sp,-12
    300c:	dfc00215 	stw	ra,8(sp)
    3010:	df000115 	stw	fp,4(sp)
    3014:	df000104 	addi	fp,sp,4
    3018:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
    301c:	e13fff17 	ldw	r4,-4(fp)
    3020:	01400074 	movhi	r5,1
    3024:	2963f904 	addi	r5,r5,-28700
    3028:	00057440 	call	5744 <alt_dev_llist_insert>
}
    302c:	e037883a 	mov	sp,fp
    3030:	dfc00117 	ldw	ra,4(sp)
    3034:	df000017 	ldw	fp,0(sp)
    3038:	dec00204 	addi	sp,sp,8
    303c:	f800283a 	ret

00003040 <alt_epcs_flash_query>:


static int alt_epcs_flash_query(alt_flash_epcs_dev* flash)
{
    3040:	defffc04 	addi	sp,sp,-16
    3044:	dfc00315 	stw	ra,12(sp)
    3048:	df000215 	stw	fp,8(sp)
    304c:	df000204 	addi	fp,sp,8
    3050:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    3054:	e03ffe15 	stw	zero,-8(fp)
   * reset the device, or whatever, to ensure that
   * it's in a known working state.
  */

  /* Send the RES command sequence */
  flash->silicon_id =
    3058:	e0bfff17 	ldw	r2,-4(fp)
    305c:	11002d17 	ldw	r4,180(r2)
    3060:	00051d00 	call	51d0 <epcs_read_electronic_signature>
    3064:	10c03fcc 	andi	r3,r2,255
    3068:	e0bfff17 	ldw	r2,-4(fp)
    306c:	10c02f15 	stw	r3,188(r2)
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
    3070:	e0bfff17 	ldw	r2,-4(fp)
    3074:	10802f17 	ldw	r2,188(r2)
    3078:	10800598 	cmpnei	r2,r2,22
    307c:	10000a1e 	bne	r2,zero,30a8 <alt_epcs_flash_query+0x68>
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
    3080:	e0ffff17 	ldw	r3,-4(fp)
    3084:	00802034 	movhi	r2,128
    3088:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 128;
    308c:	e0ffff17 	ldw	r3,-4(fp)
    3090:	00802004 	movi	r2,128
    3094:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
    3098:	e0ffff17 	ldw	r3,-4(fp)
    309c:	00800074 	movhi	r2,1
    30a0:	18801015 	stw	r2,64(r3)
    30a4:	00004e06 	br	31e0 <alt_epcs_flash_query+0x1a0>
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
    30a8:	e0bfff17 	ldw	r2,-4(fp)
    30ac:	10802f17 	ldw	r2,188(r2)
    30b0:	10800518 	cmpnei	r2,r2,20
    30b4:	10000a1e 	bne	r2,zero,30e0 <alt_epcs_flash_query+0xa0>
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
    30b8:	e0ffff17 	ldw	r3,-4(fp)
    30bc:	00800834 	movhi	r2,32
    30c0:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 32;
    30c4:	e0ffff17 	ldw	r3,-4(fp)
    30c8:	00800804 	movi	r2,32
    30cc:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
    30d0:	e0ffff17 	ldw	r3,-4(fp)
    30d4:	00800074 	movhi	r2,1
    30d8:	18801015 	stw	r2,64(r3)
    30dc:	00004006 	br	31e0 <alt_epcs_flash_query+0x1a0>
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
    30e0:	e0bfff17 	ldw	r2,-4(fp)
    30e4:	10802f17 	ldw	r2,188(r2)
    30e8:	108004d8 	cmpnei	r2,r2,19
    30ec:	10000a1e 	bne	r2,zero,3118 <alt_epcs_flash_query+0xd8>
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
    30f0:	e0ffff17 	ldw	r3,-4(fp)
    30f4:	00800434 	movhi	r2,16
    30f8:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 16;
    30fc:	e0ffff17 	ldw	r3,-4(fp)
    3100:	00800404 	movi	r2,16
    3104:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
    3108:	e0ffff17 	ldw	r3,-4(fp)
    310c:	00800074 	movhi	r2,1
    3110:	18801015 	stw	r2,64(r3)
    3114:	00003206 	br	31e0 <alt_epcs_flash_query+0x1a0>
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
    3118:	e0bfff17 	ldw	r2,-4(fp)
    311c:	10802f17 	ldw	r2,188(r2)
    3120:	10800498 	cmpnei	r2,r2,18
    3124:	10000a1e 	bne	r2,zero,3150 <alt_epcs_flash_query+0x110>
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
    3128:	e0ffff17 	ldw	r3,-4(fp)
    312c:	00800234 	movhi	r2,8
    3130:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 8;
    3134:	e0ffff17 	ldw	r3,-4(fp)
    3138:	00800204 	movi	r2,8
    313c:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
    3140:	e0ffff17 	ldw	r3,-4(fp)
    3144:	00800074 	movhi	r2,1
    3148:	18801015 	stw	r2,64(r3)
    314c:	00002406 	br	31e0 <alt_epcs_flash_query+0x1a0>
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
    3150:	e0bfff17 	ldw	r2,-4(fp)
    3154:	10802f17 	ldw	r2,188(r2)
    3158:	10800418 	cmpnei	r2,r2,16
    315c:	10000a1e 	bne	r2,zero,3188 <alt_epcs_flash_query+0x148>
  {
    flash->dev.region_info[0].region_size = 1 * 1024 * 1024 / 8;
    3160:	e0ffff17 	ldw	r3,-4(fp)
    3164:	008000b4 	movhi	r2,2
    3168:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 4;
    316c:	e0ffff17 	ldw	r3,-4(fp)
    3170:	00800104 	movi	r2,4
    3174:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 32768;
    3178:	e0ffff17 	ldw	r3,-4(fp)
    317c:	00a00014 	movui	r2,32768
    3180:	18801015 	stw	r2,64(r3)
    3184:	00001606 	br	31e0 <alt_epcs_flash_query+0x1a0>
  {
    /* 
     * Read electronic signature doesn't work for the EPCS128; try 
     * the "Read Device ID" command" before giving up.
     */
    flash->silicon_id = epcs_read_device_id(flash->register_base);
    3188:	e0bfff17 	ldw	r2,-4(fp)
    318c:	11002d17 	ldw	r4,180(r2)
    3190:	000523c0 	call	523c <epcs_read_device_id>
    3194:	10c03fcc 	andi	r3,r2,255
    3198:	e0bfff17 	ldw	r2,-4(fp)
    319c:	10c02f15 	stw	r3,188(r2)
    
    if(flash->silicon_id == 0x18) /* EPCS128 */
    31a0:	e0bfff17 	ldw	r2,-4(fp)
    31a4:	10802f17 	ldw	r2,188(r2)
    31a8:	10800618 	cmpnei	r2,r2,24
    31ac:	10000a1e 	bne	r2,zero,31d8 <alt_epcs_flash_query+0x198>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
    31b0:	e0ffff17 	ldw	r3,-4(fp)
    31b4:	00804034 	movhi	r2,256
    31b8:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 64;
    31bc:	e0ffff17 	ldw	r3,-4(fp)
    31c0:	00801004 	movi	r2,64
    31c4:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 262144;     
    31c8:	e0ffff17 	ldw	r3,-4(fp)
    31cc:	00800134 	movhi	r2,4
    31d0:	18801015 	stw	r2,64(r3)
    31d4:	00000206 	br	31e0 <alt_epcs_flash_query+0x1a0>
    }
    else 
    {
      ret_code = -ENODEV; /* No known device found! */
    31d8:	00bffb44 	movi	r2,-19
    31dc:	e0bffe15 	stw	r2,-8(fp)
    }
  }

  flash->size_in_bytes = flash->dev.region_info[0].region_size;
    31e0:	e0bfff17 	ldw	r2,-4(fp)
    31e4:	10800e17 	ldw	r2,56(r2)
    31e8:	1007883a 	mov	r3,r2
    31ec:	e0bfff17 	ldw	r2,-4(fp)
    31f0:	10c02e15 	stw	r3,184(r2)
  flash->dev.number_of_regions = 1;
    31f4:	e0ffff17 	ldw	r3,-4(fp)
    31f8:	00800044 	movi	r2,1
    31fc:	18800c15 	stw	r2,48(r3)
  flash->dev.region_info[0].offset = 0;
    3200:	e0bfff17 	ldw	r2,-4(fp)
    3204:	10000d15 	stw	zero,52(r2)
  flash->page_size = 256;
    3208:	e0ffff17 	ldw	r3,-4(fp)
    320c:	00804004 	movi	r2,256
    3210:	18803015 	stw	r2,192(r3)

  /* Consider clearing all BP bits here. */
  return ret_code;
    3214:	e0bffe17 	ldw	r2,-8(fp)
}
    3218:	e037883a 	mov	sp,fp
    321c:	dfc00117 	ldw	ra,4(sp)
    3220:	df000017 	ldw	fp,0(sp)
    3224:	dec00204 	addi	sp,sp,8
    3228:	f800283a 	ret

0000322c <alt_epcs_flash_memcmp>:
  alt_flash_dev* flash_info,
  const void* src_buffer,
  int offset,
  size_t n
)
{
    322c:	deffeb04 	addi	sp,sp,-84
    3230:	dfc01415 	stw	ra,80(sp)
    3234:	df001315 	stw	fp,76(sp)
    3238:	df001304 	addi	fp,sp,76
    323c:	e13ff915 	stw	r4,-28(fp)
    3240:	e17ffa15 	stw	r5,-24(fp)
    3244:	e1bffb15 	stw	r6,-20(fp)
    3248:	e1fffc15 	stw	r7,-16(fp)
  /*
   * Compare chunks of memory at a time, for better serial-flash
   * read efficiency.
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
    324c:	00800804 	movi	r2,32
    3250:	e0bff015 	stw	r2,-64(fp)
  int current_offset = 0;
    3254:	e03fef15 	stw	zero,-68(fp)

  while (n > 0)
    3258:	00002c06 	br	330c <alt_epcs_flash_memcmp+0xe0>
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    325c:	e0bff017 	ldw	r2,-64(fp)
    3260:	e0bfff15 	stw	r2,-4(fp)
    3264:	e0fffc17 	ldw	r3,-16(fp)
    3268:	e0fffe15 	stw	r3,-8(fp)
    326c:	e0bfff17 	ldw	r2,-4(fp)
    3270:	e0fffe17 	ldw	r3,-8(fp)
    3274:	10c0022e 	bgeu	r2,r3,3280 <alt_epcs_flash_memcmp+0x54>
    3278:	e0bfff17 	ldw	r2,-4(fp)
    327c:	e0bffe15 	stw	r2,-8(fp)
    3280:	e0fffe17 	ldw	r3,-8(fp)
    3284:	e0ffee15 	stw	r3,-72(fp)
    int this_chunk_cmp;

    if (
      alt_epcs_flash_read(
    3288:	e0fffb17 	ldw	r3,-20(fp)
    328c:	e0bfef17 	ldw	r2,-68(fp)
    3290:	188b883a 	add	r5,r3,r2
    3294:	e1bff104 	addi	r6,fp,-60
    3298:	e13ff917 	ldw	r4,-28(fp)
    329c:	e1ffee17 	ldw	r7,-72(fp)
    32a0:	000385c0 	call	385c <alt_epcs_flash_read>
  while (n > 0)
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    int this_chunk_cmp;

    if (
    32a4:	1004403a 	cmpge	r2,r2,zero
    32a8:	1000031e 	bne	r2,zero,32b8 <alt_epcs_flash_memcmp+0x8c>
    {
      /*
      * If the read fails, I'm not sure what the appropriate action is.
      * Compare success seems wrong, so make it compare fail.
      */
      return -1;
    32ac:	00bfffc4 	movi	r2,-1
    32b0:	e0bffd15 	stw	r2,-12(fp)
    32b4:	00001906 	br	331c <alt_epcs_flash_memcmp+0xf0>
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
    32b8:	e0fffa17 	ldw	r3,-24(fp)
    32bc:	e0bfef17 	ldw	r2,-68(fp)
    32c0:	1889883a 	add	r4,r3,r2
    32c4:	e1bfee17 	ldw	r6,-72(fp)
    32c8:	e17ff104 	addi	r5,fp,-60
    32cc:	00070900 	call	7090 <memcmp>
    32d0:	e0bfed15 	stw	r2,-76(fp)
    if (this_chunk_cmp)
    32d4:	e0bfed17 	ldw	r2,-76(fp)
    32d8:	1005003a 	cmpeq	r2,r2,zero
    32dc:	1000031e 	bne	r2,zero,32ec <alt_epcs_flash_memcmp+0xc0>
    {
      return this_chunk_cmp;
    32e0:	e0ffed17 	ldw	r3,-76(fp)
    32e4:	e0fffd15 	stw	r3,-12(fp)
    32e8:	00000c06 	br	331c <alt_epcs_flash_memcmp+0xf0>
    }

    n -= this_chunk_size;
    32ec:	e0ffee17 	ldw	r3,-72(fp)
    32f0:	e0bffc17 	ldw	r2,-16(fp)
    32f4:	10c5c83a 	sub	r2,r2,r3
    32f8:	e0bffc15 	stw	r2,-16(fp)
    current_offset += this_chunk_size;
    32fc:	e0ffef17 	ldw	r3,-68(fp)
    3300:	e0bfee17 	ldw	r2,-72(fp)
    3304:	1885883a 	add	r2,r3,r2
    3308:	e0bfef15 	stw	r2,-68(fp)
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
    330c:	e0bffc17 	ldw	r2,-16(fp)
    3310:	1004c03a 	cmpne	r2,r2,zero
    3314:	103fd11e 	bne	r2,zero,325c <alt_epcs_flash_memcmp+0x30>
  }

  /*
   * If execution made it to this point, compare is successful.
   */
  return 0;
    3318:	e03ffd15 	stw	zero,-12(fp)
    331c:	e0bffd17 	ldw	r2,-12(fp)
}
    3320:	e037883a 	mov	sp,fp
    3324:	dfc00117 	ldw	ra,4(sp)
    3328:	df000017 	ldw	fp,0(sp)
    332c:	dec00204 	addi	sp,sp,8
    3330:	f800283a 	ret

00003334 <alt_epcs_flash_write>:
 * large buffer to tie up in our programming library, when not all users will
 * want that functionality.
 */
int alt_epcs_flash_write(alt_flash_dev* flash_info, int offset,
                          const void* src_addr, int length)
{
    3334:	defff204 	addi	sp,sp,-56
    3338:	dfc00d15 	stw	ra,52(sp)
    333c:	df000c15 	stw	fp,48(sp)
    3340:	df000c04 	addi	fp,sp,48
    3344:	e13ffa15 	stw	r4,-24(fp)
    3348:	e17ffb15 	stw	r5,-20(fp)
    334c:	e1bffc15 	stw	r6,-16(fp)
    3350:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
    3354:	e03ff915 	stw	zero,-28(fp)
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
    3358:	e03ff815 	stw	zero,-32(fp)
    335c:	00008b06 	br	358c <alt_epcs_flash_write+0x258>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
    3360:	e0bff817 	ldw	r2,-32(fp)
    3364:	e0fffa17 	ldw	r3,-24(fp)
    3368:	1004913a 	slli	r2,r2,4
    336c:	10c5883a 	add	r2,r2,r3
    3370:	10800d04 	addi	r2,r2,52
    3374:	10c00017 	ldw	r3,0(r2)
    3378:	e0bffb17 	ldw	r2,-20(fp)
    337c:	10c08016 	blt	r2,r3,3580 <alt_epcs_flash_write+0x24c>
    3380:	e0bff817 	ldw	r2,-32(fp)
    3384:	e0fffa17 	ldw	r3,-24(fp)
    3388:	1004913a 	slli	r2,r2,4
    338c:	10c5883a 	add	r2,r2,r3
    3390:	10800d04 	addi	r2,r2,52
    3394:	11000017 	ldw	r4,0(r2)
    3398:	e0bff817 	ldw	r2,-32(fp)
    339c:	e0fffa17 	ldw	r3,-24(fp)
    33a0:	1004913a 	slli	r2,r2,4
    33a4:	10c5883a 	add	r2,r2,r3
    33a8:	10800e04 	addi	r2,r2,56
    33ac:	10800017 	ldw	r2,0(r2)
    33b0:	2087883a 	add	r3,r4,r2
    33b4:	e0bffb17 	ldw	r2,-20(fp)
    33b8:	10c0710e 	bge	r2,r3,3580 <alt_epcs_flash_write+0x24c>
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;
    33bc:	e0bff817 	ldw	r2,-32(fp)
    33c0:	e0fffa17 	ldw	r3,-24(fp)
    33c4:	1004913a 	slli	r2,r2,4
    33c8:	10c5883a 	add	r2,r2,r3
    33cc:	10800d04 	addi	r2,r2,52
    33d0:	10800017 	ldw	r2,0(r2)
    33d4:	e0bff515 	stw	r2,-44(fp)

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
    33d8:	e03ff715 	stw	zero,-36(fp)
    33dc:	00006006 	br	3560 <alt_epcs_flash_write+0x22c>
      {
        if ((offset >= current_offset ) &&
    33e0:	e0fffb17 	ldw	r3,-20(fp)
    33e4:	e0bff517 	ldw	r2,-44(fp)
    33e8:	18805116 	blt	r3,r2,3530 <alt_epcs_flash_write+0x1fc>
    33ec:	e0bff817 	ldw	r2,-32(fp)
    33f0:	e0fffa17 	ldw	r3,-24(fp)
    33f4:	1004913a 	slli	r2,r2,4
    33f8:	10c5883a 	add	r2,r2,r3
    33fc:	10801004 	addi	r2,r2,64
    3400:	10c00017 	ldw	r3,0(r2)
    3404:	e0bff517 	ldw	r2,-44(fp)
    3408:	1887883a 	add	r3,r3,r2
    340c:	e0bffb17 	ldw	r2,-20(fp)
    3410:	10c0470e 	bge	r2,r3,3530 <alt_epcs_flash_write+0x1fc>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
    3414:	e0bff817 	ldw	r2,-32(fp)
    3418:	e0fffa17 	ldw	r3,-24(fp)
    341c:	1004913a 	slli	r2,r2,4
    3420:	10c5883a 	add	r2,r2,r3
    3424:	10801004 	addi	r2,r2,64
    3428:	10c00017 	ldw	r3,0(r2)
    342c:	e0bff517 	ldw	r2,-44(fp)
    3430:	1887883a 	add	r3,r3,r2
    3434:	e0bffb17 	ldw	r2,-20(fp)
    3438:	1885c83a 	sub	r2,r3,r2
    343c:	e0bff615 	stw	r2,-40(fp)
                            - offset);
          data_to_write = MIN(data_to_write, length);
    3440:	e0bff617 	ldw	r2,-40(fp)
    3444:	e0bfff15 	stw	r2,-4(fp)
    3448:	e0fffd17 	ldw	r3,-12(fp)
    344c:	e0fffe15 	stw	r3,-8(fp)
    3450:	e0bfff17 	ldw	r2,-4(fp)
    3454:	e0fffe17 	ldw	r3,-8(fp)
    3458:	10c0020e 	bge	r2,r3,3464 <alt_epcs_flash_write+0x130>
    345c:	e0bfff17 	ldw	r2,-4(fp)
    3460:	e0bffe15 	stw	r2,-8(fp)
    3464:	e0fffe17 	ldw	r3,-8(fp)
    3468:	e0fff615 	stw	r3,-40(fp)

          if(alt_epcs_flash_memcmp(flash_info, src_addr, offset, data_to_write))
    346c:	e1fff617 	ldw	r7,-40(fp)
    3470:	e13ffa17 	ldw	r4,-24(fp)
    3474:	e17ffc17 	ldw	r5,-16(fp)
    3478:	e1bffb17 	ldw	r6,-20(fp)
    347c:	000322c0 	call	322c <alt_epcs_flash_memcmp>
    3480:	1005003a 	cmpeq	r2,r2,zero
    3484:	1000131e 	bne	r2,zero,34d4 <alt_epcs_flash_write+0x1a0>
          {
            ret_code = (*flash_info->erase_block)(flash_info, current_offset);
    3488:	e0bffa17 	ldw	r2,-24(fp)
    348c:	10800817 	ldw	r2,32(r2)
    3490:	e13ffa17 	ldw	r4,-24(fp)
    3494:	e17ff517 	ldw	r5,-44(fp)
    3498:	103ee83a 	callr	r2
    349c:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
    34a0:	e0bff917 	ldw	r2,-28(fp)
    34a4:	1004c03a 	cmpne	r2,r2,zero
    34a8:	10000a1e 	bne	r2,zero,34d4 <alt_epcs_flash_write+0x1a0>
            {
              ret_code = (*flash_info->write_block)(
    34ac:	e0bffa17 	ldw	r2,-24(fp)
    34b0:	10c00917 	ldw	r3,36(r2)
    34b4:	e0bff617 	ldw	r2,-40(fp)
    34b8:	d8800015 	stw	r2,0(sp)
    34bc:	e13ffa17 	ldw	r4,-24(fp)
    34c0:	e17ff517 	ldw	r5,-44(fp)
    34c4:	e1bffb17 	ldw	r6,-20(fp)
    34c8:	e1fffc17 	ldw	r7,-16(fp)
    34cc:	183ee83a 	callr	r3
    34d0:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }

          /* Was this the last block? */
          if ((length == data_to_write) || ret_code)
    34d4:	e0fffd17 	ldw	r3,-12(fp)
    34d8:	e0bff617 	ldw	r2,-40(fp)
    34dc:	18802f26 	beq	r3,r2,359c <alt_epcs_flash_write+0x268>
    34e0:	e0bff917 	ldw	r2,-28(fp)
    34e4:	1004c03a 	cmpne	r2,r2,zero
    34e8:	10002c1e 	bne	r2,zero,359c <alt_epcs_flash_write+0x268>
          {
            goto finished;
          }

          length -= data_to_write;
    34ec:	e0fffd17 	ldw	r3,-12(fp)
    34f0:	e0bff617 	ldw	r2,-40(fp)
    34f4:	1885c83a 	sub	r2,r3,r2
    34f8:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash_info->region_info[i].block_size;
    34fc:	e0bff817 	ldw	r2,-32(fp)
    3500:	e0fffa17 	ldw	r3,-24(fp)
    3504:	1004913a 	slli	r2,r2,4
    3508:	10c5883a 	add	r2,r2,r3
    350c:	10801004 	addi	r2,r2,64
    3510:	10c00017 	ldw	r3,0(r2)
    3514:	e0bff517 	ldw	r2,-44(fp)
    3518:	1885883a 	add	r2,r3,r2
    351c:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
    3520:	e0fffc17 	ldw	r3,-16(fp)
    3524:	e0bff617 	ldw	r2,-40(fp)
    3528:	1885883a 	add	r2,r3,r2
    352c:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash_info->region_info[i].block_size;
    3530:	e0bff817 	ldw	r2,-32(fp)
    3534:	e0fffa17 	ldw	r3,-24(fp)
    3538:	1004913a 	slli	r2,r2,4
    353c:	10c5883a 	add	r2,r2,r3
    3540:	10801004 	addi	r2,r2,64
    3544:	10c00017 	ldw	r3,0(r2)
    3548:	e0bff517 	ldw	r2,-44(fp)
    354c:	10c5883a 	add	r2,r2,r3
    3550:	e0bff515 	stw	r2,-44(fp)
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
    3554:	e0bff717 	ldw	r2,-36(fp)
    3558:	10800044 	addi	r2,r2,1
    355c:	e0bff715 	stw	r2,-36(fp)
    3560:	e0bff817 	ldw	r2,-32(fp)
    3564:	e0fffa17 	ldw	r3,-24(fp)
    3568:	1004913a 	slli	r2,r2,4
    356c:	10c5883a 	add	r2,r2,r3
    3570:	10800f04 	addi	r2,r2,60
    3574:	10c00017 	ldw	r3,0(r2)
    3578:	e0bff717 	ldw	r2,-36(fp)
    357c:	10ff9816 	blt	r2,r3,33e0 <alt_epcs_flash_write+0xac>
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
    3580:	e0bff817 	ldw	r2,-32(fp)
    3584:	10800044 	addi	r2,r2,1
    3588:	e0bff815 	stw	r2,-32(fp)
    358c:	e0bffa17 	ldw	r2,-24(fp)
    3590:	10c00c17 	ldw	r3,48(r2)
    3594:	e0bff817 	ldw	r2,-32(fp)
    3598:	10ff7116 	blt	r2,r3,3360 <alt_epcs_flash_write+0x2c>
      }
    }
  }

finished:
  return ret_code;
    359c:	e0bff917 	ldw	r2,-28(fp)
}
    35a0:	e037883a 	mov	sp,fp
    35a4:	dfc00117 	ldw	ra,4(sp)
    35a8:	df000017 	ldw	fp,0(sp)
    35ac:	dec00204 	addi	sp,sp,8
    35b0:	f800283a 	ret

000035b4 <alt_epcs_flash_get_info>:
 *
 *  Pass the table of erase blocks to the user
 */
int alt_epcs_flash_get_info(alt_flash_fd* fd, flash_region** info,
                            int* number_of_regions)
{
    35b4:	defffa04 	addi	sp,sp,-24
    35b8:	df000515 	stw	fp,20(sp)
    35bc:	df000504 	addi	fp,sp,20
    35c0:	e13ffd15 	stw	r4,-12(fp)
    35c4:	e17ffe15 	stw	r5,-8(fp)
    35c8:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    35cc:	e03ffc15 	stw	zero,-16(fp)

  alt_flash_dev* flash = (alt_flash_dev*)fd;
    35d0:	e0bffd17 	ldw	r2,-12(fp)
    35d4:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
    35d8:	e0bffb17 	ldw	r2,-20(fp)
    35dc:	10c00c17 	ldw	r3,48(r2)
    35e0:	e0bfff17 	ldw	r2,-4(fp)
    35e4:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
    35e8:	e0bffb17 	ldw	r2,-20(fp)
    35ec:	10800c17 	ldw	r2,48(r2)
    35f0:	1004c03a 	cmpne	r2,r2,zero
    35f4:	1000031e 	bne	r2,zero,3604 <alt_epcs_flash_get_info+0x50>
  {
    ret_code = -EIO;
    35f8:	00bffec4 	movi	r2,-5
    35fc:	e0bffc15 	stw	r2,-16(fp)
    3600:	00000b06 	br	3630 <alt_epcs_flash_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    3604:	e0bffb17 	ldw	r2,-20(fp)
    3608:	10800c17 	ldw	r2,48(r2)
    360c:	10800250 	cmplti	r2,r2,9
    3610:	1000031e 	bne	r2,zero,3620 <alt_epcs_flash_get_info+0x6c>
  {
    ret_code = -ENOMEM;
    3614:	00bffd04 	movi	r2,-12
    3618:	e0bffc15 	stw	r2,-16(fp)
    361c:	00000406 	br	3630 <alt_epcs_flash_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
    3620:	e0bffb17 	ldw	r2,-20(fp)
    3624:	10c00d04 	addi	r3,r2,52
    3628:	e0bffe17 	ldw	r2,-8(fp)
    362c:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
    3630:	e0bffc17 	ldw	r2,-16(fp)
}
    3634:	e037883a 	mov	sp,fp
    3638:	df000017 	ldw	fp,0(sp)
    363c:	dec00104 	addi	sp,sp,4
    3640:	f800283a 	ret

00003644 <alt_epcs_flash_erase_block>:
 *
 * Erase the selected erase block ("sector erase", from the POV
 * of the EPCS data sheet).
 */
int alt_epcs_flash_erase_block(alt_flash_dev* flash_info, int block_offset)
{
    3644:	defffa04 	addi	sp,sp,-24
    3648:	dfc00515 	stw	ra,20(sp)
    364c:	df000415 	stw	fp,16(sp)
    3650:	df000404 	addi	fp,sp,16
    3654:	e13ffe15 	stw	r4,-8(fp)
    3658:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
    365c:	e03ffd15 	stw	zero,-12(fp)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
    3660:	e0bffe17 	ldw	r2,-8(fp)
    3664:	e0bffc15 	stw	r2,-16(fp)

  ret_code = alt_epcs_test_address(flash_info, block_offset);
    3668:	e13ffe17 	ldw	r4,-8(fp)
    366c:	e17fff17 	ldw	r5,-4(fp)
    3670:	00036b80 	call	36b8 <alt_epcs_test_address>
    3674:	e0bffd15 	stw	r2,-12(fp)

  if (ret_code >= 0)
    3678:	e0bffd17 	ldw	r2,-12(fp)
    367c:	1004803a 	cmplt	r2,r2,zero
    3680:	1000071e 	bne	r2,zero,36a0 <alt_epcs_flash_erase_block+0x5c>
  {
    /* Execute a WREN instruction */
    epcs_write_enable(f->register_base);
    3684:	e0bffc17 	ldw	r2,-16(fp)
    3688:	11002d17 	ldw	r4,180(r2)
    368c:	00050440 	call	5044 <epcs_write_enable>

    /* Send the Sector Erase command, whose 3 address bytes are anywhere
     * within the chosen sector.
     */
    epcs_sector_erase(f->register_base, block_offset);
    3690:	e0bffc17 	ldw	r2,-16(fp)
    3694:	11002d17 	ldw	r4,180(r2)
    3698:	e17fff17 	ldw	r5,-4(fp)
    369c:	0004ea40 	call	4ea4 <epcs_sector_erase>
  }
  return ret_code;
    36a0:	e0bffd17 	ldw	r2,-12(fp)
}
    36a4:	e037883a 	mov	sp,fp
    36a8:	dfc00117 	ldw	ra,4(sp)
    36ac:	df000017 	ldw	fp,0(sp)
    36b0:	dec00204 	addi	sp,sp,8
    36b4:	f800283a 	ret

000036b8 <alt_epcs_test_address>:
}


/* This might be a candidate for optimization.  Precompute the last-address? */
static ALT_INLINE int alt_epcs_test_address(alt_flash_dev* flash_info, int offset)
{
    36b8:	defff904 	addi	sp,sp,-28
    36bc:	df000615 	stw	fp,24(sp)
    36c0:	df000604 	addi	fp,sp,24
    36c4:	e13ffe15 	stw	r4,-8(fp)
    36c8:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
    36cc:	e03ffd15 	stw	zero,-12(fp)
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
    36d0:	e0bffe17 	ldw	r2,-8(fp)
    36d4:	e0bffc15 	stw	r2,-16(fp)

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
    36d8:	e0bffc17 	ldw	r2,-16(fp)
    36dc:	10800c17 	ldw	r2,48(r2)
    36e0:	10bfffc4 	addi	r2,r2,-1
    36e4:	e0bffb15 	stw	r2,-20(fp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;
    36e8:	e0bffb17 	ldw	r2,-20(fp)
    36ec:	e0fffc17 	ldw	r3,-16(fp)
    36f0:	1004913a 	slli	r2,r2,4
    36f4:	10c5883a 	add	r2,r2,r3
    36f8:	10800d04 	addi	r2,r2,52
    36fc:	11000017 	ldw	r4,0(r2)
    3700:	e0bffb17 	ldw	r2,-20(fp)
    3704:	e0fffc17 	ldw	r3,-16(fp)
    3708:	1004913a 	slli	r2,r2,4
    370c:	10c5883a 	add	r2,r2,r3
    3710:	10800e04 	addi	r2,r2,56
    3714:	10800017 	ldw	r2,0(r2)
    3718:	2085883a 	add	r2,r4,r2
    371c:	10bfffc4 	addi	r2,r2,-1
    3720:	e0bffa15 	stw	r2,-24(fp)

  if (offset > last_device_address)
    3724:	e0ffff17 	ldw	r3,-4(fp)
    3728:	e0bffa17 	ldw	r2,-24(fp)
    372c:	10c0022e 	bgeu	r2,r3,3738 <alt_epcs_test_address+0x80>
  {
    /* Someone tried to erase a block outside of this device's range. */
    ret_code = -EIO;
    3730:	00bffec4 	movi	r2,-5
    3734:	e0bffd15 	stw	r2,-12(fp)
  }
  return ret_code;
    3738:	e0bffd17 	ldw	r2,-12(fp)
}
    373c:	e037883a 	mov	sp,fp
    3740:	df000017 	ldw	fp,0(sp)
    3744:	dec00104 	addi	sp,sp,4
    3748:	f800283a 	ret

0000374c <alt_epcs_flash_write_block>:
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
    374c:	defff304 	addi	sp,sp,-52
    3750:	dfc00c15 	stw	ra,48(sp)
    3754:	df000b15 	stw	fp,44(sp)
    3758:	df000b04 	addi	fp,sp,44
    375c:	e13ffa15 	stw	r4,-24(fp)
    3760:	e17ffb15 	stw	r5,-20(fp)
    3764:	e1bffc15 	stw	r6,-16(fp)
    3768:	e1fffd15 	stw	r7,-12(fp)
  int ret_code;
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
    376c:	e0bffa17 	ldw	r2,-24(fp)
    3770:	e0bff815 	stw	r2,-32(fp)

  int buffer_offset = 0;
    3774:	e03ff715 	stw	zero,-36(fp)
  int length_of_current_write;
  ret_code = alt_epcs_test_address(flash_info, data_offset);
    3778:	e13ffa17 	ldw	r4,-24(fp)
    377c:	e17ffc17 	ldw	r5,-16(fp)
    3780:	00036b80 	call	36b8 <alt_epcs_test_address>
    3784:	e0bff915 	stw	r2,-28(fp)

  if (ret_code >= 0)
    3788:	e0bff917 	ldw	r2,-28(fp)
    378c:	1004803a 	cmplt	r2,r2,zero
    3790:	10002c1e 	bne	r2,zero,3844 <alt_epcs_flash_write_block+0xf8>
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
    3794:	00002806 	br	3838 <alt_epcs_flash_write_block+0xec>
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
    3798:	e0bff817 	ldw	r2,-32(fp)
    379c:	10c03017 	ldw	r3,192(r2)
    37a0:	e0bffc17 	ldw	r2,-16(fp)
    37a4:	1887883a 	add	r3,r3,r2
    37a8:	e0bff817 	ldw	r2,-32(fp)
    37ac:	10803017 	ldw	r2,192(r2)
    37b0:	0085c83a 	sub	r2,zero,r2
    37b4:	1884703a 	and	r2,r3,r2
    37b8:	e0bff515 	stw	r2,-44(fp)
      length_of_current_write = MIN(length, next_page_start - data_offset);
    37bc:	e0fff517 	ldw	r3,-44(fp)
    37c0:	e0bffc17 	ldw	r2,-16(fp)
    37c4:	1885c83a 	sub	r2,r3,r2
    37c8:	e0c00217 	ldw	r3,8(fp)
    37cc:	e0ffff15 	stw	r3,-4(fp)
    37d0:	e0bffe15 	stw	r2,-8(fp)
    37d4:	e0bfff17 	ldw	r2,-4(fp)
    37d8:	e0fffe17 	ldw	r3,-8(fp)
    37dc:	10c0020e 	bge	r2,r3,37e8 <alt_epcs_flash_write_block+0x9c>
    37e0:	e0bfff17 	ldw	r2,-4(fp)
    37e4:	e0bffe15 	stw	r2,-8(fp)
    37e8:	e0fffe17 	ldw	r3,-8(fp)
    37ec:	e0fff615 	stw	r3,-40(fp)

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write);
    37f0:	e0bff817 	ldw	r2,-32(fp)
    37f4:	11002d17 	ldw	r4,180(r2)
    37f8:	e0fffd17 	ldw	r3,-12(fp)
    37fc:	e0bff717 	ldw	r2,-36(fp)
    3800:	188d883a 	add	r6,r3,r2
    3804:	e17ffc17 	ldw	r5,-16(fp)
    3808:	e1fff617 	ldw	r7,-40(fp)
    380c:	00050f80 	call	50f8 <epcs_write_buffer>

      length -= length_of_current_write;
    3810:	e0c00217 	ldw	r3,8(fp)
    3814:	e0bff617 	ldw	r2,-40(fp)
    3818:	1885c83a 	sub	r2,r3,r2
    381c:	e0800215 	stw	r2,8(fp)
      buffer_offset += length_of_current_write;
    3820:	e0fff717 	ldw	r3,-36(fp)
    3824:	e0bff617 	ldw	r2,-40(fp)
    3828:	1885883a 	add	r2,r3,r2
    382c:	e0bff715 	stw	r2,-36(fp)
      data_offset = next_page_start;
    3830:	e0bff517 	ldw	r2,-44(fp)
    3834:	e0bffc15 	stw	r2,-16(fp)
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
    3838:	e0800217 	ldw	r2,8(fp)
    383c:	1004c03a 	cmpne	r2,r2,zero
    3840:	103fd51e 	bne	r2,zero,3798 <alt_epcs_flash_write_block+0x4c>
      length -= length_of_current_write;
      buffer_offset += length_of_current_write;
      data_offset = next_page_start;
    }
  }
  return ret_code;
    3844:	e0bff917 	ldw	r2,-28(fp)
}
    3848:	e037883a 	mov	sp,fp
    384c:	dfc00117 	ldw	ra,4(sp)
    3850:	df000017 	ldw	fp,0(sp)
    3854:	dec00204 	addi	sp,sp,8
    3858:	f800283a 	ret

0000385c <alt_epcs_flash_read>:
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
    385c:	defff804 	addi	sp,sp,-32
    3860:	dfc00715 	stw	ra,28(sp)
    3864:	df000615 	stw	fp,24(sp)
    3868:	df000604 	addi	fp,sp,24
    386c:	e13ffc15 	stw	r4,-16(fp)
    3870:	e17ffd15 	stw	r5,-12(fp)
    3874:	e1bffe15 	stw	r6,-8(fp)
    3878:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
    387c:	e03ffb15 	stw	zero,-20(fp)

  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
    3880:	e0bffc17 	ldw	r2,-16(fp)
    3884:	e0bffa15 	stw	r2,-24(fp)

  ret_code = alt_epcs_test_address(flash_info, offset);
    3888:	e13ffc17 	ldw	r4,-16(fp)
    388c:	e17ffd17 	ldw	r5,-12(fp)
    3890:	00036b80 	call	36b8 <alt_epcs_test_address>
    3894:	e0bffb15 	stw	r2,-20(fp)

  if (ret_code >= 0)
    3898:	e0bffb17 	ldw	r2,-20(fp)
    389c:	1004803a 	cmplt	r2,r2,zero
    38a0:	10000b1e 	bne	r2,zero,38d0 <alt_epcs_flash_read+0x74>
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length);
    38a4:	e0bffa17 	ldw	r2,-24(fp)
    38a8:	11002d17 	ldw	r4,180(r2)
    38ac:	e1bffe17 	ldw	r6,-8(fp)
    38b0:	e17ffd17 	ldw	r5,-12(fp)
    38b4:	e1ffff17 	ldw	r7,-4(fp)
    38b8:	0004f900 	call	4f90 <epcs_read_buffer>
    38bc:	e0bffb15 	stw	r2,-20(fp)

    /* epcs_read_buffer returns the number of buffers read, but
     * alt_epcs_flash_read returns 0 on success, <0 on failure.
     */
    if (ret_code == length)
    38c0:	e0fffb17 	ldw	r3,-20(fp)
    38c4:	e0bfff17 	ldw	r2,-4(fp)
    38c8:	1880011e 	bne	r3,r2,38d0 <alt_epcs_flash_read+0x74>
    {
      ret_code = 0;
    38cc:	e03ffb15 	stw	zero,-20(fp)
    }
  }
  return ret_code;
    38d0:	e0bffb17 	ldw	r2,-20(fp)
}
    38d4:	e037883a 	mov	sp,fp
    38d8:	dfc00117 	ldw	ra,4(sp)
    38dc:	df000017 	ldw	fp,0(sp)
    38e0:	dec00204 	addi	sp,sp,8
    38e4:	f800283a 	ret

000038e8 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    38e8:	defffa04 	addi	sp,sp,-24
    38ec:	dfc00515 	stw	ra,20(sp)
    38f0:	df000415 	stw	fp,16(sp)
    38f4:	df000404 	addi	fp,sp,16
    38f8:	e13ffd15 	stw	r4,-12(fp)
    38fc:	e17ffe15 	stw	r5,-8(fp)
    3900:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    3904:	e0bffd17 	ldw	r2,-12(fp)
    3908:	10800017 	ldw	r2,0(r2)
    390c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    3910:	e0bffc17 	ldw	r2,-16(fp)
    3914:	11000a04 	addi	r4,r2,40
    3918:	e0bffd17 	ldw	r2,-12(fp)
    391c:	11c00217 	ldw	r7,8(r2)
    3920:	e17ffe17 	ldw	r5,-8(fp)
    3924:	e1bfff17 	ldw	r6,-4(fp)
    3928:	0003f300 	call	3f30 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
    392c:	e037883a 	mov	sp,fp
    3930:	dfc00117 	ldw	ra,4(sp)
    3934:	df000017 	ldw	fp,0(sp)
    3938:	dec00204 	addi	sp,sp,8
    393c:	f800283a 	ret

00003940 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    3940:	defffa04 	addi	sp,sp,-24
    3944:	dfc00515 	stw	ra,20(sp)
    3948:	df000415 	stw	fp,16(sp)
    394c:	df000404 	addi	fp,sp,16
    3950:	e13ffd15 	stw	r4,-12(fp)
    3954:	e17ffe15 	stw	r5,-8(fp)
    3958:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    395c:	e0bffd17 	ldw	r2,-12(fp)
    3960:	10800017 	ldw	r2,0(r2)
    3964:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    3968:	e0bffc17 	ldw	r2,-16(fp)
    396c:	11000a04 	addi	r4,r2,40
    3970:	e0bffd17 	ldw	r2,-12(fp)
    3974:	11c00217 	ldw	r7,8(r2)
    3978:	e17ffe17 	ldw	r5,-8(fp)
    397c:	e1bfff17 	ldw	r6,-4(fp)
    3980:	00041540 	call	4154 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
    3984:	e037883a 	mov	sp,fp
    3988:	dfc00117 	ldw	ra,4(sp)
    398c:	df000017 	ldw	fp,0(sp)
    3990:	dec00204 	addi	sp,sp,8
    3994:	f800283a 	ret

00003998 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
    3998:	defffc04 	addi	sp,sp,-16
    399c:	dfc00315 	stw	ra,12(sp)
    39a0:	df000215 	stw	fp,8(sp)
    39a4:	df000204 	addi	fp,sp,8
    39a8:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    39ac:	e0bfff17 	ldw	r2,-4(fp)
    39b0:	10800017 	ldw	r2,0(r2)
    39b4:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
    39b8:	e0bffe17 	ldw	r2,-8(fp)
    39bc:	11000a04 	addi	r4,r2,40
    39c0:	e0bfff17 	ldw	r2,-4(fp)
    39c4:	11400217 	ldw	r5,8(r2)
    39c8:	0003dc80 	call	3dc8 <altera_avalon_jtag_uart_close>
}
    39cc:	e037883a 	mov	sp,fp
    39d0:	dfc00117 	ldw	ra,4(sp)
    39d4:	df000017 	ldw	fp,0(sp)
    39d8:	dec00204 	addi	sp,sp,8
    39dc:	f800283a 	ret

000039e0 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
    39e0:	defffa04 	addi	sp,sp,-24
    39e4:	dfc00515 	stw	ra,20(sp)
    39e8:	df000415 	stw	fp,16(sp)
    39ec:	df000404 	addi	fp,sp,16
    39f0:	e13ffd15 	stw	r4,-12(fp)
    39f4:	e17ffe15 	stw	r5,-8(fp)
    39f8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
    39fc:	e0bffd17 	ldw	r2,-12(fp)
    3a00:	10800017 	ldw	r2,0(r2)
    3a04:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
    3a08:	e0bffc17 	ldw	r2,-16(fp)
    3a0c:	11000a04 	addi	r4,r2,40
    3a10:	e17ffe17 	ldw	r5,-8(fp)
    3a14:	e1bfff17 	ldw	r6,-4(fp)
    3a18:	0003e3c0 	call	3e3c <altera_avalon_jtag_uart_ioctl>
}
    3a1c:	e037883a 	mov	sp,fp
    3a20:	dfc00117 	ldw	ra,4(sp)
    3a24:	df000017 	ldw	fp,0(sp)
    3a28:	dec00204 	addi	sp,sp,8
    3a2c:	f800283a 	ret

00003a30 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
    3a30:	defffa04 	addi	sp,sp,-24
    3a34:	dfc00515 	stw	ra,20(sp)
    3a38:	df000415 	stw	fp,16(sp)
    3a3c:	df000404 	addi	fp,sp,16
    3a40:	e13ffd15 	stw	r4,-12(fp)
    3a44:	e17ffe15 	stw	r5,-8(fp)
    3a48:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    3a4c:	e0fffd17 	ldw	r3,-12(fp)
    3a50:	00800044 	movi	r2,1
    3a54:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
    3a58:	e0bffd17 	ldw	r2,-12(fp)
    3a5c:	10800017 	ldw	r2,0(r2)
    3a60:	11000104 	addi	r4,r2,4
    3a64:	e0bffd17 	ldw	r2,-12(fp)
    3a68:	10800817 	ldw	r2,32(r2)
    3a6c:	1007883a 	mov	r3,r2
    3a70:	2005883a 	mov	r2,r4
    3a74:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
    3a78:	e13ffe17 	ldw	r4,-8(fp)
    3a7c:	e17fff17 	ldw	r5,-4(fp)
    3a80:	d8000015 	stw	zero,0(sp)
    3a84:	01800034 	movhi	r6,0
    3a88:	318ebc04 	addi	r6,r6,15088
    3a8c:	e1fffd17 	ldw	r7,-12(fp)
    3a90:	00059f00 	call	59f0 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
    3a94:	e0bffd17 	ldw	r2,-12(fp)
    3a98:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
    3a9c:	e0bffd17 	ldw	r2,-12(fp)
    3aa0:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    3aa4:	00800074 	movhi	r2,1
    3aa8:	10a40604 	addi	r2,r2,-28648
    3aac:	10800017 	ldw	r2,0(r2)
    3ab0:	100b883a 	mov	r5,r2
    3ab4:	01800034 	movhi	r6,0
    3ab8:	318f4604 	addi	r6,r6,15640
    3abc:	e1fffd17 	ldw	r7,-12(fp)
    3ac0:	00052a40 	call	52a4 <alt_alarm_start>
    3ac4:	1004403a 	cmpge	r2,r2,zero
    3ac8:	1000041e 	bne	r2,zero,3adc <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
    3acc:	e0fffd17 	ldw	r3,-12(fp)
    3ad0:	00a00034 	movhi	r2,32768
    3ad4:	10bfffc4 	addi	r2,r2,-1
    3ad8:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
    3adc:	e037883a 	mov	sp,fp
    3ae0:	dfc00117 	ldw	ra,4(sp)
    3ae4:	df000017 	ldw	fp,0(sp)
    3ae8:	dec00204 	addi	sp,sp,8
    3aec:	f800283a 	ret

00003af0 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
    3af0:	defff804 	addi	sp,sp,-32
    3af4:	df000715 	stw	fp,28(sp)
    3af8:	df000704 	addi	fp,sp,28
    3afc:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
    3b00:	e0bfff17 	ldw	r2,-4(fp)
    3b04:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
    3b08:	e0bffe17 	ldw	r2,-8(fp)
    3b0c:	10800017 	ldw	r2,0(r2)
    3b10:	e0bffd15 	stw	r2,-12(fp)
    3b14:	00000006 	br	3b18 <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    3b18:	e0bffd17 	ldw	r2,-12(fp)
    3b1c:	10800104 	addi	r2,r2,4
    3b20:	10800037 	ldwio	r2,0(r2)
    3b24:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
    3b28:	e0bffc17 	ldw	r2,-16(fp)
    3b2c:	1080c00c 	andi	r2,r2,768
    3b30:	1005003a 	cmpeq	r2,r2,zero
    3b34:	1000741e 	bne	r2,zero,3d08 <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
    3b38:	e0bffc17 	ldw	r2,-16(fp)
    3b3c:	1080400c 	andi	r2,r2,256
    3b40:	1005003a 	cmpeq	r2,r2,zero
    3b44:	1000351e 	bne	r2,zero,3c1c <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
    3b48:	00800074 	movhi	r2,1
    3b4c:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    3b50:	e0bffe17 	ldw	r2,-8(fp)
    3b54:	10800a17 	ldw	r2,40(r2)
    3b58:	10800044 	addi	r2,r2,1
    3b5c:	1081ffcc 	andi	r2,r2,2047
    3b60:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
    3b64:	e0bffe17 	ldw	r2,-8(fp)
    3b68:	10c00b17 	ldw	r3,44(r2)
    3b6c:	e0bffa17 	ldw	r2,-24(fp)
    3b70:	18801626 	beq	r3,r2,3bcc <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
    3b74:	e0bffd17 	ldw	r2,-12(fp)
    3b78:	10800037 	ldwio	r2,0(r2)
    3b7c:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
    3b80:	e0bffb17 	ldw	r2,-20(fp)
    3b84:	10a0000c 	andi	r2,r2,32768
    3b88:	1005003a 	cmpeq	r2,r2,zero
    3b8c:	10000f1e 	bne	r2,zero,3bcc <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    3b90:	e0bffe17 	ldw	r2,-8(fp)
    3b94:	10c00a17 	ldw	r3,40(r2)
    3b98:	e0bffb17 	ldw	r2,-20(fp)
    3b9c:	1009883a 	mov	r4,r2
    3ba0:	e0bffe17 	ldw	r2,-8(fp)
    3ba4:	1885883a 	add	r2,r3,r2
    3ba8:	10800e04 	addi	r2,r2,56
    3bac:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    3bb0:	e0bffe17 	ldw	r2,-8(fp)
    3bb4:	10800a17 	ldw	r2,40(r2)
    3bb8:	10800044 	addi	r2,r2,1
    3bbc:	10c1ffcc 	andi	r3,r2,2047
    3bc0:	e0bffe17 	ldw	r2,-8(fp)
    3bc4:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
    3bc8:	003fe106 	br	3b50 <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
    3bcc:	e0bffb17 	ldw	r2,-20(fp)
    3bd0:	10bfffec 	andhi	r2,r2,65535
    3bd4:	1005003a 	cmpeq	r2,r2,zero
    3bd8:	1000101e 	bne	r2,zero,3c1c <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    3bdc:	e0bffe17 	ldw	r2,-8(fp)
    3be0:	10c00817 	ldw	r3,32(r2)
    3be4:	00bfff84 	movi	r2,-2
    3be8:	1886703a 	and	r3,r3,r2
    3bec:	e0bffe17 	ldw	r2,-8(fp)
    3bf0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
    3bf4:	e0bffd17 	ldw	r2,-12(fp)
    3bf8:	11000104 	addi	r4,r2,4
    3bfc:	e0bffe17 	ldw	r2,-8(fp)
    3c00:	10800817 	ldw	r2,32(r2)
    3c04:	1007883a 	mov	r3,r2
    3c08:	2005883a 	mov	r2,r4
    3c0c:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    3c10:	e0bffd17 	ldw	r2,-12(fp)
    3c14:	10800104 	addi	r2,r2,4
    3c18:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    3c1c:	e0bffc17 	ldw	r2,-16(fp)
    3c20:	1080800c 	andi	r2,r2,512
    3c24:	1005003a 	cmpeq	r2,r2,zero
    3c28:	103fbb1e 	bne	r2,zero,3b18 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
    3c2c:	e0bffc17 	ldw	r2,-16(fp)
    3c30:	10bfffec 	andhi	r2,r2,65535
    3c34:	1004d43a 	srli	r2,r2,16
    3c38:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
    3c3c:	00001506 	br	3c94 <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
    3c40:	e13ffd17 	ldw	r4,-12(fp)
    3c44:	e0bffe17 	ldw	r2,-8(fp)
    3c48:	10c00d17 	ldw	r3,52(r2)
    3c4c:	e0bffe17 	ldw	r2,-8(fp)
    3c50:	1885883a 	add	r2,r3,r2
    3c54:	10820e04 	addi	r2,r2,2104
    3c58:	10800003 	ldbu	r2,0(r2)
    3c5c:	10c03fcc 	andi	r3,r2,255
    3c60:	18c0201c 	xori	r3,r3,128
    3c64:	18ffe004 	addi	r3,r3,-128
    3c68:	2005883a 	mov	r2,r4
    3c6c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    3c70:	e0bffe17 	ldw	r2,-8(fp)
    3c74:	10800d17 	ldw	r2,52(r2)
    3c78:	10800044 	addi	r2,r2,1
    3c7c:	10c1ffcc 	andi	r3,r2,2047
    3c80:	e0bffe17 	ldw	r2,-8(fp)
    3c84:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
    3c88:	e0bff917 	ldw	r2,-28(fp)
    3c8c:	10bfffc4 	addi	r2,r2,-1
    3c90:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
    3c94:	e0bff917 	ldw	r2,-28(fp)
    3c98:	1005003a 	cmpeq	r2,r2,zero
    3c9c:	1000051e 	bne	r2,zero,3cb4 <altera_avalon_jtag_uart_irq+0x1c4>
    3ca0:	e0bffe17 	ldw	r2,-8(fp)
    3ca4:	10c00d17 	ldw	r3,52(r2)
    3ca8:	e0bffe17 	ldw	r2,-8(fp)
    3cac:	10800c17 	ldw	r2,48(r2)
    3cb0:	18bfe31e 	bne	r3,r2,3c40 <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
    3cb4:	e0bff917 	ldw	r2,-28(fp)
    3cb8:	1005003a 	cmpeq	r2,r2,zero
    3cbc:	103f961e 	bne	r2,zero,3b18 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    3cc0:	e0bffe17 	ldw	r2,-8(fp)
    3cc4:	10c00817 	ldw	r3,32(r2)
    3cc8:	00bfff44 	movi	r2,-3
    3ccc:	1886703a 	and	r3,r3,r2
    3cd0:	e0bffe17 	ldw	r2,-8(fp)
    3cd4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    3cd8:	e0bffe17 	ldw	r2,-8(fp)
    3cdc:	10800017 	ldw	r2,0(r2)
    3ce0:	11000104 	addi	r4,r2,4
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	10800817 	ldw	r2,32(r2)
    3cec:	1007883a 	mov	r3,r2
    3cf0:	2005883a 	mov	r2,r4
    3cf4:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    3cf8:	e0bffd17 	ldw	r2,-12(fp)
    3cfc:	10800104 	addi	r2,r2,4
    3d00:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
    3d04:	003f8406 	br	3b18 <altera_avalon_jtag_uart_irq+0x28>
}
    3d08:	e037883a 	mov	sp,fp
    3d0c:	df000017 	ldw	fp,0(sp)
    3d10:	dec00104 	addi	sp,sp,4
    3d14:	f800283a 	ret

00003d18 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
    3d18:	defffc04 	addi	sp,sp,-16
    3d1c:	df000315 	stw	fp,12(sp)
    3d20:	df000304 	addi	fp,sp,12
    3d24:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
    3d30:	e0bffe17 	ldw	r2,-8(fp)
    3d34:	10800017 	ldw	r2,0(r2)
    3d38:	10800104 	addi	r2,r2,4
    3d3c:	10800037 	ldwio	r2,0(r2)
    3d40:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
    3d44:	e0bffd17 	ldw	r2,-12(fp)
    3d48:	1081000c 	andi	r2,r2,1024
    3d4c:	1005003a 	cmpeq	r2,r2,zero
    3d50:	10000c1e 	bne	r2,zero,3d84 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
    3d54:	e0bffe17 	ldw	r2,-8(fp)
    3d58:	10800017 	ldw	r2,0(r2)
    3d5c:	11000104 	addi	r4,r2,4
    3d60:	e0bffe17 	ldw	r2,-8(fp)
    3d64:	10800817 	ldw	r2,32(r2)
    3d68:	10810014 	ori	r2,r2,1024
    3d6c:	1007883a 	mov	r3,r2
    3d70:	2005883a 	mov	r2,r4
    3d74:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
    3d78:	e0bffe17 	ldw	r2,-8(fp)
    3d7c:	10000915 	stw	zero,36(r2)
    3d80:	00000a06 	br	3dac <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
    3d84:	e0bffe17 	ldw	r2,-8(fp)
    3d88:	10c00917 	ldw	r3,36(r2)
    3d8c:	00a00034 	movhi	r2,32768
    3d90:	10bfff04 	addi	r2,r2,-4
    3d94:	10c00536 	bltu	r2,r3,3dac <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
    3d98:	e0bffe17 	ldw	r2,-8(fp)
    3d9c:	10800917 	ldw	r2,36(r2)
    3da0:	10c00044 	addi	r3,r2,1
    3da4:	e0bffe17 	ldw	r2,-8(fp)
    3da8:	10c00915 	stw	r3,36(r2)
    3dac:	00800074 	movhi	r2,1
    3db0:	10a40604 	addi	r2,r2,-28648
    3db4:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
    3db8:	e037883a 	mov	sp,fp
    3dbc:	df000017 	ldw	fp,0(sp)
    3dc0:	dec00104 	addi	sp,sp,4
    3dc4:	f800283a 	ret

00003dc8 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
    3dc8:	defffc04 	addi	sp,sp,-16
    3dcc:	df000315 	stw	fp,12(sp)
    3dd0:	df000304 	addi	fp,sp,12
    3dd4:	e13ffd15 	stw	r4,-12(fp)
    3dd8:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    3ddc:	00000706 	br	3dfc <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
    3de0:	e0bffe17 	ldw	r2,-8(fp)
    3de4:	1090000c 	andi	r2,r2,16384
    3de8:	1005003a 	cmpeq	r2,r2,zero
    3dec:	1000031e 	bne	r2,zero,3dfc <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
    3df0:	00bffd44 	movi	r2,-11
    3df4:	e0bfff15 	stw	r2,-4(fp)
    3df8:	00000b06 	br	3e28 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    3dfc:	e0bffd17 	ldw	r2,-12(fp)
    3e00:	10c00d17 	ldw	r3,52(r2)
    3e04:	e0bffd17 	ldw	r2,-12(fp)
    3e08:	10800c17 	ldw	r2,48(r2)
    3e0c:	18800526 	beq	r3,r2,3e24 <altera_avalon_jtag_uart_close+0x5c>
    3e10:	e0bffd17 	ldw	r2,-12(fp)
    3e14:	10c00917 	ldw	r3,36(r2)
    3e18:	e0bffd17 	ldw	r2,-12(fp)
    3e1c:	10800117 	ldw	r2,4(r2)
    3e20:	18bfef36 	bltu	r3,r2,3de0 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    3e24:	e03fff15 	stw	zero,-4(fp)
    3e28:	e0bfff17 	ldw	r2,-4(fp)
}
    3e2c:	e037883a 	mov	sp,fp
    3e30:	df000017 	ldw	fp,0(sp)
    3e34:	dec00104 	addi	sp,sp,4
    3e38:	f800283a 	ret

00003e3c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
    3e3c:	defff804 	addi	sp,sp,-32
    3e40:	df000715 	stw	fp,28(sp)
    3e44:	df000704 	addi	fp,sp,28
    3e48:	e13ffb15 	stw	r4,-20(fp)
    3e4c:	e17ffc15 	stw	r5,-16(fp)
    3e50:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
    3e54:	00bff9c4 	movi	r2,-25
    3e58:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
    3e5c:	e0bffc17 	ldw	r2,-16(fp)
    3e60:	e0bfff15 	stw	r2,-4(fp)
    3e64:	e0ffff17 	ldw	r3,-4(fp)
    3e68:	189a8060 	cmpeqi	r2,r3,27137
    3e6c:	1000041e 	bne	r2,zero,3e80 <altera_avalon_jtag_uart_ioctl+0x44>
    3e70:	e0ffff17 	ldw	r3,-4(fp)
    3e74:	189a80a0 	cmpeqi	r2,r3,27138
    3e78:	10001b1e 	bne	r2,zero,3ee8 <altera_avalon_jtag_uart_ioctl+0xac>
    3e7c:	00002706 	br	3f1c <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
    3e80:	e0bffb17 	ldw	r2,-20(fp)
    3e84:	10c00117 	ldw	r3,4(r2)
    3e88:	00a00034 	movhi	r2,32768
    3e8c:	10bfffc4 	addi	r2,r2,-1
    3e90:	18802226 	beq	r3,r2,3f1c <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
    3e94:	e0bffd17 	ldw	r2,-12(fp)
    3e98:	10800017 	ldw	r2,0(r2)
    3e9c:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
    3ea0:	e0bff917 	ldw	r2,-28(fp)
    3ea4:	10800090 	cmplti	r2,r2,2
    3ea8:	1000071e 	bne	r2,zero,3ec8 <altera_avalon_jtag_uart_ioctl+0x8c>
    3eac:	e0fff917 	ldw	r3,-28(fp)
    3eb0:	00a00034 	movhi	r2,32768
    3eb4:	10bfffc4 	addi	r2,r2,-1
    3eb8:	18800326 	beq	r3,r2,3ec8 <altera_avalon_jtag_uart_ioctl+0x8c>
    3ebc:	e0bff917 	ldw	r2,-28(fp)
    3ec0:	e0bffe15 	stw	r2,-8(fp)
    3ec4:	00000306 	br	3ed4 <altera_avalon_jtag_uart_ioctl+0x98>
    3ec8:	00e00034 	movhi	r3,32768
    3ecc:	18ffff84 	addi	r3,r3,-2
    3ed0:	e0fffe15 	stw	r3,-8(fp)
    3ed4:	e0bffb17 	ldw	r2,-20(fp)
    3ed8:	e0fffe17 	ldw	r3,-8(fp)
    3edc:	10c00115 	stw	r3,4(r2)
      rc = 0;
    3ee0:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
    3ee4:	00000d06 	br	3f1c <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
    3ee8:	e0bffb17 	ldw	r2,-20(fp)
    3eec:	10c00117 	ldw	r3,4(r2)
    3ef0:	00a00034 	movhi	r2,32768
    3ef4:	10bfffc4 	addi	r2,r2,-1
    3ef8:	18800826 	beq	r3,r2,3f1c <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
    3efc:	e13ffd17 	ldw	r4,-12(fp)
    3f00:	e0bffb17 	ldw	r2,-20(fp)
    3f04:	10c00917 	ldw	r3,36(r2)
    3f08:	e0bffb17 	ldw	r2,-20(fp)
    3f0c:	10800117 	ldw	r2,4(r2)
    3f10:	1885803a 	cmpltu	r2,r3,r2
    3f14:	20800015 	stw	r2,0(r4)
      rc = 0;
    3f18:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
    3f1c:	e0bffa17 	ldw	r2,-24(fp)
}
    3f20:	e037883a 	mov	sp,fp
    3f24:	df000017 	ldw	fp,0(sp)
    3f28:	dec00104 	addi	sp,sp,4
    3f2c:	f800283a 	ret

00003f30 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
    3f30:	defff204 	addi	sp,sp,-56
    3f34:	dfc00d15 	stw	ra,52(sp)
    3f38:	df000c15 	stw	fp,48(sp)
    3f3c:	df000c04 	addi	fp,sp,48
    3f40:	e13ffb15 	stw	r4,-20(fp)
    3f44:	e17ffc15 	stw	r5,-16(fp)
    3f48:	e1bffd15 	stw	r6,-12(fp)
    3f4c:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
    3f50:	e0bffc17 	ldw	r2,-16(fp)
    3f54:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    3f58:	00004806 	br	407c <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
    3f5c:	e0bffb17 	ldw	r2,-20(fp)
    3f60:	10800a17 	ldw	r2,40(r2)
    3f64:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
    3f68:	e0bffb17 	ldw	r2,-20(fp)
    3f6c:	10800b17 	ldw	r2,44(r2)
    3f70:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
    3f74:	e0fff717 	ldw	r3,-36(fp)
    3f78:	e0bff617 	ldw	r2,-40(fp)
    3f7c:	18800536 	bltu	r3,r2,3f94 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
    3f80:	e0bff717 	ldw	r2,-36(fp)
    3f84:	e0fff617 	ldw	r3,-40(fp)
    3f88:	10c5c83a 	sub	r2,r2,r3
    3f8c:	e0bff815 	stw	r2,-32(fp)
    3f90:	00000406 	br	3fa4 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
    3f94:	00820004 	movi	r2,2048
    3f98:	e0fff617 	ldw	r3,-40(fp)
    3f9c:	10c5c83a 	sub	r2,r2,r3
    3fa0:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
    3fa4:	e0bff817 	ldw	r2,-32(fp)
    3fa8:	1005003a 	cmpeq	r2,r2,zero
    3fac:	10001f1e 	bne	r2,zero,402c <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
    3fb0:	e0fffd17 	ldw	r3,-12(fp)
    3fb4:	e0bff817 	ldw	r2,-32(fp)
    3fb8:	1880022e 	bgeu	r3,r2,3fc4 <altera_avalon_jtag_uart_read+0x94>
        n = space;
    3fbc:	e0bffd17 	ldw	r2,-12(fp)
    3fc0:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
    3fc4:	e0bffb17 	ldw	r2,-20(fp)
    3fc8:	10c00e04 	addi	r3,r2,56
    3fcc:	e0bff617 	ldw	r2,-40(fp)
    3fd0:	1887883a 	add	r3,r3,r2
    3fd4:	e0bffa17 	ldw	r2,-24(fp)
    3fd8:	1009883a 	mov	r4,r2
    3fdc:	180b883a 	mov	r5,r3
    3fe0:	e1bff817 	ldw	r6,-32(fp)
    3fe4:	00071040 	call	7104 <memcpy>
      ptr   += n;
    3fe8:	e0fff817 	ldw	r3,-32(fp)
    3fec:	e0bffa17 	ldw	r2,-24(fp)
    3ff0:	10c5883a 	add	r2,r2,r3
    3ff4:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
    3ff8:	e0fffd17 	ldw	r3,-12(fp)
    3ffc:	e0bff817 	ldw	r2,-32(fp)
    4000:	1885c83a 	sub	r2,r3,r2
    4004:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    4008:	e0fff617 	ldw	r3,-40(fp)
    400c:	e0bff817 	ldw	r2,-32(fp)
    4010:	1885883a 	add	r2,r3,r2
    4014:	10c1ffcc 	andi	r3,r2,2047
    4018:	e0bffb17 	ldw	r2,-20(fp)
    401c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
    4020:	e0bffd17 	ldw	r2,-12(fp)
    4024:	10800048 	cmpgei	r2,r2,1
    4028:	103fcc1e 	bne	r2,zero,3f5c <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
    402c:	e0fffa17 	ldw	r3,-24(fp)
    4030:	e0bffc17 	ldw	r2,-16(fp)
    4034:	1880141e 	bne	r3,r2,4088 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	1090000c 	andi	r2,r2,16384
    4040:	1004c03a 	cmpne	r2,r2,zero
    4044:	1000101e 	bne	r2,zero,4088 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
    4048:	e0bffb17 	ldw	r2,-20(fp)
    404c:	10c00a17 	ldw	r3,40(r2)
    4050:	e0bff717 	ldw	r2,-36(fp)
    4054:	1880051e 	bne	r3,r2,406c <altera_avalon_jtag_uart_read+0x13c>
    4058:	e0bffb17 	ldw	r2,-20(fp)
    405c:	10c00917 	ldw	r3,36(r2)
    4060:	e0bffb17 	ldw	r2,-20(fp)
    4064:	10800117 	ldw	r2,4(r2)
    4068:	18bff736 	bltu	r3,r2,4048 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
    406c:	e0bffb17 	ldw	r2,-20(fp)
    4070:	10c00a17 	ldw	r3,40(r2)
    4074:	e0bff717 	ldw	r2,-36(fp)
    4078:	18800326 	beq	r3,r2,4088 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    407c:	e0bffd17 	ldw	r2,-12(fp)
    4080:	10800048 	cmpgei	r2,r2,1
    4084:	103fb51e 	bne	r2,zero,3f5c <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
    4088:	e0fffa17 	ldw	r3,-24(fp)
    408c:	e0bffc17 	ldw	r2,-16(fp)
    4090:	18801926 	beq	r3,r2,40f8 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4094:	0005303a 	rdctl	r2,status
    4098:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    409c:	e0fff517 	ldw	r3,-44(fp)
    40a0:	00bfff84 	movi	r2,-2
    40a4:	1884703a 	and	r2,r3,r2
    40a8:	1001703a 	wrctl	status,r2
  
  return context;
    40ac:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    40b0:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    40b4:	e0bffb17 	ldw	r2,-20(fp)
    40b8:	10800817 	ldw	r2,32(r2)
    40bc:	10c00054 	ori	r3,r2,1
    40c0:	e0bffb17 	ldw	r2,-20(fp)
    40c4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    40c8:	e0bffb17 	ldw	r2,-20(fp)
    40cc:	10800017 	ldw	r2,0(r2)
    40d0:	11000104 	addi	r4,r2,4
    40d4:	e0bffb17 	ldw	r2,-20(fp)
    40d8:	10800817 	ldw	r2,32(r2)
    40dc:	1007883a 	mov	r3,r2
    40e0:	2005883a 	mov	r2,r4
    40e4:	10c00035 	stwio	r3,0(r2)
    40e8:	e0bff917 	ldw	r2,-28(fp)
    40ec:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    40f0:	e0bff417 	ldw	r2,-48(fp)
    40f4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    40f8:	e0fffa17 	ldw	r3,-24(fp)
    40fc:	e0bffc17 	ldw	r2,-16(fp)
    4100:	18800526 	beq	r3,r2,4118 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
    4104:	e0fffa17 	ldw	r3,-24(fp)
    4108:	e0bffc17 	ldw	r2,-16(fp)
    410c:	1887c83a 	sub	r3,r3,r2
    4110:	e0ffff15 	stw	r3,-4(fp)
    4114:	00000906 	br	413c <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
    4118:	e0bffe17 	ldw	r2,-8(fp)
    411c:	1090000c 	andi	r2,r2,16384
    4120:	1005003a 	cmpeq	r2,r2,zero
    4124:	1000031e 	bne	r2,zero,4134 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
    4128:	00bffd44 	movi	r2,-11
    412c:	e0bfff15 	stw	r2,-4(fp)
    4130:	00000206 	br	413c <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
    4134:	00bffec4 	movi	r2,-5
    4138:	e0bfff15 	stw	r2,-4(fp)
    413c:	e0bfff17 	ldw	r2,-4(fp)
}
    4140:	e037883a 	mov	sp,fp
    4144:	dfc00117 	ldw	ra,4(sp)
    4148:	df000017 	ldw	fp,0(sp)
    414c:	dec00204 	addi	sp,sp,8
    4150:	f800283a 	ret

00004154 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    4154:	defff204 	addi	sp,sp,-56
    4158:	dfc00d15 	stw	ra,52(sp)
    415c:	df000c15 	stw	fp,48(sp)
    4160:	df000c04 	addi	fp,sp,48
    4164:	e13ffb15 	stw	r4,-20(fp)
    4168:	e17ffc15 	stw	r5,-16(fp)
    416c:	e1bffd15 	stw	r6,-12(fp)
    4170:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
    4174:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
    4178:	e0bffc17 	ldw	r2,-16(fp)
    417c:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    4180:	00003a06 	br	426c <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
    4184:	e0bffb17 	ldw	r2,-20(fp)
    4188:	10800c17 	ldw	r2,48(r2)
    418c:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
    4190:	e0bffb17 	ldw	r2,-20(fp)
    4194:	10800d17 	ldw	r2,52(r2)
    4198:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
    419c:	e0fffa17 	ldw	r3,-24(fp)
    41a0:	e0bff917 	ldw	r2,-28(fp)
    41a4:	1880062e 	bgeu	r3,r2,41c0 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
    41a8:	e0fff917 	ldw	r3,-28(fp)
    41ac:	e0bffa17 	ldw	r2,-24(fp)
    41b0:	1885c83a 	sub	r2,r3,r2
    41b4:	10bfffc4 	addi	r2,r2,-1
    41b8:	e0bff815 	stw	r2,-32(fp)
    41bc:	00000c06 	br	41f0 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
    41c0:	e0bff917 	ldw	r2,-28(fp)
    41c4:	1005003a 	cmpeq	r2,r2,zero
    41c8:	1000051e 	bne	r2,zero,41e0 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
    41cc:	00820004 	movi	r2,2048
    41d0:	e0fffa17 	ldw	r3,-24(fp)
    41d4:	10c5c83a 	sub	r2,r2,r3
    41d8:	e0bff815 	stw	r2,-32(fp)
    41dc:	00000406 	br	41f0 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
    41e0:	0081ffc4 	movi	r2,2047
    41e4:	e0fffa17 	ldw	r3,-24(fp)
    41e8:	10c5c83a 	sub	r2,r2,r3
    41ec:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
    41f0:	e0bff817 	ldw	r2,-32(fp)
    41f4:	1005003a 	cmpeq	r2,r2,zero
    41f8:	10001f1e 	bne	r2,zero,4278 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
    41fc:	e0fffd17 	ldw	r3,-12(fp)
    4200:	e0bff817 	ldw	r2,-32(fp)
    4204:	1880022e 	bgeu	r3,r2,4210 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
    4208:	e0bffd17 	ldw	r2,-12(fp)
    420c:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
    4210:	e0bffb17 	ldw	r2,-20(fp)
    4214:	10c20e04 	addi	r3,r2,2104
    4218:	e0bffa17 	ldw	r2,-24(fp)
    421c:	1885883a 	add	r2,r3,r2
    4220:	e0fffc17 	ldw	r3,-16(fp)
    4224:	1009883a 	mov	r4,r2
    4228:	180b883a 	mov	r5,r3
    422c:	e1bff817 	ldw	r6,-32(fp)
    4230:	00071040 	call	7104 <memcpy>
      ptr   += n;
    4234:	e0fff817 	ldw	r3,-32(fp)
    4238:	e0bffc17 	ldw	r2,-16(fp)
    423c:	10c5883a 	add	r2,r2,r3
    4240:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
    4244:	e0fffd17 	ldw	r3,-12(fp)
    4248:	e0bff817 	ldw	r2,-32(fp)
    424c:	1885c83a 	sub	r2,r3,r2
    4250:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    4254:	e0fffa17 	ldw	r3,-24(fp)
    4258:	e0bff817 	ldw	r2,-32(fp)
    425c:	1885883a 	add	r2,r3,r2
    4260:	10c1ffcc 	andi	r3,r2,2047
    4264:	e0bffb17 	ldw	r2,-20(fp)
    4268:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    426c:	e0bffd17 	ldw	r2,-12(fp)
    4270:	10800048 	cmpgei	r2,r2,1
    4274:	103fc31e 	bne	r2,zero,4184 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4278:	0005303a 	rdctl	r2,status
    427c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4280:	e0fff517 	ldw	r3,-44(fp)
    4284:	00bfff84 	movi	r2,-2
    4288:	1884703a 	and	r2,r3,r2
    428c:	1001703a 	wrctl	status,r2
  
  return context;
    4290:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    4294:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    4298:	e0bffb17 	ldw	r2,-20(fp)
    429c:	10800817 	ldw	r2,32(r2)
    42a0:	10c00094 	ori	r3,r2,2
    42a4:	e0bffb17 	ldw	r2,-20(fp)
    42a8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    42ac:	e0bffb17 	ldw	r2,-20(fp)
    42b0:	10800017 	ldw	r2,0(r2)
    42b4:	11000104 	addi	r4,r2,4
    42b8:	e0bffb17 	ldw	r2,-20(fp)
    42bc:	10800817 	ldw	r2,32(r2)
    42c0:	1007883a 	mov	r3,r2
    42c4:	2005883a 	mov	r2,r4
    42c8:	10c00035 	stwio	r3,0(r2)
    42cc:	e0bff717 	ldw	r2,-36(fp)
    42d0:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    42d4:	e0bff417 	ldw	r2,-48(fp)
    42d8:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    42dc:	e0bffd17 	ldw	r2,-12(fp)
    42e0:	10800050 	cmplti	r2,r2,1
    42e4:	1000111e 	bne	r2,zero,432c <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
    42e8:	e0bffe17 	ldw	r2,-8(fp)
    42ec:	1090000c 	andi	r2,r2,16384
    42f0:	1004c03a 	cmpne	r2,r2,zero
    42f4:	1000101e 	bne	r2,zero,4338 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
    42f8:	e0bffb17 	ldw	r2,-20(fp)
    42fc:	10c00d17 	ldw	r3,52(r2)
    4300:	e0bff917 	ldw	r2,-28(fp)
    4304:	1880051e 	bne	r3,r2,431c <altera_avalon_jtag_uart_write+0x1c8>
    4308:	e0bffb17 	ldw	r2,-20(fp)
    430c:	10c00917 	ldw	r3,36(r2)
    4310:	e0bffb17 	ldw	r2,-20(fp)
    4314:	10800117 	ldw	r2,4(r2)
    4318:	18bff736 	bltu	r3,r2,42f8 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
    431c:	e0bffb17 	ldw	r2,-20(fp)
    4320:	10c00d17 	ldw	r3,52(r2)
    4324:	e0bff917 	ldw	r2,-28(fp)
    4328:	18800326 	beq	r3,r2,4338 <altera_avalon_jtag_uart_write+0x1e4>
        break;
    }
  }
  while (count > 0);
    432c:	e0bffd17 	ldw	r2,-12(fp)
    4330:	10800048 	cmpgei	r2,r2,1
    4334:	103fcd1e 	bne	r2,zero,426c <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    4338:	e0fffc17 	ldw	r3,-16(fp)
    433c:	e0bff617 	ldw	r2,-40(fp)
    4340:	18800526 	beq	r3,r2,4358 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
    4344:	e0fffc17 	ldw	r3,-16(fp)
    4348:	e0bff617 	ldw	r2,-40(fp)
    434c:	1887c83a 	sub	r3,r3,r2
    4350:	e0ffff15 	stw	r3,-4(fp)
    4354:	00000906 	br	437c <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
    4358:	e0bffe17 	ldw	r2,-8(fp)
    435c:	1090000c 	andi	r2,r2,16384
    4360:	1005003a 	cmpeq	r2,r2,zero
    4364:	1000031e 	bne	r2,zero,4374 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
    4368:	00bffd44 	movi	r2,-11
    436c:	e0bfff15 	stw	r2,-4(fp)
    4370:	00000206 	br	437c <altera_avalon_jtag_uart_write+0x228>
  else
    return -EIO; /* Host not connected */
    4374:	00bffec4 	movi	r2,-5
    4378:	e0bfff15 	stw	r2,-4(fp)
    437c:	e0bfff17 	ldw	r2,-4(fp)
}
    4380:	e037883a 	mov	sp,fp
    4384:	dfc00117 	ldw	ra,4(sp)
    4388:	df000017 	ldw	fp,0(sp)
    438c:	dec00204 	addi	sp,sp,8
    4390:	f800283a 	ret

00004394 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    4394:	defffa04 	addi	sp,sp,-24
    4398:	dfc00515 	stw	ra,20(sp)
    439c:	df000415 	stw	fp,16(sp)
    43a0:	df000404 	addi	fp,sp,16
    43a4:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    43a8:	e0bfff17 	ldw	r2,-4(fp)
    43ac:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    43b0:	e0bfff17 	ldw	r2,-4(fp)
    43b4:	10800104 	addi	r2,r2,4
    43b8:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    43bc:	0005303a 	rdctl	r2,status
    43c0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    43c4:	e0fffd17 	ldw	r3,-12(fp)
    43c8:	00bfff84 	movi	r2,-2
    43cc:	1884703a 	and	r2,r3,r2
    43d0:	1001703a 	wrctl	status,r2
  
  return context;
    43d4:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
    43d8:	e0bffe15 	stw	r2,-8(fp)
  alt_tick ();
    43dc:	00061b40 	call	61b4 <alt_tick>
    43e0:	e0bffe17 	ldw	r2,-8(fp)
    43e4:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    43e8:	e0bffc17 	ldw	r2,-16(fp)
    43ec:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
    43f0:	e037883a 	mov	sp,fp
    43f4:	dfc00117 	ldw	ra,4(sp)
    43f8:	df000017 	ldw	fp,0(sp)
    43fc:	dec00204 	addi	sp,sp,8
    4400:	f800283a 	ret

00004404 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    4404:	defff804 	addi	sp,sp,-32
    4408:	dfc00715 	stw	ra,28(sp)
    440c:	df000615 	stw	fp,24(sp)
    4410:	df000604 	addi	fp,sp,24
    4414:	e13ffc15 	stw	r4,-16(fp)
    4418:	e17ffd15 	stw	r5,-12(fp)
    441c:	e1bffe15 	stw	r6,-8(fp)
    4420:	e1ffff15 	stw	r7,-4(fp)
    4424:	e0bfff17 	ldw	r2,-4(fp)
    4428:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    442c:	00800074 	movhi	r2,1
    4430:	10a40604 	addi	r2,r2,-28648
    4434:	10800017 	ldw	r2,0(r2)
    4438:	1004c03a 	cmpne	r2,r2,zero
    443c:	1000041e 	bne	r2,zero,4450 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
    4440:	00c00074 	movhi	r3,1
    4444:	18e40604 	addi	r3,r3,-28648
    4448:	e0bffb17 	ldw	r2,-20(fp)
    444c:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    4450:	e0bffc17 	ldw	r2,-16(fp)
    4454:	10800104 	addi	r2,r2,4
    4458:	1007883a 	mov	r3,r2
    445c:	008001c4 	movi	r2,7
    4460:	18800035 	stwio	r2,0(r3)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
    4464:	d8000015 	stw	zero,0(sp)
    4468:	e13ffd17 	ldw	r4,-12(fp)
    446c:	e17ffe17 	ldw	r5,-8(fp)
    4470:	01800034 	movhi	r6,0
    4474:	3190e504 	addi	r6,r6,17300
    4478:	e1fffc17 	ldw	r7,-16(fp)
    447c:	00059f00 	call	59f0 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
    4480:	e037883a 	mov	sp,fp
    4484:	dfc00117 	ldw	ra,4(sp)
    4488:	df000017 	ldw	fp,0(sp)
    448c:	dec00204 	addi	sp,sp,8
    4490:	f800283a 	ret

00004494 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    4494:	defffa04 	addi	sp,sp,-24
    4498:	dfc00515 	stw	ra,20(sp)
    449c:	df000415 	stw	fp,16(sp)
    44a0:	df000404 	addi	fp,sp,16
    44a4:	e13ffd15 	stw	r4,-12(fp)
    44a8:	e17ffe15 	stw	r5,-8(fp)
    44ac:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    44b0:	e0bffd17 	ldw	r2,-12(fp)
    44b4:	10800017 	ldw	r2,0(r2)
    44b8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
    44bc:	e0bffc17 	ldw	r2,-16(fp)
    44c0:	11000a04 	addi	r4,r2,40
    44c4:	e0bffd17 	ldw	r2,-12(fp)
    44c8:	11c00217 	ldw	r7,8(r2)
    44cc:	e17ffe17 	ldw	r5,-8(fp)
    44d0:	e1bfff17 	ldw	r6,-4(fp)
    44d4:	000498c0 	call	498c <altera_avalon_uart_read>
      fd->fd_flags);
}
    44d8:	e037883a 	mov	sp,fp
    44dc:	dfc00117 	ldw	ra,4(sp)
    44e0:	df000017 	ldw	fp,0(sp)
    44e4:	dec00204 	addi	sp,sp,8
    44e8:	f800283a 	ret

000044ec <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    44ec:	defffa04 	addi	sp,sp,-24
    44f0:	dfc00515 	stw	ra,20(sp)
    44f4:	df000415 	stw	fp,16(sp)
    44f8:	df000404 	addi	fp,sp,16
    44fc:	e13ffd15 	stw	r4,-12(fp)
    4500:	e17ffe15 	stw	r5,-8(fp)
    4504:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    4508:	e0bffd17 	ldw	r2,-12(fp)
    450c:	10800017 	ldw	r2,0(r2)
    4510:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
    4514:	e0bffc17 	ldw	r2,-16(fp)
    4518:	11000a04 	addi	r4,r2,40
    451c:	e0bffd17 	ldw	r2,-12(fp)
    4520:	11c00217 	ldw	r7,8(r2)
    4524:	e17ffe17 	ldw	r5,-8(fp)
    4528:	e1bfff17 	ldw	r6,-4(fp)
    452c:	0004c1c0 	call	4c1c <altera_avalon_uart_write>
      fd->fd_flags);
}
    4530:	e037883a 	mov	sp,fp
    4534:	dfc00117 	ldw	ra,4(sp)
    4538:	df000017 	ldw	fp,0(sp)
    453c:	dec00204 	addi	sp,sp,8
    4540:	f800283a 	ret

00004544 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
    4544:	defffc04 	addi	sp,sp,-16
    4548:	dfc00315 	stw	ra,12(sp)
    454c:	df000215 	stw	fp,8(sp)
    4550:	df000204 	addi	fp,sp,8
    4554:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    4558:	e0bfff17 	ldw	r2,-4(fp)
    455c:	10800017 	ldw	r2,0(r2)
    4560:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
    4564:	e0bffe17 	ldw	r2,-8(fp)
    4568:	11000a04 	addi	r4,r2,40
    456c:	e0bfff17 	ldw	r2,-4(fp)
    4570:	11400217 	ldw	r5,8(r2)
    4574:	000492c0 	call	492c <altera_avalon_uart_close>
}
    4578:	e037883a 	mov	sp,fp
    457c:	dfc00117 	ldw	ra,4(sp)
    4580:	df000017 	ldw	fp,0(sp)
    4584:	dec00204 	addi	sp,sp,8
    4588:	f800283a 	ret

0000458c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    458c:	defff704 	addi	sp,sp,-36
    4590:	dfc00815 	stw	ra,32(sp)
    4594:	df000715 	stw	fp,28(sp)
    4598:	df000704 	addi	fp,sp,28
    459c:	e13ffc15 	stw	r4,-16(fp)
    45a0:	e17ffd15 	stw	r5,-12(fp)
    45a4:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
    45a8:	e0bffc17 	ldw	r2,-16(fp)
    45ac:	10800017 	ldw	r2,0(r2)
    45b0:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
    45b4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
    45b8:	1004c03a 	cmpne	r2,r2,zero
    45bc:	1000061e 	bne	r2,zero,45d8 <altera_avalon_uart_init+0x4c>
    45c0:	0005883a 	mov	r2,zero
    45c4:	1004c03a 	cmpne	r2,r2,zero
    45c8:	1000031e 	bne	r2,zero,45d8 <altera_avalon_uart_init+0x4c>
    45cc:	0005883a 	mov	r2,zero
    45d0:	1005003a 	cmpeq	r2,r2,zero
    45d4:	1000031e 	bne	r2,zero,45e4 <altera_avalon_uart_init+0x58>
    45d8:	00800044 	movi	r2,1
    45dc:	e0bfff15 	stw	r2,-4(fp)
    45e0:	00000106 	br	45e8 <altera_avalon_uart_init+0x5c>
    45e4:	e03fff15 	stw	zero,-4(fp)
    45e8:	e0bfff17 	ldw	r2,-4(fp)
    45ec:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
    45f0:	e0bffa17 	ldw	r2,-24(fp)
    45f4:	1004c03a 	cmpne	r2,r2,zero
    45f8:	1000111e 	bne	r2,zero,4640 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
    45fc:	e0fffc17 	ldw	r3,-16(fp)
    4600:	00832004 	movi	r2,3200
    4604:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
    4608:	e0bffb17 	ldw	r2,-20(fp)
    460c:	11000304 	addi	r4,r2,12
    4610:	e0bffc17 	ldw	r2,-16(fp)
    4614:	10800117 	ldw	r2,4(r2)
    4618:	1007883a 	mov	r3,r2
    461c:	2005883a 	mov	r2,r4
    4620:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
    4624:	d8000015 	stw	zero,0(sp)
    4628:	e13ffd17 	ldw	r4,-12(fp)
    462c:	e17ffe17 	ldw	r5,-8(fp)
    4630:	01800034 	movhi	r6,0
    4634:	31919504 	addi	r6,r6,18004
    4638:	e1fffc17 	ldw	r7,-16(fp)
    463c:	00059f00 	call	59f0 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
    4640:	e037883a 	mov	sp,fp
    4644:	dfc00117 	ldw	ra,4(sp)
    4648:	df000017 	ldw	fp,0(sp)
    464c:	dec00204 	addi	sp,sp,8
    4650:	f800283a 	ret

00004654 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
    4654:	defffa04 	addi	sp,sp,-24
    4658:	dfc00515 	stw	ra,20(sp)
    465c:	df000415 	stw	fp,16(sp)
    4660:	df000404 	addi	fp,sp,16
    4664:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
    4668:	e0bfff17 	ldw	r2,-4(fp)
    466c:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
    4670:	e0bffd17 	ldw	r2,-12(fp)
    4674:	10800017 	ldw	r2,0(r2)
    4678:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
    467c:	e0bffc17 	ldw	r2,-16(fp)
    4680:	10800204 	addi	r2,r2,8
    4684:	10800037 	ldwio	r2,0(r2)
    4688:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
    468c:	e0bffc17 	ldw	r2,-16(fp)
    4690:	10800204 	addi	r2,r2,8
    4694:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
    4698:	e0bffc17 	ldw	r2,-16(fp)
    469c:	10800204 	addi	r2,r2,8
    46a0:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
    46a4:	e0bffe17 	ldw	r2,-8(fp)
    46a8:	1080200c 	andi	r2,r2,128
    46ac:	1005003a 	cmpeq	r2,r2,zero
    46b0:	1000031e 	bne	r2,zero,46c0 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
    46b4:	e13ffd17 	ldw	r4,-12(fp)
    46b8:	e17ffe17 	ldw	r5,-8(fp)
    46bc:	00046f00 	call	46f0 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
    46c0:	e0bffe17 	ldw	r2,-8(fp)
    46c4:	1081100c 	andi	r2,r2,1088
    46c8:	1005003a 	cmpeq	r2,r2,zero
    46cc:	1000031e 	bne	r2,zero,46dc <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
    46d0:	e13ffd17 	ldw	r4,-12(fp)
    46d4:	e17ffe17 	ldw	r5,-8(fp)
    46d8:	00047d00 	call	47d0 <altera_avalon_uart_txirq>
  }
  

}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    46f0:	defffc04 	addi	sp,sp,-16
    46f4:	df000315 	stw	fp,12(sp)
    46f8:	df000304 	addi	fp,sp,12
    46fc:	e13ffe15 	stw	r4,-8(fp)
    4700:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
    4704:	e0bfff17 	ldw	r2,-4(fp)
    4708:	108000cc 	andi	r2,r2,3
    470c:	1004c03a 	cmpne	r2,r2,zero
    4710:	10002b1e 	bne	r2,zero,47c0 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
    4714:	e0bffe17 	ldw	r2,-8(fp)
    4718:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    471c:	e0bffe17 	ldw	r2,-8(fp)
    4720:	10800317 	ldw	r2,12(r2)
    4724:	10800044 	addi	r2,r2,1
    4728:	10800fcc 	andi	r2,r2,63
    472c:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    4730:	e0bffe17 	ldw	r2,-8(fp)
    4734:	11000317 	ldw	r4,12(r2)
    4738:	e0bffe17 	ldw	r2,-8(fp)
    473c:	10800017 	ldw	r2,0(r2)
    4740:	10800037 	ldwio	r2,0(r2)
    4744:	1007883a 	mov	r3,r2
    4748:	e0bffe17 	ldw	r2,-8(fp)
    474c:	2085883a 	add	r2,r4,r2
    4750:	10800704 	addi	r2,r2,28
    4754:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
    4758:	e0fffe17 	ldw	r3,-8(fp)
    475c:	e0bffd17 	ldw	r2,-12(fp)
    4760:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    4764:	e0bffe17 	ldw	r2,-8(fp)
    4768:	10800317 	ldw	r2,12(r2)
    476c:	10800044 	addi	r2,r2,1
    4770:	10800fcc 	andi	r2,r2,63
    4774:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
    4778:	e0bffe17 	ldw	r2,-8(fp)
    477c:	10c00217 	ldw	r3,8(r2)
    4780:	e0bffd17 	ldw	r2,-12(fp)
    4784:	18800e1e 	bne	r3,r2,47c0 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    4788:	e0bffe17 	ldw	r2,-8(fp)
    478c:	10c00117 	ldw	r3,4(r2)
    4790:	00bfdfc4 	movi	r2,-129
    4794:	1886703a 	and	r3,r3,r2
    4798:	e0bffe17 	ldw	r2,-8(fp)
    479c:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
    47a0:	e0bffe17 	ldw	r2,-8(fp)
    47a4:	10800017 	ldw	r2,0(r2)
    47a8:	11000304 	addi	r4,r2,12
    47ac:	e0bffe17 	ldw	r2,-8(fp)
    47b0:	10800117 	ldw	r2,4(r2)
    47b4:	1007883a 	mov	r3,r2
    47b8:	2005883a 	mov	r2,r4
    47bc:	10c00035 	stwio	r3,0(r2)
  }   
}
    47c0:	e037883a 	mov	sp,fp
    47c4:	df000017 	ldw	fp,0(sp)
    47c8:	dec00104 	addi	sp,sp,4
    47cc:	f800283a 	ret

000047d0 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    47d0:	defffd04 	addi	sp,sp,-12
    47d4:	df000215 	stw	fp,8(sp)
    47d8:	df000204 	addi	fp,sp,8
    47dc:	e13ffe15 	stw	r4,-8(fp)
    47e0:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
    47e4:	e0bffe17 	ldw	r2,-8(fp)
    47e8:	10c00417 	ldw	r3,16(r2)
    47ec:	e0bffe17 	ldw	r2,-8(fp)
    47f0:	10800517 	ldw	r2,20(r2)
    47f4:	18803626 	beq	r3,r2,48d0 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    47f8:	e0bffe17 	ldw	r2,-8(fp)
    47fc:	10800617 	ldw	r2,24(r2)
    4800:	1080008c 	andi	r2,r2,2
    4804:	1005003a 	cmpeq	r2,r2,zero
    4808:	1000041e 	bne	r2,zero,481c <altera_avalon_uart_txirq+0x4c>
    480c:	e0bfff17 	ldw	r2,-4(fp)
    4810:	1082000c 	andi	r2,r2,2048
    4814:	1005003a 	cmpeq	r2,r2,zero
    4818:	10001e1e 	bne	r2,zero,4894 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
    481c:	e0bffe17 	ldw	r2,-8(fp)
    4820:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
    4824:	e0bffe17 	ldw	r2,-8(fp)
    4828:	10800017 	ldw	r2,0(r2)
    482c:	11000104 	addi	r4,r2,4
    4830:	e0bffe17 	ldw	r2,-8(fp)
    4834:	10c00417 	ldw	r3,16(r2)
    4838:	e0bffe17 	ldw	r2,-8(fp)
    483c:	1885883a 	add	r2,r3,r2
    4840:	10801704 	addi	r2,r2,92
    4844:	10800003 	ldbu	r2,0(r2)
    4848:	10c03fcc 	andi	r3,r2,255
    484c:	2005883a 	mov	r2,r4
    4850:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    4854:	e0bffe17 	ldw	r2,-8(fp)
    4858:	10800417 	ldw	r2,16(r2)
    485c:	10c00044 	addi	r3,r2,1
    4860:	e0bffe17 	ldw	r2,-8(fp)
    4864:	10c00415 	stw	r3,16(r2)
    4868:	e0bffe17 	ldw	r2,-8(fp)
    486c:	10800417 	ldw	r2,16(r2)
    4870:	10c00fcc 	andi	r3,r2,63
    4874:	e0bffe17 	ldw	r2,-8(fp)
    4878:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    487c:	e0bffe17 	ldw	r2,-8(fp)
    4880:	10800117 	ldw	r2,4(r2)
    4884:	10c01014 	ori	r3,r2,64
    4888:	e0bffe17 	ldw	r2,-8(fp)
    488c:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    4890:	00000f06 	br	48d0 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
    4894:	e0bffe17 	ldw	r2,-8(fp)
    4898:	10800017 	ldw	r2,0(r2)
    489c:	10800204 	addi	r2,r2,8
    48a0:	10800037 	ldwio	r2,0(r2)
    48a4:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    48a8:	e0bfff17 	ldw	r2,-4(fp)
    48ac:	1082000c 	andi	r2,r2,2048
    48b0:	1004c03a 	cmpne	r2,r2,zero
    48b4:	1000061e 	bne	r2,zero,48d0 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    48b8:	e0bffe17 	ldw	r2,-8(fp)
    48bc:	10c00117 	ldw	r3,4(r2)
    48c0:	00bfefc4 	movi	r2,-65
    48c4:	1886703a 	and	r3,r3,r2
    48c8:	e0bffe17 	ldw	r2,-8(fp)
    48cc:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
    48d0:	e0bffe17 	ldw	r2,-8(fp)
    48d4:	10c00417 	ldw	r3,16(r2)
    48d8:	e0bffe17 	ldw	r2,-8(fp)
    48dc:	10800517 	ldw	r2,20(r2)
    48e0:	1880061e 	bne	r3,r2,48fc <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    48e4:	e0bffe17 	ldw	r2,-8(fp)
    48e8:	10c00117 	ldw	r3,4(r2)
    48ec:	00beefc4 	movi	r2,-1089
    48f0:	1886703a 	and	r3,r3,r2
    48f4:	e0bffe17 	ldw	r2,-8(fp)
    48f8:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    48fc:	e0bffe17 	ldw	r2,-8(fp)
    4900:	10800017 	ldw	r2,0(r2)
    4904:	11000304 	addi	r4,r2,12
    4908:	e0bffe17 	ldw	r2,-8(fp)
    490c:	10800117 	ldw	r2,4(r2)
    4910:	1007883a 	mov	r3,r2
    4914:	2005883a 	mov	r2,r4
    4918:	10c00035 	stwio	r3,0(r2)
}
    491c:	e037883a 	mov	sp,fp
    4920:	df000017 	ldw	fp,0(sp)
    4924:	dec00104 	addi	sp,sp,4
    4928:	f800283a 	ret

0000492c <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
    492c:	defffc04 	addi	sp,sp,-16
    4930:	df000315 	stw	fp,12(sp)
    4934:	df000304 	addi	fp,sp,12
    4938:	e13ffd15 	stw	r4,-12(fp)
    493c:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    4940:	00000706 	br	4960 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
    4944:	e0bffe17 	ldw	r2,-8(fp)
    4948:	1090000c 	andi	r2,r2,16384
    494c:	1005003a 	cmpeq	r2,r2,zero
    4950:	1000031e 	bne	r2,zero,4960 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
    4954:	00bffd44 	movi	r2,-11
    4958:	e0bfff15 	stw	r2,-4(fp)
    495c:	00000606 	br	4978 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    4960:	e0bffd17 	ldw	r2,-12(fp)
    4964:	10c00417 	ldw	r3,16(r2)
    4968:	e0bffd17 	ldw	r2,-12(fp)
    496c:	10800517 	ldw	r2,20(r2)
    4970:	18bff41e 	bne	r3,r2,4944 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    4974:	e03fff15 	stw	zero,-4(fp)
    4978:	e0bfff17 	ldw	r2,-4(fp)
}
    497c:	e037883a 	mov	sp,fp
    4980:	df000017 	ldw	fp,0(sp)
    4984:	dec00104 	addi	sp,sp,4
    4988:	f800283a 	ret

0000498c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
    498c:	defff004 	addi	sp,sp,-64
    4990:	dfc00f15 	stw	ra,60(sp)
    4994:	df000e15 	stw	fp,56(sp)
    4998:	df000e04 	addi	fp,sp,56
    499c:	e13ffb15 	stw	r4,-20(fp)
    49a0:	e17ffc15 	stw	r5,-16(fp)
    49a4:	e1bffd15 	stw	r6,-12(fp)
    49a8:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
    49ac:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
    49b0:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
    49b4:	e0bffe17 	ldw	r2,-8(fp)
    49b8:	1090000c 	andi	r2,r2,16384
    49bc:	1005003a 	cmpeq	r2,r2,zero
    49c0:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
    49c4:	e0bffb17 	ldw	r2,-20(fp)
    49c8:	10800217 	ldw	r2,8(r2)
    49cc:	10800044 	addi	r2,r2,1
    49d0:	10800fcc 	andi	r2,r2,63
    49d4:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    49d8:	00001906 	br	4a40 <altera_avalon_uart_read+0xb4>
    {
      count++;
    49dc:	e0bff617 	ldw	r2,-40(fp)
    49e0:	10800044 	addi	r2,r2,1
    49e4:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
    49e8:	e0bffb17 	ldw	r2,-20(fp)
    49ec:	10c00217 	ldw	r3,8(r2)
    49f0:	e0bffb17 	ldw	r2,-20(fp)
    49f4:	1885883a 	add	r2,r3,r2
    49f8:	10800704 	addi	r2,r2,28
    49fc:	10800003 	ldbu	r2,0(r2)
    4a00:	1007883a 	mov	r3,r2
    4a04:	e0bffc17 	ldw	r2,-16(fp)
    4a08:	10c00005 	stb	r3,0(r2)
    4a0c:	e0bffc17 	ldw	r2,-16(fp)
    4a10:	10800044 	addi	r2,r2,1
    4a14:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
    4a18:	e0bffb17 	ldw	r2,-20(fp)
    4a1c:	10800217 	ldw	r2,8(r2)
    4a20:	10c00044 	addi	r3,r2,1
    4a24:	e0bffb17 	ldw	r2,-20(fp)
    4a28:	10c00215 	stw	r3,8(r2)
    4a2c:	e0bffb17 	ldw	r2,-20(fp)
    4a30:	10800217 	ldw	r2,8(r2)
    4a34:	10c00fcc 	andi	r3,r2,63
    4a38:	e0bffb17 	ldw	r2,-20(fp)
    4a3c:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    4a40:	e0fff617 	ldw	r3,-40(fp)
    4a44:	e0bffd17 	ldw	r2,-12(fp)
    4a48:	1880050e 	bge	r3,r2,4a60 <altera_avalon_uart_read+0xd4>
    4a4c:	e0bffb17 	ldw	r2,-20(fp)
    4a50:	10c00217 	ldw	r3,8(r2)
    4a54:	e0bffb17 	ldw	r2,-20(fp)
    4a58:	10800317 	ldw	r2,12(r2)
    4a5c:	18bfdf1e 	bne	r3,r2,49dc <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    4a60:	e0bff617 	ldw	r2,-40(fp)
    4a64:	1004c03a 	cmpne	r2,r2,zero
    4a68:	1000271e 	bne	r2,zero,4b08 <altera_avalon_uart_read+0x17c>
    4a6c:	e0bffb17 	ldw	r2,-20(fp)
    4a70:	10c00217 	ldw	r3,8(r2)
    4a74:	e0bffb17 	ldw	r2,-20(fp)
    4a78:	10800317 	ldw	r2,12(r2)
    4a7c:	1880221e 	bne	r3,r2,4b08 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
    4a80:	e0bff917 	ldw	r2,-28(fp)
    4a84:	1004c03a 	cmpne	r2,r2,zero
    4a88:	1000061e 	bne	r2,zero,4aa4 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
    4a8c:	0004bbc0 	call	4bbc <alt_get_errno>
    4a90:	00c002c4 	movi	r3,11
    4a94:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
    4a98:	00800044 	movi	r2,1
    4a9c:	e0bff705 	stb	r2,-36(fp)
        break;
    4aa0:	00001f06 	br	4b20 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4aa4:	0005303a 	rdctl	r2,status
    4aa8:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4aac:	e0fff517 	ldw	r3,-44(fp)
    4ab0:	00bfff84 	movi	r2,-2
    4ab4:	1884703a 	and	r2,r3,r2
    4ab8:	1001703a 	wrctl	status,r2
  
  return context;
    4abc:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
    4ac0:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    4ac4:	e0bffb17 	ldw	r2,-20(fp)
    4ac8:	10800117 	ldw	r2,4(r2)
    4acc:	10c02014 	ori	r3,r2,128
    4ad0:	e0bffb17 	ldw	r2,-20(fp)
    4ad4:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4ad8:	e0bffb17 	ldw	r2,-20(fp)
    4adc:	10800017 	ldw	r2,0(r2)
    4ae0:	11000304 	addi	r4,r2,12
    4ae4:	e0bffb17 	ldw	r2,-20(fp)
    4ae8:	10800117 	ldw	r2,4(r2)
    4aec:	1007883a 	mov	r3,r2
    4af0:	2005883a 	mov	r2,r4
    4af4:	10c00035 	stwio	r3,0(r2)
    4af8:	e0bffa17 	ldw	r2,-24(fp)
    4afc:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4b00:	e0bff417 	ldw	r2,-48(fp)
    4b04:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
    4b08:	e0bff617 	ldw	r2,-40(fp)
    4b0c:	1004c03a 	cmpne	r2,r2,zero
    4b10:	1000031e 	bne	r2,zero,4b20 <altera_avalon_uart_read+0x194>
    4b14:	e0bffd17 	ldw	r2,-12(fp)
    4b18:	1004c03a 	cmpne	r2,r2,zero
    4b1c:	103fc81e 	bne	r2,zero,4a40 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4b20:	0005303a 	rdctl	r2,status
    4b24:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4b28:	e0fff317 	ldw	r3,-52(fp)
    4b2c:	00bfff84 	movi	r2,-2
    4b30:	1884703a 	and	r2,r3,r2
    4b34:	1001703a 	wrctl	status,r2
  
  return context;
    4b38:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
    4b3c:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    4b40:	e0bffb17 	ldw	r2,-20(fp)
    4b44:	10800117 	ldw	r2,4(r2)
    4b48:	10c02014 	ori	r3,r2,128
    4b4c:	e0bffb17 	ldw	r2,-20(fp)
    4b50:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4b54:	e0bffb17 	ldw	r2,-20(fp)
    4b58:	10800017 	ldw	r2,0(r2)
    4b5c:	11000304 	addi	r4,r2,12
    4b60:	e0bffb17 	ldw	r2,-20(fp)
    4b64:	10800117 	ldw	r2,4(r2)
    4b68:	1007883a 	mov	r3,r2
    4b6c:	2005883a 	mov	r2,r4
    4b70:	10c00035 	stwio	r3,0(r2)
    4b74:	e0bffa17 	ldw	r2,-24(fp)
    4b78:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4b7c:	e0bff217 	ldw	r2,-56(fp)
    4b80:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
    4b84:	e0bff703 	ldbu	r2,-36(fp)
    4b88:	1005003a 	cmpeq	r2,r2,zero
    4b8c:	1000031e 	bne	r2,zero,4b9c <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
    4b90:	00bffd04 	movi	r2,-12
    4b94:	e0bfff15 	stw	r2,-4(fp)
    4b98:	00000206 	br	4ba4 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
    4b9c:	e0bff617 	ldw	r2,-40(fp)
    4ba0:	e0bfff15 	stw	r2,-4(fp)
    4ba4:	e0bfff17 	ldw	r2,-4(fp)
  }
}
    4ba8:	e037883a 	mov	sp,fp
    4bac:	dfc00117 	ldw	ra,4(sp)
    4bb0:	df000017 	ldw	fp,0(sp)
    4bb4:	dec00204 	addi	sp,sp,8
    4bb8:	f800283a 	ret

00004bbc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    4bbc:	defffd04 	addi	sp,sp,-12
    4bc0:	dfc00215 	stw	ra,8(sp)
    4bc4:	df000115 	stw	fp,4(sp)
    4bc8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    4bcc:	00800074 	movhi	r2,1
    4bd0:	10a3f804 	addi	r2,r2,-28704
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	1000061e 	bne	r2,zero,4bf8 <alt_get_errno+0x3c>
    4be0:	00800074 	movhi	r2,1
    4be4:	10a3f804 	addi	r2,r2,-28704
    4be8:	10800017 	ldw	r2,0(r2)
    4bec:	103ee83a 	callr	r2
    4bf0:	e0bfff15 	stw	r2,-4(fp)
    4bf4:	00000306 	br	4c04 <alt_get_errno+0x48>
    4bf8:	00800074 	movhi	r2,1
    4bfc:	10a40804 	addi	r2,r2,-28640
    4c00:	e0bfff15 	stw	r2,-4(fp)
    4c04:	e0bfff17 	ldw	r2,-4(fp)
}
    4c08:	e037883a 	mov	sp,fp
    4c0c:	dfc00117 	ldw	ra,4(sp)
    4c10:	df000017 	ldw	fp,0(sp)
    4c14:	dec00204 	addi	sp,sp,8
    4c18:	f800283a 	ret

00004c1c <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
    4c1c:	defff204 	addi	sp,sp,-56
    4c20:	dfc00d15 	stw	ra,52(sp)
    4c24:	df000c15 	stw	fp,48(sp)
    4c28:	df000c04 	addi	fp,sp,48
    4c2c:	e13ffc15 	stw	r4,-16(fp)
    4c30:	e17ffd15 	stw	r5,-12(fp)
    4c34:	e1bffe15 	stw	r6,-8(fp)
    4c38:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
    4c3c:	e0bffe17 	ldw	r2,-8(fp)
    4c40:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
    4c44:	e0bfff17 	ldw	r2,-4(fp)
    4c48:	1090000c 	andi	r2,r2,16384
    4c4c:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    4c50:	00004006 	br	4d54 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    4c54:	e0bffc17 	ldw	r2,-16(fp)
    4c58:	10800517 	ldw	r2,20(r2)
    4c5c:	10800044 	addi	r2,r2,1
    4c60:	10800fcc 	andi	r2,r2,63
    4c64:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
    4c68:	e0bffc17 	ldw	r2,-16(fp)
    4c6c:	10c00417 	ldw	r3,16(r2)
    4c70:	e0bff917 	ldw	r2,-28(fp)
    4c74:	1880251e 	bne	r3,r2,4d0c <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
    4c78:	e0bffa17 	ldw	r2,-24(fp)
    4c7c:	1005003a 	cmpeq	r2,r2,zero
    4c80:	1000051e 	bne	r2,zero,4c98 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
    4c84:	0004de40 	call	4de4 <alt_get_errno>
    4c88:	1007883a 	mov	r3,r2
    4c8c:	008002c4 	movi	r2,11
    4c90:	18800015 	stw	r2,0(r3)
        break;
    4c94:	00003206 	br	4d60 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4c98:	0005303a 	rdctl	r2,status
    4c9c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4ca0:	e0fff717 	ldw	r3,-36(fp)
    4ca4:	00bfff84 	movi	r2,-2
    4ca8:	1884703a 	and	r2,r3,r2
    4cac:	1001703a 	wrctl	status,r2
  
  return context;
    4cb0:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
    4cb4:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    4cb8:	e0bffc17 	ldw	r2,-16(fp)
    4cbc:	10800117 	ldw	r2,4(r2)
    4cc0:	10c11014 	ori	r3,r2,1088
    4cc4:	e0bffc17 	ldw	r2,-16(fp)
    4cc8:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4ccc:	e0bffc17 	ldw	r2,-16(fp)
    4cd0:	10800017 	ldw	r2,0(r2)
    4cd4:	11000304 	addi	r4,r2,12
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800117 	ldw	r2,4(r2)
    4ce0:	1007883a 	mov	r3,r2
    4ce4:	2005883a 	mov	r2,r4
    4ce8:	10c00035 	stwio	r3,0(r2)
    4cec:	e0bffb17 	ldw	r2,-20(fp)
    4cf0:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4cf4:	e0bff617 	ldw	r2,-40(fp)
    4cf8:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
    4cfc:	e0bffc17 	ldw	r2,-16(fp)
    4d00:	10c00417 	ldw	r3,16(r2)
    4d04:	e0bff917 	ldw	r2,-28(fp)
    4d08:	18bffc26 	beq	r3,r2,4cfc <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
    4d0c:	e0bff817 	ldw	r2,-32(fp)
    4d10:	10bfffc4 	addi	r2,r2,-1
    4d14:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    4d18:	e0bffc17 	ldw	r2,-16(fp)
    4d1c:	10c00517 	ldw	r3,20(r2)
    4d20:	e0bffd17 	ldw	r2,-12(fp)
    4d24:	10800003 	ldbu	r2,0(r2)
    4d28:	1009883a 	mov	r4,r2
    4d2c:	e0bffc17 	ldw	r2,-16(fp)
    4d30:	1885883a 	add	r2,r3,r2
    4d34:	10801704 	addi	r2,r2,92
    4d38:	11000005 	stb	r4,0(r2)
    4d3c:	e0bffd17 	ldw	r2,-12(fp)
    4d40:	10800044 	addi	r2,r2,1
    4d44:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
    4d48:	e0fffc17 	ldw	r3,-16(fp)
    4d4c:	e0bff917 	ldw	r2,-28(fp)
    4d50:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    4d54:	e0bff817 	ldw	r2,-32(fp)
    4d58:	1004c03a 	cmpne	r2,r2,zero
    4d5c:	103fbd1e 	bne	r2,zero,4c54 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4d60:	0005303a 	rdctl	r2,status
    4d64:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4d68:	e0fff517 	ldw	r3,-44(fp)
    4d6c:	00bfff84 	movi	r2,-2
    4d70:	1884703a 	and	r2,r3,r2
    4d74:	1001703a 	wrctl	status,r2
  
  return context;
    4d78:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
    4d7c:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    4d80:	e0bffc17 	ldw	r2,-16(fp)
    4d84:	10800117 	ldw	r2,4(r2)
    4d88:	10c11014 	ori	r3,r2,1088
    4d8c:	e0bffc17 	ldw	r2,-16(fp)
    4d90:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4d94:	e0bffc17 	ldw	r2,-16(fp)
    4d98:	10800017 	ldw	r2,0(r2)
    4d9c:	11000304 	addi	r4,r2,12
    4da0:	e0bffc17 	ldw	r2,-16(fp)
    4da4:	10800117 	ldw	r2,4(r2)
    4da8:	1007883a 	mov	r3,r2
    4dac:	2005883a 	mov	r2,r4
    4db0:	10c00035 	stwio	r3,0(r2)
    4db4:	e0bffb17 	ldw	r2,-20(fp)
    4db8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4dbc:	e0bff417 	ldw	r2,-48(fp)
    4dc0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
    4dc4:	e0fffe17 	ldw	r3,-8(fp)
    4dc8:	e0bff817 	ldw	r2,-32(fp)
    4dcc:	1885c83a 	sub	r2,r3,r2
}
    4dd0:	e037883a 	mov	sp,fp
    4dd4:	dfc00117 	ldw	ra,4(sp)
    4dd8:	df000017 	ldw	fp,0(sp)
    4ddc:	dec00204 	addi	sp,sp,8
    4de0:	f800283a 	ret

00004de4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    4de4:	defffd04 	addi	sp,sp,-12
    4de8:	dfc00215 	stw	ra,8(sp)
    4dec:	df000115 	stw	fp,4(sp)
    4df0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    4df4:	00800074 	movhi	r2,1
    4df8:	10a3f804 	addi	r2,r2,-28704
    4dfc:	10800017 	ldw	r2,0(r2)
    4e00:	1005003a 	cmpeq	r2,r2,zero
    4e04:	1000061e 	bne	r2,zero,4e20 <alt_get_errno+0x3c>
    4e08:	00800074 	movhi	r2,1
    4e0c:	10a3f804 	addi	r2,r2,-28704
    4e10:	10800017 	ldw	r2,0(r2)
    4e14:	103ee83a 	callr	r2
    4e18:	e0bfff15 	stw	r2,-4(fp)
    4e1c:	00000306 	br	4e2c <alt_get_errno+0x48>
    4e20:	00800074 	movhi	r2,1
    4e24:	10a40804 	addi	r2,r2,-28640
    4e28:	e0bfff15 	stw	r2,-4(fp)
    4e2c:	e0bfff17 	ldw	r2,-4(fp)
}
    4e30:	e037883a 	mov	sp,fp
    4e34:	dfc00117 	ldw	ra,4(sp)
    4e38:	df000017 	ldw	fp,0(sp)
    4e3c:	dec00204 	addi	sp,sp,8
    4e40:	f800283a 	ret

00004e44 <epcs_read_status_register>:
#include "alt_types.h"
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
    4e44:	defff904 	addi	sp,sp,-28
    4e48:	dfc00615 	stw	ra,24(sp)
    4e4c:	df000515 	stw	fp,20(sp)
    4e50:	df000504 	addi	fp,sp,20
    4e54:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rdsr = epcs_rdsr;
    4e58:	00800144 	movi	r2,5
    4e5c:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 status;
  alt_avalon_spi_command(
    4e60:	00800044 	movi	r2,1
    4e64:	d8800015 	stw	r2,0(sp)
    4e68:	e0bffe44 	addi	r2,fp,-7
    4e6c:	d8800115 	stw	r2,4(sp)
    4e70:	d8000215 	stw	zero,8(sp)
    4e74:	e13fff17 	ldw	r4,-4(fp)
    4e78:	000b883a 	mov	r5,zero
    4e7c:	01800044 	movi	r6,1
    4e80:	e1fffe04 	addi	r7,fp,-8
    4e84:	0006ba00 	call	6ba0 <alt_avalon_spi_command>
    1,
    &status,
    0
  );

  return status;
    4e88:	e0bffe43 	ldbu	r2,-7(fp)
    4e8c:	10803fcc 	andi	r2,r2,255
}
    4e90:	e037883a 	mov	sp,fp
    4e94:	dfc00117 	ldw	ra,4(sp)
    4e98:	df000017 	ldw	fp,0(sp)
    4e9c:	dec00204 	addi	sp,sp,8
    4ea0:	f800283a 	ret

00004ea4 <epcs_sector_erase>:
  {
  }
}

void epcs_sector_erase(alt_u32 base, alt_u32 offset)
{
    4ea4:	defff804 	addi	sp,sp,-32
    4ea8:	dfc00715 	stw	ra,28(sp)
    4eac:	df000615 	stw	fp,24(sp)
    4eb0:	df000604 	addi	fp,sp,24
    4eb4:	e13ffe15 	stw	r4,-8(fp)
    4eb8:	e17fff15 	stw	r5,-4(fp)
  alt_u8 se[4];
  
  se[0] = epcs_se;
    4ebc:	00bff604 	movi	r2,-40
    4ec0:	e0bffd05 	stb	r2,-12(fp)
  se[1] = (offset >> 16) & 0xFF;
    4ec4:	e0bfff17 	ldw	r2,-4(fp)
    4ec8:	1004d43a 	srli	r2,r2,16
    4ecc:	e0bffd45 	stb	r2,-11(fp)
  se[2] = (offset >> 8) & 0xFF;
    4ed0:	e0bfff17 	ldw	r2,-4(fp)
    4ed4:	1004d23a 	srli	r2,r2,8
    4ed8:	e0bffd85 	stb	r2,-10(fp)
  se[3] = offset & 0xFF;
    4edc:	e0bfff17 	ldw	r2,-4(fp)
    4ee0:	e0bffdc5 	stb	r2,-9(fp)

  alt_avalon_spi_command(
    4ee4:	d8000015 	stw	zero,0(sp)
    4ee8:	d8000115 	stw	zero,4(sp)
    4eec:	d8000215 	stw	zero,8(sp)
    4ef0:	e13ffe17 	ldw	r4,-8(fp)
    4ef4:	000b883a 	mov	r5,zero
    4ef8:	01800104 	movi	r6,4
    4efc:	e1fffd04 	addi	r7,fp,-12
    4f00:	0006ba00 	call	6ba0 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
    4f04:	e13ffe17 	ldw	r4,-8(fp)
    4f08:	0004f200 	call	4f20 <epcs_await_wip_released>
}
    4f0c:	e037883a 	mov	sp,fp
    4f10:	dfc00117 	ldw	ra,4(sp)
    4f14:	df000017 	ldw	fp,0(sp)
    4f18:	dec00204 	addi	sp,sp,8
    4f1c:	f800283a 	ret

00004f20 <epcs_await_wip_released>:
{
  return epcs_read_status_register(base) & 1;
}

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
    4f20:	defffd04 	addi	sp,sp,-12
    4f24:	dfc00215 	stw	ra,8(sp)
    4f28:	df000115 	stw	fp,4(sp)
    4f2c:	df000104 	addi	fp,sp,4
    4f30:	e13fff15 	stw	r4,-4(fp)
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
    4f34:	e13fff17 	ldw	r4,-4(fp)
    4f38:	0004f580 	call	4f58 <epcs_test_wip>
    4f3c:	1004c03a 	cmpne	r2,r2,zero
    4f40:	103ffc1e 	bne	r2,zero,4f34 <epcs_await_wip_released+0x14>
  {
  }
}
    4f44:	e037883a 	mov	sp,fp
    4f48:	dfc00117 	ldw	ra,4(sp)
    4f4c:	df000017 	ldw	fp,0(sp)
    4f50:	dec00204 	addi	sp,sp,8
    4f54:	f800283a 	ret

00004f58 <epcs_test_wip>:

  return status;
}

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
    4f58:	defffd04 	addi	sp,sp,-12
    4f5c:	dfc00215 	stw	ra,8(sp)
    4f60:	df000115 	stw	fp,4(sp)
    4f64:	df000104 	addi	fp,sp,4
    4f68:	e13fff15 	stw	r4,-4(fp)
  return epcs_read_status_register(base) & 1;
    4f6c:	e13fff17 	ldw	r4,-4(fp)
    4f70:	0004e440 	call	4e44 <epcs_read_status_register>
    4f74:	10803fcc 	andi	r2,r2,255
    4f78:	1080004c 	andi	r2,r2,1
}
    4f7c:	e037883a 	mov	sp,fp
    4f80:	dfc00117 	ldw	ra,4(sp)
    4f84:	df000017 	ldw	fp,0(sp)
    4f88:	dec00204 	addi	sp,sp,8
    4f8c:	f800283a 	ret

00004f90 <epcs_read_buffer>:

  epcs_await_wip_released(base);
}

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length)
{
    4f90:	defff604 	addi	sp,sp,-40
    4f94:	dfc00915 	stw	ra,36(sp)
    4f98:	df000815 	stw	fp,32(sp)
    4f9c:	df000804 	addi	fp,sp,32
    4fa0:	e13ffc15 	stw	r4,-16(fp)
    4fa4:	e17ffd15 	stw	r5,-12(fp)
    4fa8:	e1bffe15 	stw	r6,-8(fp)
    4fac:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 read_command[4];
  
  read_command[0] = epcs_read;
    4fb0:	008000c4 	movi	r2,3
    4fb4:	e0bffb05 	stb	r2,-20(fp)
  read_command[1] = (offset >> 16) & 0xFF;
    4fb8:	e0bffd17 	ldw	r2,-12(fp)
    4fbc:	1005d43a 	srai	r2,r2,16
    4fc0:	1007883a 	mov	r3,r2
    4fc4:	00bfffc4 	movi	r2,-1
    4fc8:	1884703a 	and	r2,r3,r2
    4fcc:	e0bffb45 	stb	r2,-19(fp)
  read_command[2] = (offset >> 8) & 0xFF;
    4fd0:	e0bffd17 	ldw	r2,-12(fp)
    4fd4:	1005d23a 	srai	r2,r2,8
    4fd8:	1007883a 	mov	r3,r2
    4fdc:	00bfffc4 	movi	r2,-1
    4fe0:	1884703a 	and	r2,r3,r2
    4fe4:	e0bffb85 	stb	r2,-18(fp)
  read_command[3] = offset & 0xFF;
    4fe8:	e0bffd17 	ldw	r2,-12(fp)
    4fec:	1007883a 	mov	r3,r2
    4ff0:	00bfffc4 	movi	r2,-1
    4ff4:	1884703a 	and	r2,r3,r2
    4ff8:	e0bffbc5 	stb	r2,-17(fp)
    return 0;
#endif
  /* I don't know why this is necessary, since I call await-wip after
   * all writing commands.
  */
  epcs_await_wip_released(base);
    4ffc:	e13ffc17 	ldw	r4,-16(fp)
    5000:	0004f200 	call	4f20 <epcs_await_wip_released>

  alt_avalon_spi_command(
    5004:	e0bfff17 	ldw	r2,-4(fp)
    5008:	d8800015 	stw	r2,0(sp)
    500c:	e0bffe17 	ldw	r2,-8(fp)
    5010:	d8800115 	stw	r2,4(sp)
    5014:	d8000215 	stw	zero,8(sp)
    5018:	e13ffc17 	ldw	r4,-16(fp)
    501c:	000b883a 	mov	r5,zero
    5020:	01800104 	movi	r6,4
    5024:	e1fffb04 	addi	r7,fp,-20
    5028:	0006ba00 	call	6ba0 <alt_avalon_spi_command>
    length,
    (alt_u8*)dest_addr,
    0
  );

  return length;
    502c:	e0bfff17 	ldw	r2,-4(fp)
}
    5030:	e037883a 	mov	sp,fp
    5034:	dfc00117 	ldw	ra,4(sp)
    5038:	df000017 	ldw	fp,0(sp)
    503c:	dec00204 	addi	sp,sp,8
    5040:	f800283a 	ret

00005044 <epcs_write_enable>:

void epcs_write_enable(alt_u32 base)
{
    5044:	defff904 	addi	sp,sp,-28
    5048:	dfc00615 	stw	ra,24(sp)
    504c:	df000515 	stw	fp,20(sp)
    5050:	df000504 	addi	fp,sp,20
    5054:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 wren = epcs_wren;
    5058:	00800184 	movi	r2,6
    505c:	e0bffe05 	stb	r2,-8(fp)
  alt_avalon_spi_command(
    5060:	d8000015 	stw	zero,0(sp)
    5064:	d8000115 	stw	zero,4(sp)
    5068:	d8000215 	stw	zero,8(sp)
    506c:	e13fff17 	ldw	r4,-4(fp)
    5070:	000b883a 	mov	r5,zero
    5074:	01800044 	movi	r6,1
    5078:	e1fffe04 	addi	r7,fp,-8
    507c:	0006ba00 	call	6ba0 <alt_avalon_spi_command>
    &wren,
    0,
    (alt_u8*)0,
    0
  );
}
    5080:	e037883a 	mov	sp,fp
    5084:	dfc00117 	ldw	ra,4(sp)
    5088:	df000017 	ldw	fp,0(sp)
    508c:	dec00204 	addi	sp,sp,8
    5090:	f800283a 	ret

00005094 <epcs_write_status_register>:

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
    5094:	defff804 	addi	sp,sp,-32
    5098:	dfc00715 	stw	ra,28(sp)
    509c:	df000615 	stw	fp,24(sp)
    50a0:	df000604 	addi	fp,sp,24
    50a4:	e13ffe15 	stw	r4,-8(fp)
    50a8:	e17fff05 	stb	r5,-4(fp)
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
    50ac:	00800044 	movi	r2,1
    50b0:	e0bffd05 	stb	r2,-12(fp)
  wrsr[1] = value;
    50b4:	e0bfff03 	ldbu	r2,-4(fp)
    50b8:	e0bffd45 	stb	r2,-11(fp)

  alt_avalon_spi_command(
    50bc:	d8000015 	stw	zero,0(sp)
    50c0:	d8000115 	stw	zero,4(sp)
    50c4:	d8000215 	stw	zero,8(sp)
    50c8:	e13ffe17 	ldw	r4,-8(fp)
    50cc:	000b883a 	mov	r5,zero
    50d0:	01800084 	movi	r6,2
    50d4:	e1fffd04 	addi	r7,fp,-12
    50d8:	0006ba00 	call	6ba0 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
    50dc:	e13ffe17 	ldw	r4,-8(fp)
    50e0:	0004f200 	call	4f20 <epcs_await_wip_released>
}
    50e4:	e037883a 	mov	sp,fp
    50e8:	dfc00117 	ldw	ra,4(sp)
    50ec:	df000017 	ldw	fp,0(sp)
    50f0:	dec00204 	addi	sp,sp,8
    50f4:	f800283a 	ret

000050f8 <epcs_write_buffer>:

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, int length)
{
    50f8:	defff604 	addi	sp,sp,-40
    50fc:	dfc00915 	stw	ra,36(sp)
    5100:	df000815 	stw	fp,32(sp)
    5104:	df000804 	addi	fp,sp,32
    5108:	e13ffc15 	stw	r4,-16(fp)
    510c:	e17ffd15 	stw	r5,-12(fp)
    5110:	e1bffe15 	stw	r6,-8(fp)
    5114:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 pp[4];
  
  pp[0] = epcs_pp;
    5118:	00800084 	movi	r2,2
    511c:	e0bffb05 	stb	r2,-20(fp)
  pp[1] = (offset >> 16) & 0xFF;
    5120:	e0bffd17 	ldw	r2,-12(fp)
    5124:	1005d43a 	srai	r2,r2,16
    5128:	1007883a 	mov	r3,r2
    512c:	00bfffc4 	movi	r2,-1
    5130:	1884703a 	and	r2,r3,r2
    5134:	e0bffb45 	stb	r2,-19(fp)
  pp[2] = (offset >> 8) & 0xFF;
    5138:	e0bffd17 	ldw	r2,-12(fp)
    513c:	1005d23a 	srai	r2,r2,8
    5140:	1007883a 	mov	r3,r2
    5144:	00bfffc4 	movi	r2,-1
    5148:	1884703a 	and	r2,r3,r2
    514c:	e0bffb85 	stb	r2,-18(fp)
  pp[3] = offset & 0xFF;
    5150:	e0bffd17 	ldw	r2,-12(fp)
    5154:	1007883a 	mov	r3,r2
    5158:	00bfffc4 	movi	r2,-1
    515c:	1884703a 	and	r2,r3,r2
    5160:	e0bffbc5 	stb	r2,-17(fp)

  /* First, WREN */
  epcs_write_enable(base);
    5164:	e13ffc17 	ldw	r4,-16(fp)
    5168:	00050440 	call	5044 <epcs_write_enable>

  /* Send the PP command */
  alt_avalon_spi_command(
    516c:	d8000015 	stw	zero,0(sp)
    5170:	d8000115 	stw	zero,4(sp)
    5174:	00800044 	movi	r2,1
    5178:	d8800215 	stw	r2,8(sp)
    517c:	e13ffc17 	ldw	r4,-16(fp)
    5180:	000b883a 	mov	r5,zero
    5184:	01800104 	movi	r6,4
    5188:	e1fffb04 	addi	r7,fp,-20
    518c:	0006ba00 	call	6ba0 <alt_avalon_spi_command>
    (alt_u8*)0,
    ALT_AVALON_SPI_COMMAND_MERGE
  );

  /* Send the user's buffer */
  alt_avalon_spi_command(
    5190:	e1bfff17 	ldw	r6,-4(fp)
    5194:	d8000015 	stw	zero,0(sp)
    5198:	d8000115 	stw	zero,4(sp)
    519c:	d8000215 	stw	zero,8(sp)
    51a0:	e13ffc17 	ldw	r4,-16(fp)
    51a4:	000b883a 	mov	r5,zero
    51a8:	e1fffe17 	ldw	r7,-8(fp)
    51ac:	0006ba00 	call	6ba0 <alt_avalon_spi_command>
   * if the user's going to go off and ignore the flash for
   * a while, its writes could occur in parallel with user code
   * execution.  Unfortunately, I have to guard all reads/writes
   * with wip-tests, to make that happen.
   */
  epcs_await_wip_released(base);
    51b0:	e13ffc17 	ldw	r4,-16(fp)
    51b4:	0004f200 	call	4f20 <epcs_await_wip_released>

  return length;
    51b8:	e0bfff17 	ldw	r2,-4(fp)
}
    51bc:	e037883a 	mov	sp,fp
    51c0:	dfc00117 	ldw	ra,4(sp)
    51c4:	df000017 	ldw	fp,0(sp)
    51c8:	dec00204 	addi	sp,sp,8
    51cc:	f800283a 	ret

000051d0 <epcs_read_electronic_signature>:


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
    51d0:	defff804 	addi	sp,sp,-32
    51d4:	dfc00715 	stw	ra,28(sp)
    51d8:	df000615 	stw	fp,24(sp)
    51dc:	df000604 	addi	fp,sp,24
    51e0:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
    51e4:	00bfeac4 	movi	r2,-85
    51e8:	e0bffd05 	stb	r2,-12(fp)
    51ec:	e03ffd45 	stb	zero,-11(fp)
    51f0:	e03ffd85 	stb	zero,-10(fp)
    51f4:	e03ffdc5 	stb	zero,-9(fp)
  alt_u8 res;

  alt_avalon_spi_command(
    51f8:	00800044 	movi	r2,1
    51fc:	d8800015 	stw	r2,0(sp)
    5200:	e0bffe04 	addi	r2,fp,-8
    5204:	d8800115 	stw	r2,4(sp)
    5208:	d8000215 	stw	zero,8(sp)
    520c:	e13fff17 	ldw	r4,-4(fp)
    5210:	000b883a 	mov	r5,zero
    5214:	01800104 	movi	r6,4
    5218:	e1fffd04 	addi	r7,fp,-12
    521c:	0006ba00 	call	6ba0 <alt_avalon_spi_command>
    1,
    &res,
    0
  );

  return res;
    5220:	e0bffe03 	ldbu	r2,-8(fp)
    5224:	10803fcc 	andi	r2,r2,255
}
    5228:	e037883a 	mov	sp,fp
    522c:	dfc00117 	ldw	ra,4(sp)
    5230:	df000017 	ldw	fp,0(sp)
    5234:	dec00204 	addi	sp,sp,8
    5238:	f800283a 	ret

0000523c <epcs_read_device_id>:

alt_u8 epcs_read_device_id(alt_u32 base)
{
    523c:	defff904 	addi	sp,sp,-28
    5240:	dfc00615 	stw	ra,24(sp)
    5244:	df000515 	stw	fp,20(sp)
    5248:	df000504 	addi	fp,sp,20
    524c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rd_id_cmd[] = {epcs_rdid, 0, 0};
    5250:	00bfe7c4 	movi	r2,-97
    5254:	e0bffe05 	stb	r2,-8(fp)
    5258:	e03ffe45 	stb	zero,-7(fp)
    525c:	e03ffe85 	stb	zero,-6(fp)
  alt_u8 res;

  alt_avalon_spi_command(
    5260:	00800044 	movi	r2,1
    5264:	d8800015 	stw	r2,0(sp)
    5268:	e0bffec4 	addi	r2,fp,-5
    526c:	d8800115 	stw	r2,4(sp)
    5270:	d8000215 	stw	zero,8(sp)
    5274:	e13fff17 	ldw	r4,-4(fp)
    5278:	000b883a 	mov	r5,zero
    527c:	018000c4 	movi	r6,3
    5280:	e1fffe04 	addi	r7,fp,-8
    5284:	0006ba00 	call	6ba0 <alt_avalon_spi_command>
    1,
    &res,
    0
  );

  return res;
    5288:	e0bffec3 	ldbu	r2,-5(fp)
    528c:	10803fcc 	andi	r2,r2,255
}
    5290:	e037883a 	mov	sp,fp
    5294:	dfc00117 	ldw	ra,4(sp)
    5298:	df000017 	ldw	fp,0(sp)
    529c:	dec00204 	addi	sp,sp,8
    52a0:	f800283a 	ret

000052a4 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    52a4:	defff404 	addi	sp,sp,-48
    52a8:	df000b15 	stw	fp,44(sp)
    52ac:	df000b04 	addi	fp,sp,44
    52b0:	e13ffb15 	stw	r4,-20(fp)
    52b4:	e17ffc15 	stw	r5,-16(fp)
    52b8:	e1bffd15 	stw	r6,-12(fp)
    52bc:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
    52c0:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    52c4:	00800074 	movhi	r2,1
    52c8:	10a40604 	addi	r2,r2,-28648
    52cc:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
    52d0:	1005003a 	cmpeq	r2,r2,zero
    52d4:	1000411e 	bne	r2,zero,53dc <alt_alarm_start+0x138>
  {
    if (alarm)
    52d8:	e0bffb17 	ldw	r2,-20(fp)
    52dc:	1005003a 	cmpeq	r2,r2,zero
    52e0:	10003b1e 	bne	r2,zero,53d0 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
    52e4:	e0fffb17 	ldw	r3,-20(fp)
    52e8:	e0bffd17 	ldw	r2,-12(fp)
    52ec:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
    52f0:	e0fffb17 	ldw	r3,-20(fp)
    52f4:	e0bffe17 	ldw	r2,-8(fp)
    52f8:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    52fc:	0005303a 	rdctl	r2,status
    5300:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    5304:	e0fff817 	ldw	r3,-32(fp)
    5308:	00bfff84 	movi	r2,-2
    530c:	1884703a 	and	r2,r3,r2
    5310:	1001703a 	wrctl	status,r2
  
  return context;
    5314:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
    5318:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    531c:	00800074 	movhi	r2,1
    5320:	10a40704 	addi	r2,r2,-28644
    5324:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
    5328:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
    532c:	e0fffc17 	ldw	r3,-16(fp)
    5330:	e0bff917 	ldw	r2,-28(fp)
    5334:	1885883a 	add	r2,r3,r2
    5338:	10c00044 	addi	r3,r2,1
    533c:	e0bffb17 	ldw	r2,-20(fp)
    5340:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    5344:	e0bffb17 	ldw	r2,-20(fp)
    5348:	10c00217 	ldw	r3,8(r2)
    534c:	e0bff917 	ldw	r2,-28(fp)
    5350:	1880042e 	bgeu	r3,r2,5364 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
    5354:	e0fffb17 	ldw	r3,-20(fp)
    5358:	00800044 	movi	r2,1
    535c:	18800405 	stb	r2,16(r3)
    5360:	00000206 	br	536c <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
    5364:	e0bffb17 	ldw	r2,-20(fp)
    5368:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    536c:	e0fffb17 	ldw	r3,-20(fp)
    5370:	00800074 	movhi	r2,1
    5374:	10a3fc04 	addi	r2,r2,-28688
    5378:	e0bff615 	stw	r2,-40(fp)
    537c:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    5380:	e0fff717 	ldw	r3,-36(fp)
    5384:	e0bff617 	ldw	r2,-40(fp)
    5388:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
    538c:	e0bff617 	ldw	r2,-40(fp)
    5390:	10c00017 	ldw	r3,0(r2)
    5394:	e0bff717 	ldw	r2,-36(fp)
    5398:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    539c:	e0bff617 	ldw	r2,-40(fp)
    53a0:	10c00017 	ldw	r3,0(r2)
    53a4:	e0bff717 	ldw	r2,-36(fp)
    53a8:	18800115 	stw	r2,4(r3)
  list->next           = entry;
    53ac:	e0fff617 	ldw	r3,-40(fp)
    53b0:	e0bff717 	ldw	r2,-36(fp)
    53b4:	18800015 	stw	r2,0(r3)
    53b8:	e0bffa17 	ldw	r2,-24(fp)
    53bc:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    53c0:	e0bff517 	ldw	r2,-44(fp)
    53c4:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
    53c8:	e03fff15 	stw	zero,-4(fp)
    53cc:	00000506 	br	53e4 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
    53d0:	00bffa84 	movi	r2,-22
    53d4:	e0bfff15 	stw	r2,-4(fp)
    53d8:	00000206 	br	53e4 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
    53dc:	00bfde84 	movi	r2,-134
    53e0:	e0bfff15 	stw	r2,-4(fp)
    53e4:	e0bfff17 	ldw	r2,-4(fp)
  }
}
    53e8:	e037883a 	mov	sp,fp
    53ec:	df000017 	ldw	fp,0(sp)
    53f0:	dec00104 	addi	sp,sp,4
    53f4:	f800283a 	ret

000053f8 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    53f8:	defffa04 	addi	sp,sp,-24
    53fc:	dfc00515 	stw	ra,20(sp)
    5400:	df000415 	stw	fp,16(sp)
    5404:	df000404 	addi	fp,sp,16
    5408:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
    540c:	008000c4 	movi	r2,3
    5410:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
    5414:	e0fffc17 	ldw	r3,-16(fp)
    5418:	008003f4 	movhi	r2,15
    541c:	10909004 	addi	r2,r2,16960
    5420:	188b383a 	mul	r5,r3,r2
    5424:	01017db4 	movhi	r4,1526
    5428:	21384004 	addi	r4,r4,-7936
    542c:	000763c0 	call	763c <__udivsi3>
    5430:	100b883a 	mov	r5,r2
    5434:	01200034 	movhi	r4,32768
    5438:	213fffc4 	addi	r4,r4,-1
    543c:	000763c0 	call	763c <__udivsi3>
    5440:	100b883a 	mov	r5,r2
    5444:	e13fff17 	ldw	r4,-4(fp)
    5448:	000763c0 	call	763c <__udivsi3>
    544c:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    5450:	e0bffd17 	ldw	r2,-12(fp)
    5454:	1005003a 	cmpeq	r2,r2,zero
    5458:	1000281e 	bne	r2,zero,54fc <alt_busy_sleep+0x104>
  {
    for(i=0;i<big_loops;i++)
    545c:	e03ffe15 	stw	zero,-8(fp)
    5460:	00001606 	br	54bc <alt_busy_sleep+0xc4>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    5464:	00a00034 	movhi	r2,32768
    5468:	10bfffc4 	addi	r2,r2,-1
    546c:	10bfffc4 	addi	r2,r2,-1
    5470:	103ffe1e 	bne	r2,zero,546c <alt_busy_sleep+0x74>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    5474:	e0fffc17 	ldw	r3,-16(fp)
    5478:	008003f4 	movhi	r2,15
    547c:	10909004 	addi	r2,r2,16960
    5480:	188b383a 	mul	r5,r3,r2
    5484:	01017db4 	movhi	r4,1526
    5488:	21384004 	addi	r4,r4,-7936
    548c:	000763c0 	call	763c <__udivsi3>
    5490:	100b883a 	mov	r5,r2
    5494:	01200034 	movhi	r4,32768
    5498:	213fffc4 	addi	r4,r4,-1
    549c:	000763c0 	call	763c <__udivsi3>
    54a0:	1007883a 	mov	r3,r2
    54a4:	e0bfff17 	ldw	r2,-4(fp)
    54a8:	10c5c83a 	sub	r2,r2,r3
    54ac:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    54b0:	e0bffe17 	ldw	r2,-8(fp)
    54b4:	10800044 	addi	r2,r2,1
    54b8:	e0bffe15 	stw	r2,-8(fp)
    54bc:	e0fffe17 	ldw	r3,-8(fp)
    54c0:	e0bffd17 	ldw	r2,-12(fp)
    54c4:	18bfe716 	blt	r3,r2,5464 <alt_busy_sleep+0x6c>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    54c8:	e0fffc17 	ldw	r3,-16(fp)
    54cc:	008003f4 	movhi	r2,15
    54d0:	10909004 	addi	r2,r2,16960
    54d4:	188b383a 	mul	r5,r3,r2
    54d8:	01017db4 	movhi	r4,1526
    54dc:	21384004 	addi	r4,r4,-7936
    54e0:	000763c0 	call	763c <__udivsi3>
    54e4:	1007883a 	mov	r3,r2
    54e8:	e0bfff17 	ldw	r2,-4(fp)
    54ec:	1885383a 	mul	r2,r3,r2
    54f0:	10bfffc4 	addi	r2,r2,-1
    54f4:	103ffe1e 	bne	r2,zero,54f0 <alt_busy_sleep+0xf8>
    54f8:	00000c06 	br	552c <alt_busy_sleep+0x134>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    54fc:	e0fffc17 	ldw	r3,-16(fp)
    5500:	008003f4 	movhi	r2,15
    5504:	10909004 	addi	r2,r2,16960
    5508:	188b383a 	mul	r5,r3,r2
    550c:	01017db4 	movhi	r4,1526
    5510:	21384004 	addi	r4,r4,-7936
    5514:	000763c0 	call	763c <__udivsi3>
    5518:	1007883a 	mov	r3,r2
    551c:	e0bfff17 	ldw	r2,-4(fp)
    5520:	1885383a 	mul	r2,r3,r2
    5524:	10bfffc4 	addi	r2,r2,-1
    5528:	00bffe16 	blt	zero,r2,5524 <alt_busy_sleep+0x12c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
    552c:	0005883a 	mov	r2,zero
}
    5530:	e037883a 	mov	sp,fp
    5534:	dfc00117 	ldw	ra,4(sp)
    5538:	df000017 	ldw	fp,0(sp)
    553c:	dec00204 	addi	sp,sp,8
    5540:	f800283a 	ret

00005544 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    5544:	defff804 	addi	sp,sp,-32
    5548:	dfc00715 	stw	ra,28(sp)
    554c:	df000615 	stw	fp,24(sp)
    5550:	df000604 	addi	fp,sp,24
    5554:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    5558:	e0bffc17 	ldw	r2,-16(fp)
    555c:	1004803a 	cmplt	r2,r2,zero
    5560:	1000081e 	bne	r2,zero,5584 <close+0x40>
    5564:	e0bffc17 	ldw	r2,-16(fp)
    5568:	10800324 	muli	r2,r2,12
    556c:	1007883a 	mov	r3,r2
    5570:	00800074 	movhi	r2,1
    5574:	10a28204 	addi	r2,r2,-30200
    5578:	1887883a 	add	r3,r3,r2
    557c:	e0ffff15 	stw	r3,-4(fp)
    5580:	00000106 	br	5588 <close+0x44>
    5584:	e03fff15 	stw	zero,-4(fp)
    5588:	e0bfff17 	ldw	r2,-4(fp)
    558c:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
    5590:	e0bffb17 	ldw	r2,-20(fp)
    5594:	1005003a 	cmpeq	r2,r2,zero
    5598:	10001d1e 	bne	r2,zero,5610 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    559c:	e0bffb17 	ldw	r2,-20(fp)
    55a0:	10800017 	ldw	r2,0(r2)
    55a4:	10800417 	ldw	r2,16(r2)
    55a8:	1005003a 	cmpeq	r2,r2,zero
    55ac:	1000071e 	bne	r2,zero,55cc <close+0x88>
    55b0:	e0bffb17 	ldw	r2,-20(fp)
    55b4:	10800017 	ldw	r2,0(r2)
    55b8:	10800417 	ldw	r2,16(r2)
    55bc:	e13ffb17 	ldw	r4,-20(fp)
    55c0:	103ee83a 	callr	r2
    55c4:	e0bffe15 	stw	r2,-8(fp)
    55c8:	00000106 	br	55d0 <close+0x8c>
    55cc:	e03ffe15 	stw	zero,-8(fp)
    55d0:	e0bffe17 	ldw	r2,-8(fp)
    55d4:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    55d8:	e13ffc17 	ldw	r4,-16(fp)
    55dc:	00060bc0 	call	60bc <alt_release_fd>
    if (rval < 0)
    55e0:	e0bffa17 	ldw	r2,-24(fp)
    55e4:	1004403a 	cmpge	r2,r2,zero
    55e8:	1000071e 	bne	r2,zero,5608 <close+0xc4>
    {
      ALT_ERRNO = -rval;
    55ec:	00056400 	call	5640 <alt_get_errno>
    55f0:	e0fffa17 	ldw	r3,-24(fp)
    55f4:	00c7c83a 	sub	r3,zero,r3
    55f8:	10c00015 	stw	r3,0(r2)
      return -1;
    55fc:	00bfffc4 	movi	r2,-1
    5600:	e0bffd15 	stw	r2,-12(fp)
    5604:	00000806 	br	5628 <close+0xe4>
    }
    return 0;
    5608:	e03ffd15 	stw	zero,-12(fp)
    560c:	00000606 	br	5628 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    5610:	00056400 	call	5640 <alt_get_errno>
    5614:	1007883a 	mov	r3,r2
    5618:	00801444 	movi	r2,81
    561c:	18800015 	stw	r2,0(r3)
    return -1;
    5620:	00bfffc4 	movi	r2,-1
    5624:	e0bffd15 	stw	r2,-12(fp)
    5628:	e0bffd17 	ldw	r2,-12(fp)
  }
}
    562c:	e037883a 	mov	sp,fp
    5630:	dfc00117 	ldw	ra,4(sp)
    5634:	df000017 	ldw	fp,0(sp)
    5638:	dec00204 	addi	sp,sp,8
    563c:	f800283a 	ret

00005640 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    5640:	defffd04 	addi	sp,sp,-12
    5644:	dfc00215 	stw	ra,8(sp)
    5648:	df000115 	stw	fp,4(sp)
    564c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    5650:	00800074 	movhi	r2,1
    5654:	10a3f804 	addi	r2,r2,-28704
    5658:	10800017 	ldw	r2,0(r2)
    565c:	1005003a 	cmpeq	r2,r2,zero
    5660:	1000061e 	bne	r2,zero,567c <alt_get_errno+0x3c>
    5664:	00800074 	movhi	r2,1
    5668:	10a3f804 	addi	r2,r2,-28704
    566c:	10800017 	ldw	r2,0(r2)
    5670:	103ee83a 	callr	r2
    5674:	e0bfff15 	stw	r2,-4(fp)
    5678:	00000306 	br	5688 <alt_get_errno+0x48>
    567c:	00800074 	movhi	r2,1
    5680:	10a40804 	addi	r2,r2,-28640
    5684:	e0bfff15 	stw	r2,-4(fp)
    5688:	e0bfff17 	ldw	r2,-4(fp)
}
    568c:	e037883a 	mov	sp,fp
    5690:	dfc00117 	ldw	ra,4(sp)
    5694:	df000017 	ldw	fp,0(sp)
    5698:	dec00204 	addi	sp,sp,8
    569c:	f800283a 	ret

000056a0 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
    56a0:	defffb04 	addi	sp,sp,-20
    56a4:	df000415 	stw	fp,16(sp)
    56a8:	df000404 	addi	fp,sp,16
    56ac:	e13ffe15 	stw	r4,-8(fp)
    56b0:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
    56b4:	e0fffe17 	ldw	r3,-8(fp)
    56b8:	e0bfff17 	ldw	r2,-4(fp)
    56bc:	1885883a 	add	r2,r3,r2
    56c0:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
    56c4:	e0bffe17 	ldw	r2,-8(fp)
    56c8:	e0bffd15 	stw	r2,-12(fp)
    56cc:	00000506 	br	56e4 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
    56d0:	e0bffd17 	ldw	r2,-12(fp)
    56d4:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
    56d8:	e0bffd17 	ldw	r2,-12(fp)
    56dc:	10800804 	addi	r2,r2,32
    56e0:	e0bffd15 	stw	r2,-12(fp)
    56e4:	e0fffd17 	ldw	r3,-12(fp)
    56e8:	e0bffc17 	ldw	r2,-16(fp)
    56ec:	18bff836 	bltu	r3,r2,56d0 <alt_dcache_flush+0x30>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
    56f0:	e0bffe17 	ldw	r2,-8(fp)
    56f4:	108007cc 	andi	r2,r2,31
    56f8:	1005003a 	cmpeq	r2,r2,zero
    56fc:	1000021e 	bne	r2,zero,5708 <alt_dcache_flush+0x68>
  {
    ALT_FLUSH_DATA(i);
    5700:	e0bffd17 	ldw	r2,-12(fp)
    5704:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    5708:	e037883a 	mov	sp,fp
    570c:	df000017 	ldw	fp,0(sp)
    5710:	dec00104 	addi	sp,sp,4
    5714:	f800283a 	ret

00005718 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    5718:	defffc04 	addi	sp,sp,-16
    571c:	df000315 	stw	fp,12(sp)
    5720:	df000304 	addi	fp,sp,12
    5724:	e13ffd15 	stw	r4,-12(fp)
    5728:	e17ffe15 	stw	r5,-8(fp)
    572c:	e1bfff15 	stw	r6,-4(fp)
  return len;
    5730:	e0bfff17 	ldw	r2,-4(fp)
}
    5734:	e037883a 	mov	sp,fp
    5738:	df000017 	ldw	fp,0(sp)
    573c:	dec00104 	addi	sp,sp,4
    5740:	f800283a 	ret

00005744 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    5744:	defff904 	addi	sp,sp,-28
    5748:	dfc00615 	stw	ra,24(sp)
    574c:	df000515 	stw	fp,20(sp)
    5750:	df000504 	addi	fp,sp,20
    5754:	e13ffd15 	stw	r4,-12(fp)
    5758:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    575c:	e0bffd17 	ldw	r2,-12(fp)
    5760:	1005003a 	cmpeq	r2,r2,zero
    5764:	1000041e 	bne	r2,zero,5778 <alt_dev_llist_insert+0x34>
    5768:	e0bffd17 	ldw	r2,-12(fp)
    576c:	10800217 	ldw	r2,8(r2)
    5770:	1004c03a 	cmpne	r2,r2,zero
    5774:	1000071e 	bne	r2,zero,5794 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
    5778:	00057f80 	call	57f8 <alt_get_errno>
    577c:	1007883a 	mov	r3,r2
    5780:	00800584 	movi	r2,22
    5784:	18800015 	stw	r2,0(r3)
    return -EINVAL;
    5788:	00bffa84 	movi	r2,-22
    578c:	e0bfff15 	stw	r2,-4(fp)
    5790:	00001306 	br	57e0 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    5794:	e0fffd17 	ldw	r3,-12(fp)
    5798:	e0bffe17 	ldw	r2,-8(fp)
    579c:	e0bffb15 	stw	r2,-20(fp)
    57a0:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    57a4:	e0fffc17 	ldw	r3,-16(fp)
    57a8:	e0bffb17 	ldw	r2,-20(fp)
    57ac:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
    57b0:	e0bffb17 	ldw	r2,-20(fp)
    57b4:	10c00017 	ldw	r3,0(r2)
    57b8:	e0bffc17 	ldw	r2,-16(fp)
    57bc:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    57c0:	e0bffb17 	ldw	r2,-20(fp)
    57c4:	10c00017 	ldw	r3,0(r2)
    57c8:	e0bffc17 	ldw	r2,-16(fp)
    57cc:	18800115 	stw	r2,4(r3)
  list->next           = entry;
    57d0:	e0fffb17 	ldw	r3,-20(fp)
    57d4:	e0bffc17 	ldw	r2,-16(fp)
    57d8:	18800015 	stw	r2,0(r3)

  return 0;  
    57dc:	e03fff15 	stw	zero,-4(fp)
    57e0:	e0bfff17 	ldw	r2,-4(fp)
}
    57e4:	e037883a 	mov	sp,fp
    57e8:	dfc00117 	ldw	ra,4(sp)
    57ec:	df000017 	ldw	fp,0(sp)
    57f0:	dec00204 	addi	sp,sp,8
    57f4:	f800283a 	ret

000057f8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    57f8:	defffd04 	addi	sp,sp,-12
    57fc:	dfc00215 	stw	ra,8(sp)
    5800:	df000115 	stw	fp,4(sp)
    5804:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    5808:	00800074 	movhi	r2,1
    580c:	10a3f804 	addi	r2,r2,-28704
    5810:	10800017 	ldw	r2,0(r2)
    5814:	1005003a 	cmpeq	r2,r2,zero
    5818:	1000061e 	bne	r2,zero,5834 <alt_get_errno+0x3c>
    581c:	00800074 	movhi	r2,1
    5820:	10a3f804 	addi	r2,r2,-28704
    5824:	10800017 	ldw	r2,0(r2)
    5828:	103ee83a 	callr	r2
    582c:	e0bfff15 	stw	r2,-4(fp)
    5830:	00000306 	br	5840 <alt_get_errno+0x48>
    5834:	00800074 	movhi	r2,1
    5838:	10a40804 	addi	r2,r2,-28640
    583c:	e0bfff15 	stw	r2,-4(fp)
    5840:	e0bfff17 	ldw	r2,-4(fp)
}
    5844:	e037883a 	mov	sp,fp
    5848:	dfc00117 	ldw	ra,4(sp)
    584c:	df000017 	ldw	fp,0(sp)
    5850:	dec00204 	addi	sp,sp,8
    5854:	f800283a 	ret

00005858 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    5858:	defffd04 	addi	sp,sp,-12
    585c:	dfc00215 	stw	ra,8(sp)
    5860:	df000115 	stw	fp,4(sp)
    5864:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    5868:	00bfff04 	movi	r2,-4
    586c:	00c00034 	movhi	r3,0
    5870:	18ddac04 	addi	r3,r3,30384
    5874:	1885883a 	add	r2,r3,r2
    5878:	e0bfff15 	stw	r2,-4(fp)
    587c:	00000606 	br	5898 <_do_ctors+0x40>
        (*ctor) (); 
    5880:	e0bfff17 	ldw	r2,-4(fp)
    5884:	10800017 	ldw	r2,0(r2)
    5888:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    588c:	e0bfff17 	ldw	r2,-4(fp)
    5890:	10bfff04 	addi	r2,r2,-4
    5894:	e0bfff15 	stw	r2,-4(fp)
    5898:	e0ffff17 	ldw	r3,-4(fp)
    589c:	00800034 	movhi	r2,0
    58a0:	109dab04 	addi	r2,r2,30380
    58a4:	18bff62e 	bgeu	r3,r2,5880 <_do_ctors+0x28>
        (*ctor) (); 
}
    58a8:	e037883a 	mov	sp,fp
    58ac:	dfc00117 	ldw	ra,4(sp)
    58b0:	df000017 	ldw	fp,0(sp)
    58b4:	dec00204 	addi	sp,sp,8
    58b8:	f800283a 	ret

000058bc <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    58bc:	defffd04 	addi	sp,sp,-12
    58c0:	dfc00215 	stw	ra,8(sp)
    58c4:	df000115 	stw	fp,4(sp)
    58c8:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    58cc:	00bfff04 	movi	r2,-4
    58d0:	00c00034 	movhi	r3,0
    58d4:	18ddac04 	addi	r3,r3,30384
    58d8:	1885883a 	add	r2,r3,r2
    58dc:	e0bfff15 	stw	r2,-4(fp)
    58e0:	00000606 	br	58fc <_do_dtors+0x40>
        (*dtor) (); 
    58e4:	e0bfff17 	ldw	r2,-4(fp)
    58e8:	10800017 	ldw	r2,0(r2)
    58ec:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    58f0:	e0bfff17 	ldw	r2,-4(fp)
    58f4:	10bfff04 	addi	r2,r2,-4
    58f8:	e0bfff15 	stw	r2,-4(fp)
    58fc:	e0ffff17 	ldw	r3,-4(fp)
    5900:	00800034 	movhi	r2,0
    5904:	109dac04 	addi	r2,r2,30384
    5908:	18bff62e 	bgeu	r3,r2,58e4 <_do_dtors+0x28>
        (*dtor) (); 
}
    590c:	e037883a 	mov	sp,fp
    5910:	dfc00117 	ldw	ra,4(sp)
    5914:	df000017 	ldw	fp,0(sp)
    5918:	dec00204 	addi	sp,sp,8
    591c:	f800283a 	ret

00005920 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
    5920:	defffb04 	addi	sp,sp,-20
    5924:	dfc00415 	stw	ra,16(sp)
    5928:	df000315 	stw	fp,12(sp)
    592c:	df000304 	addi	fp,sp,12
    5930:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
    5934:	e13ffe17 	ldw	r4,-8(fp)
    5938:	d1601704 	addi	r5,gp,-32676
    593c:	0006dd80 	call	6dd8 <alt_find_dev>
    5940:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
    5944:	e0bffd17 	ldw	r2,-12(fp)
    5948:	1005003a 	cmpeq	r2,r2,zero
    594c:	10000b1e 	bne	r2,zero,597c <alt_flash_open_dev+0x5c>
    5950:	e0bffd17 	ldw	r2,-12(fp)
    5954:	10800317 	ldw	r2,12(r2)
    5958:	1005003a 	cmpeq	r2,r2,zero
    595c:	1000071e 	bne	r2,zero,597c <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
    5960:	e0bffd17 	ldw	r2,-12(fp)
    5964:	10800317 	ldw	r2,12(r2)
    5968:	e13ffd17 	ldw	r4,-12(fp)
    596c:	e17ffe17 	ldw	r5,-8(fp)
    5970:	103ee83a 	callr	r2
    5974:	e0bfff15 	stw	r2,-4(fp)
    5978:	00000206 	br	5984 <alt_flash_open_dev+0x64>
  }

  return dev;
    597c:	e0bffd17 	ldw	r2,-12(fp)
    5980:	e0bfff15 	stw	r2,-4(fp)
    5984:	e0bfff17 	ldw	r2,-4(fp)
}
    5988:	e037883a 	mov	sp,fp
    598c:	dfc00117 	ldw	ra,4(sp)
    5990:	df000017 	ldw	fp,0(sp)
    5994:	dec00204 	addi	sp,sp,8
    5998:	f800283a 	ret

0000599c <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
    599c:	defffd04 	addi	sp,sp,-12
    59a0:	dfc00215 	stw	ra,8(sp)
    59a4:	df000115 	stw	fp,4(sp)
    59a8:	df000104 	addi	fp,sp,4
    59ac:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
    59b0:	e0bfff17 	ldw	r2,-4(fp)
    59b4:	1005003a 	cmpeq	r2,r2,zero
    59b8:	1000081e 	bne	r2,zero,59dc <alt_flash_close_dev+0x40>
    59bc:	e0bfff17 	ldw	r2,-4(fp)
    59c0:	10800417 	ldw	r2,16(r2)
    59c4:	1005003a 	cmpeq	r2,r2,zero
    59c8:	1000041e 	bne	r2,zero,59dc <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
    59cc:	e0bfff17 	ldw	r2,-4(fp)
    59d0:	10800417 	ldw	r2,16(r2)
    59d4:	e13fff17 	ldw	r4,-4(fp)
    59d8:	103ee83a 	callr	r2
  }
  return;
}
    59dc:	e037883a 	mov	sp,fp
    59e0:	dfc00117 	ldw	ra,4(sp)
    59e4:	df000017 	ldw	fp,0(sp)
    59e8:	dec00204 	addi	sp,sp,8
    59ec:	f800283a 	ret

000059f0 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    59f0:	defff904 	addi	sp,sp,-28
    59f4:	dfc00615 	stw	ra,24(sp)
    59f8:	df000515 	stw	fp,20(sp)
    59fc:	df000504 	addi	fp,sp,20
    5a00:	e13ffc15 	stw	r4,-16(fp)
    5a04:	e17ffd15 	stw	r5,-12(fp)
    5a08:	e1bffe15 	stw	r6,-8(fp)
    5a0c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    5a10:	e0800217 	ldw	r2,8(fp)
    5a14:	d8800015 	stw	r2,0(sp)
    5a18:	e13ffc17 	ldw	r4,-16(fp)
    5a1c:	e17ffd17 	ldw	r5,-12(fp)
    5a20:	e1bffe17 	ldw	r6,-8(fp)
    5a24:	e1ffff17 	ldw	r7,-4(fp)
    5a28:	0005bc40 	call	5bc4 <alt_iic_isr_register>
}  
    5a2c:	e037883a 	mov	sp,fp
    5a30:	dfc00117 	ldw	ra,4(sp)
    5a34:	df000017 	ldw	fp,0(sp)
    5a38:	dec00204 	addi	sp,sp,8
    5a3c:	f800283a 	ret

00005a40 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    5a40:	defff904 	addi	sp,sp,-28
    5a44:	df000615 	stw	fp,24(sp)
    5a48:	df000604 	addi	fp,sp,24
    5a4c:	e13ffe15 	stw	r4,-8(fp)
    5a50:	e17fff15 	stw	r5,-4(fp)
    5a54:	e0bfff17 	ldw	r2,-4(fp)
    5a58:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    5a5c:	0005303a 	rdctl	r2,status
    5a60:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    5a64:	e0fffb17 	ldw	r3,-20(fp)
    5a68:	00bfff84 	movi	r2,-2
    5a6c:	1884703a 	and	r2,r3,r2
    5a70:	1001703a 	wrctl	status,r2
  
  return context;
    5a74:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    5a78:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
    5a7c:	e0fffc17 	ldw	r3,-16(fp)
    5a80:	00800044 	movi	r2,1
    5a84:	10c4983a 	sll	r2,r2,r3
    5a88:	1007883a 	mov	r3,r2
    5a8c:	00800074 	movhi	r2,1
    5a90:	10a40504 	addi	r2,r2,-28652
    5a94:	10800017 	ldw	r2,0(r2)
    5a98:	1886b03a 	or	r3,r3,r2
    5a9c:	00800074 	movhi	r2,1
    5aa0:	10a40504 	addi	r2,r2,-28652
    5aa4:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    5aa8:	00800074 	movhi	r2,1
    5aac:	10a40504 	addi	r2,r2,-28652
    5ab0:	10800017 	ldw	r2,0(r2)
    5ab4:	100170fa 	wrctl	ienable,r2
    5ab8:	e0bffd17 	ldw	r2,-12(fp)
    5abc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    5ac0:	e0bffa17 	ldw	r2,-24(fp)
    5ac4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    5ac8:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
    5acc:	e037883a 	mov	sp,fp
    5ad0:	df000017 	ldw	fp,0(sp)
    5ad4:	dec00104 	addi	sp,sp,4
    5ad8:	f800283a 	ret

00005adc <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    5adc:	defff904 	addi	sp,sp,-28
    5ae0:	df000615 	stw	fp,24(sp)
    5ae4:	df000604 	addi	fp,sp,24
    5ae8:	e13ffe15 	stw	r4,-8(fp)
    5aec:	e17fff15 	stw	r5,-4(fp)
    5af0:	e0bfff17 	ldw	r2,-4(fp)
    5af4:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    5af8:	0005303a 	rdctl	r2,status
    5afc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    5b00:	e0fffb17 	ldw	r3,-20(fp)
    5b04:	00bfff84 	movi	r2,-2
    5b08:	1884703a 	and	r2,r3,r2
    5b0c:	1001703a 	wrctl	status,r2
  
  return context;
    5b10:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    5b14:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
    5b18:	e0fffc17 	ldw	r3,-16(fp)
    5b1c:	00800044 	movi	r2,1
    5b20:	10c4983a 	sll	r2,r2,r3
    5b24:	0084303a 	nor	r2,zero,r2
    5b28:	1007883a 	mov	r3,r2
    5b2c:	00800074 	movhi	r2,1
    5b30:	10a40504 	addi	r2,r2,-28652
    5b34:	10800017 	ldw	r2,0(r2)
    5b38:	1886703a 	and	r3,r3,r2
    5b3c:	00800074 	movhi	r2,1
    5b40:	10a40504 	addi	r2,r2,-28652
    5b44:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    5b48:	00800074 	movhi	r2,1
    5b4c:	10a40504 	addi	r2,r2,-28652
    5b50:	10800017 	ldw	r2,0(r2)
    5b54:	100170fa 	wrctl	ienable,r2
    5b58:	e0bffd17 	ldw	r2,-12(fp)
    5b5c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    5b60:	e0bffa17 	ldw	r2,-24(fp)
    5b64:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    5b68:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
    5b6c:	e037883a 	mov	sp,fp
    5b70:	df000017 	ldw	fp,0(sp)
    5b74:	dec00104 	addi	sp,sp,4
    5b78:	f800283a 	ret

00005b7c <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    5b7c:	defffc04 	addi	sp,sp,-16
    5b80:	df000315 	stw	fp,12(sp)
    5b84:	df000304 	addi	fp,sp,12
    5b88:	e13ffe15 	stw	r4,-8(fp)
    5b8c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    5b90:	000530fa 	rdctl	r2,ienable
    5b94:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
    5b98:	e0ffff17 	ldw	r3,-4(fp)
    5b9c:	00800044 	movi	r2,1
    5ba0:	10c4983a 	sll	r2,r2,r3
    5ba4:	1007883a 	mov	r3,r2
    5ba8:	e0bffd17 	ldw	r2,-12(fp)
    5bac:	1884703a 	and	r2,r3,r2
    5bb0:	1004c03a 	cmpne	r2,r2,zero
}
    5bb4:	e037883a 	mov	sp,fp
    5bb8:	df000017 	ldw	fp,0(sp)
    5bbc:	dec00104 	addi	sp,sp,4
    5bc0:	f800283a 	ret

00005bc4 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    5bc4:	defff404 	addi	sp,sp,-48
    5bc8:	dfc00b15 	stw	ra,44(sp)
    5bcc:	df000a15 	stw	fp,40(sp)
    5bd0:	df000a04 	addi	fp,sp,40
    5bd4:	e13ffb15 	stw	r4,-20(fp)
    5bd8:	e17ffc15 	stw	r5,-16(fp)
    5bdc:	e1bffd15 	stw	r6,-12(fp)
    5be0:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
    5be4:	00bffa84 	movi	r2,-22
    5be8:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    5bec:	e0bffc17 	ldw	r2,-16(fp)
    5bf0:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    5bf4:	e0bff917 	ldw	r2,-28(fp)
    5bf8:	10800808 	cmpgei	r2,r2,32
    5bfc:	1000291e 	bne	r2,zero,5ca4 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    5c00:	0005303a 	rdctl	r2,status
    5c04:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    5c08:	e0fff717 	ldw	r3,-36(fp)
    5c0c:	00bfff84 	movi	r2,-2
    5c10:	1884703a 	and	r2,r3,r2
    5c14:	1001703a 	wrctl	status,r2
  
  return context;
    5c18:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    5c1c:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
    5c20:	e0bff917 	ldw	r2,-28(fp)
    5c24:	00c00074 	movhi	r3,1
    5c28:	18e40e04 	addi	r3,r3,-28616
    5c2c:	100490fa 	slli	r2,r2,3
    5c30:	10c7883a 	add	r3,r2,r3
    5c34:	e0bffd17 	ldw	r2,-12(fp)
    5c38:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
    5c3c:	e0bff917 	ldw	r2,-28(fp)
    5c40:	00c00074 	movhi	r3,1
    5c44:	18e40e04 	addi	r3,r3,-28616
    5c48:	100490fa 	slli	r2,r2,3
    5c4c:	10c5883a 	add	r2,r2,r3
    5c50:	10c00104 	addi	r3,r2,4
    5c54:	e0bffe17 	ldw	r2,-8(fp)
    5c58:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    5c5c:	e0bffd17 	ldw	r2,-12(fp)
    5c60:	1005003a 	cmpeq	r2,r2,zero
    5c64:	1000051e 	bne	r2,zero,5c7c <alt_iic_isr_register+0xb8>
    5c68:	e17ff917 	ldw	r5,-28(fp)
    5c6c:	e13ffb17 	ldw	r4,-20(fp)
    5c70:	0005a400 	call	5a40 <alt_ic_irq_enable>
    5c74:	e0bfff15 	stw	r2,-4(fp)
    5c78:	00000406 	br	5c8c <alt_iic_isr_register+0xc8>
    5c7c:	e17ff917 	ldw	r5,-28(fp)
    5c80:	e13ffb17 	ldw	r4,-20(fp)
    5c84:	0005adc0 	call	5adc <alt_ic_irq_disable>
    5c88:	e0bfff15 	stw	r2,-4(fp)
    5c8c:	e0bfff17 	ldw	r2,-4(fp)
    5c90:	e0bffa15 	stw	r2,-24(fp)
    5c94:	e0bff817 	ldw	r2,-32(fp)
    5c98:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    5c9c:	e0bff617 	ldw	r2,-40(fp)
    5ca0:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
    5ca4:	e0bffa17 	ldw	r2,-24(fp)
}
    5ca8:	e037883a 	mov	sp,fp
    5cac:	dfc00117 	ldw	ra,4(sp)
    5cb0:	df000017 	ldw	fp,0(sp)
    5cb4:	dec00204 	addi	sp,sp,8
    5cb8:	f800283a 	ret

00005cbc <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    5cbc:	defff904 	addi	sp,sp,-28
    5cc0:	dfc00615 	stw	ra,24(sp)
    5cc4:	df000515 	stw	fp,20(sp)
    5cc8:	df000504 	addi	fp,sp,20
    5ccc:	e13ffc15 	stw	r4,-16(fp)
    5cd0:	e17ffd15 	stw	r5,-12(fp)
    5cd4:	e1bffe15 	stw	r6,-8(fp)
    5cd8:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    5cdc:	e13ffd17 	ldw	r4,-12(fp)
    5ce0:	e17ffe17 	ldw	r5,-8(fp)
    5ce4:	e1bfff17 	ldw	r6,-4(fp)
    5ce8:	0005ed40 	call	5ed4 <open>
    5cec:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    5cf0:	e0bffb17 	ldw	r2,-20(fp)
    5cf4:	1004803a 	cmplt	r2,r2,zero
    5cf8:	10001c1e 	bne	r2,zero,5d6c <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
    5cfc:	e0bffb17 	ldw	r2,-20(fp)
    5d00:	00c00074 	movhi	r3,1
    5d04:	18e28204 	addi	r3,r3,-30200
    5d08:	10800324 	muli	r2,r2,12
    5d0c:	10c5883a 	add	r2,r2,r3
    5d10:	10c00017 	ldw	r3,0(r2)
    5d14:	e0bffc17 	ldw	r2,-16(fp)
    5d18:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    5d1c:	e0bffb17 	ldw	r2,-20(fp)
    5d20:	00c00074 	movhi	r3,1
    5d24:	18e28204 	addi	r3,r3,-30200
    5d28:	10800324 	muli	r2,r2,12
    5d2c:	10c5883a 	add	r2,r2,r3
    5d30:	10800104 	addi	r2,r2,4
    5d34:	10c00017 	ldw	r3,0(r2)
    5d38:	e0bffc17 	ldw	r2,-16(fp)
    5d3c:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    5d40:	e0bffb17 	ldw	r2,-20(fp)
    5d44:	00c00074 	movhi	r3,1
    5d48:	18e28204 	addi	r3,r3,-30200
    5d4c:	10800324 	muli	r2,r2,12
    5d50:	10c5883a 	add	r2,r2,r3
    5d54:	10800204 	addi	r2,r2,8
    5d58:	10c00017 	ldw	r3,0(r2)
    5d5c:	e0bffc17 	ldw	r2,-16(fp)
    5d60:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    5d64:	e13ffb17 	ldw	r4,-20(fp)
    5d68:	00060bc0 	call	60bc <alt_release_fd>
  }
} 
    5d6c:	e037883a 	mov	sp,fp
    5d70:	dfc00117 	ldw	ra,4(sp)
    5d74:	df000017 	ldw	fp,0(sp)
    5d78:	dec00204 	addi	sp,sp,8
    5d7c:	f800283a 	ret

00005d80 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    5d80:	defffb04 	addi	sp,sp,-20
    5d84:	dfc00415 	stw	ra,16(sp)
    5d88:	df000315 	stw	fp,12(sp)
    5d8c:	df000304 	addi	fp,sp,12
    5d90:	e13ffd15 	stw	r4,-12(fp)
    5d94:	e17ffe15 	stw	r5,-8(fp)
    5d98:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    5d9c:	01000074 	movhi	r4,1
    5da0:	21228504 	addi	r4,r4,-30188
    5da4:	e17ffd17 	ldw	r5,-12(fp)
    5da8:	01800044 	movi	r6,1
    5dac:	01c07fc4 	movi	r7,511
    5db0:	0005cbc0 	call	5cbc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    5db4:	01000074 	movhi	r4,1
    5db8:	21228204 	addi	r4,r4,-30200
    5dbc:	e17ffe17 	ldw	r5,-8(fp)
    5dc0:	000d883a 	mov	r6,zero
    5dc4:	01c07fc4 	movi	r7,511
    5dc8:	0005cbc0 	call	5cbc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    5dcc:	01000074 	movhi	r4,1
    5dd0:	21228804 	addi	r4,r4,-30176
    5dd4:	e17fff17 	ldw	r5,-4(fp)
    5dd8:	01800044 	movi	r6,1
    5ddc:	01c07fc4 	movi	r7,511
    5de0:	0005cbc0 	call	5cbc <alt_open_fd>
}  
    5de4:	e037883a 	mov	sp,fp
    5de8:	dfc00117 	ldw	ra,4(sp)
    5dec:	df000017 	ldw	fp,0(sp)
    5df0:	dec00204 	addi	sp,sp,8
    5df4:	f800283a 	ret

00005df8 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    5df8:	defffc04 	addi	sp,sp,-16
    5dfc:	df000315 	stw	fp,12(sp)
    5e00:	df000304 	addi	fp,sp,12
    5e04:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    5e08:	e0bffe17 	ldw	r2,-8(fp)
    5e0c:	10800217 	ldw	r2,8(r2)
    5e10:	10d00034 	orhi	r3,r2,16384
    5e14:	e0bffe17 	ldw	r2,-8(fp)
    5e18:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    5e1c:	e03ffd15 	stw	zero,-12(fp)
    5e20:	00002006 	br	5ea4 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    5e24:	e0bffd17 	ldw	r2,-12(fp)
    5e28:	00c00074 	movhi	r3,1
    5e2c:	18e28204 	addi	r3,r3,-30200
    5e30:	10800324 	muli	r2,r2,12
    5e34:	10c5883a 	add	r2,r2,r3
    5e38:	10c00017 	ldw	r3,0(r2)
    5e3c:	e0bffe17 	ldw	r2,-8(fp)
    5e40:	10800017 	ldw	r2,0(r2)
    5e44:	1880141e 	bne	r3,r2,5e98 <alt_file_locked+0xa0>
    5e48:	e0bffd17 	ldw	r2,-12(fp)
    5e4c:	00c00074 	movhi	r3,1
    5e50:	18e28204 	addi	r3,r3,-30200
    5e54:	10800324 	muli	r2,r2,12
    5e58:	10c5883a 	add	r2,r2,r3
    5e5c:	10800204 	addi	r2,r2,8
    5e60:	10800017 	ldw	r2,0(r2)
    5e64:	1004403a 	cmpge	r2,r2,zero
    5e68:	10000b1e 	bne	r2,zero,5e98 <alt_file_locked+0xa0>
    5e6c:	e0bffd17 	ldw	r2,-12(fp)
    5e70:	10800324 	muli	r2,r2,12
    5e74:	1007883a 	mov	r3,r2
    5e78:	00800074 	movhi	r2,1
    5e7c:	10a28204 	addi	r2,r2,-30200
    5e80:	1887883a 	add	r3,r3,r2
    5e84:	e0bffe17 	ldw	r2,-8(fp)
    5e88:	18800326 	beq	r3,r2,5e98 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    5e8c:	00bffcc4 	movi	r2,-13
    5e90:	e0bfff15 	stw	r2,-4(fp)
    5e94:	00000a06 	br	5ec0 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    5e98:	e0bffd17 	ldw	r2,-12(fp)
    5e9c:	10800044 	addi	r2,r2,1
    5ea0:	e0bffd15 	stw	r2,-12(fp)
    5ea4:	00800074 	movhi	r2,1
    5ea8:	10a3f704 	addi	r2,r2,-28708
    5eac:	10800017 	ldw	r2,0(r2)
    5eb0:	1007883a 	mov	r3,r2
    5eb4:	e0bffd17 	ldw	r2,-12(fp)
    5eb8:	18bfda2e 	bgeu	r3,r2,5e24 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    5ebc:	e03fff15 	stw	zero,-4(fp)
    5ec0:	e0bfff17 	ldw	r2,-4(fp)
}
    5ec4:	e037883a 	mov	sp,fp
    5ec8:	df000017 	ldw	fp,0(sp)
    5ecc:	dec00104 	addi	sp,sp,4
    5ed0:	f800283a 	ret

00005ed4 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    5ed4:	defff404 	addi	sp,sp,-48
    5ed8:	dfc00b15 	stw	ra,44(sp)
    5edc:	df000a15 	stw	fp,40(sp)
    5ee0:	df000a04 	addi	fp,sp,40
    5ee4:	e13ffb15 	stw	r4,-20(fp)
    5ee8:	e17ffc15 	stw	r5,-16(fp)
    5eec:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    5ef0:	00bfffc4 	movi	r2,-1
    5ef4:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
    5ef8:	00bffb44 	movi	r2,-19
    5efc:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
    5f00:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    5f04:	e13ffb17 	ldw	r4,-20(fp)
    5f08:	01400074 	movhi	r5,1
    5f0c:	2963f504 	addi	r5,r5,-28716
    5f10:	0006dd80 	call	6dd8 <alt_find_dev>
    5f14:	e0bffa15 	stw	r2,-24(fp)
    5f18:	e0bffa17 	ldw	r2,-24(fp)
    5f1c:	1004c03a 	cmpne	r2,r2,zero
    5f20:	1000051e 	bne	r2,zero,5f38 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    5f24:	e13ffb17 	ldw	r4,-20(fp)
    5f28:	0006e6c0 	call	6e6c <alt_find_file>
    5f2c:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
    5f30:	00800044 	movi	r2,1
    5f34:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    5f38:	e0bffa17 	ldw	r2,-24(fp)
    5f3c:	1005003a 	cmpeq	r2,r2,zero
    5f40:	1000301e 	bne	r2,zero,6004 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
    5f44:	e13ffa17 	ldw	r4,-24(fp)
    5f48:	0006f8c0 	call	6f8c <alt_get_fd>
    5f4c:	e0bff815 	stw	r2,-32(fp)
    5f50:	e0bff817 	ldw	r2,-32(fp)
    5f54:	1004403a 	cmpge	r2,r2,zero
    5f58:	1000031e 	bne	r2,zero,5f68 <open+0x94>
    {
      status = index;
    5f5c:	e0bff817 	ldw	r2,-32(fp)
    5f60:	e0bff715 	stw	r2,-36(fp)
    5f64:	00002906 	br	600c <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
    5f68:	e0bff817 	ldw	r2,-32(fp)
    5f6c:	10800324 	muli	r2,r2,12
    5f70:	1007883a 	mov	r3,r2
    5f74:	00800074 	movhi	r2,1
    5f78:	10a28204 	addi	r2,r2,-30200
    5f7c:	1885883a 	add	r2,r3,r2
    5f80:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    5f84:	e0fffc17 	ldw	r3,-16(fp)
    5f88:	00900034 	movhi	r2,16384
    5f8c:	10bfffc4 	addi	r2,r2,-1
    5f90:	1886703a 	and	r3,r3,r2
    5f94:	e0bff917 	ldw	r2,-28(fp)
    5f98:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    5f9c:	e0bff617 	ldw	r2,-40(fp)
    5fa0:	1004c03a 	cmpne	r2,r2,zero
    5fa4:	1000061e 	bne	r2,zero,5fc0 <open+0xec>
    5fa8:	e13ff917 	ldw	r4,-28(fp)
    5fac:	0005df80 	call	5df8 <alt_file_locked>
    5fb0:	e0bff715 	stw	r2,-36(fp)
    5fb4:	e0bff717 	ldw	r2,-36(fp)
    5fb8:	1004803a 	cmplt	r2,r2,zero
    5fbc:	1000131e 	bne	r2,zero,600c <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    5fc0:	e0bffa17 	ldw	r2,-24(fp)
    5fc4:	10800317 	ldw	r2,12(r2)
    5fc8:	1005003a 	cmpeq	r2,r2,zero
    5fcc:	1000091e 	bne	r2,zero,5ff4 <open+0x120>
    5fd0:	e0bffa17 	ldw	r2,-24(fp)
    5fd4:	10800317 	ldw	r2,12(r2)
    5fd8:	e13ff917 	ldw	r4,-28(fp)
    5fdc:	e17ffb17 	ldw	r5,-20(fp)
    5fe0:	e1bffc17 	ldw	r6,-16(fp)
    5fe4:	e1fffd17 	ldw	r7,-12(fp)
    5fe8:	103ee83a 	callr	r2
    5fec:	e0bfff15 	stw	r2,-4(fp)
    5ff0:	00000106 	br	5ff8 <open+0x124>
    5ff4:	e03fff15 	stw	zero,-4(fp)
    5ff8:	e0bfff17 	ldw	r2,-4(fp)
    5ffc:	e0bff715 	stw	r2,-36(fp)
    6000:	00000206 	br	600c <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
    6004:	00bffb44 	movi	r2,-19
    6008:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    600c:	e0bff717 	ldw	r2,-36(fp)
    6010:	1004403a 	cmpge	r2,r2,zero
    6014:	1000091e 	bne	r2,zero,603c <open+0x168>
  {
    alt_release_fd (index);  
    6018:	e13ff817 	ldw	r4,-32(fp)
    601c:	00060bc0 	call	60bc <alt_release_fd>
    ALT_ERRNO = -status;
    6020:	000605c0 	call	605c <alt_get_errno>
    6024:	e0fff717 	ldw	r3,-36(fp)
    6028:	00c7c83a 	sub	r3,zero,r3
    602c:	10c00015 	stw	r3,0(r2)
    return -1;
    6030:	00bfffc4 	movi	r2,-1
    6034:	e0bffe15 	stw	r2,-8(fp)
    6038:	00000206 	br	6044 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
    603c:	e0bff817 	ldw	r2,-32(fp)
    6040:	e0bffe15 	stw	r2,-8(fp)
    6044:	e0bffe17 	ldw	r2,-8(fp)
}
    6048:	e037883a 	mov	sp,fp
    604c:	dfc00117 	ldw	ra,4(sp)
    6050:	df000017 	ldw	fp,0(sp)
    6054:	dec00204 	addi	sp,sp,8
    6058:	f800283a 	ret

0000605c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    605c:	defffd04 	addi	sp,sp,-12
    6060:	dfc00215 	stw	ra,8(sp)
    6064:	df000115 	stw	fp,4(sp)
    6068:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    606c:	00800074 	movhi	r2,1
    6070:	10a3f804 	addi	r2,r2,-28704
    6074:	10800017 	ldw	r2,0(r2)
    6078:	1005003a 	cmpeq	r2,r2,zero
    607c:	1000061e 	bne	r2,zero,6098 <alt_get_errno+0x3c>
    6080:	00800074 	movhi	r2,1
    6084:	10a3f804 	addi	r2,r2,-28704
    6088:	10800017 	ldw	r2,0(r2)
    608c:	103ee83a 	callr	r2
    6090:	e0bfff15 	stw	r2,-4(fp)
    6094:	00000306 	br	60a4 <alt_get_errno+0x48>
    6098:	00800074 	movhi	r2,1
    609c:	10a40804 	addi	r2,r2,-28640
    60a0:	e0bfff15 	stw	r2,-4(fp)
    60a4:	e0bfff17 	ldw	r2,-4(fp)
}
    60a8:	e037883a 	mov	sp,fp
    60ac:	dfc00117 	ldw	ra,4(sp)
    60b0:	df000017 	ldw	fp,0(sp)
    60b4:	dec00204 	addi	sp,sp,8
    60b8:	f800283a 	ret

000060bc <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    60bc:	defffe04 	addi	sp,sp,-8
    60c0:	df000115 	stw	fp,4(sp)
    60c4:	df000104 	addi	fp,sp,4
    60c8:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    60cc:	e0bfff17 	ldw	r2,-4(fp)
    60d0:	108000d0 	cmplti	r2,r2,3
    60d4:	10000d1e 	bne	r2,zero,610c <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    60d8:	e0bfff17 	ldw	r2,-4(fp)
    60dc:	00c00074 	movhi	r3,1
    60e0:	18e28204 	addi	r3,r3,-30200
    60e4:	10800324 	muli	r2,r2,12
    60e8:	10c5883a 	add	r2,r2,r3
    60ec:	10800204 	addi	r2,r2,8
    60f0:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    60f4:	e0bfff17 	ldw	r2,-4(fp)
    60f8:	00c00074 	movhi	r3,1
    60fc:	18e28204 	addi	r3,r3,-30200
    6100:	10800324 	muli	r2,r2,12
    6104:	10c5883a 	add	r2,r2,r3
    6108:	10000015 	stw	zero,0(r2)
  }
}
    610c:	e037883a 	mov	sp,fp
    6110:	df000017 	ldw	fp,0(sp)
    6114:	dec00104 	addi	sp,sp,4
    6118:	f800283a 	ret

0000611c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    611c:	defffa04 	addi	sp,sp,-24
    6120:	df000515 	stw	fp,20(sp)
    6124:	df000504 	addi	fp,sp,20
    6128:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    612c:	0005303a 	rdctl	r2,status
    6130:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    6134:	e0fffd17 	ldw	r3,-12(fp)
    6138:	00bfff84 	movi	r2,-2
    613c:	1884703a 	and	r2,r3,r2
    6140:	1001703a 	wrctl	status,r2
  
  return context;
    6144:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    6148:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
    614c:	e0bfff17 	ldw	r2,-4(fp)
    6150:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    6154:	e0bffc17 	ldw	r2,-16(fp)
    6158:	10c00017 	ldw	r3,0(r2)
    615c:	e0bffc17 	ldw	r2,-16(fp)
    6160:	10800117 	ldw	r2,4(r2)
    6164:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
    6168:	e0bffc17 	ldw	r2,-16(fp)
    616c:	10c00117 	ldw	r3,4(r2)
    6170:	e0bffc17 	ldw	r2,-16(fp)
    6174:	10800017 	ldw	r2,0(r2)
    6178:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    617c:	e0fffc17 	ldw	r3,-16(fp)
    6180:	e0bffc17 	ldw	r2,-16(fp)
    6184:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
    6188:	e0fffc17 	ldw	r3,-16(fp)
    618c:	e0bffc17 	ldw	r2,-16(fp)
    6190:	18800015 	stw	r2,0(r3)
    6194:	e0bffe17 	ldw	r2,-8(fp)
    6198:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    619c:	e0bffb17 	ldw	r2,-20(fp)
    61a0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    61a4:	e037883a 	mov	sp,fp
    61a8:	df000017 	ldw	fp,0(sp)
    61ac:	dec00104 	addi	sp,sp,4
    61b0:	f800283a 	ret

000061b4 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    61b4:	defffb04 	addi	sp,sp,-20
    61b8:	dfc00415 	stw	ra,16(sp)
    61bc:	df000315 	stw	fp,12(sp)
    61c0:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    61c4:	d0a01a17 	ldw	r2,-32664(gp)
    61c8:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    61cc:	d0a02517 	ldw	r2,-32620(gp)
    61d0:	10800044 	addi	r2,r2,1
    61d4:	d0a02515 	stw	r2,-32620(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    61d8:	00003106 	br	62a0 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
    61dc:	e0bffe17 	ldw	r2,-8(fp)
    61e0:	10800017 	ldw	r2,0(r2)
    61e4:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    61e8:	e0bffe17 	ldw	r2,-8(fp)
    61ec:	10800403 	ldbu	r2,16(r2)
    61f0:	10803fcc 	andi	r2,r2,255
    61f4:	1005003a 	cmpeq	r2,r2,zero
    61f8:	1000051e 	bne	r2,zero,6210 <alt_tick+0x5c>
    61fc:	d0a02517 	ldw	r2,-32620(gp)
    6200:	1004c03a 	cmpne	r2,r2,zero
    6204:	1000021e 	bne	r2,zero,6210 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
    6208:	e0bffe17 	ldw	r2,-8(fp)
    620c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    6210:	e0bffe17 	ldw	r2,-8(fp)
    6214:	10c00217 	ldw	r3,8(r2)
    6218:	d0a02517 	ldw	r2,-32620(gp)
    621c:	10c01e36 	bltu	r2,r3,6298 <alt_tick+0xe4>
    6220:	e0bffe17 	ldw	r2,-8(fp)
    6224:	10800403 	ldbu	r2,16(r2)
    6228:	10803fcc 	andi	r2,r2,255
    622c:	1004c03a 	cmpne	r2,r2,zero
    6230:	1000191e 	bne	r2,zero,6298 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
    6234:	e0bffe17 	ldw	r2,-8(fp)
    6238:	10c00317 	ldw	r3,12(r2)
    623c:	e0bffe17 	ldw	r2,-8(fp)
    6240:	11000517 	ldw	r4,20(r2)
    6244:	183ee83a 	callr	r3
    6248:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    624c:	e0bffd17 	ldw	r2,-12(fp)
    6250:	1004c03a 	cmpne	r2,r2,zero
    6254:	1000031e 	bne	r2,zero,6264 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
    6258:	e13ffe17 	ldw	r4,-8(fp)
    625c:	000611c0 	call	611c <alt_alarm_stop>
    6260:	00000d06 	br	6298 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
    6264:	e0bffe17 	ldw	r2,-8(fp)
    6268:	10c00217 	ldw	r3,8(r2)
    626c:	e0bffd17 	ldw	r2,-12(fp)
    6270:	1887883a 	add	r3,r3,r2
    6274:	e0bffe17 	ldw	r2,-8(fp)
    6278:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    627c:	e0bffe17 	ldw	r2,-8(fp)
    6280:	10c00217 	ldw	r3,8(r2)
    6284:	d0a02517 	ldw	r2,-32620(gp)
    6288:	1880032e 	bgeu	r3,r2,6298 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
    628c:	e0fffe17 	ldw	r3,-8(fp)
    6290:	00800044 	movi	r2,1
    6294:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
    6298:	e0bfff17 	ldw	r2,-4(fp)
    629c:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    62a0:	d0e01a04 	addi	r3,gp,-32664
    62a4:	e0bffe17 	ldw	r2,-8(fp)
    62a8:	10ffcc1e 	bne	r2,r3,61dc <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
    62ac:	e037883a 	mov	sp,fp
    62b0:	dfc00117 	ldw	ra,4(sp)
    62b4:	df000017 	ldw	fp,0(sp)
    62b8:	dec00204 	addi	sp,sp,8
    62bc:	f800283a 	ret

000062c0 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    62c0:	deffff04 	addi	sp,sp,-4
    62c4:	df000015 	stw	fp,0(sp)
    62c8:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    62cc:	000170fa 	wrctl	ienable,zero
}
    62d0:	e037883a 	mov	sp,fp
    62d4:	df000017 	ldw	fp,0(sp)
    62d8:	dec00104 	addi	sp,sp,4
    62dc:	f800283a 	ret

000062e0 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
    62e0:	defff704 	addi	sp,sp,-36
    62e4:	dfc00815 	stw	ra,32(sp)
    62e8:	df000715 	stw	fp,28(sp)
    62ec:	df000704 	addi	fp,sp,28
    62f0:	e13ffc15 	stw	r4,-16(fp)
    62f4:	e17ffd15 	stw	r5,-12(fp)
    62f8:	e1bffe15 	stw	r6,-8(fp)
    62fc:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
    6300:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    6304:	e0bffc17 	ldw	r2,-16(fp)
    6308:	e0bffa15 	stw	r2,-24(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
    630c:	e1bfff17 	ldw	r6,-4(fp)
    6310:	00800034 	movhi	r2,0
    6314:	1099a104 	addi	r2,r2,26244
    6318:	d8800015 	stw	r2,0(sp)
    631c:	e13ffa17 	ldw	r4,-24(fp)
    6320:	e17ffe17 	ldw	r5,-8(fp)
    6324:	e1c00217 	ldw	r7,8(fp)
    6328:	00018940 	call	1894 <alt_flash_program_block>
    632c:	e0bffb15 	stw	r2,-20(fp)
                                    alt_write_word_amd);
  return ret_code;
    6330:	e0bffb17 	ldw	r2,-20(fp)
}
    6334:	e037883a 	mov	sp,fp
    6338:	dfc00117 	ldw	ra,4(sp)
    633c:	df000017 	ldw	fp,0(sp)
    6340:	dec00204 	addi	sp,sp,8
    6344:	f800283a 	ret

00006348 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
    6348:	defff804 	addi	sp,sp,-32
    634c:	dfc00715 	stw	ra,28(sp)
    6350:	df000615 	stw	fp,24(sp)
    6354:	df000604 	addi	fp,sp,24
    6358:	e13ffe15 	stw	r4,-8(fp)
    635c:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
    6360:	e03ffc15 	stw	zero,-16(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    6364:	e0bffe17 	ldw	r2,-8(fp)
    6368:	e0bffa15 	stw	r2,-24(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
    636c:	e0bffa17 	ldw	r2,-24(fp)
    6370:	10c03317 	ldw	r3,204(r2)
    6374:	e0bffa17 	ldw	r2,-24(fp)
    6378:	11000a17 	ldw	r4,40(r2)
    637c:	01415544 	movi	r5,1365
    6380:	01802a84 	movi	r6,170
    6384:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
    6388:	e0bffa17 	ldw	r2,-24(fp)
    638c:	10c03317 	ldw	r3,204(r2)
    6390:	e0bffa17 	ldw	r2,-24(fp)
    6394:	11000a17 	ldw	r4,40(r2)
    6398:	0140aa84 	movi	r5,682
    639c:	01801544 	movi	r6,85
    63a0:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
    63a4:	e0bffa17 	ldw	r2,-24(fp)
    63a8:	10c03317 	ldw	r3,204(r2)
    63ac:	e0bffa17 	ldw	r2,-24(fp)
    63b0:	11000a17 	ldw	r4,40(r2)
    63b4:	01415544 	movi	r5,1365
    63b8:	01802004 	movi	r6,128
    63bc:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
    63c0:	e0bffa17 	ldw	r2,-24(fp)
    63c4:	10c03317 	ldw	r3,204(r2)
    63c8:	e0bffa17 	ldw	r2,-24(fp)
    63cc:	11000a17 	ldw	r4,40(r2)
    63d0:	01415544 	movi	r5,1365
    63d4:	01802a84 	movi	r6,170
    63d8:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
    63dc:	e0bffa17 	ldw	r2,-24(fp)
    63e0:	10c03317 	ldw	r3,204(r2)
    63e4:	e0bffa17 	ldw	r2,-24(fp)
    63e8:	11000a17 	ldw	r4,40(r2)
    63ec:	0140aa84 	movi	r5,682
    63f0:	01801544 	movi	r6,85
    63f4:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
    63f8:	e0bffa17 	ldw	r2,-24(fp)
    63fc:	11803517 	ldw	r6,212(r2)
    6400:	e0bffa17 	ldw	r2,-24(fp)
    6404:	10800a17 	ldw	r2,40(r2)
    6408:	1007883a 	mov	r3,r2
    640c:	e0bfff17 	ldw	r2,-4(fp)
    6410:	1889883a 	add	r4,r3,r2
    6414:	01400c04 	movi	r5,48
    6418:	303ee83a 	callr	r6

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
    641c:	0109c404 	movi	r4,10000
    6420:	00011740 	call	1174 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
    6424:	00800c84 	movi	r2,50
    6428:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
    642c:	e0bffa17 	ldw	r2,-24(fp)
    6430:	10800a17 	ldw	r2,40(r2)
    6434:	1007883a 	mov	r3,r2
    6438:	e0bfff17 	ldw	r2,-4(fp)
    643c:	1885883a 	add	r2,r3,r2
    6440:	10800023 	ldbuio	r2,0(r2)
    6444:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
    6448:	0100fa04 	movi	r4,1000
    644c:	00011740 	call	1174 <usleep>
    timeout--;
    6450:	e0bffb17 	ldw	r2,-20(fp)
    6454:	10bfffc4 	addi	r2,r2,-1
    6458:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
    645c:	e0bffd03 	ldbu	r2,-12(fp)
    6460:	10803fcc 	andi	r2,r2,255
    6464:	1080020c 	andi	r2,r2,8
    6468:	1004c03a 	cmpne	r2,r2,zero
    646c:	1000031e 	bne	r2,zero,647c <alt_erase_block_amd+0x134>
    6470:	e0bffb17 	ldw	r2,-20(fp)
    6474:	10800048 	cmpgei	r2,r2,1
    6478:	103fec1e 	bne	r2,zero,642c <alt_erase_block_amd+0xe4>


  timeout = flash->erase_timeout;
    647c:	e0bffa17 	ldw	r2,-24(fp)
    6480:	10803117 	ldw	r2,196(r2)
    6484:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
    6488:	00001706 	br	64e8 <alt_erase_block_amd+0x1a0>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
    648c:	e0bffa17 	ldw	r2,-24(fp)
    6490:	10800a17 	ldw	r2,40(r2)
    6494:	1007883a 	mov	r3,r2
    6498:	e0bfff17 	ldw	r2,-4(fp)
    649c:	1885883a 	add	r2,r3,r2
    64a0:	10800023 	ldbuio	r2,0(r2)
    64a4:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
    64a8:	e0bffd03 	ldbu	r2,-12(fp)
    64ac:	10803fcc 	andi	r2,r2,255
    64b0:	1080201c 	xori	r2,r2,128
    64b4:	10bfe004 	addi	r2,r2,-128
    64b8:	1004803a 	cmplt	r2,r2,zero
    64bc:	10000d1e 	bne	r2,zero,64f4 <alt_erase_block_amd+0x1ac>
    64c0:	e0bffd03 	ldbu	r2,-12(fp)
    64c4:	10803fcc 	andi	r2,r2,255
    64c8:	1080080c 	andi	r2,r2,32
    64cc:	1004c03a 	cmpne	r2,r2,zero
    64d0:	1000081e 	bne	r2,zero,64f4 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
    64d4:	0100fa04 	movi	r4,1000
    64d8:	00011740 	call	1174 <usleep>
    timeout -= 1000;
    64dc:	e0bffb17 	ldw	r2,-20(fp)
    64e0:	10bf0604 	addi	r2,r2,-1000
    64e4:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
    64e8:	e0bffb17 	ldw	r2,-20(fp)
    64ec:	10800048 	cmpgei	r2,r2,1
    64f0:	103fe61e 	bne	r2,zero,648c <alt_erase_block_amd+0x144>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
    64f4:	e0bffb17 	ldw	r2,-20(fp)
    64f8:	10800048 	cmpgei	r2,r2,1
    64fc:	1000031e 	bne	r2,zero,650c <alt_erase_block_amd+0x1c4>
  {
    ret_code = -ETIMEDOUT;
    6500:	00bfe304 	movi	r2,-116
    6504:	e0bffc15 	stw	r2,-16(fp)
    6508:	00000f06 	br	6548 <alt_erase_block_amd+0x200>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
    650c:	e0bffa17 	ldw	r2,-24(fp)
    6510:	10800a17 	ldw	r2,40(r2)
    6514:	1007883a 	mov	r3,r2
    6518:	e0bfff17 	ldw	r2,-4(fp)
    651c:	1885883a 	add	r2,r3,r2
    6520:	10800023 	ldbuio	r2,0(r2)
    6524:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
    6528:	e0bffd03 	ldbu	r2,-12(fp)
    652c:	10803fcc 	andi	r2,r2,255
    6530:	1080201c 	xori	r2,r2,128
    6534:	10bfe004 	addi	r2,r2,-128
    6538:	1004803a 	cmplt	r2,r2,zero
    653c:	1000021e 	bne	r2,zero,6548 <alt_erase_block_amd+0x200>
    {
      ret_code = -EIO;
    6540:	00bffec4 	movi	r2,-5
    6544:	e0bffc15 	stw	r2,-16(fp)
    }
  }    
  
  return ret_code;
    6548:	e0bffc17 	ldw	r2,-16(fp)
}
    654c:	e037883a 	mov	sp,fp
    6550:	dfc00117 	ldw	ra,4(sp)
    6554:	df000017 	ldw	fp,0(sp)
    6558:	dec00204 	addi	sp,sp,8
    655c:	f800283a 	ret

00006560 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
    6560:	defff804 	addi	sp,sp,-32
    6564:	dfc00715 	stw	ra,28(sp)
    6568:	df000615 	stw	fp,24(sp)
    656c:	df000604 	addi	fp,sp,24
    6570:	e13ffd15 	stw	r4,-12(fp)
    6574:	e17ffe15 	stw	r5,-8(fp)
    6578:	e1bfff05 	stb	r6,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
    657c:	e0bffd17 	ldw	r2,-12(fp)
    6580:	10803017 	ldw	r2,192(r2)
    6584:	10801924 	muli	r2,r2,100
    6588:	e0bffb15 	stw	r2,-20(fp)
  int ret_code = 0;
    658c:	e03ffa15 	stw	zero,-24(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
    6590:	e0bffd17 	ldw	r2,-12(fp)
    6594:	10800a17 	ldw	r2,40(r2)
    6598:	1007883a 	mov	r3,r2
    659c:	e0bffe17 	ldw	r2,-8(fp)
    65a0:	1885883a 	add	r2,r3,r2
    65a4:	10800023 	ldbuio	r2,0(r2)
    65a8:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
    65ac:	00001706 	br	660c <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
    65b0:	e0bffc03 	ldbu	r2,-16(fp)
    65b4:	10803fcc 	andi	r2,r2,255
    65b8:	10c0200c 	andi	r3,r2,128
    65bc:	e0bfff03 	ldbu	r2,-4(fp)
    65c0:	1080200c 	andi	r2,r2,128
    65c4:	18801426 	beq	r3,r2,6618 <alt_wait_for_command_to_complete_amd+0xb8>
    65c8:	e0bffc03 	ldbu	r2,-16(fp)
    65cc:	10803fcc 	andi	r2,r2,255
    65d0:	1080080c 	andi	r2,r2,32
    65d4:	1004c03a 	cmpne	r2,r2,zero
    65d8:	10000f1e 	bne	r2,zero,6618 <alt_wait_for_command_to_complete_amd+0xb8>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
    65dc:	01000044 	movi	r4,1
    65e0:	00011740 	call	1174 <usleep>
    timeout--;
    65e4:	e0bffb17 	ldw	r2,-20(fp)
    65e8:	10bfffc4 	addi	r2,r2,-1
    65ec:	e0bffb15 	stw	r2,-20(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
    65f0:	e0bffd17 	ldw	r2,-12(fp)
    65f4:	10800a17 	ldw	r2,40(r2)
    65f8:	1007883a 	mov	r3,r2
    65fc:	e0bffe17 	ldw	r2,-8(fp)
    6600:	1885883a 	add	r2,r3,r2
    6604:	10800023 	ldbuio	r2,0(r2)
    6608:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
    660c:	e0bffb17 	ldw	r2,-20(fp)
    6610:	10800048 	cmpgei	r2,r2,1
    6614:	103fe61e 	bne	r2,zero,65b0 <alt_wait_for_command_to_complete_amd+0x50>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
    6618:	e0bffb17 	ldw	r2,-20(fp)
    661c:	1004c03a 	cmpne	r2,r2,zero
    6620:	1000031e 	bne	r2,zero,6630 <alt_wait_for_command_to_complete_amd+0xd0>
  {
    ret_code = -ETIMEDOUT;
    6624:	00bfe304 	movi	r2,-116
    6628:	e0bffa15 	stw	r2,-24(fp)
    662c:	00000f06 	br	666c <alt_wait_for_command_to_complete_amd+0x10c>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
    6630:	e0bffd17 	ldw	r2,-12(fp)
    6634:	10800a17 	ldw	r2,40(r2)
    6638:	1007883a 	mov	r3,r2
    663c:	e0bffe17 	ldw	r2,-8(fp)
    6640:	1885883a 	add	r2,r3,r2
    6644:	10800023 	ldbuio	r2,0(r2)
    6648:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
    664c:	e0bffc03 	ldbu	r2,-16(fp)
    6650:	10803fcc 	andi	r2,r2,255
    6654:	10c0200c 	andi	r3,r2,128
    6658:	e0bfff03 	ldbu	r2,-4(fp)
    665c:	1080200c 	andi	r2,r2,128
    6660:	18800226 	beq	r3,r2,666c <alt_wait_for_command_to_complete_amd+0x10c>
    {
      ret_code = -EIO;
    6664:	00bffec4 	movi	r2,-5
    6668:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  return ret_code;
    666c:	e0bffa17 	ldw	r2,-24(fp)
}
    6670:	e037883a 	mov	sp,fp
    6674:	dfc00117 	ldw	ra,4(sp)
    6678:	df000017 	ldw	fp,0(sp)
    667c:	dec00204 	addi	sp,sp,8
    6680:	f800283a 	ret

00006684 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
    6684:	defff904 	addi	sp,sp,-28
    6688:	dfc00615 	stw	ra,24(sp)
    668c:	df000515 	stw	fp,20(sp)
    6690:	df000504 	addi	fp,sp,20
    6694:	e13ffd15 	stw	r4,-12(fp)
    6698:	e17ffe15 	stw	r5,-8(fp)
    669c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    66a0:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
    66a4:	e0bffd17 	ldw	r2,-12(fp)
    66a8:	10c03317 	ldw	r3,204(r2)
    66ac:	e0bffd17 	ldw	r2,-12(fp)
    66b0:	11000a17 	ldw	r4,40(r2)
    66b4:	01415544 	movi	r5,1365
    66b8:	01802a84 	movi	r6,170
    66bc:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
    66c0:	e0bffd17 	ldw	r2,-12(fp)
    66c4:	10c03317 	ldw	r3,204(r2)
    66c8:	e0bffd17 	ldw	r2,-12(fp)
    66cc:	11000a17 	ldw	r4,40(r2)
    66d0:	0140aa84 	movi	r5,682
    66d4:	01801544 	movi	r6,85
    66d8:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
    66dc:	e0bffd17 	ldw	r2,-12(fp)
    66e0:	10c03317 	ldw	r3,204(r2)
    66e4:	e0bffd17 	ldw	r2,-12(fp)
    66e8:	11000a17 	ldw	r4,40(r2)
    66ec:	01415544 	movi	r5,1365
    66f0:	01802804 	movi	r6,160
    66f4:	183ee83a 	callr	r3
  
  value = *src_addr;
    66f8:	e0bfff17 	ldw	r2,-4(fp)
    66fc:	10800003 	ldbu	r2,0(r2)
    6700:	e0bffb05 	stb	r2,-20(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
    6704:	e13ffd17 	ldw	r4,-12(fp)
    6708:	e17ffe17 	ldw	r5,-8(fp)
    670c:	e1bfff17 	ldw	r6,-4(fp)
    6710:	00017300 	call	1730 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
    6714:	e1bffb03 	ldbu	r6,-20(fp)
    6718:	e13ffd17 	ldw	r4,-12(fp)
    671c:	e17ffe17 	ldw	r5,-8(fp)
    6720:	00065600 	call	6560 <alt_wait_for_command_to_complete_amd>
    6724:	e0bffc15 	stw	r2,-16(fp)
                                                  offset,
                                                  value);
  return ret_code;
    6728:	e0bffc17 	ldw	r2,-16(fp)
  
}
    672c:	e037883a 	mov	sp,fp
    6730:	dfc00117 	ldw	ra,4(sp)
    6734:	df000017 	ldw	fp,0(sp)
    6738:	dec00204 	addi	sp,sp,8
    673c:	f800283a 	ret

00006740 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
    6740:	defff704 	addi	sp,sp,-36
    6744:	dfc00815 	stw	ra,32(sp)
    6748:	df000715 	stw	fp,28(sp)
    674c:	df000704 	addi	fp,sp,28
    6750:	e13ffc15 	stw	r4,-16(fp)
    6754:	e17ffd15 	stw	r5,-12(fp)
    6758:	e1bffe15 	stw	r6,-8(fp)
    675c:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
    6760:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    6764:	e0bffc17 	ldw	r2,-16(fp)
    6768:	e0bffa15 	stw	r2,-24(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
    676c:	e13ffa17 	ldw	r4,-24(fp)
    6770:	e17ffd17 	ldw	r5,-12(fp)
    6774:	00069380 	call	6938 <alt_unlock_block_intel>
    6778:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
    677c:	e0bffb17 	ldw	r2,-20(fp)
    6780:	1004c03a 	cmpne	r2,r2,zero
    6784:	1000091e 	bne	r2,zero,67ac <alt_program_intel+0x6c>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
    6788:	e1bfff17 	ldw	r6,-4(fp)
    678c:	00800034 	movhi	r2,0
    6790:	109ab104 	addi	r2,r2,27332
    6794:	d8800015 	stw	r2,0(sp)
    6798:	e13ffa17 	ldw	r4,-24(fp)
    679c:	e17ffe17 	ldw	r5,-8(fp)
    67a0:	e1c00217 	ldw	r7,8(fp)
    67a4:	00018940 	call	1894 <alt_flash_program_block>
    67a8:	e0bffb15 	stw	r2,-20(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
    67ac:	e0bffb17 	ldw	r2,-20(fp)
}
    67b0:	e037883a 	mov	sp,fp
    67b4:	dfc00117 	ldw	ra,4(sp)
    67b8:	df000017 	ldw	fp,0(sp)
    67bc:	dec00204 	addi	sp,sp,8
    67c0:	f800283a 	ret

000067c4 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
    67c4:	defff804 	addi	sp,sp,-32
    67c8:	dfc00715 	stw	ra,28(sp)
    67cc:	df000615 	stw	fp,24(sp)
    67d0:	df000604 	addi	fp,sp,24
    67d4:	e13ffe15 	stw	r4,-8(fp)
    67d8:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
    67dc:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    67e0:	e0bffe17 	ldw	r2,-8(fp)
    67e4:	e0bffb15 	stw	r2,-20(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
    67e8:	e0bffb17 	ldw	r2,-20(fp)
    67ec:	10803117 	ldw	r2,196(r2)
    67f0:	e0bffa15 	stw	r2,-24(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
    67f4:	e13ffb17 	ldw	r4,-20(fp)
    67f8:	e17fff17 	ldw	r5,-4(fp)
    67fc:	00069380 	call	6938 <alt_unlock_block_intel>
    6800:	e0bffc15 	stw	r2,-16(fp)

  if (!ret_code)
    6804:	e0bffc17 	ldw	r2,-16(fp)
    6808:	1004c03a 	cmpne	r2,r2,zero
    680c:	1000441e 	bne	r2,zero,6920 <alt_erase_block_intel+0x15c>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
    6810:	e0bffb17 	ldw	r2,-20(fp)
    6814:	11803517 	ldw	r6,212(r2)
    6818:	e0bffb17 	ldw	r2,-20(fp)
    681c:	10800a17 	ldw	r2,40(r2)
    6820:	1007883a 	mov	r3,r2
    6824:	e0bfff17 	ldw	r2,-4(fp)
    6828:	1889883a 	add	r4,r3,r2
    682c:	01400804 	movi	r5,32
    6830:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
    6834:	e0bffb17 	ldw	r2,-20(fp)
    6838:	11803517 	ldw	r6,212(r2)
    683c:	e0bffb17 	ldw	r2,-20(fp)
    6840:	10800a17 	ldw	r2,40(r2)
    6844:	1007883a 	mov	r3,r2
    6848:	e0bfff17 	ldw	r2,-4(fp)
    684c:	1889883a 	add	r4,r3,r2
    6850:	01403404 	movi	r5,208
    6854:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
    6858:	e0bffb17 	ldw	r2,-20(fp)
    685c:	10800a17 	ldw	r2,40(r2)
    6860:	1007883a 	mov	r3,r2
    6864:	e0bfff17 	ldw	r2,-4(fp)
    6868:	1885883a 	add	r2,r3,r2
    686c:	10800023 	ldbuio	r2,0(r2)
    6870:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
    6874:	e0bffd03 	ldbu	r2,-12(fp)
    6878:	10803fcc 	andi	r2,r2,255
    687c:	1080201c 	xori	r2,r2,128
    6880:	10bfe004 	addi	r2,r2,-128
    6884:	1004803a 	cmplt	r2,r2,zero
    6888:	1000081e 	bne	r2,zero,68ac <alt_erase_block_intel+0xe8>
      {
        break;
      }
      usleep(1000);
    688c:	0100fa04 	movi	r4,1000
    6890:	00011740 	call	1174 <usleep>
      timeout -= 1000;
    6894:	e0bffa17 	ldw	r2,-24(fp)
    6898:	10bf0604 	addi	r2,r2,-1000
    689c:	e0bffa15 	stw	r2,-24(fp)
    }while(timeout > 0);
    68a0:	e0bffa17 	ldw	r2,-24(fp)
    68a4:	10800048 	cmpgei	r2,r2,1
    68a8:	103feb1e 	bne	r2,zero,6858 <alt_erase_block_intel+0x94>
    
    if (timeout <= 0)
    68ac:	e0bffa17 	ldw	r2,-24(fp)
    68b0:	10800048 	cmpgei	r2,r2,1
    68b4:	1000031e 	bne	r2,zero,68c4 <alt_erase_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
    68b8:	00bfe304 	movi	r2,-116
    68bc:	e0bffc15 	stw	r2,-16(fp)
    68c0:	00000e06 	br	68fc <alt_erase_block_intel+0x138>
    }
    else if (status & 0x7f)
    68c4:	e0bffd03 	ldbu	r2,-12(fp)
    68c8:	10803fcc 	andi	r2,r2,255
    68cc:	10801fcc 	andi	r2,r2,127
    68d0:	1005003a 	cmpeq	r2,r2,zero
    68d4:	1000091e 	bne	r2,zero,68fc <alt_erase_block_intel+0x138>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
    68d8:	00bffec4 	movi	r2,-5
    68dc:	e0bffc15 	stw	r2,-16(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
    68e0:	e0bffb17 	ldw	r2,-20(fp)
    68e4:	10800a17 	ldw	r2,40(r2)
    68e8:	1007883a 	mov	r3,r2
    68ec:	e0bfff17 	ldw	r2,-4(fp)
    68f0:	1885883a 	add	r2,r3,r2
    68f4:	10800023 	ldbuio	r2,0(r2)
    68f8:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
    68fc:	e0bffb17 	ldw	r2,-20(fp)
    6900:	11803517 	ldw	r6,212(r2)
    6904:	e0bffb17 	ldw	r2,-20(fp)
    6908:	10800a17 	ldw	r2,40(r2)
    690c:	1007883a 	mov	r3,r2
    6910:	e0bfff17 	ldw	r2,-4(fp)
    6914:	1889883a 	add	r4,r3,r2
    6918:	01403fc4 	movi	r5,255
    691c:	303ee83a 	callr	r6
  }
  
  return ret_code;
    6920:	e0bffc17 	ldw	r2,-16(fp)
}
    6924:	e037883a 	mov	sp,fp
    6928:	dfc00117 	ldw	ra,4(sp)
    692c:	df000017 	ldw	fp,0(sp)
    6930:	dec00204 	addi	sp,sp,8
    6934:	f800283a 	ret

00006938 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
    6938:	defff904 	addi	sp,sp,-28
    693c:	dfc00615 	stw	ra,24(sp)
    6940:	df000515 	stw	fp,20(sp)
    6944:	df000504 	addi	fp,sp,20
    6948:	e13ffe15 	stw	r4,-8(fp)
    694c:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
    6950:	e03ffc15 	stw	zero,-16(fp)
  int timeout = flash->write_timeout * 100;
    6954:	e0bffe17 	ldw	r2,-8(fp)
    6958:	10803017 	ldw	r2,192(r2)
    695c:	10801924 	muli	r2,r2,100
    6960:	e0bffb15 	stw	r2,-20(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
    6964:	e0bffe17 	ldw	r2,-8(fp)
    6968:	11803517 	ldw	r6,212(r2)
    696c:	e0bffe17 	ldw	r2,-8(fp)
    6970:	10800a17 	ldw	r2,40(r2)
    6974:	1007883a 	mov	r3,r2
    6978:	e0bfff17 	ldw	r2,-4(fp)
    697c:	1889883a 	add	r4,r3,r2
    6980:	01402404 	movi	r5,144
    6984:	303ee83a 	callr	r6
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
    6988:	e0bffe17 	ldw	r2,-8(fp)
    698c:	10800a17 	ldw	r2,40(r2)
    6990:	1007883a 	mov	r3,r2
    6994:	e0bfff17 	ldw	r2,-4(fp)
    6998:	1885883a 	add	r2,r3,r2
    699c:	10800104 	addi	r2,r2,4
    69a0:	10800023 	ldbuio	r2,0(r2)
    69a4:	e0bffd45 	stb	r2,-11(fp)
  if (locked & 0x1)
    69a8:	e0bffd43 	ldbu	r2,-11(fp)
    69ac:	1080004c 	andi	r2,r2,1
    69b0:	10803fcc 	andi	r2,r2,255
    69b4:	1005003a 	cmpeq	r2,r2,zero
    69b8:	1000331e 	bne	r2,zero,6a88 <alt_unlock_block_intel+0x150>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
    69bc:	e0bffe17 	ldw	r2,-8(fp)
    69c0:	11803517 	ldw	r6,212(r2)
    69c4:	e0bffe17 	ldw	r2,-8(fp)
    69c8:	10800a17 	ldw	r2,40(r2)
    69cc:	1007883a 	mov	r3,r2
    69d0:	e0bfff17 	ldw	r2,-4(fp)
    69d4:	1889883a 	add	r4,r3,r2
    69d8:	01401804 	movi	r5,96
    69dc:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
    69e0:	e0bffe17 	ldw	r2,-8(fp)
    69e4:	11803517 	ldw	r6,212(r2)
    69e8:	e0bffe17 	ldw	r2,-8(fp)
    69ec:	10800a17 	ldw	r2,40(r2)
    69f0:	1007883a 	mov	r3,r2
    69f4:	e0bfff17 	ldw	r2,-4(fp)
    69f8:	1889883a 	add	r4,r3,r2
    69fc:	01403404 	movi	r5,208
    6a00:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
    6a04:	e0bffe17 	ldw	r2,-8(fp)
    6a08:	10800a17 	ldw	r2,40(r2)
    6a0c:	1007883a 	mov	r3,r2
    6a10:	e0bfff17 	ldw	r2,-4(fp)
    6a14:	1885883a 	add	r2,r3,r2
    6a18:	10800023 	ldbuio	r2,0(r2)
    6a1c:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
    6a20:	e0bffd03 	ldbu	r2,-12(fp)
    6a24:	10803fcc 	andi	r2,r2,255
    6a28:	1080201c 	xori	r2,r2,128
    6a2c:	10bfe004 	addi	r2,r2,-128
    6a30:	1004803a 	cmplt	r2,r2,zero
    6a34:	1000081e 	bne	r2,zero,6a58 <alt_unlock_block_intel+0x120>
      {
        break;
      }
      timeout--;
    6a38:	e0bffb17 	ldw	r2,-20(fp)
    6a3c:	10bfffc4 	addi	r2,r2,-1
    6a40:	e0bffb15 	stw	r2,-20(fp)
      usleep(1);
    6a44:	01000044 	movi	r4,1
    6a48:	00011740 	call	1174 <usleep>
    }while(timeout > 0);
    6a4c:	e0bffb17 	ldw	r2,-20(fp)
    6a50:	10800048 	cmpgei	r2,r2,1
    6a54:	103feb1e 	bne	r2,zero,6a04 <alt_unlock_block_intel+0xcc>

    if (timeout == 0)
    6a58:	e0bffb17 	ldw	r2,-20(fp)
    6a5c:	1004c03a 	cmpne	r2,r2,zero
    6a60:	1000031e 	bne	r2,zero,6a70 <alt_unlock_block_intel+0x138>
    {
      ret_code = -ETIMEDOUT;
    6a64:	00bfe304 	movi	r2,-116
    6a68:	e0bffc15 	stw	r2,-16(fp)
    6a6c:	00000606 	br	6a88 <alt_unlock_block_intel+0x150>
    }
    else if (status & 0x7f)
    6a70:	e0bffd03 	ldbu	r2,-12(fp)
    6a74:	10801fcc 	andi	r2,r2,127
    6a78:	1005003a 	cmpeq	r2,r2,zero
    6a7c:	1000021e 	bne	r2,zero,6a88 <alt_unlock_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
    6a80:	00bffec4 	movi	r2,-5
    6a84:	e0bffc15 	stw	r2,-16(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
    6a88:	e0bffe17 	ldw	r2,-8(fp)
    6a8c:	11803517 	ldw	r6,212(r2)
    6a90:	e0bffe17 	ldw	r2,-8(fp)
    6a94:	10800a17 	ldw	r2,40(r2)
    6a98:	1007883a 	mov	r3,r2
    6a9c:	e0bfff17 	ldw	r2,-4(fp)
    6aa0:	1889883a 	add	r4,r3,r2
    6aa4:	01403fc4 	movi	r5,255
    6aa8:	303ee83a 	callr	r6

  return ret_code;
    6aac:	e0bffc17 	ldw	r2,-16(fp)
}
    6ab0:	e037883a 	mov	sp,fp
    6ab4:	dfc00117 	ldw	ra,4(sp)
    6ab8:	df000017 	ldw	fp,0(sp)
    6abc:	dec00204 	addi	sp,sp,8
    6ac0:	f800283a 	ret

00006ac4 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
    6ac4:	defff904 	addi	sp,sp,-28
    6ac8:	dfc00615 	stw	ra,24(sp)
    6acc:	df000515 	stw	fp,20(sp)
    6ad0:	df000504 	addi	fp,sp,20
    6ad4:	e13ffd15 	stw	r4,-12(fp)
    6ad8:	e17ffe15 	stw	r5,-8(fp)
    6adc:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    6ae0:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
    6ae4:	e0bffd17 	ldw	r2,-12(fp)
    6ae8:	11803517 	ldw	r6,212(r2)
    6aec:	e0bffd17 	ldw	r2,-12(fp)
    6af0:	10800a17 	ldw	r2,40(r2)
    6af4:	1007883a 	mov	r3,r2
    6af8:	e0bffe17 	ldw	r2,-8(fp)
    6afc:	1889883a 	add	r4,r3,r2
    6b00:	01401004 	movi	r5,64
    6b04:	303ee83a 	callr	r6
  alt_write_value_to_flash(flash, offset, src_addr);
    6b08:	e13ffd17 	ldw	r4,-12(fp)
    6b0c:	e17ffe17 	ldw	r5,-8(fp)
    6b10:	e1bfff17 	ldw	r6,-4(fp)
    6b14:	00017300 	call	1730 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
    6b18:	e0bffd17 	ldw	r2,-12(fp)
    6b1c:	10800a17 	ldw	r2,40(r2)
    6b20:	1007883a 	mov	r3,r2
    6b24:	e0bffe17 	ldw	r2,-8(fp)
    6b28:	1885883a 	add	r2,r3,r2
    6b2c:	10800023 	ldbuio	r2,0(r2)
    6b30:	e0bffb05 	stb	r2,-20(fp)
  }while(!(status & 0x80));
    6b34:	e0bffb03 	ldbu	r2,-20(fp)
    6b38:	10803fcc 	andi	r2,r2,255
    6b3c:	1080201c 	xori	r2,r2,128
    6b40:	10bfe004 	addi	r2,r2,-128
    6b44:	1004403a 	cmpge	r2,r2,zero
    6b48:	103ff31e 	bne	r2,zero,6b18 <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
    6b4c:	e0bffb03 	ldbu	r2,-20(fp)
    6b50:	10801fcc 	andi	r2,r2,127
    6b54:	1005003a 	cmpeq	r2,r2,zero
    6b58:	1000021e 	bne	r2,zero,6b64 <alt_write_word_intel+0xa0>
  {
    ret_code = -EIO;
    6b5c:	00bffec4 	movi	r2,-5
    6b60:	e0bffc15 	stw	r2,-16(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
    6b64:	e0bffd17 	ldw	r2,-12(fp)
    6b68:	11803517 	ldw	r6,212(r2)
    6b6c:	e0bffd17 	ldw	r2,-12(fp)
    6b70:	10800a17 	ldw	r2,40(r2)
    6b74:	1007883a 	mov	r3,r2
    6b78:	e0bffe17 	ldw	r2,-8(fp)
    6b7c:	1889883a 	add	r4,r3,r2
    6b80:	01403fc4 	movi	r5,255
    6b84:	303ee83a 	callr	r6
  
  return ret_code;
    6b88:	e0bffc17 	ldw	r2,-16(fp)
}
    6b8c:	e037883a 	mov	sp,fp
    6b90:	dfc00117 	ldw	ra,4(sp)
    6b94:	df000017 	ldw	fp,0(sp)
    6b98:	dec00204 	addi	sp,sp,8
    6b9c:	f800283a 	ret

00006ba0 <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
    6ba0:	defff404 	addi	sp,sp,-48
    6ba4:	df000b15 	stw	fp,44(sp)
    6ba8:	df000b04 	addi	fp,sp,44
    6bac:	e13ffc15 	stw	r4,-16(fp)
    6bb0:	e17ffd15 	stw	r5,-12(fp)
    6bb4:	e1bffe15 	stw	r6,-8(fp)
    6bb8:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
    6bbc:	e0fffe17 	ldw	r3,-8(fp)
    6bc0:	e0bfff17 	ldw	r2,-4(fp)
    6bc4:	10c5883a 	add	r2,r2,r3
    6bc8:	e0bffb15 	stw	r2,-20(fp)
  alt_u8 * read_end = read_data + read_length;
    6bcc:	e0c00117 	ldw	r3,4(fp)
    6bd0:	e0800217 	ldw	r2,8(fp)
    6bd4:	10c5883a 	add	r2,r2,r3
    6bd8:	e0bffa15 	stw	r2,-24(fp)

  alt_u32 write_zeros = read_length;
    6bdc:	e0800117 	ldw	r2,4(fp)
    6be0:	e0bff915 	stw	r2,-28(fp)
  alt_u32 read_ignore = write_length;
    6be4:	e0bffe17 	ldw	r2,-8(fp)
    6be8:	e0bff815 	stw	r2,-32(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
    6bec:	00800044 	movi	r2,1
    6bf0:	e0bff615 	stw	r2,-40(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
    6bf4:	e0bffc17 	ldw	r2,-16(fp)
    6bf8:	11000504 	addi	r4,r2,20
    6bfc:	e0fffd17 	ldw	r3,-12(fp)
    6c00:	00800044 	movi	r2,1
    6c04:	10c6983a 	sll	r3,r2,r3
    6c08:	2005883a 	mov	r2,r4
    6c0c:	10c00035 	stwio	r3,0(r2)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
    6c10:	e0800317 	ldw	r2,12(fp)
    6c14:	1080008c 	andi	r2,r2,2
    6c18:	1004c03a 	cmpne	r2,r2,zero
    6c1c:	1000051e 	bne	r2,zero,6c34 <alt_avalon_spi_command+0x94>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
    6c20:	e0bffc17 	ldw	r2,-16(fp)
    6c24:	10800304 	addi	r2,r2,12
    6c28:	1007883a 	mov	r3,r2
    6c2c:	00810004 	movi	r2,1024
    6c30:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
    6c34:	e0bffc17 	ldw	r2,-16(fp)
    6c38:	10800037 	ldwio	r2,0(r2)
    6c3c:	00000006 	br	6c40 <alt_avalon_spi_command+0xa0>
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    6c40:	e0bffc17 	ldw	r2,-16(fp)
    6c44:	10800204 	addi	r2,r2,8
    6c48:	10800037 	ldwio	r2,0(r2)
    6c4c:	e0bff715 	stw	r2,-36(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
    6c50:	e0bff717 	ldw	r2,-36(fp)
    6c54:	1080100c 	andi	r2,r2,64
    6c58:	1005003a 	cmpeq	r2,r2,zero
    6c5c:	1000031e 	bne	r2,zero,6c6c <alt_avalon_spi_command+0xcc>
    6c60:	e0bff617 	ldw	r2,-40(fp)
    6c64:	1004c03a 	cmpne	r2,r2,zero
    6c68:	1000041e 	bne	r2,zero,6c7c <alt_avalon_spi_command+0xdc>
    6c6c:	e0bff717 	ldw	r2,-36(fp)
    6c70:	1080200c 	andi	r2,r2,128
    6c74:	1005003a 	cmpeq	r2,r2,zero
    6c78:	103ff11e 	bne	r2,zero,6c40 <alt_avalon_spi_command+0xa0>

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
    6c7c:	e0bff717 	ldw	r2,-36(fp)
    6c80:	1080100c 	andi	r2,r2,64
    6c84:	1005003a 	cmpeq	r2,r2,zero
    6c88:	1000201e 	bne	r2,zero,6d0c <alt_avalon_spi_command+0x16c>
    6c8c:	e0bff617 	ldw	r2,-40(fp)
    6c90:	10800050 	cmplti	r2,r2,1
    6c94:	10001d1e 	bne	r2,zero,6d0c <alt_avalon_spi_command+0x16c>
    {
      credits--;
    6c98:	e0bff617 	ldw	r2,-40(fp)
    6c9c:	10bfffc4 	addi	r2,r2,-1
    6ca0:	e0bff615 	stw	r2,-40(fp)

      if (write_data < write_end)
    6ca4:	e0ffff17 	ldw	r3,-4(fp)
    6ca8:	e0bffb17 	ldw	r2,-20(fp)
    6cac:	18800b2e 	bgeu	r3,r2,6cdc <alt_avalon_spi_command+0x13c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
    6cb0:	e0bffc17 	ldw	r2,-16(fp)
    6cb4:	11000104 	addi	r4,r2,4
    6cb8:	e0bfff17 	ldw	r2,-4(fp)
    6cbc:	10800003 	ldbu	r2,0(r2)
    6cc0:	10c03fcc 	andi	r3,r2,255
    6cc4:	e0bfff17 	ldw	r2,-4(fp)
    6cc8:	10800044 	addi	r2,r2,1
    6ccc:	e0bfff15 	stw	r2,-4(fp)
    6cd0:	2005883a 	mov	r2,r4
    6cd4:	10c00035 	stwio	r3,0(r2)
    6cd8:	00000c06 	br	6d0c <alt_avalon_spi_command+0x16c>
      else if (write_zeros > 0)
    6cdc:	e0bff917 	ldw	r2,-28(fp)
    6ce0:	1005003a 	cmpeq	r2,r2,zero
    6ce4:	1000071e 	bne	r2,zero,6d04 <alt_avalon_spi_command+0x164>
      {
        write_zeros--;
    6ce8:	e0bff917 	ldw	r2,-28(fp)
    6cec:	10bfffc4 	addi	r2,r2,-1
    6cf0:	e0bff915 	stw	r2,-28(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
    6cf4:	e0bffc17 	ldw	r2,-16(fp)
    6cf8:	10800104 	addi	r2,r2,4
    6cfc:	10000035 	stwio	zero,0(r2)
    6d00:	00000206 	br	6d0c <alt_avalon_spi_command+0x16c>
      }
      else
        credits = -1024;
    6d04:	00bf0004 	movi	r2,-1024
    6d08:	e0bff615 	stw	r2,-40(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
    6d0c:	e0bff717 	ldw	r2,-36(fp)
    6d10:	1080200c 	andi	r2,r2,128
    6d14:	1005003a 	cmpeq	r2,r2,zero
    6d18:	103fc91e 	bne	r2,zero,6c40 <alt_avalon_spi_command+0xa0>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
    6d1c:	e0bffc17 	ldw	r2,-16(fp)
    6d20:	10800037 	ldwio	r2,0(r2)
    6d24:	e0bff515 	stw	r2,-44(fp)

      if (read_ignore > 0)
    6d28:	e0bff817 	ldw	r2,-32(fp)
    6d2c:	1005003a 	cmpeq	r2,r2,zero
    6d30:	1000041e 	bne	r2,zero,6d44 <alt_avalon_spi_command+0x1a4>
        read_ignore--;
    6d34:	e0bff817 	ldw	r2,-32(fp)
    6d38:	10bfffc4 	addi	r2,r2,-1
    6d3c:	e0bff815 	stw	r2,-32(fp)
    6d40:	00000706 	br	6d60 <alt_avalon_spi_command+0x1c0>
      else
        *read_data++ = (alt_u8)rxdata;
    6d44:	e0bff517 	ldw	r2,-44(fp)
    6d48:	1007883a 	mov	r3,r2
    6d4c:	e0800217 	ldw	r2,8(fp)
    6d50:	10c00005 	stb	r3,0(r2)
    6d54:	e0800217 	ldw	r2,8(fp)
    6d58:	10800044 	addi	r2,r2,1
    6d5c:	e0800215 	stw	r2,8(fp)
      credits++;
    6d60:	e0bff617 	ldw	r2,-40(fp)
    6d64:	10800044 	addi	r2,r2,1
    6d68:	e0bff615 	stw	r2,-40(fp)

      if (read_ignore == 0 && read_data == read_end)
    6d6c:	e0bff817 	ldw	r2,-32(fp)
    6d70:	1004c03a 	cmpne	r2,r2,zero
    6d74:	103fb21e 	bne	r2,zero,6c40 <alt_avalon_spi_command+0xa0>
    6d78:	e0c00217 	ldw	r3,8(fp)
    6d7c:	e0bffa17 	ldw	r2,-24(fp)
    6d80:	18800126 	beq	r3,r2,6d88 <alt_avalon_spi_command+0x1e8>
        break;
    }
    
  }
    6d84:	003fae06 	br	6c40 <alt_avalon_spi_command+0xa0>

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    6d88:	e0bffc17 	ldw	r2,-16(fp)
    6d8c:	10800204 	addi	r2,r2,8
    6d90:	10800037 	ldwio	r2,0(r2)
    6d94:	e0bff715 	stw	r2,-36(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
    6d98:	e0bff717 	ldw	r2,-36(fp)
    6d9c:	1080080c 	andi	r2,r2,32
    6da0:	1005003a 	cmpeq	r2,r2,zero
    6da4:	103ff81e 	bne	r2,zero,6d88 <alt_avalon_spi_command+0x1e8>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
    6da8:	e0800317 	ldw	r2,12(fp)
    6dac:	1080004c 	andi	r2,r2,1
    6db0:	1004c03a 	cmpne	r2,r2,zero
    6db4:	1000031e 	bne	r2,zero,6dc4 <alt_avalon_spi_command+0x224>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
    6db8:	e0bffc17 	ldw	r2,-16(fp)
    6dbc:	10800304 	addi	r2,r2,12
    6dc0:	10000035 	stwio	zero,0(r2)

  return read_length;
    6dc4:	e0800117 	ldw	r2,4(fp)
}
    6dc8:	e037883a 	mov	sp,fp
    6dcc:	df000017 	ldw	fp,0(sp)
    6dd0:	dec00104 	addi	sp,sp,4
    6dd4:	f800283a 	ret

00006dd8 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    6dd8:	defff904 	addi	sp,sp,-28
    6ddc:	dfc00615 	stw	ra,24(sp)
    6de0:	df000515 	stw	fp,20(sp)
    6de4:	df000504 	addi	fp,sp,20
    6de8:	e13ffd15 	stw	r4,-12(fp)
    6dec:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
    6df0:	e0bffe17 	ldw	r2,-8(fp)
    6df4:	10800017 	ldw	r2,0(r2)
    6df8:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    6dfc:	e13ffd17 	ldw	r4,-12(fp)
    6e00:	00071a40 	call	71a4 <strlen>
    6e04:	10800044 	addi	r2,r2,1
    6e08:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    6e0c:	00000d06 	br	6e44 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    6e10:	e0bffc17 	ldw	r2,-16(fp)
    6e14:	11000217 	ldw	r4,8(r2)
    6e18:	e1bffb17 	ldw	r6,-20(fp)
    6e1c:	e17ffd17 	ldw	r5,-12(fp)
    6e20:	00070900 	call	7090 <memcmp>
    6e24:	1004c03a 	cmpne	r2,r2,zero
    6e28:	1000031e 	bne	r2,zero,6e38 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    6e2c:	e0bffc17 	ldw	r2,-16(fp)
    6e30:	e0bfff15 	stw	r2,-4(fp)
    6e34:	00000706 	br	6e54 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    6e38:	e0bffc17 	ldw	r2,-16(fp)
    6e3c:	10800017 	ldw	r2,0(r2)
    6e40:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    6e44:	e0fffe17 	ldw	r3,-8(fp)
    6e48:	e0bffc17 	ldw	r2,-16(fp)
    6e4c:	10fff01e 	bne	r2,r3,6e10 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    6e50:	e03fff15 	stw	zero,-4(fp)
    6e54:	e0bfff17 	ldw	r2,-4(fp)
}
    6e58:	e037883a 	mov	sp,fp
    6e5c:	dfc00117 	ldw	ra,4(sp)
    6e60:	df000017 	ldw	fp,0(sp)
    6e64:	dec00204 	addi	sp,sp,8
    6e68:	f800283a 	ret

00006e6c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    6e6c:	defffa04 	addi	sp,sp,-24
    6e70:	dfc00515 	stw	ra,20(sp)
    6e74:	df000415 	stw	fp,16(sp)
    6e78:	df000404 	addi	fp,sp,16
    6e7c:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    6e80:	00800074 	movhi	r2,1
    6e84:	10a3f304 	addi	r2,r2,-28724
    6e88:	10800017 	ldw	r2,0(r2)
    6e8c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    6e90:	00003306 	br	6f60 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
    6e94:	e0bffd17 	ldw	r2,-12(fp)
    6e98:	11000217 	ldw	r4,8(r2)
    6e9c:	00071a40 	call	71a4 <strlen>
    6ea0:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
    6ea4:	e0bffd17 	ldw	r2,-12(fp)
    6ea8:	10c00217 	ldw	r3,8(r2)
    6eac:	e0bffc17 	ldw	r2,-16(fp)
    6eb0:	1885883a 	add	r2,r3,r2
    6eb4:	10bfffc4 	addi	r2,r2,-1
    6eb8:	10800003 	ldbu	r2,0(r2)
    6ebc:	10803fcc 	andi	r2,r2,255
    6ec0:	1080201c 	xori	r2,r2,128
    6ec4:	10bfe004 	addi	r2,r2,-128
    6ec8:	10800bd8 	cmpnei	r2,r2,47
    6ecc:	1000031e 	bne	r2,zero,6edc <alt_find_file+0x70>
    {
      len -= 1;
    6ed0:	e0bffc17 	ldw	r2,-16(fp)
    6ed4:	10bfffc4 	addi	r2,r2,-1
    6ed8:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    6edc:	e0bffc17 	ldw	r2,-16(fp)
    6ee0:	1007883a 	mov	r3,r2
    6ee4:	e0bffe17 	ldw	r2,-8(fp)
    6ee8:	1885883a 	add	r2,r3,r2
    6eec:	10800003 	ldbu	r2,0(r2)
    6ef0:	10803fcc 	andi	r2,r2,255
    6ef4:	1080201c 	xori	r2,r2,128
    6ef8:	10bfe004 	addi	r2,r2,-128
    6efc:	10800be0 	cmpeqi	r2,r2,47
    6f00:	10000a1e 	bne	r2,zero,6f2c <alt_find_file+0xc0>
    6f04:	e0bffc17 	ldw	r2,-16(fp)
    6f08:	1007883a 	mov	r3,r2
    6f0c:	e0bffe17 	ldw	r2,-8(fp)
    6f10:	1885883a 	add	r2,r3,r2
    6f14:	10800003 	ldbu	r2,0(r2)
    6f18:	10803fcc 	andi	r2,r2,255
    6f1c:	1080201c 	xori	r2,r2,128
    6f20:	10bfe004 	addi	r2,r2,-128
    6f24:	1004c03a 	cmpne	r2,r2,zero
    6f28:	10000a1e 	bne	r2,zero,6f54 <alt_find_file+0xe8>
    6f2c:	e0bffd17 	ldw	r2,-12(fp)
    6f30:	11000217 	ldw	r4,8(r2)
    6f34:	e1bffc17 	ldw	r6,-16(fp)
    6f38:	e17ffe17 	ldw	r5,-8(fp)
    6f3c:	00070900 	call	7090 <memcmp>
    6f40:	1004c03a 	cmpne	r2,r2,zero
    6f44:	1000031e 	bne	r2,zero,6f54 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    6f48:	e0bffd17 	ldw	r2,-12(fp)
    6f4c:	e0bfff15 	stw	r2,-4(fp)
    6f50:	00000806 	br	6f74 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
    6f54:	e0bffd17 	ldw	r2,-12(fp)
    6f58:	10800017 	ldw	r2,0(r2)
    6f5c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    6f60:	00c00074 	movhi	r3,1
    6f64:	18e3f304 	addi	r3,r3,-28724
    6f68:	e0bffd17 	ldw	r2,-12(fp)
    6f6c:	10ffc91e 	bne	r2,r3,6e94 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    6f70:	e03fff15 	stw	zero,-4(fp)
    6f74:	e0bfff17 	ldw	r2,-4(fp)
}
    6f78:	e037883a 	mov	sp,fp
    6f7c:	dfc00117 	ldw	ra,4(sp)
    6f80:	df000017 	ldw	fp,0(sp)
    6f84:	dec00204 	addi	sp,sp,8
    6f88:	f800283a 	ret

00006f8c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    6f8c:	defffc04 	addi	sp,sp,-16
    6f90:	df000315 	stw	fp,12(sp)
    6f94:	df000304 	addi	fp,sp,12
    6f98:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    6f9c:	00bffa04 	movi	r2,-24
    6fa0:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    6fa4:	e03ffe15 	stw	zero,-8(fp)
    6fa8:	00001e06 	br	7024 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
    6fac:	e0bffe17 	ldw	r2,-8(fp)
    6fb0:	00c00074 	movhi	r3,1
    6fb4:	18e28204 	addi	r3,r3,-30200
    6fb8:	10800324 	muli	r2,r2,12
    6fbc:	10c5883a 	add	r2,r2,r3
    6fc0:	10800017 	ldw	r2,0(r2)
    6fc4:	1004c03a 	cmpne	r2,r2,zero
    6fc8:	1000131e 	bne	r2,zero,7018 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
    6fcc:	e0bffe17 	ldw	r2,-8(fp)
    6fd0:	00c00074 	movhi	r3,1
    6fd4:	18e28204 	addi	r3,r3,-30200
    6fd8:	10800324 	muli	r2,r2,12
    6fdc:	10c7883a 	add	r3,r2,r3
    6fe0:	e0bfff17 	ldw	r2,-4(fp)
    6fe4:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
    6fe8:	00800074 	movhi	r2,1
    6fec:	10a3f704 	addi	r2,r2,-28708
    6ff0:	10c00017 	ldw	r3,0(r2)
    6ff4:	e0bffe17 	ldw	r2,-8(fp)
    6ff8:	1880040e 	bge	r3,r2,700c <alt_get_fd+0x80>
      {
        alt_max_fd = i;
    6ffc:	00c00074 	movhi	r3,1
    7000:	18e3f704 	addi	r3,r3,-28708
    7004:	e0bffe17 	ldw	r2,-8(fp)
    7008:	18800015 	stw	r2,0(r3)
      }
      rc = i;
    700c:	e0bffe17 	ldw	r2,-8(fp)
    7010:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
    7014:	00000606 	br	7030 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    7018:	e0bffe17 	ldw	r2,-8(fp)
    701c:	10800044 	addi	r2,r2,1
    7020:	e0bffe15 	stw	r2,-8(fp)
    7024:	e0bffe17 	ldw	r2,-8(fp)
    7028:	10800810 	cmplti	r2,r2,32
    702c:	103fdf1e 	bne	r2,zero,6fac <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    7030:	e0bffd17 	ldw	r2,-12(fp)
}
    7034:	e037883a 	mov	sp,fp
    7038:	df000017 	ldw	fp,0(sp)
    703c:	dec00104 	addi	sp,sp,4
    7040:	f800283a 	ret

00007044 <atexit>:
    7044:	200b883a 	mov	r5,r4
    7048:	000d883a 	mov	r6,zero
    704c:	0009883a 	mov	r4,zero
    7050:	000f883a 	mov	r7,zero
    7054:	00072181 	jmpi	7218 <__register_exitproc>

00007058 <exit>:
    7058:	defffe04 	addi	sp,sp,-8
    705c:	000b883a 	mov	r5,zero
    7060:	dc000015 	stw	r16,0(sp)
    7064:	dfc00115 	stw	ra,4(sp)
    7068:	2021883a 	mov	r16,r4
    706c:	00073500 	call	7350 <__call_exitprocs>
    7070:	00800074 	movhi	r2,1
    7074:	10a3ff04 	addi	r2,r2,-28676
    7078:	11000017 	ldw	r4,0(r2)
    707c:	20800f17 	ldw	r2,60(r4)
    7080:	10000126 	beq	r2,zero,7088 <exit+0x30>
    7084:	103ee83a 	callr	r2
    7088:	8009883a 	mov	r4,r16
    708c:	000768c0 	call	768c <_exit>

00007090 <memcmp>:
    7090:	00c000c4 	movi	r3,3
    7094:	1980032e 	bgeu	r3,r6,70a4 <memcmp+0x14>
    7098:	2144b03a 	or	r2,r4,r5
    709c:	10c4703a 	and	r2,r2,r3
    70a0:	10000f26 	beq	r2,zero,70e0 <memcmp+0x50>
    70a4:	31ffffc4 	addi	r7,r6,-1
    70a8:	3000061e 	bne	r6,zero,70c4 <memcmp+0x34>
    70ac:	00000a06 	br	70d8 <memcmp+0x48>
    70b0:	39ffffc4 	addi	r7,r7,-1
    70b4:	00bfffc4 	movi	r2,-1
    70b8:	21000044 	addi	r4,r4,1
    70bc:	29400044 	addi	r5,r5,1
    70c0:	38800526 	beq	r7,r2,70d8 <memcmp+0x48>
    70c4:	20c00003 	ldbu	r3,0(r4)
    70c8:	28800003 	ldbu	r2,0(r5)
    70cc:	18bff826 	beq	r3,r2,70b0 <memcmp+0x20>
    70d0:	1885c83a 	sub	r2,r3,r2
    70d4:	f800283a 	ret
    70d8:	0005883a 	mov	r2,zero
    70dc:	f800283a 	ret
    70e0:	180f883a 	mov	r7,r3
    70e4:	20c00017 	ldw	r3,0(r4)
    70e8:	28800017 	ldw	r2,0(r5)
    70ec:	18bfed1e 	bne	r3,r2,70a4 <memcmp+0x14>
    70f0:	31bfff04 	addi	r6,r6,-4
    70f4:	21000104 	addi	r4,r4,4
    70f8:	29400104 	addi	r5,r5,4
    70fc:	39bff936 	bltu	r7,r6,70e4 <memcmp+0x54>
    7100:	003fe806 	br	70a4 <memcmp+0x14>

00007104 <memcpy>:
    7104:	01c003c4 	movi	r7,15
    7108:	2007883a 	mov	r3,r4
    710c:	3980032e 	bgeu	r7,r6,711c <memcpy+0x18>
    7110:	2904b03a 	or	r2,r5,r4
    7114:	108000cc 	andi	r2,r2,3
    7118:	10000926 	beq	r2,zero,7140 <memcpy+0x3c>
    711c:	30000626 	beq	r6,zero,7138 <memcpy+0x34>
    7120:	30cd883a 	add	r6,r6,r3
    7124:	28800003 	ldbu	r2,0(r5)
    7128:	29400044 	addi	r5,r5,1
    712c:	18800005 	stb	r2,0(r3)
    7130:	18c00044 	addi	r3,r3,1
    7134:	30fffb1e 	bne	r6,r3,7124 <memcpy+0x20>
    7138:	2005883a 	mov	r2,r4
    713c:	f800283a 	ret
    7140:	3811883a 	mov	r8,r7
    7144:	200f883a 	mov	r7,r4
    7148:	28c00017 	ldw	r3,0(r5)
    714c:	31bffc04 	addi	r6,r6,-16
    7150:	38c00015 	stw	r3,0(r7)
    7154:	28800117 	ldw	r2,4(r5)
    7158:	38800115 	stw	r2,4(r7)
    715c:	28c00217 	ldw	r3,8(r5)
    7160:	38c00215 	stw	r3,8(r7)
    7164:	28800317 	ldw	r2,12(r5)
    7168:	29400404 	addi	r5,r5,16
    716c:	38800315 	stw	r2,12(r7)
    7170:	39c00404 	addi	r7,r7,16
    7174:	41bff436 	bltu	r8,r6,7148 <memcpy+0x44>
    7178:	008000c4 	movi	r2,3
    717c:	1180072e 	bgeu	r2,r6,719c <memcpy+0x98>
    7180:	1007883a 	mov	r3,r2
    7184:	28800017 	ldw	r2,0(r5)
    7188:	31bfff04 	addi	r6,r6,-4
    718c:	29400104 	addi	r5,r5,4
    7190:	38800015 	stw	r2,0(r7)
    7194:	39c00104 	addi	r7,r7,4
    7198:	19bffa36 	bltu	r3,r6,7184 <memcpy+0x80>
    719c:	3807883a 	mov	r3,r7
    71a0:	003fde06 	br	711c <memcpy+0x18>

000071a4 <strlen>:
    71a4:	208000cc 	andi	r2,r4,3
    71a8:	2011883a 	mov	r8,r4
    71ac:	1000161e 	bne	r2,zero,7208 <strlen+0x64>
    71b0:	20c00017 	ldw	r3,0(r4)
    71b4:	017fbff4 	movhi	r5,65279
    71b8:	297fbfc4 	addi	r5,r5,-257
    71bc:	01e02074 	movhi	r7,32897
    71c0:	39e02004 	addi	r7,r7,-32640
    71c4:	1945883a 	add	r2,r3,r5
    71c8:	11c4703a 	and	r2,r2,r7
    71cc:	00c6303a 	nor	r3,zero,r3
    71d0:	1886703a 	and	r3,r3,r2
    71d4:	18000c1e 	bne	r3,zero,7208 <strlen+0x64>
    71d8:	280d883a 	mov	r6,r5
    71dc:	380b883a 	mov	r5,r7
    71e0:	21000104 	addi	r4,r4,4
    71e4:	20800017 	ldw	r2,0(r4)
    71e8:	1187883a 	add	r3,r2,r6
    71ec:	1946703a 	and	r3,r3,r5
    71f0:	0084303a 	nor	r2,zero,r2
    71f4:	10c4703a 	and	r2,r2,r3
    71f8:	103ff926 	beq	r2,zero,71e0 <strlen+0x3c>
    71fc:	20800007 	ldb	r2,0(r4)
    7200:	10000326 	beq	r2,zero,7210 <strlen+0x6c>
    7204:	21000044 	addi	r4,r4,1
    7208:	20800007 	ldb	r2,0(r4)
    720c:	103ffd1e 	bne	r2,zero,7204 <strlen+0x60>
    7210:	2205c83a 	sub	r2,r4,r8
    7214:	f800283a 	ret

00007218 <__register_exitproc>:
    7218:	defffa04 	addi	sp,sp,-24
    721c:	00800074 	movhi	r2,1
    7220:	10a3ff04 	addi	r2,r2,-28676
    7224:	dc000015 	stw	r16,0(sp)
    7228:	14000017 	ldw	r16,0(r2)
    722c:	dd000415 	stw	r20,16(sp)
    7230:	2829883a 	mov	r20,r5
    7234:	81405217 	ldw	r5,328(r16)
    7238:	dcc00315 	stw	r19,12(sp)
    723c:	dc800215 	stw	r18,8(sp)
    7240:	dc400115 	stw	r17,4(sp)
    7244:	dfc00515 	stw	ra,20(sp)
    7248:	2023883a 	mov	r17,r4
    724c:	3027883a 	mov	r19,r6
    7250:	3825883a 	mov	r18,r7
    7254:	28002526 	beq	r5,zero,72ec <__register_exitproc+0xd4>
    7258:	29000117 	ldw	r4,4(r5)
    725c:	008007c4 	movi	r2,31
    7260:	11002716 	blt	r2,r4,7300 <__register_exitproc+0xe8>
    7264:	8800101e 	bne	r17,zero,72a8 <__register_exitproc+0x90>
    7268:	2105883a 	add	r2,r4,r4
    726c:	1085883a 	add	r2,r2,r2
    7270:	20c00044 	addi	r3,r4,1
    7274:	1145883a 	add	r2,r2,r5
    7278:	0009883a 	mov	r4,zero
    727c:	15000215 	stw	r20,8(r2)
    7280:	28c00115 	stw	r3,4(r5)
    7284:	2005883a 	mov	r2,r4
    7288:	dfc00517 	ldw	ra,20(sp)
    728c:	dd000417 	ldw	r20,16(sp)
    7290:	dcc00317 	ldw	r19,12(sp)
    7294:	dc800217 	ldw	r18,8(sp)
    7298:	dc400117 	ldw	r17,4(sp)
    729c:	dc000017 	ldw	r16,0(sp)
    72a0:	dec00604 	addi	sp,sp,24
    72a4:	f800283a 	ret
    72a8:	29802204 	addi	r6,r5,136
    72ac:	00800044 	movi	r2,1
    72b0:	110e983a 	sll	r7,r2,r4
    72b4:	30c04017 	ldw	r3,256(r6)
    72b8:	2105883a 	add	r2,r4,r4
    72bc:	1085883a 	add	r2,r2,r2
    72c0:	1185883a 	add	r2,r2,r6
    72c4:	19c6b03a 	or	r3,r3,r7
    72c8:	14802015 	stw	r18,128(r2)
    72cc:	14c00015 	stw	r19,0(r2)
    72d0:	00800084 	movi	r2,2
    72d4:	30c04015 	stw	r3,256(r6)
    72d8:	88bfe31e 	bne	r17,r2,7268 <__register_exitproc+0x50>
    72dc:	30804117 	ldw	r2,260(r6)
    72e0:	11c4b03a 	or	r2,r2,r7
    72e4:	30804115 	stw	r2,260(r6)
    72e8:	003fdf06 	br	7268 <__register_exitproc+0x50>
    72ec:	00800074 	movhi	r2,1
    72f0:	10a44e04 	addi	r2,r2,-28360
    72f4:	100b883a 	mov	r5,r2
    72f8:	80805215 	stw	r2,328(r16)
    72fc:	003fd606 	br	7258 <__register_exitproc+0x40>
    7300:	00800034 	movhi	r2,0
    7304:	10800004 	addi	r2,r2,0
    7308:	1000021e 	bne	r2,zero,7314 <__register_exitproc+0xfc>
    730c:	013fffc4 	movi	r4,-1
    7310:	003fdc06 	br	7284 <__register_exitproc+0x6c>
    7314:	01006404 	movi	r4,400
    7318:	103ee83a 	callr	r2
    731c:	1007883a 	mov	r3,r2
    7320:	103ffa26 	beq	r2,zero,730c <__register_exitproc+0xf4>
    7324:	80805217 	ldw	r2,328(r16)
    7328:	180b883a 	mov	r5,r3
    732c:	18000115 	stw	zero,4(r3)
    7330:	18800015 	stw	r2,0(r3)
    7334:	80c05215 	stw	r3,328(r16)
    7338:	18006215 	stw	zero,392(r3)
    733c:	18006315 	stw	zero,396(r3)
    7340:	0009883a 	mov	r4,zero
    7344:	883fc826 	beq	r17,zero,7268 <__register_exitproc+0x50>
    7348:	003fd706 	br	72a8 <__register_exitproc+0x90>

0000734c <register_fini>:
    734c:	f800283a 	ret

00007350 <__call_exitprocs>:
    7350:	00800074 	movhi	r2,1
    7354:	10a3ff04 	addi	r2,r2,-28676
    7358:	10800017 	ldw	r2,0(r2)
    735c:	defff304 	addi	sp,sp,-52
    7360:	df000b15 	stw	fp,44(sp)
    7364:	d8800115 	stw	r2,4(sp)
    7368:	00800034 	movhi	r2,0
    736c:	10800004 	addi	r2,r2,0
    7370:	1005003a 	cmpeq	r2,r2,zero
    7374:	d8800215 	stw	r2,8(sp)
    7378:	d8800117 	ldw	r2,4(sp)
    737c:	dd400815 	stw	r21,32(sp)
    7380:	dd000715 	stw	r20,28(sp)
    7384:	10805204 	addi	r2,r2,328
    7388:	dfc00c15 	stw	ra,48(sp)
    738c:	ddc00a15 	stw	r23,40(sp)
    7390:	dd800915 	stw	r22,36(sp)
    7394:	dcc00615 	stw	r19,24(sp)
    7398:	dc800515 	stw	r18,20(sp)
    739c:	dc400415 	stw	r17,16(sp)
    73a0:	dc000315 	stw	r16,12(sp)
    73a4:	282b883a 	mov	r21,r5
    73a8:	2039883a 	mov	fp,r4
    73ac:	d8800015 	stw	r2,0(sp)
    73b0:	2829003a 	cmpeq	r20,r5,zero
    73b4:	d8800117 	ldw	r2,4(sp)
    73b8:	14405217 	ldw	r17,328(r2)
    73bc:	88001026 	beq	r17,zero,7400 <__call_exitprocs+0xb0>
    73c0:	ddc00017 	ldw	r23,0(sp)
    73c4:	88800117 	ldw	r2,4(r17)
    73c8:	8c802204 	addi	r18,r17,136
    73cc:	143fffc4 	addi	r16,r2,-1
    73d0:	80000916 	blt	r16,zero,73f8 <__call_exitprocs+0xa8>
    73d4:	05bfffc4 	movi	r22,-1
    73d8:	a000151e 	bne	r20,zero,7430 <__call_exitprocs+0xe0>
    73dc:	8409883a 	add	r4,r16,r16
    73e0:	2105883a 	add	r2,r4,r4
    73e4:	1485883a 	add	r2,r2,r18
    73e8:	10c02017 	ldw	r3,128(r2)
    73ec:	a8c01126 	beq	r21,r3,7434 <__call_exitprocs+0xe4>
    73f0:	843fffc4 	addi	r16,r16,-1
    73f4:	85bff81e 	bne	r16,r22,73d8 <__call_exitprocs+0x88>
    73f8:	d8800217 	ldw	r2,8(sp)
    73fc:	10003126 	beq	r2,zero,74c4 <__call_exitprocs+0x174>
    7400:	dfc00c17 	ldw	ra,48(sp)
    7404:	df000b17 	ldw	fp,44(sp)
    7408:	ddc00a17 	ldw	r23,40(sp)
    740c:	dd800917 	ldw	r22,36(sp)
    7410:	dd400817 	ldw	r21,32(sp)
    7414:	dd000717 	ldw	r20,28(sp)
    7418:	dcc00617 	ldw	r19,24(sp)
    741c:	dc800517 	ldw	r18,20(sp)
    7420:	dc400417 	ldw	r17,16(sp)
    7424:	dc000317 	ldw	r16,12(sp)
    7428:	dec00d04 	addi	sp,sp,52
    742c:	f800283a 	ret
    7430:	8409883a 	add	r4,r16,r16
    7434:	88c00117 	ldw	r3,4(r17)
    7438:	2105883a 	add	r2,r4,r4
    743c:	1445883a 	add	r2,r2,r17
    7440:	18ffffc4 	addi	r3,r3,-1
    7444:	11800217 	ldw	r6,8(r2)
    7448:	1c001526 	beq	r3,r16,74a0 <__call_exitprocs+0x150>
    744c:	10000215 	stw	zero,8(r2)
    7450:	303fe726 	beq	r6,zero,73f0 <__call_exitprocs+0xa0>
    7454:	00c00044 	movi	r3,1
    7458:	1c06983a 	sll	r3,r3,r16
    745c:	90804017 	ldw	r2,256(r18)
    7460:	8cc00117 	ldw	r19,4(r17)
    7464:	1884703a 	and	r2,r3,r2
    7468:	10001426 	beq	r2,zero,74bc <__call_exitprocs+0x16c>
    746c:	90804117 	ldw	r2,260(r18)
    7470:	1884703a 	and	r2,r3,r2
    7474:	10000c1e 	bne	r2,zero,74a8 <__call_exitprocs+0x158>
    7478:	2105883a 	add	r2,r4,r4
    747c:	1485883a 	add	r2,r2,r18
    7480:	11400017 	ldw	r5,0(r2)
    7484:	e009883a 	mov	r4,fp
    7488:	303ee83a 	callr	r6
    748c:	88800117 	ldw	r2,4(r17)
    7490:	98bfc81e 	bne	r19,r2,73b4 <__call_exitprocs+0x64>
    7494:	b8800017 	ldw	r2,0(r23)
    7498:	147fd526 	beq	r2,r17,73f0 <__call_exitprocs+0xa0>
    749c:	003fc506 	br	73b4 <__call_exitprocs+0x64>
    74a0:	8c000115 	stw	r16,4(r17)
    74a4:	003fea06 	br	7450 <__call_exitprocs+0x100>
    74a8:	2105883a 	add	r2,r4,r4
    74ac:	1485883a 	add	r2,r2,r18
    74b0:	11000017 	ldw	r4,0(r2)
    74b4:	303ee83a 	callr	r6
    74b8:	003ff406 	br	748c <__call_exitprocs+0x13c>
    74bc:	303ee83a 	callr	r6
    74c0:	003ff206 	br	748c <__call_exitprocs+0x13c>
    74c4:	88800117 	ldw	r2,4(r17)
    74c8:	1000081e 	bne	r2,zero,74ec <__call_exitprocs+0x19c>
    74cc:	89000017 	ldw	r4,0(r17)
    74d0:	20000726 	beq	r4,zero,74f0 <__call_exitprocs+0x1a0>
    74d4:	b9000015 	stw	r4,0(r23)
    74d8:	8809883a 	mov	r4,r17
    74dc:	00000000 	call	0 <__alt_mem_sdram_0>
    74e0:	bc400017 	ldw	r17,0(r23)
    74e4:	883fb71e 	bne	r17,zero,73c4 <__call_exitprocs+0x74>
    74e8:	003fc506 	br	7400 <__call_exitprocs+0xb0>
    74ec:	89000017 	ldw	r4,0(r17)
    74f0:	882f883a 	mov	r23,r17
    74f4:	2023883a 	mov	r17,r4
    74f8:	883fb21e 	bne	r17,zero,73c4 <__call_exitprocs+0x74>
    74fc:	003fc006 	br	7400 <__call_exitprocs+0xb0>

00007500 <udivmodsi4>:
    7500:	29001b2e 	bgeu	r5,r4,7570 <udivmodsi4+0x70>
    7504:	28001a16 	blt	r5,zero,7570 <udivmodsi4+0x70>
    7508:	00800044 	movi	r2,1
    750c:	0007883a 	mov	r3,zero
    7510:	01c007c4 	movi	r7,31
    7514:	00000306 	br	7524 <udivmodsi4+0x24>
    7518:	19c01326 	beq	r3,r7,7568 <udivmodsi4+0x68>
    751c:	18c00044 	addi	r3,r3,1
    7520:	28000416 	blt	r5,zero,7534 <udivmodsi4+0x34>
    7524:	294b883a 	add	r5,r5,r5
    7528:	1085883a 	add	r2,r2,r2
    752c:	293ffa36 	bltu	r5,r4,7518 <udivmodsi4+0x18>
    7530:	10000d26 	beq	r2,zero,7568 <udivmodsi4+0x68>
    7534:	0007883a 	mov	r3,zero
    7538:	21400236 	bltu	r4,r5,7544 <udivmodsi4+0x44>
    753c:	2149c83a 	sub	r4,r4,r5
    7540:	1886b03a 	or	r3,r3,r2
    7544:	1004d07a 	srli	r2,r2,1
    7548:	280ad07a 	srli	r5,r5,1
    754c:	103ffa1e 	bne	r2,zero,7538 <udivmodsi4+0x38>
    7550:	30000226 	beq	r6,zero,755c <udivmodsi4+0x5c>
    7554:	2005883a 	mov	r2,r4
    7558:	f800283a 	ret
    755c:	1809883a 	mov	r4,r3
    7560:	2005883a 	mov	r2,r4
    7564:	f800283a 	ret
    7568:	0007883a 	mov	r3,zero
    756c:	003ff806 	br	7550 <udivmodsi4+0x50>
    7570:	00800044 	movi	r2,1
    7574:	0007883a 	mov	r3,zero
    7578:	003fef06 	br	7538 <udivmodsi4+0x38>

0000757c <__divsi3>:
    757c:	defffe04 	addi	sp,sp,-8
    7580:	dc000015 	stw	r16,0(sp)
    7584:	dfc00115 	stw	ra,4(sp)
    7588:	0021883a 	mov	r16,zero
    758c:	20000c16 	blt	r4,zero,75c0 <__divsi3+0x44>
    7590:	000d883a 	mov	r6,zero
    7594:	28000e16 	blt	r5,zero,75d0 <__divsi3+0x54>
    7598:	00075000 	call	7500 <udivmodsi4>
    759c:	1007883a 	mov	r3,r2
    75a0:	8005003a 	cmpeq	r2,r16,zero
    75a4:	1000011e 	bne	r2,zero,75ac <__divsi3+0x30>
    75a8:	00c7c83a 	sub	r3,zero,r3
    75ac:	1805883a 	mov	r2,r3
    75b0:	dfc00117 	ldw	ra,4(sp)
    75b4:	dc000017 	ldw	r16,0(sp)
    75b8:	dec00204 	addi	sp,sp,8
    75bc:	f800283a 	ret
    75c0:	0109c83a 	sub	r4,zero,r4
    75c4:	04000044 	movi	r16,1
    75c8:	000d883a 	mov	r6,zero
    75cc:	283ff20e 	bge	r5,zero,7598 <__divsi3+0x1c>
    75d0:	014bc83a 	sub	r5,zero,r5
    75d4:	8021003a 	cmpeq	r16,r16,zero
    75d8:	003fef06 	br	7598 <__divsi3+0x1c>

000075dc <__modsi3>:
    75dc:	deffff04 	addi	sp,sp,-4
    75e0:	dfc00015 	stw	ra,0(sp)
    75e4:	01800044 	movi	r6,1
    75e8:	2807883a 	mov	r3,r5
    75ec:	20000416 	blt	r4,zero,7600 <__modsi3+0x24>
    75f0:	28000c16 	blt	r5,zero,7624 <__modsi3+0x48>
    75f4:	dfc00017 	ldw	ra,0(sp)
    75f8:	dec00104 	addi	sp,sp,4
    75fc:	00075001 	jmpi	7500 <udivmodsi4>
    7600:	0109c83a 	sub	r4,zero,r4
    7604:	28000b16 	blt	r5,zero,7634 <__modsi3+0x58>
    7608:	180b883a 	mov	r5,r3
    760c:	01800044 	movi	r6,1
    7610:	00075000 	call	7500 <udivmodsi4>
    7614:	0085c83a 	sub	r2,zero,r2
    7618:	dfc00017 	ldw	ra,0(sp)
    761c:	dec00104 	addi	sp,sp,4
    7620:	f800283a 	ret
    7624:	014bc83a 	sub	r5,zero,r5
    7628:	dfc00017 	ldw	ra,0(sp)
    762c:	dec00104 	addi	sp,sp,4
    7630:	00075001 	jmpi	7500 <udivmodsi4>
    7634:	0147c83a 	sub	r3,zero,r5
    7638:	003ff306 	br	7608 <__modsi3+0x2c>

0000763c <__udivsi3>:
    763c:	000d883a 	mov	r6,zero
    7640:	00075001 	jmpi	7500 <udivmodsi4>

00007644 <__umodsi3>:
    7644:	01800044 	movi	r6,1
    7648:	00075001 	jmpi	7500 <udivmodsi4>

0000764c <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
    764c:	defffd04 	addi	sp,sp,-12
    7650:	df000215 	stw	fp,8(sp)
    7654:	df000204 	addi	fp,sp,8
    7658:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
    765c:	e0bfff17 	ldw	r2,-4(fp)
    7660:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    7664:	e0bffe17 	ldw	r2,-8(fp)
    7668:	1005003a 	cmpeq	r2,r2,zero
    766c:	1000021e 	bne	r2,zero,7678 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
    7670:	002af070 	cmpltui	zero,zero,43969
    7674:	00000106 	br	767c <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
    7678:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
    767c:	e037883a 	mov	sp,fp
    7680:	df000017 	ldw	fp,0(sp)
    7684:	dec00104 	addi	sp,sp,4
    7688:	f800283a 	ret

0000768c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    768c:	defffd04 	addi	sp,sp,-12
    7690:	dfc00215 	stw	ra,8(sp)
    7694:	df000115 	stw	fp,4(sp)
    7698:	df000104 	addi	fp,sp,4
    769c:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
    76a0:	e13fff17 	ldw	r4,-4(fp)
    76a4:	000764c0 	call	764c <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    76a8:	003fff06 	br	76a8 <_exit+0x1c>
    76ac:	0000734c 	andi	zero,zero,461
