Classic Timing Analyzer report for AUTOMATA
Tue Dec 22 22:36:11 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                    ; To                                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.677 ns                         ; OrderA[1]                                                                               ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.481 ns                         ; cu:inst|inst2                                                                           ; LoadOerder                                                                                                                      ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.173 ns                         ; MantisaA[3]                                                                             ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]                                         ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 147.51 MHz ( period = 6.779 ns ) ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                    ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                         ;                                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                     ; To                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clock      ; Clock    ; None                        ; None                      ; 2.848 ns                ;
; N/A                                     ; 151.47 MHz ( period = 6.602 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clock      ; Clock    ; None                        ; None                      ; 2.807 ns                ;
; N/A                                     ; 152.00 MHz ( period = 6.579 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clock      ; Clock    ; None                        ; None                      ; 2.788 ns                ;
; N/A                                     ; 152.35 MHz ( period = 6.564 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clock      ; Clock    ; None                        ; None                      ; 2.771 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clock      ; Clock    ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; 154.06 MHz ( period = 6.491 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clock      ; Clock    ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 154.08 MHz ( period = 6.490 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clock      ; Clock    ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clock      ; Clock    ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; 156.03 MHz ( period = 6.409 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clock      ; Clock    ; None                        ; None                      ; 2.656 ns                ;
; N/A                                     ; 157.41 MHz ( period = 6.353 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clock      ; Clock    ; None                        ; None                      ; 2.607 ns                ;
; N/A                                     ; 160.00 MHz ( period = 6.250 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clock      ; Clock    ; None                        ; None                      ; 2.502 ns                ;
; N/A                                     ; 160.23 MHz ( period = 6.241 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clock      ; Clock    ; None                        ; None                      ; 2.310 ns                ;
; N/A                                     ; 161.63 MHz ( period = 6.187 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[9]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Clock      ; Clock    ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clock      ; Clock    ; None                        ; None                      ; 2.186 ns                ;
; N/A                                     ; 164.42 MHz ( period = 6.082 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clock      ; Clock    ; None                        ; None                      ; 2.151 ns                ;
; N/A                                     ; 164.91 MHz ( period = 6.064 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clock      ; Clock    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clock      ; Clock    ; None                        ; None                      ; 2.116 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clock      ; Clock    ; None                        ; None                      ; 2.250 ns                ;
; N/A                                     ; 165.95 MHz ( period = 6.026 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clock      ; Clock    ; None                        ; None                      ; 2.233 ns                ;
; N/A                                     ; 166.33 MHz ( period = 6.012 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clock      ; Clock    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 167.14 MHz ( period = 5.983 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clock      ; Clock    ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 167.31 MHz ( period = 5.977 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clock      ; Clock    ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clock      ; Clock    ; None                        ; None                      ; 2.160 ns                ;
; N/A                                     ; 168.01 MHz ( period = 5.952 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clock      ; Clock    ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 168.29 MHz ( period = 5.942 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clock      ; Clock    ; None                        ; None                      ; 2.011 ns                ;
; N/A                                     ; 168.35 MHz ( period = 5.940 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clock      ; Clock    ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clock      ; Clock    ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; 169.03 MHz ( period = 5.916 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clock      ; Clock    ; None                        ; None                      ; 2.121 ns                ;
; N/A                                     ; 169.29 MHz ( period = 5.907 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clock      ; Clock    ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clock      ; Clock    ; None                        ; None                      ; 2.110 ns                ;
; N/A                                     ; 169.43 MHz ( period = 5.902 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clock      ; Clock    ; None                        ; None                      ; 2.109 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clock      ; Clock    ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; 170.30 MHz ( period = 5.872 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clock      ; Clock    ; None                        ; None                      ; 1.941 ns                ;
; N/A                                     ; 170.33 MHz ( period = 5.871 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clock      ; Clock    ; None                        ; None                      ; 2.118 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clock      ; Clock    ; None                        ; None                      ; 2.075 ns                ;
; N/A                                     ; 170.44 MHz ( period = 5.867 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clock      ; Clock    ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 170.68 MHz ( period = 5.859 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clock      ; Clock    ; None                        ; None                      ; 2.063 ns                ;
; N/A                                     ; 171.03 MHz ( period = 5.847 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clock      ; Clock    ; None                        ; None                      ; 2.056 ns                ;
; N/A                                     ; 171.38 MHz ( period = 5.835 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clock      ; Clock    ; None                        ; None                      ; 2.040 ns                ;
; N/A                                     ; 171.47 MHz ( period = 5.832 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clock      ; Clock    ; None                        ; None                      ; 2.039 ns                ;
; N/A                                     ; 171.56 MHz ( period = 5.829 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clock      ; Clock    ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 171.59 MHz ( period = 5.828 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clock      ; Clock    ; None                        ; None                      ; 2.037 ns                ;
; N/A                                     ; 171.70 MHz ( period = 5.824 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clock      ; Clock    ; None                        ; None                      ; 2.028 ns                ;
; N/A                                     ; 171.97 MHz ( period = 5.815 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clock      ; Clock    ; None                        ; None                      ; 2.069 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clock      ; Clock    ; None                        ; None                      ; 2.021 ns                ;
; N/A                                     ; 172.50 MHz ( period = 5.797 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clock      ; Clock    ; None                        ; None                      ; 2.004 ns                ;
; N/A                                     ; 172.59 MHz ( period = 5.794 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clock      ; Clock    ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; 172.62 MHz ( period = 5.793 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clock      ; Clock    ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clock      ; Clock    ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; 172.74 MHz ( period = 5.789 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clock      ; Clock    ; None                        ; None                      ; 1.993 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clock      ; Clock    ; None                        ; None                      ; 1.983 ns                ;
; N/A                                     ; 173.64 MHz ( period = 5.759 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clock      ; Clock    ; None                        ; None                      ; 1.966 ns                ;
; N/A                                     ; 173.67 MHz ( period = 5.758 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clock      ; Clock    ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; 173.70 MHz ( period = 5.757 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clock      ; Clock    ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; 173.79 MHz ( period = 5.754 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clock      ; Clock    ; None                        ; None                      ; 1.958 ns                ;
; N/A                                     ; 173.85 MHz ( period = 5.752 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clock      ; Clock    ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 174.00 MHz ( period = 5.747 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clock      ; Clock    ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 174.13 MHz ( period = 5.743 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clock      ; Clock    ; None                        ; None                      ; 1.948 ns                ;
; N/A                                     ; 174.31 MHz ( period = 5.737 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clock      ; Clock    ; None                        ; None                      ; 1.944 ns                ;
; N/A                                     ; 174.70 MHz ( period = 5.724 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clock      ; Clock    ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; 174.73 MHz ( period = 5.723 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clock      ; Clock    ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 174.76 MHz ( period = 5.722 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clock      ; Clock    ; None                        ; None                      ; 1.927 ns                ;
; N/A                                     ; 174.86 MHz ( period = 5.719 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clock      ; Clock    ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; 174.92 MHz ( period = 5.717 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clock      ; Clock    ; None                        ; None                      ; 1.926 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clock      ; Clock    ; None                        ; None                      ; 1.964 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clock      ; Clock    ; None                        ; None                      ; 1.959 ns                ;
; N/A                                     ; 175.19 MHz ( period = 5.708 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clock      ; Clock    ; None                        ; None                      ; 1.913 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clock      ; Clock    ; None                        ; None                      ; 1.909 ns                ;
; N/A                                     ; 175.72 MHz ( period = 5.691 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clock      ; Clock    ; None                        ; None                      ; 1.945 ns                ;
; N/A                                     ; 175.81 MHz ( period = 5.688 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clock      ; Clock    ; None                        ; None                      ; 1.761 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clock      ; Clock    ; None                        ; None                      ; 1.892 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clock      ; Clock    ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 175.93 MHz ( period = 5.684 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clock      ; Clock    ; None                        ; None                      ; 1.888 ns                ;
; N/A                                     ; 175.99 MHz ( period = 5.682 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clock      ; Clock    ; None                        ; None                      ; 1.891 ns                ;
; N/A                                     ; 176.15 MHz ( period = 5.677 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clock      ; Clock    ; None                        ; None                      ; 1.924 ns                ;
; N/A                                     ; 176.27 MHz ( period = 5.673 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clock      ; Clock    ; None                        ; None                      ; 1.878 ns                ;
; N/A                                     ; 176.46 MHz ( period = 5.667 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clock      ; Clock    ; None                        ; None                      ; 1.874 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clock      ; Clock    ; None                        ; None                      ; 1.872 ns                ;
; N/A                                     ; 176.80 MHz ( period = 5.656 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clock      ; Clock    ; None                        ; None                      ; 1.910 ns                ;
; N/A                                     ; 176.93 MHz ( period = 5.652 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clock      ; Clock    ; None                        ; None                      ; 1.857 ns                ;
; N/A                                     ; 176.96 MHz ( period = 5.651 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clock      ; Clock    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 177.02 MHz ( period = 5.649 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[9]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Clock      ; Clock    ; None                        ; None                      ; 1.899 ns                ;
; N/A                                     ; 177.02 MHz ( period = 5.649 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clock      ; Clock    ; None                        ; None                      ; 1.853 ns                ;
; N/A                                     ; 177.09 MHz ( period = 5.647 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clock      ; Clock    ; None                        ; None                      ; 1.856 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clock      ; Clock    ; None                        ; None                      ; 1.889 ns                ;
; N/A                                     ; 177.49 MHz ( period = 5.634 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clock      ; Clock    ; None                        ; None                      ; 1.707 ns                ;
; N/A                                     ; 177.56 MHz ( period = 5.632 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clock      ; Clock    ; None                        ; None                      ; 1.839 ns                ;
; N/A                                     ; 177.68 MHz ( period = 5.628 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clock      ; Clock    ; None                        ; None                      ; 1.837 ns                ;
; N/A                                     ; 177.90 MHz ( period = 5.621 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clock      ; Clock    ; None                        ; None                      ; 1.875 ns                ;
; N/A                                     ; 178.03 MHz ( period = 5.617 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clock      ; Clock    ; None                        ; None                      ; 1.822 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clock      ; Clock    ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clock      ; Clock    ; None                        ; None                      ; 1.818 ns                ;
; N/A                                     ; 178.35 MHz ( period = 5.607 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clock      ; Clock    ; None                        ; None                      ; 1.854 ns                ;
; N/A                                     ; 178.60 MHz ( period = 5.599 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clock      ; Clock    ; None                        ; None                      ; 1.672 ns                ;
; N/A                                     ; 178.79 MHz ( period = 5.593 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clock      ; Clock    ; None                        ; None                      ; 1.802 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clock      ; Clock    ; None                        ; None                      ; 1.840 ns                ;
; N/A                                     ; 179.02 MHz ( period = 5.586 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clock      ; Clock    ; None                        ; None                      ; 1.840 ns                ;
; N/A                                     ; 179.15 MHz ( period = 5.582 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clock      ; Clock    ; None                        ; None                      ; 1.787 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clock      ; Clock    ; None                        ; None                      ; 1.788 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clock      ; Clock    ; None                        ; None                      ; 1.819 ns                ;
; N/A                                     ; 179.73 MHz ( period = 5.564 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clock      ; Clock    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 179.92 MHz ( period = 5.558 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clock      ; Clock    ; None                        ; None                      ; 1.767 ns                ;
; N/A                                     ; 180.08 MHz ( period = 5.553 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clock      ; Clock    ; None                        ; None                      ; 1.805 ns                ;
; N/A                                     ; 180.15 MHz ( period = 5.551 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clock      ; Clock    ; None                        ; None                      ; 1.805 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clock      ; Clock    ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clock      ; Clock    ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; 180.86 MHz ( period = 5.529 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clock      ; Clock    ; None                        ; None                      ; 1.602 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[9]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Clock      ; Clock    ; None                        ; None                      ; 1.775 ns                ;
; N/A                                     ; 181.23 MHz ( period = 5.518 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clock      ; Clock    ; None                        ; None                      ; 1.770 ns                ;
; N/A                                     ; 181.29 MHz ( period = 5.516 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clock      ; Clock    ; None                        ; None                      ; 1.770 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clock      ; Clock    ; None                        ; None                      ; 1.749 ns                ;
; N/A                                     ; 181.88 MHz ( period = 5.498 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clock      ; Clock    ; None                        ; None                      ; 1.707 ns                ;
; N/A                                     ; 182.02 MHz ( period = 5.494 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clock      ; Clock    ; None                        ; None                      ; 1.567 ns                ;
; N/A                                     ; 182.15 MHz ( period = 5.490 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[9]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Clock      ; Clock    ; None                        ; None                      ; 1.740 ns                ;
; N/A                                     ; 182.38 MHz ( period = 5.483 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clock      ; Clock    ; None                        ; None                      ; 1.735 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clock      ; Clock    ; None                        ; None                      ; 1.735 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clock      ; Clock    ; None                        ; None                      ; 1.688 ns                ;
; N/A                                     ; 183.05 MHz ( period = 5.463 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clock      ; Clock    ; None                        ; None                      ; 1.672 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clock      ; Clock    ; None                        ; None                      ; 1.671 ns                ;
; N/A                                     ; 183.18 MHz ( period = 5.459 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clock      ; Clock    ; None                        ; None                      ; 1.532 ns                ;
; N/A                                     ; 183.32 MHz ( period = 5.455 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[9]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Clock      ; Clock    ; None                        ; None                      ; 1.705 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clock      ; Clock    ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clock      ; Clock    ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clock      ; Clock    ; None                        ; None                      ; 1.650 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clock      ; Clock    ; None                        ; None                      ; 1.653 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clock      ; Clock    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 184.33 MHz ( period = 5.425 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clock      ; Clock    ; None                        ; None                      ; 1.636 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clock      ; Clock    ; None                        ; None                      ; 1.497 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[9]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Clock      ; Clock    ; None                        ; None                      ; 1.670 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clock      ; Clock    ; None                        ; None                      ; 1.665 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clock      ; Clock    ; None                        ; None                      ; 1.620 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clock      ; Clock    ; None                        ; None                      ; 1.615 ns                ;
; N/A                                     ; 185.01 MHz ( period = 5.405 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clock      ; Clock    ; None                        ; None                      ; 1.618 ns                ;
; N/A                                     ; 185.43 MHz ( period = 5.393 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clock      ; Clock    ; None                        ; None                      ; 1.602 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clock      ; Clock    ; None                        ; None                      ; 1.601 ns                ;
; N/A                                     ; 185.67 MHz ( period = 5.386 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clock      ; Clock    ; None                        ; None                      ; 1.599 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[9]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Clock      ; Clock    ; None                        ; None                      ; 1.635 ns                ;
; N/A                                     ; 185.94 MHz ( period = 5.378 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clock      ; Clock    ; None                        ; None                      ; 1.630 ns                ;
; N/A                                     ; 186.05 MHz ( period = 5.375 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clock      ; Clock    ; None                        ; None                      ; 1.584 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clock      ; Clock    ; None                        ; None                      ; 1.585 ns                ;
; N/A                                     ; 186.15 MHz ( period = 5.372 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clock      ; Clock    ; None                        ; None                      ; 1.580 ns                ;
; N/A                                     ; 186.22 MHz ( period = 5.370 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clock      ; Clock    ; None                        ; None                      ; 1.583 ns                ;
; N/A                                     ; 186.64 MHz ( period = 5.358 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clock      ; Clock    ; None                        ; None                      ; 1.567 ns                ;
; N/A                                     ; 186.74 MHz ( period = 5.355 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clock      ; Clock    ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 186.88 MHz ( period = 5.351 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clock      ; Clock    ; None                        ; None                      ; 1.564 ns                ;
; N/A                                     ; 186.92 MHz ( period = 5.350 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[9]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Clock      ; Clock    ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; 187.16 MHz ( period = 5.343 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clock      ; Clock    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; 187.27 MHz ( period = 5.340 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clock      ; Clock    ; None                        ; None                      ; 1.549 ns                ;
; N/A                                     ; 187.30 MHz ( period = 5.339 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clock      ; Clock    ; None                        ; None                      ; 1.550 ns                ;
; N/A                                     ; 187.37 MHz ( period = 5.337 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clock      ; Clock    ; None                        ; None                      ; 1.545 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clock      ; Clock    ; None                        ; None                      ; 1.548 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clock      ; Clock    ; None                        ; None                      ; 1.581 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clock      ; Clock    ; None                        ; None                      ; 1.532 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clock      ; Clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; 188.11 MHz ( period = 5.316 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clock      ; Clock    ; None                        ; None                      ; 1.529 ns                ;
; N/A                                     ; 188.15 MHz ( period = 5.315 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[9]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Clock      ; Clock    ; None                        ; None                      ; 1.565 ns                ;
; N/A                                     ; 188.50 MHz ( period = 5.305 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clock      ; Clock    ; None                        ; None                      ; 1.514 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clock      ; Clock    ; None                        ; None                      ; 1.515 ns                ;
; N/A                                     ; 188.61 MHz ( period = 5.302 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clock      ; Clock    ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clock      ; Clock    ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Clock      ; Clock    ; None                        ; None                      ; 1.373 ns                ;
; N/A                                     ; 188.86 MHz ( period = 5.295 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clock      ; Clock    ; None                        ; None                      ; 1.546 ns                ;
; N/A                                     ; 189.11 MHz ( period = 5.288 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clock      ; Clock    ; None                        ; None                      ; 1.497 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clock      ; Clock    ; None                        ; None                      ; 1.496 ns                ;
; N/A                                     ; 189.36 MHz ( period = 5.281 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clock      ; Clock    ; None                        ; None                      ; 1.494 ns                ;
; N/A                                     ; 189.39 MHz ( period = 5.280 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[9]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Clock      ; Clock    ; None                        ; None                      ; 1.530 ns                ;
; N/A                                     ; 189.61 MHz ( period = 5.274 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clock      ; Clock    ; None                        ; None                      ; 1.532 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clock      ; Clock    ; None                        ; None                      ; 1.479 ns                ;
; N/A                                     ; 189.79 MHz ( period = 5.269 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clock      ; Clock    ; None                        ; None                      ; 1.480 ns                ;
; N/A                                     ; 189.86 MHz ( period = 5.267 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clock      ; Clock    ; None                        ; None                      ; 1.475 ns                ;
; N/A                                     ; 189.93 MHz ( period = 5.265 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clock      ; Clock    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; 189.93 MHz ( period = 5.265 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Clock      ; Clock    ; None                        ; None                      ; 1.338 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clock      ; Clock    ; None                        ; None                      ; 1.511 ns                ;
; N/A                                     ; 190.37 MHz ( period = 5.253 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clock      ; Clock    ; None                        ; None                      ; 1.462 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clock      ; Clock    ; None                        ; None                      ; 1.461 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clock      ; Clock    ; None                        ; None                      ; 1.459 ns                ;
; N/A                                     ; 190.88 MHz ( period = 5.239 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clock      ; Clock    ; None                        ; None                      ; 1.497 ns                ;
; N/A                                     ; 191.02 MHz ( period = 5.235 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clock      ; Clock    ; None                        ; None                      ; 1.444 ns                ;
; N/A                                     ; 191.06 MHz ( period = 5.234 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clock      ; Clock    ; None                        ; None                      ; 1.445 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clock      ; Clock    ; None                        ; None                      ; 1.440 ns                ;
; N/A                                     ; 191.20 MHz ( period = 5.230 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clock      ; Clock    ; None                        ; None                      ; 1.443 ns                ;
; N/A                                     ; 191.20 MHz ( period = 5.230 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Clock      ; Clock    ; None                        ; None                      ; 1.303 ns                ;
; N/A                                     ; 191.39 MHz ( period = 5.225 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clock      ; Clock    ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 191.75 MHz ( period = 5.215 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clock      ; Clock    ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 191.90 MHz ( period = 5.211 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clock      ; Clock    ; None                        ; None                      ; 1.424 ns                ;
; N/A                                     ; 192.16 MHz ( period = 5.204 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Clock      ; Clock    ; None                        ; None                      ; 1.462 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clock      ; Clock    ; None                        ; None                      ; 1.409 ns                ;
; N/A                                     ; 192.34 MHz ( period = 5.199 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clock      ; Clock    ; None                        ; None                      ; 1.410 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clock      ; Clock    ; None                        ; None                      ; 1.405 ns                ;
; N/A                                     ; 192.49 MHz ( period = 5.195 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Clock      ; Clock    ; None                        ; None                      ; 1.268 ns                ;
; N/A                                     ; 192.68 MHz ( period = 5.190 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clock      ; Clock    ; None                        ; None                      ; 1.441 ns                ;
; N/A                                     ; 193.20 MHz ( period = 5.176 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clock      ; Clock    ; None                        ; None                      ; 1.389 ns                ;
; N/A                                     ; 193.39 MHz ( period = 5.171 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Clock      ; Clock    ; None                        ; None                      ; 1.427 ns                ;
; N/A                                     ; 193.46 MHz ( period = 5.169 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Clock      ; Clock    ; None                        ; None                      ; 1.427 ns                ;
; N/A                                     ; 193.61 MHz ( period = 5.165 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Clock      ; Clock    ; None                        ; None                      ; 1.374 ns                ;
; N/A                                     ; 193.65 MHz ( period = 5.164 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clock      ; Clock    ; None                        ; None                      ; 1.375 ns                ;
; N/A                                     ; 193.99 MHz ( period = 5.155 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Clock      ; Clock    ; None                        ; None                      ; 1.406 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Clock      ; Clock    ; None                        ; None                      ; 1.354 ns                ;
; N/A                                     ; 194.70 MHz ( period = 5.136 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]  ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Clock      ; Clock    ; None                        ; None                      ; 1.392 ns                ;
; N/A                                     ; 194.78 MHz ( period = 5.134 ns )                    ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11] ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Clock      ; Clock    ; None                        ; None                      ; 1.392 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                          ;                                                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                           ;
+-------+--------------+------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                                                                                                              ; To Clock ;
+-------+--------------+------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.677 ns   ; OrderA[1]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A   ; None         ; 4.517 ns   ; OrderA[1]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A   ; None         ; 4.162 ns   ; OrderA[2]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A   ; None         ; 4.102 ns   ; OrderB[3]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A   ; None         ; 4.063 ns   ; OrderB[3]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A   ; None         ; 4.003 ns   ; OrderB[3]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1] ; Clock    ;
; N/A   ; None         ; 4.000 ns   ; OrderA[2]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A   ; None         ; 3.961 ns   ; OrderA[3]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A   ; None         ; 3.947 ns   ; OrderA[1]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1] ; Clock    ;
; N/A   ; None         ; 3.939 ns   ; OrderA[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A   ; None         ; 3.914 ns   ; OrderB[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A   ; None         ; 3.894 ns   ; OrderA[3]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A   ; None         ; 3.875 ns   ; OrderB[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A   ; None         ; 3.869 ns   ; OrderB[1]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A   ; None         ; 3.830 ns   ; OrderB[1]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A   ; None         ; 3.815 ns   ; OrderB[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1] ; Clock    ;
; N/A   ; None         ; 3.779 ns   ; OrderA[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A   ; None         ; 3.770 ns   ; OrderB[1]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1] ; Clock    ;
; N/A   ; None         ; 3.586 ns   ; OrderA[3]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1] ; Clock    ;
; N/A   ; None         ; 3.504 ns   ; OrderA[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1] ; Clock    ;
; N/A   ; None         ; 3.491 ns   ; OrderB[2]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A   ; None         ; 3.475 ns   ; MantisaB[0]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                      ; Clock    ;
; N/A   ; None         ; 3.456 ns   ; OrderA[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0] ; Clock    ;
; N/A   ; None         ; 3.436 ns   ; OrderB[2]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A   ; None         ; 3.395 ns   ; MantisaB[8]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                      ; Clock    ;
; N/A   ; None         ; 3.373 ns   ; MantisaB[1]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                      ; Clock    ;
; N/A   ; None         ; 3.349 ns   ; OrderB[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0] ; Clock    ;
; N/A   ; None         ; 3.300 ns   ; MantisaB[7]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                      ; Clock    ;
; N/A   ; None         ; 3.283 ns   ; MantisaB[4]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                      ; Clock    ;
; N/A   ; None         ; 3.207 ns   ; MantisaB[6]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                      ; Clock    ;
; N/A   ; None         ; 3.148 ns   ; MantisaB[10] ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                     ; Clock    ;
; N/A   ; None         ; 3.095 ns   ; MantisaB[11] ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                     ; Clock    ;
; N/A   ; None         ; 3.002 ns   ; MantisaB[9]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                      ; Clock    ;
; N/A   ; None         ; 2.876 ns   ; MantisaB[3]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                      ; Clock    ;
; N/A   ; None         ; 2.837 ns   ; MantisaB[5]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                      ; Clock    ;
; N/A   ; None         ; 2.816 ns   ; MantisaB[2]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                      ; Clock    ;
; N/A   ; None         ; 2.812 ns   ; Start        ; cu:inst|inst3                                                                                                                   ; Clock    ;
; N/A   ; None         ; 0.307 ns   ; MantisaA[2]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]                                         ; Clock    ;
; N/A   ; None         ; 0.180 ns   ; MantisaA[10] ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10]                                        ; Clock    ;
; N/A   ; None         ; 0.165 ns   ; MantisaA[8]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]                                         ; Clock    ;
; N/A   ; None         ; 0.073 ns   ; MantisaA[0]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]                                         ; Clock    ;
; N/A   ; None         ; 0.005 ns   ; MantisaA[11] ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11]                                        ; Clock    ;
; N/A   ; None         ; -0.073 ns  ; MantisaA[4]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]                                         ; Clock    ;
; N/A   ; None         ; -0.145 ns  ; MantisaA[5]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]                                         ; Clock    ;
; N/A   ; None         ; -0.212 ns  ; MantisaA[9]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[9]                                         ; Clock    ;
; N/A   ; None         ; -0.233 ns  ; MantisaA[6]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]                                         ; Clock    ;
; N/A   ; None         ; -0.245 ns  ; MantisaA[1]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]                                         ; Clock    ;
; N/A   ; None         ; -0.287 ns  ; MantisaA[7]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]                                         ; Clock    ;
; N/A   ; None         ; -0.438 ns  ; MantisaA[3]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]                                         ; Clock    ;
+-------+--------------+------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                  ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                            ; To                ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+
; N/A   ; None         ; 9.481 ns   ; cu:inst|inst2                                                                                                                   ; LoadOerder        ; Clock      ;
; N/A   ; None         ; 9.026 ns   ; cu:inst|inst                                                                                                                    ; LoadOerder        ; Clock      ;
; N/A   ; None         ; 9.001 ns   ; cu:inst|inst3                                                                                                                   ; LoadOerder        ; Clock      ;
; N/A   ; None         ; 8.095 ns   ; cu:inst|inst3                                                                                                                   ; Done              ; Clock      ;
; N/A   ; None         ; 8.069 ns   ; cu:inst|inst2                                                                                                                   ; Done              ; Clock      ;
; N/A   ; None         ; 7.934 ns   ; cu:inst|inst                                                                                                                    ; Done              ; Clock      ;
; N/A   ; None         ; 7.840 ns   ; cu:inst|inst3                                                                                                                   ; ShiftR            ; Clock      ;
; N/A   ; None         ; 7.814 ns   ; cu:inst|inst2                                                                                                                   ; ShiftR            ; Clock      ;
; N/A   ; None         ; 7.688 ns   ; cu:inst|inst2                                                                                                                   ; ShiftL            ; Clock      ;
; N/A   ; None         ; 7.684 ns   ; cu:inst|inst3                                                                                                                   ; ShiftL            ; Clock      ;
; N/A   ; None         ; 7.679 ns   ; cu:inst|inst                                                                                                                    ; ShiftR            ; Clock      ;
; N/A   ; None         ; 7.523 ns   ; cu:inst|inst                                                                                                                    ; ShiftL            ; Clock      ;
; N/A   ; None         ; 7.266 ns   ; cu:inst|inst2                                                                                                                   ; Add               ; Clock      ;
; N/A   ; None         ; 7.262 ns   ; cu:inst|inst3                                                                                                                   ; Add               ; Clock      ;
; N/A   ; None         ; 7.230 ns   ; operation_unit:inst1|order_part:inst1|NormalizerC:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                             ; MantisaC[8]       ; Clock      ;
; N/A   ; None         ; 7.118 ns   ; operation_unit:inst1|mantisa_part:inst|DownCounter:inst4|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]    ; Zero              ; Clock      ;
; N/A   ; None         ; 7.112 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ; UnnormalizedC[0]  ; Clock      ;
; N/A   ; None         ; 7.101 ns   ; cu:inst|inst                                                                                                                    ; Add               ; Clock      ;
; N/A   ; None         ; 7.084 ns   ; operation_unit:inst1|mantisa_part:inst|DownCounter:inst4|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]    ; Zero              ; Clock      ;
; N/A   ; None         ; 6.919 ns   ; operation_unit:inst1|mantisa_part:inst|DownCounter:inst4|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]    ; Zero              ; Clock      ;
; N/A   ; None         ; 6.869 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ; UnnormalizedC[2]  ; Clock      ;
; N/A   ; None         ; 6.845 ns   ; operation_unit:inst1|order_part:inst1|NormalizerC:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                             ; MantisaC[11]      ; Clock      ;
; N/A   ; None         ; 6.798 ns   ; operation_unit:inst1|order_part:inst1|NormalizerC:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                             ; MantisaC[10]      ; Clock      ;
; N/A   ; None         ; 6.739 ns   ; operation_unit:inst1|mantisa_part:inst|DownCounter:inst4|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]    ; Zero              ; Clock      ;
; N/A   ; None         ; 6.678 ns   ; operation_unit:inst1|order_part:inst1|NormalizerC:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                             ; MantisaC[5]       ; Clock      ;
; N/A   ; None         ; 6.636 ns   ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0] ; OrderC[0]         ; Clock      ;
; N/A   ; None         ; 6.574 ns   ; cu:inst|inst                                                                                                                    ; LoadMantisa       ; Clock      ;
; N/A   ; None         ; 6.564 ns   ; operation_unit:inst1|order_part:inst1|NormalizerC:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                             ; MantisaC[9]       ; Clock      ;
; N/A   ; None         ; 6.554 ns   ; operation_unit:inst1|order_part:inst1|NormalizerC:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                             ; Cn                ; Clock      ;
; N/A   ; None         ; 6.541 ns   ; cu:inst|inst3                                                                                                                   ; LoadMantisa       ; Clock      ;
; N/A   ; None         ; 6.528 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ; UnnormalizedC[4]  ; Clock      ;
; N/A   ; None         ; 6.502 ns   ; operation_unit:inst1|order_part:inst1|NormalizerC:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                             ; MantisaC[0]       ; Clock      ;
; N/A   ; None         ; 6.432 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                    ; UnnormalizedC[20] ; Clock      ;
; N/A   ; None         ; 6.424 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                    ; UnnormalizedC[18] ; Clock      ;
; N/A   ; None         ; 6.382 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                    ; UnnormalizedC[17] ; Clock      ;
; N/A   ; None         ; 6.381 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ; UnnormalizedC[7]  ; Clock      ;
; N/A   ; None         ; 6.345 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                     ; UnnormalizedC[8]  ; Clock      ;
; N/A   ; None         ; 6.341 ns   ; cu:inst|inst2                                                                                                                   ; LoadMantisa       ; Clock      ;
; N/A   ; None         ; 6.319 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                    ; UnnormalizedC[11] ; Clock      ;
; N/A   ; None         ; 6.262 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                    ; UnnormalizedC[19] ; Clock      ;
; N/A   ; None         ; 6.240 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ; UnnormalizedC[3]  ; Clock      ;
; N/A   ; None         ; 6.232 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                     ; UnnormalizedC[1]  ; Clock      ;
; N/A   ; None         ; 6.223 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                     ; UnnormalizedC[5]  ; Clock      ;
; N/A   ; None         ; 6.169 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                    ; UnnormalizedC[21] ; Clock      ;
; N/A   ; None         ; 6.044 ns   ; operation_unit:inst1|order_part:inst1|NormalizerC:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                             ; MantisaC[4]       ; Clock      ;
; N/A   ; None         ; 5.984 ns   ; operation_unit:inst1|order_part:inst1|NormalizerC:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                             ; MantisaC[6]       ; Clock      ;
; N/A   ; None         ; 5.964 ns   ; operation_unit:inst1|order_part:inst1|NormalizerC:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                             ; MantisaC[2]       ; Clock      ;
; N/A   ; None         ; 5.961 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                     ; UnnormalizedC[9]  ; Clock      ;
; N/A   ; None         ; 5.934 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                    ; UnnormalizedC[15] ; Clock      ;
; N/A   ; None         ; 5.869 ns   ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; OrderC[2]         ; Clock      ;
; N/A   ; None         ; 5.805 ns   ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                      ; B0                ; Clock      ;
; N/A   ; None         ; 5.726 ns   ; operation_unit:inst1|order_part:inst1|NormalizerC:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                             ; MantisaC[3]       ; Clock      ;
; N/A   ; None         ; 5.724 ns   ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; OrderC[3]         ; Clock      ;
; N/A   ; None         ; 5.700 ns   ; operation_unit:inst1|order_part:inst1|NormalizerC:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                             ; MantisaC[1]       ; Clock      ;
; N/A   ; None         ; 5.641 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                    ; UnnormalizedC[16] ; Clock      ;
; N/A   ; None         ; 5.632 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                    ; UnnormalizedC[10] ; Clock      ;
; N/A   ; None         ; 5.583 ns   ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1] ; OrderC[1]         ; Clock      ;
; N/A   ; None         ; 5.563 ns   ; operation_unit:inst1|order_part:inst1|NormalizerC:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                             ; MantisaC[7]       ; Clock      ;
; N/A   ; None         ; 5.546 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                    ; UnnormalizedC[13] ; Clock      ;
; N/A   ; None         ; 5.457 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                    ; UnnormalizedC[14] ; Clock      ;
; N/A   ; None         ; 5.448 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ; UnnormalizedC[6]  ; Clock      ;
; N/A   ; None         ; 5.444 ns   ; operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                    ; UnnormalizedC[12] ; Clock      ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                  ;
+---------------+-------------+-----------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                                                                                                              ; To Clock ;
+---------------+-------------+-----------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 1.173 ns  ; MantisaA[3]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]                                         ; Clock    ;
; N/A           ; None        ; 1.065 ns  ; MantisaA[1]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]                                         ; Clock    ;
; N/A           ; None        ; 1.013 ns  ; MantisaA[7]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]                                         ; Clock    ;
; N/A           ; None        ; 0.968 ns  ; MantisaA[6]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]                                         ; Clock    ;
; N/A           ; None        ; 0.946 ns  ; MantisaA[9]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[9]                                         ; Clock    ;
; N/A           ; None        ; 0.915 ns  ; MantisaA[5]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]                                         ; Clock    ;
; N/A           ; None        ; 0.898 ns  ; MantisaA[4]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]                                         ; Clock    ;
; N/A           ; None        ; 0.734 ns  ; MantisaA[11] ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11]                                        ; Clock    ;
; N/A           ; None        ; 0.645 ns  ; MantisaA[0]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]                                         ; Clock    ;
; N/A           ; None        ; 0.638 ns  ; MantisaA[8]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]                                         ; Clock    ;
; N/A           ; None        ; 0.623 ns  ; MantisaA[10] ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10]                                        ; Clock    ;
; N/A           ; None        ; 0.519 ns  ; MantisaA[2]  ; operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]                                         ; Clock    ;
; N/A           ; None        ; -2.573 ns ; Start        ; cu:inst|inst3                                                                                                                   ; Clock    ;
; N/A           ; None        ; -2.577 ns ; MantisaB[2]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                      ; Clock    ;
; N/A           ; None        ; -2.598 ns ; MantisaB[5]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                      ; Clock    ;
; N/A           ; None        ; -2.637 ns ; MantisaB[3]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                      ; Clock    ;
; N/A           ; None        ; -2.763 ns ; MantisaB[9]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                      ; Clock    ;
; N/A           ; None        ; -2.856 ns ; MantisaB[11] ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                     ; Clock    ;
; N/A           ; None        ; -2.909 ns ; MantisaB[10] ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                     ; Clock    ;
; N/A           ; None        ; -2.968 ns ; MantisaB[6]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                      ; Clock    ;
; N/A           ; None        ; -2.983 ns ; OrderB[1]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A           ; None        ; -3.044 ns ; OrderB[1]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A           ; None        ; -3.044 ns ; MantisaB[4]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                      ; Clock    ;
; N/A           ; None        ; -3.061 ns ; MantisaB[7]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                      ; Clock    ;
; N/A           ; None        ; -3.105 ns ; OrderB[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A           ; None        ; -3.110 ns ; OrderB[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0] ; Clock    ;
; N/A           ; None        ; -3.134 ns ; MantisaB[1]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                      ; Clock    ;
; N/A           ; None        ; -3.156 ns ; MantisaB[8]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                      ; Clock    ;
; N/A           ; None        ; -3.179 ns ; OrderB[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A           ; None        ; -3.179 ns ; OrderB[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1] ; Clock    ;
; N/A           ; None        ; -3.197 ns ; OrderB[2]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A           ; None        ; -3.201 ns ; OrderB[2]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A           ; None        ; -3.216 ns ; OrderA[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1] ; Clock    ;
; N/A           ; None        ; -3.217 ns ; OrderA[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0] ; Clock    ;
; N/A           ; None        ; -3.236 ns ; MantisaB[0]  ; operation_unit:inst1|mantisa_part:inst|B:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                      ; Clock    ;
; N/A           ; None        ; -3.262 ns ; OrderA[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A           ; None        ; -3.301 ns ; OrderA[0]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A           ; None        ; -3.347 ns ; OrderA[3]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A           ; None        ; -3.347 ns ; OrderA[3]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1] ; Clock    ;
; N/A           ; None        ; -3.414 ns ; OrderA[3]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A           ; None        ; -3.531 ns ; OrderB[1]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1] ; Clock    ;
; N/A           ; None        ; -3.708 ns ; OrderA[1]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1] ; Clock    ;
; N/A           ; None        ; -3.761 ns ; OrderA[2]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A           ; None        ; -3.762 ns ; OrderA[1]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A           ; None        ; -3.764 ns ; OrderB[3]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1] ; Clock    ;
; N/A           ; None        ; -3.779 ns ; OrderB[3]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] ; Clock    ;
; N/A           ; None        ; -3.783 ns ; OrderB[3]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A           ; None        ; -3.801 ns ; OrderA[1]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
; N/A           ; None        ; -3.828 ns ; OrderA[2]    ; operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] ; Clock    ;
+---------------+-------------+-----------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 22 22:36:11 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AUTOMATA -c AUTOMATA --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[9]" is a latch
    Warning: Node "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[8]" is a latch
    Warning: Node "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[10]" is a latch
    Warning: Node "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[11]" is a latch
    Warning: Node "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "cu:inst|inst2~0" as buffer
    Info: Detected ripple clock "cu:inst|inst3" as buffer
    Info: Detected ripple clock "cu:inst|inst" as buffer
    Info: Detected ripple clock "cu:inst|inst2" as buffer
Info: Clock "Clock" has Internal fmax of 147.51 MHz between source register "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]" and destination register "operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21]" (period= 6.779 ns)
    Info: + Longest register to register delay is 2.848 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y9_N0; Fanout = 2; REG Node = 'operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(0.219 ns) + CELL(0.309 ns) = 0.528 ns; Loc. = LCCOMB_X18_Y9_N16; Fanout = 2; COMB Node = 'operation_unit:inst1|mantisa_part:inst|signed_addition:inst|Add:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_l5i:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X18_Y9_N18; Fanout = 2; COMB Node = 'operation_unit:inst1|mantisa_part:inst|signed_addition:inst|Add:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_l5i:auto_generated|op_1~5'
        Info: 4: + IC(0.593 ns) + CELL(0.473 ns) = 1.719 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 2; COMB Node = 'operation_unit:inst1|mantisa_part:inst|signed_addition:inst|Add:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_l5i:auto_generated|op_1~94'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.754 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 2; COMB Node = 'operation_unit:inst1|mantisa_part:inst|signed_addition:inst|Add:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_l5i:auto_generated|op_1~98'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.789 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 2; COMB Node = 'operation_unit:inst1|mantisa_part:inst|signed_addition:inst|Add:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_l5i:auto_generated|op_1~102'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.824 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 2; COMB Node = 'operation_unit:inst1|mantisa_part:inst|signed_addition:inst|Add:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_l5i:auto_generated|op_1~106'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.859 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 2; COMB Node = 'operation_unit:inst1|mantisa_part:inst|signed_addition:inst|Add:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_l5i:auto_generated|op_1~110'
        Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.894 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 2; COMB Node = 'operation_unit:inst1|mantisa_part:inst|signed_addition:inst|Add:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_l5i:auto_generated|op_1~114'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.929 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 2; COMB Node = 'operation_unit:inst1|mantisa_part:inst|signed_addition:inst|Add:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_l5i:auto_generated|op_1~118'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.964 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 2; COMB Node = 'operation_unit:inst1|mantisa_part:inst|signed_addition:inst|Add:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_l5i:auto_generated|op_1~122'
        Info: 12: + IC(0.000 ns) + CELL(0.124 ns) = 2.088 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'operation_unit:inst1|mantisa_part:inst|signed_addition:inst|Add:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_l5i:auto_generated|op_1~126'
        Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 2.123 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 1; COMB Node = 'operation_unit:inst1|mantisa_part:inst|signed_addition:inst|Add:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_l5i:auto_generated|op_1~130'
        Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 2.248 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 1; COMB Node = 'operation_unit:inst1|mantisa_part:inst|signed_addition:inst|Add:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_l5i:auto_generated|op_1~133'
        Info: 15: + IC(0.392 ns) + CELL(0.053 ns) = 2.693 ns; Loc. = LCCOMB_X18_Y7_N28; Fanout = 1; COMB Node = 'operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|_~0'
        Info: 16: + IC(0.000 ns) + CELL(0.155 ns) = 2.848 ns; Loc. = LCFF_X18_Y7_N29; Fanout = 6; REG Node = 'operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21]'
        Info: Total cell delay = 1.644 ns ( 57.72 % )
        Info: Total interconnect delay = 1.204 ns ( 42.28 % )
    Info: - Smallest clock skew is -3.841 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.453 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'Clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X18_Y7_N29; Fanout = 6; REG Node = 'operation_unit:inst1|mantisa_part:inst|C:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[21]'
            Info: Total cell delay = 1.472 ns ( 60.01 % )
            Info: Total interconnect delay = 0.981 ns ( 39.99 % )
        Info: - Longest clock path from clock "Clock" to source register is 6.294 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'Clock'
            Info: 2: + IC(1.233 ns) + CELL(0.712 ns) = 2.799 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 13; REG Node = 'cu:inst|inst'
            Info: 3: + IC(0.521 ns) + CELL(0.228 ns) = 3.548 ns; Loc. = LCCOMB_X15_Y7_N18; Fanout = 18; COMB Node = 'cu:inst|inst2~0'
            Info: 4: + IC(1.644 ns) + CELL(0.000 ns) = 5.192 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'cu:inst|inst2~0clkctrl'
            Info: 5: + IC(0.877 ns) + CELL(0.225 ns) = 6.294 ns; Loc. = LCCOMB_X18_Y9_N0; Fanout = 2; REG Node = 'operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 2.019 ns ( 32.08 % )
            Info: Total interconnect delay = 4.275 ns ( 67.92 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]" (data pin = "OrderA[1]", clock pin = "Clock") is 4.677 ns
    Info: + Longest pin to register delay is 7.066 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 4; PIN Node = 'OrderA[1]'
        Info: 2: + IC(4.542 ns) + CELL(0.366 ns) = 5.765 ns; Loc. = LCCOMB_X29_Y4_N28; Fanout = 1; COMB Node = 'operation_unit:inst1|order_part:inst1|additional_code:inst6|Inc:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_uoh:auto_generated|op_1~0'
        Info: 3: + IC(0.360 ns) + CELL(0.371 ns) = 6.496 ns; Loc. = LCCOMB_X29_Y4_N22; Fanout = 1; COMB Node = 'operation_unit:inst1|order_part:inst1|SignedAdd:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~13'
        Info: 4: + IC(0.261 ns) + CELL(0.309 ns) = 7.066 ns; Loc. = LCFF_X29_Y4_N7; Fanout = 2; REG Node = 'operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.903 ns ( 26.93 % )
        Info: Total interconnect delay = 5.163 ns ( 73.07 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X29_Y4_N7; Fanout = 2; REG Node = 'operation_unit:inst1|order_part:inst1|NormalizerOrder:inst3|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.472 ns ( 59.38 % )
        Info: Total interconnect delay = 1.007 ns ( 40.62 % )
Info: tco from clock "Clock" to destination pin "LoadOerder" through register "cu:inst|inst2" is 9.481 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'Clock'
        Info: 2: + IC(1.395 ns) + CELL(0.618 ns) = 2.867 ns; Loc. = LCFF_X15_Y7_N23; Fanout = 13; REG Node = 'cu:inst|inst2'
        Info: Total cell delay = 1.472 ns ( 51.34 % )
        Info: Total interconnect delay = 1.395 ns ( 48.66 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.520 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N23; Fanout = 13; REG Node = 'cu:inst|inst2'
        Info: 2: + IC(0.863 ns) + CELL(0.346 ns) = 1.209 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 26; COMB Node = 'cu:inst|DEC:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0'
        Info: 3: + IC(3.329 ns) + CELL(1.982 ns) = 6.520 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'LoadOerder'
        Info: Total cell delay = 2.328 ns ( 35.71 % )
        Info: Total interconnect delay = 4.192 ns ( 64.29 % )
Info: th for register "operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]" (data pin = "MantisaA[3]", clock pin = "Clock") is 1.173 ns
    Info: + Longest clock path from clock "Clock" to destination register is 6.154 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'Clock'
        Info: 2: + IC(1.233 ns) + CELL(0.712 ns) = 2.799 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 13; REG Node = 'cu:inst|inst'
        Info: 3: + IC(0.521 ns) + CELL(0.228 ns) = 3.548 ns; Loc. = LCCOMB_X15_Y7_N18; Fanout = 18; COMB Node = 'cu:inst|inst2~0'
        Info: 4: + IC(1.644 ns) + CELL(0.000 ns) = 5.192 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'cu:inst|inst2~0clkctrl'
        Info: 5: + IC(0.909 ns) + CELL(0.053 ns) = 6.154 ns; Loc. = LCCOMB_X18_Y9_N12; Fanout = 2; REG Node = 'operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 1.847 ns ( 30.01 % )
        Info: Total interconnect delay = 4.307 ns ( 69.99 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.981 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N15; Fanout = 1; PIN Node = 'MantisaA[3]'
        Info: 2: + IC(3.973 ns) + CELL(0.228 ns) = 4.981 ns; Loc. = LCCOMB_X18_Y9_N12; Fanout = 2; REG Node = 'operation_unit:inst1|mantisa_part:inst|A:inst8|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 1.008 ns ( 20.24 % )
        Info: Total interconnect delay = 3.973 ns ( 79.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Tue Dec 22 22:36:11 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


