# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_infrastructure_v1_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_infrastructure_v1_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_infrastructure_v1_1_0  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_register_slice_v2_1_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_register_slice_v2_1_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_data_fifo_v2_1_6  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_data_fifo_v2_1_6  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_data_fifo_v2_1_6  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_data_fifo_v2_1_6  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_data_fifo_v2_1_6  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_data_fifo_v2_1_6  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ipshared/user.org/digiled_v1_0/hdl/led_driver.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ipshared/user.org/digiled_v1_0/hdl/HSV_to_RGB.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ipshared/user.org/digiled_v1_0/hdl/DigiLED_v1_0_S00_AXI.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ipshared/user.org/digiled_v1_0/hdl/DigiLED_v1_0.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_DigiLED_0_0/sim/design_1_DigiLED_0_0.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/hdl/design_1.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../Arty_DigiLED.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../Arty_DigiLED.srcs/sim_1/new/tb.v" --include "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
