<profile>

<section name = "Vitis HLS Report for 'finalStage'" level="0">
<item name = "Date">Wed Mar  5 03:43:41 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">baseline</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">spartan7</item>
<item name = "Target device">xc7s100-fgga676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.625 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 430000, 10.000 ns, 4.300 ms, 1, 430000, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- readResult">8999, 429999, 18 ~ 86, -, -, 500 ~ 5000, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 239, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 54, 9974, 7375, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 587, -</column>
<column name="Register">-, -, 950, -, -</column>
<specialColumn name="Available">240, 160, 128000, 64000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 33, 8, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_128s_64s_128_5_1_U60">mul_128s_64s_128_5_1, 0, 26, 441, 256, 0</column>
<column name="mul_64s_44s_96_5_1_U58">mul_64s_44s_96_5_1, 0, 12, 441, 256, 0</column>
<column name="mul_64s_64s_128_5_1_U59">mul_64s_64s_128_5_1, 0, 16, 441, 256, 0</column>
<column name="sdiv_64ns_13s_64_68_1_U61">sdiv_64ns_13s_64_68_1, 0, 0, 8651, 6607, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln188_fu_394_p2">+, 0, 0, 20, 13, 3</column>
<column name="r_n_fu_380_p2">+, 0, 0, 19, 12, 1</column>
<column name="sub_ln181_1_fu_347_p2">-, 0, 0, 103, 96, 96</column>
<column name="sub_ln181_fu_333_p2">-, 0, 0, 71, 64, 64</column>
<column name="ap_block_state87_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op230_write_state87">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op233_read_state87">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_152_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_s_nbreadreq_fu_191_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln186_fu_293_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state87">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">449, 88, 1, 88</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_r_n_1_load_1">9, 2, 12, 24</column>
<column name="grp_load_fu_221_p1">15, 3, 12, 36</column>
<column name="last3_blk_n">9, 2, 1, 2</column>
<column name="output_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="r_a_1_fu_130">9, 2, 64, 128</column>
<column name="r_b_1_fu_134">9, 2, 64, 128</column>
<column name="r_n_1_fu_126">15, 3, 12, 36</column>
<column name="r_sigmaA_1_fu_138">9, 2, 64, 128</column>
<column name="r_sigmaB_1_fu_142">9, 2, 64, 128</column>
<column name="resultStream_blk_n">9, 2, 1, 2</column>
<column name="sigmaSquaredDiv1_blk_n">9, 2, 1, 2</column>
<column name="x2_blk_n">9, 2, 1, 2</column>
<column name="y2_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">87, 0, 87, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="icmp_ln186_reg_582">1, 0, 1, 0</column>
<column name="mul_ln181_reg_599">96, 0, 96, 0</column>
<column name="mul_ln182_reg_623">128, 0, 128, 0</column>
<column name="n">12, 0, 12, 0</column>
<column name="r_a_1_fu_130">64, 0, 64, 0</column>
<column name="r_b_1_fu_134">64, 0, 64, 0</column>
<column name="r_n_1_fu_126">12, 0, 12, 0</column>
<column name="r_n_reg_633">12, 0, 12, 0</column>
<column name="r_sigmaA_1_fu_138">64, 0, 64, 0</column>
<column name="r_sigmaB_1_fu_142">64, 0, 64, 0</column>
<column name="sext_ln182_reg_612">128, 0, 128, 0</column>
<column name="sigmaSquaredDiv1_read_reg_577">64, 0, 64, 0</column>
<column name="tmp_reg_527">1, 0, 1, 0</column>
<column name="trunc_ln3_reg_628">64, 0, 64, 0</column>
<column name="trunc_ln_reg_607">64, 0, 64, 0</column>
<column name="x2_read_reg_572">12, 0, 12, 0</column>
<column name="y2_read_reg_567">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, finalStage, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, finalStage, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, finalStage, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, finalStage, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, finalStage, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, finalStage, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, finalStage, return value</column>
<column name="resultStream_dout">in, 332, ap_fifo, resultStream, pointer</column>
<column name="resultStream_num_data_valid">in, 5, ap_fifo, resultStream, pointer</column>
<column name="resultStream_fifo_cap">in, 5, ap_fifo, resultStream, pointer</column>
<column name="resultStream_empty_n">in, 1, ap_fifo, resultStream, pointer</column>
<column name="resultStream_read">out, 1, ap_fifo, resultStream, pointer</column>
<column name="x2_dout">in, 12, ap_fifo, x2, pointer</column>
<column name="x2_num_data_valid">in, 5, ap_fifo, x2, pointer</column>
<column name="x2_fifo_cap">in, 5, ap_fifo, x2, pointer</column>
<column name="x2_empty_n">in, 1, ap_fifo, x2, pointer</column>
<column name="x2_read">out, 1, ap_fifo, x2, pointer</column>
<column name="y2_dout">in, 12, ap_fifo, y2, pointer</column>
<column name="y2_num_data_valid">in, 5, ap_fifo, y2, pointer</column>
<column name="y2_fifo_cap">in, 5, ap_fifo, y2, pointer</column>
<column name="y2_empty_n">in, 1, ap_fifo, y2, pointer</column>
<column name="y2_read">out, 1, ap_fifo, y2, pointer</column>
<column name="sigmaSquaredDiv1_dout">in, 64, ap_fifo, sigmaSquaredDiv1, pointer</column>
<column name="sigmaSquaredDiv1_num_data_valid">in, 5, ap_fifo, sigmaSquaredDiv1, pointer</column>
<column name="sigmaSquaredDiv1_fifo_cap">in, 5, ap_fifo, sigmaSquaredDiv1, pointer</column>
<column name="sigmaSquaredDiv1_empty_n">in, 1, ap_fifo, sigmaSquaredDiv1, pointer</column>
<column name="sigmaSquaredDiv1_read">out, 1, ap_fifo, sigmaSquaredDiv1, pointer</column>
<column name="last3_dout">in, 2, ap_fifo, last3, pointer</column>
<column name="last3_num_data_valid">in, 5, ap_fifo, last3, pointer</column>
<column name="last3_fifo_cap">in, 5, ap_fifo, last3, pointer</column>
<column name="last3_empty_n">in, 1, ap_fifo, last3, pointer</column>
<column name="last3_read">out, 1, ap_fifo, last3, pointer</column>
<column name="output_r_TDATA">out, 384, axis, output_r, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_r, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_r, pointer</column>
</table>
</item>
</section>
</profile>
