PPA Report for priority_parity_checker.v (Module: priority_parity_checker)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 12
FF Count: 14
IO Count: 23
Cell Count: 89

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 823.72 MHz
Reg-to-Reg Critical Path Delay: 1.081 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
