

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_spi.h</div>  </div>
</div>
<div class="contents">
<a href="sam3__spi_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00041"></a>00041 <span class="comment">/*</span>
<a name="l00042"></a>00042 <span class="comment"> * Copyright (C) 2006-2007 by egnite Software GmbH. All rights reserved.</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00045"></a>00045 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00046"></a>00046 <span class="comment"> * are met:</span>
<a name="l00047"></a>00047 <span class="comment"> *</span>
<a name="l00048"></a>00048 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00049"></a>00049 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00050"></a>00050 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00051"></a>00051 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00052"></a>00052 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00053"></a>00053 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00054"></a>00054 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00055"></a>00055 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00056"></a>00056 <span class="comment"> *</span>
<a name="l00057"></a>00057 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00058"></a>00058 <span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00059"></a>00059 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00060"></a>00060 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00061"></a>00061 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00062"></a>00062 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00063"></a>00063 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00064"></a>00064 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00065"></a>00065 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00066"></a>00066 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00067"></a>00067 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00068"></a>00068 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00069"></a>00069 <span class="comment"> *</span>
<a name="l00070"></a>00070 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00071"></a>00071 <span class="comment"></span>
<a name="l00072"></a>00072 <span class="comment"> */</span>
<a name="l00073"></a>00073 
<a name="l00074"></a>00074 <span class="preprocessor">#ifndef SAM3_SPI_H</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define SAM3_SPI_H</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span>
<a name="l00080"></a><a class="code" href="sam3__spi_8h.html#adeaa49ab944c7dcae2a868b0450232c8">00080</a> <span class="preprocessor">#define SPI0_BASE  0x40008000</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#if CPU_CM3_SAM3X</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_BASE  0x4000C000</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00088"></a>00088 <span class="comment">/*\{*/</span>
<a name="l00089"></a><a class="code" href="sam3__spi_8h.html#a8e275a46a44f13ece64e0efd15f7587c">00089</a> <span class="preprocessor">#define SPI_CR_OFF      0x00000000  ///&lt; Control register offset.</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span>
<a name="l00091"></a><a class="code" href="sam3__spi_8h.html#a871bf672ae2d310ce3376b87dc73f341">00091</a> <span class="preprocessor">#define SPI_SPIEN                0  ///&lt; SPI enable.</span>
<a name="l00092"></a><a class="code" href="sam3__spi_8h.html#aea567aa161cd996db0caa4579d16dd1a">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_SPIDIS               1  ///&lt; SPI disable.</span>
<a name="l00093"></a><a class="code" href="sam3__spi_8h.html#ab67d8fc9dba20b5f7c43feb5df7e658d">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_SWRST                7  ///&lt; Software reset.</span>
<a name="l00094"></a><a class="code" href="sam3__spi_8h.html#a9b5584c127911cf3ce702d4476d498b4">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_LASTXFER            24  ///&lt; Last transfer.</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00096"></a>00096 
<a name="l00100"></a>00100 <span class="comment">/*\{*/</span>
<a name="l00101"></a><a class="code" href="sam3__spi_8h.html#a667b39890bb5d185060da8604cb95048">00101</a> <span class="preprocessor">#define SPI_MR_OFF      0x00000004  ///&lt; Mode register offset.</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a><a class="code" href="sam3__spi_8h.html#a1039e667b18eb11df8ab4e168546200b">00103</a> <span class="preprocessor">#define SPI_MSTR                 0  ///&lt; Master mode.</span>
<a name="l00104"></a><a class="code" href="sam3__spi_8h.html#a20d08039426809232c9f319198dd8a9d">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_PS                   1  ///&lt; Peripheral select.</span>
<a name="l00105"></a><a class="code" href="sam3__spi_8h.html#a75853bf4d9ff27cb8c01ca3f9f16bf17">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_PCSDEC               2 ///&lt; Chip select decode.</span>
<a name="l00106"></a><a class="code" href="sam3__spi_8h.html#ac2ff1b26d2b19679b192322e37ed4b3b">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_FDIV                 3  ///&lt; Clock selection.</span>
<a name="l00107"></a><a class="code" href="sam3__spi_8h.html#a35767f5bfa3d7dc1965df71ea657fe23">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_MODFDIS              4  ///&lt; Mode fault detection.</span>
<a name="l00108"></a><a class="code" href="sam3__spi_8h.html#a46402bb34b70efa1ab4010d6da3e0187">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_LLB                  7  ///&lt; Local loopback enable.</span>
<a name="l00109"></a><a class="code" href="sam3__spi_8h.html#a0d67221fb35e3c26beee74edca53d8eb">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_PCS         0x000F0000  ///&lt; Peripheral chip select mask.</span>
<a name="l00110"></a><a class="code" href="sam3__spi_8h.html#a8ca24fe6b638ea1302ab6e3f6d3b3b14">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_PCS_0       0x000E0000  ///&lt; Peripheral chip select 0.</span>
<a name="l00111"></a><a class="code" href="sam3__spi_8h.html#aa44582de9b940b83f6981e4c69dd1c76">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_PCS_1       0x000D0000  ///&lt; Peripheral chip select 1.</span>
<a name="l00112"></a><a class="code" href="sam3__spi_8h.html#a192ff06469ad7ae6c72c3d8a9117c357">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_PCS_2       0x000B0000  ///&lt; Peripheral chip select 2.</span>
<a name="l00113"></a><a class="code" href="sam3__spi_8h.html#a4db907ee87d4a328c84185728f59e3a1">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_PCS_3       0x00070000  ///&lt; Peripheral chip select 3.</span>
<a name="l00114"></a><a class="code" href="sam3__spi_8h.html#af7f0d2490e3f5f1e456c1eea2f60cb14">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_PCS_SHIFT           16  ///&lt; Least significant bit of peripheral chip select.</span>
<a name="l00115"></a><a class="code" href="sam3__spi_8h.html#a16181ca614d283b6ae6272d7ed5056b8">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_DLYBCS      0xFF000000  ///&lt; Mask for delay between chip selects.</span>
<a name="l00116"></a><a class="code" href="sam3__spi_8h.html#a1b086109cd78b5d0ddae5fe398c052b4">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_DLYBCS_SHIFT        24  ///&lt; Least significant bit of delay between chip selects.</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00118"></a>00118 
<a name="l00122"></a>00122 <span class="comment">/*\{*/</span>
<a name="l00123"></a><a class="code" href="sam3__spi_8h.html#ae9ef5d1a15263866020b69fc90432c40">00123</a> <span class="preprocessor">#define SPI_RDR_OFF     0x00000008  ///&lt; Receive data register offset.</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00125"></a><a class="code" href="sam3__spi_8h.html#a5cb38f8f2562ba378dca7984d788041a">00125</a> <span class="preprocessor">#define SPI_RD          0x0000FFFF  ///&lt; Receive data mask.</span>
<a name="l00126"></a><a class="code" href="sam3__spi_8h.html#a4355d276a851e9821b587f28b92d9a25">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_RD_SHIFT             0  ///&lt; Least significant bit of receive data.</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00128"></a>00128 
<a name="l00132"></a>00132 <span class="comment">/*\{*/</span>
<a name="l00133"></a><a class="code" href="sam3__spi_8h.html#ad2da1872736ca9a77a62a740a59ab597">00133</a> <span class="preprocessor">#define SPI_TDR_OFF     0x0000000C  ///&lt; Transmit data register offset.</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00135"></a><a class="code" href="sam3__spi_8h.html#a9126458deb8a1ae05a1b22388f200ea3">00135</a> <span class="preprocessor">#define SPI_TD          0x0000FFFF  ///&lt; Transmit data mask.</span>
<a name="l00136"></a><a class="code" href="sam3__spi_8h.html#a1f97dc4d17bd70197b7eb264d685525c">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TD_SHIFT             0  ///&lt; Least significant bit of transmit data.</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00138"></a>00138 
<a name="l00142"></a>00142 <span class="comment">/*\{*/</span>
<a name="l00143"></a><a class="code" href="sam3__spi_8h.html#a3ffb187244e364d1b466b76406b0203f">00143</a> <span class="preprocessor">#define SPI_SR_OFF      0x00000010  ///&lt; Status register offset.</span>
<a name="l00144"></a><a class="code" href="sam3__spi_8h.html#a63536d3845e1e0d63e502751009f66dd">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_IER_OFF     0x00000014  ///&lt; Interrupt enable register offset.</span>
<a name="l00145"></a><a class="code" href="sam3__spi_8h.html#a25f7af3fca93bafc93bf0eb2890f9ce6">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_IDR_OFF     0x00000018  ///&lt; Interrupt disable register offset.</span>
<a name="l00146"></a><a class="code" href="sam3__spi_8h.html#ad347308043df64a6879d66637c0fb81a">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_IMR_OFF     0x0000001C  ///&lt; Interrupt mask register offset.</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span>
<a name="l00148"></a><a class="code" href="sam3__spi_8h.html#aa91538b9ec551ad89a26d8f42bc968f5">00148</a> <span class="preprocessor">#define SPI_RDRF                 0  ///&lt; Receive data register full.</span>
<a name="l00149"></a><a class="code" href="sam3__spi_8h.html#a86bd92fa20f00109aac99ec9bf8a4e6c">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TDRE                 1  ///&lt; Transmit data register empty.</span>
<a name="l00150"></a><a class="code" href="sam3__spi_8h.html#a2b216e06a94c77056d10d2c419786c75">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_MODF                 2  ///&lt; Mode fault error.</span>
<a name="l00151"></a><a class="code" href="sam3__spi_8h.html#a001b753400060af2268a0f0b32bbb0d0">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_OVRES                3  ///&lt; Overrun error status.</span>
<a name="l00152"></a><a class="code" href="sam3__spi_8h.html#abde28d7b97a355ea7f1e72a273f1b19f">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_ENDRX                4  ///&lt; End of RX buffer.</span>
<a name="l00153"></a><a class="code" href="sam3__spi_8h.html#a35eb31041ab7f44108e8cc29f71aa840">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_ENDTX                5  ///&lt; End of TX buffer.</span>
<a name="l00154"></a><a class="code" href="sam3__spi_8h.html#a2af3ecadd677c8d5bcfec00c1c41cabf">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_RXBUFF               6  ///&lt; RX buffer full.</span>
<a name="l00155"></a><a class="code" href="sam3__spi_8h.html#acd8fc892c61ebf85184a5c94b6019c5c">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TXBUFE               7  ///&lt; TX buffer empty.</span>
<a name="l00156"></a><a class="code" href="sam3__spi_8h.html#a1857754ffc22b109a1ad82dffc0690e1">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_NSSR                 8  ///&lt; NSS rising.</span>
<a name="l00157"></a><a class="code" href="sam3__spi_8h.html#a206133d7215eeb186be703c5890ac84a">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TXEMPTY              9  ///&lt; Transmission register empty.</span>
<a name="l00158"></a><a class="code" href="sam3__spi_8h.html#a1f278741b5f23eb1dd9954cd6b0ea192">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_SPIENS              16  ///&lt; SPI enable status.</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00160"></a>00160 
<a name="l00164"></a>00164 <span class="comment">/*\{*/</span>
<a name="l00165"></a><a class="code" href="sam3__spi_8h.html#a3939589eccfd1fba44d3869076d7bf34">00165</a> <span class="preprocessor">#define SPI_CSR0_OFF    0x00000030  ///&lt; Chip select register 0 offset.</span>
<a name="l00166"></a><a class="code" href="sam3__spi_8h.html#a51f931d4e56d8770c6919f9856f0652c">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR1_OFF    0x00000034  ///&lt; Chip select register 1 offset.</span>
<a name="l00167"></a><a class="code" href="sam3__spi_8h.html#a00b9b79aa71c566f6be303caadb9131a">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR2_OFF    0x00000038  ///&lt; Chip select register 2 offset.</span>
<a name="l00168"></a><a class="code" href="sam3__spi_8h.html#acca57844dd70dce2469000f21e42f40e">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR3_OFF    0x0000003C  ///&lt; Chip select register 3 offset.</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span>
<a name="l00170"></a><a class="code" href="sam3__spi_8h.html#ad8e335b1f808bd7408d2aef2377adcb1">00170</a> <span class="preprocessor">#define SPI_CPOL                 0  ///&lt; Clock polarity.</span>
<a name="l00171"></a><a class="code" href="sam3__spi_8h.html#a50366ed780ac3d87102f76e6cf00e1c9">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_NCPHA                1  ///&lt; Clock phase.</span>
<a name="l00172"></a><a class="code" href="sam3__spi_8h.html#adc9068ac64ffdd59b8af37472e387709">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSAAT                3  ///&lt; Chip select active after transfer.</span>
<a name="l00173"></a><a class="code" href="sam3__spi_8h.html#a9177b1588e7d55b8831690096aba5644">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_BITS        0x000000F0  ///&lt; Bits per transfer mask.</span>
<a name="l00174"></a><a class="code" href="sam3__spi_8h.html#a39e773184c3563e6c3d739129766c1f8">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_BITS_8      0x00000000  ///&lt; 8 bits per transfer.</span>
<a name="l00175"></a><a class="code" href="sam3__spi_8h.html#a02fa36f378be4cb9b6a3f1b776ab34b6">00175</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_BITS_9      0x00000010  ///&lt; 9 bits per transfer.</span>
<a name="l00176"></a><a class="code" href="sam3__spi_8h.html#a21c324ffdb1787455527a53776b9e513">00176</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_BITS_10     0x00000020  ///&lt; 10 bits per transfer.</span>
<a name="l00177"></a><a class="code" href="sam3__spi_8h.html#a3a8f114a450f53d5cc8e29a199c6d3cc">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_BITS_11     0x00000030  ///&lt; 11 bits per transfer.</span>
<a name="l00178"></a><a class="code" href="sam3__spi_8h.html#a0166386a770171ae5c9fd3eb1cc1b817">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_BITS_12     0x00000040  ///&lt; 12 bits per transfer.</span>
<a name="l00179"></a><a class="code" href="sam3__spi_8h.html#aed3cbe853bbaf0a8293e79f036da2ecc">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_BITS_13     0x00000050  ///&lt; 13 bits per transfer.</span>
<a name="l00180"></a><a class="code" href="sam3__spi_8h.html#a393e89b3ea398be5afd440a23affae0f">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_BITS_14     0x00000060  ///&lt; 14 bits per transfer.</span>
<a name="l00181"></a><a class="code" href="sam3__spi_8h.html#afea545866c7be45da9951b532143474b">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_BITS_15     0x00000070  ///&lt; 15 bits per transfer.</span>
<a name="l00182"></a><a class="code" href="sam3__spi_8h.html#ae4613682b4adc697ed9b5cdce299674b">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_BITS_16     0x00000080  ///&lt; 16 bits per transfer.</span>
<a name="l00183"></a><a class="code" href="sam3__spi_8h.html#a2e0fd6cc7321635c3cb802996a9861fe">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_BITS_SHIFT           4  ///&lt; Least significant bit of bits per transfer.</span>
<a name="l00184"></a><a class="code" href="sam3__spi_8h.html#a5e7060fc31c70cf78a2869fbebd08023">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_SCBR        0x0000FF00  ///&lt; Serial clock baud rate mask.</span>
<a name="l00185"></a><a class="code" href="sam3__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_SCBR_SHIFT           8  ///&lt; Least significant bit of serial clock baud rate.</span>
<a name="l00186"></a><a class="code" href="sam3__spi_8h.html#a30e93a3290cf04fae37d2539d2fb119a">00186</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_DLYBS       0x00FF0000  ///&lt; Delay before SPCK mask.</span>
<a name="l00187"></a><a class="code" href="sam3__spi_8h.html#a0b2922bd12b1bed298f78986c0c5b878">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_DLYBS_SHIFT         16  ///&lt; Least significant bit of delay before SPCK.</span>
<a name="l00188"></a><a class="code" href="sam3__spi_8h.html#a6072cb9d3ae9bb3f024e257532ae6ec0">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_DLYBCT      0xFF000000  ///&lt; Delay between consecutive transfers mask.</span>
<a name="l00189"></a><a class="code" href="sam3__spi_8h.html#ac9710aa8701a325c19be9f9836104826">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_DLYBCT_SHIFT        24  ///&lt; Least significant bit of delay between consecutive transfers.</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00191"></a>00191 
<a name="l00195"></a>00195 <span class="comment">/*\{*/</span>
<a name="l00196"></a>00196 <span class="preprocessor">#if defined(SPI_BASE)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_BASE   SPI_BASE</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_CR      (*((reg32_t *)(SPI0_BASE + SPI0_CR_OFF)))     ///&lt; SPI Control Register Write-only.</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_MR      (*((reg32_t *)(SPI0_BASE + SPI0_MR_OFF)))     ///&lt; SPI Mode Register Read/Write Reset=0x0.</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_RDR     (*((reg32_t *)(SPI0_BASE + SPI0_RDR_OFF)))    ///&lt; SPI Receive Data Register Read-only Reset=0x0.</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_TDR     (*((reg32_t *)(SPI0_BASE + SPI0_TDR_OFF)))    ///&lt; SPI Transmit Data Register Write-only .</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_SR      (*((reg32_t *)(SPI0_BASE + SPI0_SR_OFF)))     ///&lt; SPI Status Register Read-only Reset=0x000000F0.</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_IER     (*((reg32_t *)(SPI0_BASE + SPI0_IER_OFF)))    ///&lt; SPI Interrupt Enable Register Write-only.</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_IDR     (*((reg32_t *)(SPI0_BASE + SPI0_IDR_OFF)))    ///&lt; SPI Interrupt Disable Register Write-only.</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_IMR     (*((reg32_t *)(SPI0_BASE + SPI0_IMR_OFF)))    ///&lt; SPI Interrupt Mask Register Read-only Reset=0x0.</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_CSR0    (*((reg32_t *)(SPI0_BASE + SPI0_CSR0_OFF)))   ///&lt; SPI Chip Select Register 0 Read/Write Reset=0x0.</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_CSR1    (*((reg32_t *)(SPI0_BASE + SPI0_CSR1_OFF)))   ///&lt; SPI Chip Select Register 1 Read/Write Reset=0x0.</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_CSR2    (*((reg32_t *)(SPI0_BASE + SPI0_CSR2_OFF)))   ///&lt; SPI Chip Select Register 2 Read/Write Reset=0x0.</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">    #define SPI_CSR3    (*((reg32_t *)(SPI0_BASE + SPI0_CSR3_OFF)))   ///&lt; SPI Chip Select Register 3 Read/Write Reset=0x0.</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">    #if defined(SPI_HAS_PDC)</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">        #define SPI_RPR     (*((reg32_t *)(SPI0_BASE + SPI0_RPR_OFF)))    ///&lt; PDC channel 0 receive pointer register.</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">        #define SPI_RCR     (*((reg32_t *)(SPI0_BASE + SPI0_RCR_OFF)))    ///&lt; PDC channel 0 receive counter register.</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">        #define SPI_TPR     (*((reg32_t *)(SPI0_BASE + SPI0_TPR_OFF)))    ///&lt; PDC channel 0 transmit pointer register.</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">        #define SPI_TCR     (*((reg32_t *)(SPI0_BASE + SPI0_TCR_OFF)))    ///&lt; PDC channel 0 transmit counter register.</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">        #define SPI_RNPR    (*((reg32_t *)(SPI0_BASE + SPI0_RNPR_OFF)))   ///&lt; PDC channel 0 receive next pointer register.</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">        #define SPI_RNCR    (*((reg32_t *)(SPI0_BASE + SPI0_RNCR_OFF)))   ///&lt; PDC channel 0 receive next counter register.</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">        #define SPI_TNPR    (*((reg32_t *)(SPI0_BASE + SPI0_TNPR_OFF)))   ///&lt; PDC channel 0 transmit next pointer register.</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">        #define SPI_TNCR    (*((reg32_t *)(SPI0_BASE + SPI0_TNCR_OFF)))   ///&lt; PDC channel 0 transmit next counter register.</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">        #define SPI_PTCR    (*((reg32_t *)(SPI0_BASE + SPI0_PTCR_OFF)))   ///&lt; PDC channel 0 transfer control register.</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">        #define SPI_PTSR    (*((reg32_t *)(SPI0_BASE + SPI0_PTSR_OFF)))   ///&lt; PDC channel 0 transfer status register.</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">    #endif </span><span class="comment">/* SPI_HAS_PDC */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#endif </span><span class="comment">/* SPI_BASE */</span>
<a name="l00223"></a>00223 <span class="comment">/*\}*/</span>
<a name="l00224"></a>00224 
<a name="l00228"></a>00228 <span class="comment">/*\{*/</span>
<a name="l00229"></a>00229 <span class="preprocessor">#if defined(SPI0_BASE)</span>
<a name="l00230"></a><a class="code" href="sam3__spi_8h.html#a2c8c0dd588eca7312bd824b9d32b122c">00230</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_CR     (*((reg32_t *)(SPI0_BASE + SPI_CR_OFF)))        ///&lt; SPI Control Register Write-only.</span>
<a name="l00231"></a><a class="code" href="sam3__spi_8h.html#a998a552558ff599584f0f8cda39d00d9">00231</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_MR     (*((reg32_t *)(SPI0_BASE + SPI_MR_OFF)))        ///&lt; SPI Mode Register Read/Write Reset=0x0.</span>
<a name="l00232"></a><a class="code" href="sam3__spi_8h.html#a17ca665865f69ca3690aa2e71a18fbd9">00232</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_RDR    (*((reg32_t *)(SPI0_BASE + SPI_RDR_OFF)))       ///&lt; SPI Receive Data Register Read-only Reset=0x0.</span>
<a name="l00233"></a><a class="code" href="sam3__spi_8h.html#a8a9fce2292a11f0b73ac422fbe7ba09c">00233</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_TDR    (*((reg32_t *)(SPI0_BASE + SPI_TDR_OFF)))       ///&lt; SPI Transmit Data Register Write-only .</span>
<a name="l00234"></a><a class="code" href="sam3__spi_8h.html#a2461be1ade1e6f4c9332082078af0447">00234</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_SR     (*((reg32_t *)(SPI0_BASE + SPI_SR_OFF)))        ///&lt; SPI Status Register Read-only Reset=0x000000F0.</span>
<a name="l00235"></a><a class="code" href="sam3__spi_8h.html#a3acbb45f7eba9dd602ba6e05a9469fc6">00235</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_IER    (*((reg32_t *)(SPI0_BASE + SPI_IER_OFF)))       ///&lt; SPI Interrupt Enable Register Write-only.</span>
<a name="l00236"></a><a class="code" href="sam3__spi_8h.html#a279e5df465359d473c9404fdd450c4a4">00236</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_IDR    (*((reg32_t *)(SPI0_BASE + SPI_IDR_OFF)))       ///&lt; SPI Interrupt Disable Register Write-only.</span>
<a name="l00237"></a><a class="code" href="sam3__spi_8h.html#a8cba8df56f99e0ced945e5416add5a34">00237</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_IMR    (*((reg32_t *)(SPI0_BASE + SPI_IMR_OFF)))       ///&lt; SPI Interrupt Mask Register Read-only Reset=0x0.</span>
<a name="l00238"></a><a class="code" href="sam3__spi_8h.html#ae6a9ad3eb76c5ecb0e651061afbd5faa">00238</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_CSR0   (*((reg32_t *)(SPI0_BASE + SPI_CSR0_OFF)))      ///&lt; SPI Chip Select Register 0 Read/Write Reset=0x0.</span>
<a name="l00239"></a><a class="code" href="sam3__spi_8h.html#a8afdb13120130e3eae9e1569d40926b2">00239</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_CSR1   (*((reg32_t *)(SPI0_BASE + SPI_CSR1_OFF)))      ///&lt; SPI Chip Select Register 1 Read/Write Reset=0x0.</span>
<a name="l00240"></a><a class="code" href="sam3__spi_8h.html#a2fdcb1a17ae90e62e4d61ba99434bc39">00240</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_CSR2   (*((reg32_t *)(SPI0_BASE + SPI_CSR2_OFF)))      ///&lt; SPI Chip Select Register 2 Read/Write Reset=0x0.</span>
<a name="l00241"></a><a class="code" href="sam3__spi_8h.html#a19a96dddac4cd0a74c4e33c33475bbce">00241</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_CSR3   (*((reg32_t *)(SPI0_BASE + SPI_CSR3_OFF)))      ///&lt; SPI Chip Select Register 3 Read/Write Reset=0x0.</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">    #if defined(SPI_HAS_PDC)</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">        #define SPI0_RPR    (*((reg32_t *)(SPI0_BASE + PERIPH_RPR_OFF)))    ///&lt; PDC channel 0 receive pointer register.</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">        #define SPI0_RCR    (*((reg32_t *)(SPI0_BASE + PERIPH_RCR_OFF)))    ///&lt; PDC channel 0 receive counter register.</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">        #define SPI0_TPR    (*((reg32_t *)(SPI0_BASE + PERIPH_TPR_OFF)))    ///&lt; PDC channel 0 transmit pointer register.</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">        #define SPI0_TCR    (*((reg32_t *)(SPI0_BASE + PERIPH_TCR_OFF)))    ///&lt; PDC channel 0 transmit counter register.</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">        #define SPI0_RNPR   (*((reg32_t *)(SPI0_BASE + PERIPH_RNPR_OFF)))   ///&lt; PDC channel 0 receive next pointer register.</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">        #define SPI0_RNCR   (*((reg32_t *)(SPI0_BASE + PERIPH_RNCR_OFF)))   ///&lt; PDC channel 0 receive next counter register.</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">        #define SPI0_TNPR   (*((reg32_t *)(SPI0_BASE + PERIPH_TNPR_OFF)))   ///&lt; PDC channel 0 transmit next pointer register.</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">        #define SPI0_TNCR   (*((reg32_t *)(SPI0_BASE + PERIPH_TNCR_OFF)))   ///&lt; PDC channel 0 transmit next counter register.</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">        #define SPI0_PTCR   (*((reg32_t *)(SPI0_BASE + PERIPH_PTCR_OFF)))   ///&lt; PDC channel 0 transfer control register.</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">        #define SPI0_PTSR   (*((reg32_t *)(SPI0_BASE + PERIPH_PTSR_OFF)))   ///&lt; PDC channel 0 transfer status register.</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">    #endif </span><span class="comment">/* SPI_HAS_PDC */</span>
<a name="l00254"></a>00254 <span class="preprocessor">#endif </span><span class="comment">/* SPI0_BASE */</span>
<a name="l00255"></a>00255 <span class="comment">/*\}*/</span>
<a name="l00256"></a>00256 
<a name="l00260"></a>00260 <span class="comment">/*\{*/</span>
<a name="l00261"></a>00261 <span class="preprocessor">#if defined(SPI1_BASE)</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_CR     (*((reg32_t *)(SPI1_BASE + SPI_CR_OFF)))        ///&lt; SPI Control Register Write-only.</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_MR     (*((reg32_t *)(SPI1_BASE + SPI_MR_OFF)))        ///&lt; SPI Mode Register Read/Write Reset=0x0.</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_RDR    (*((reg32_t *)(SPI1_BASE + SPI_RDR_OFF)))       ///&lt; SPI Receive Data Register Read-only Reset=0x0.</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_TDR    (*((reg32_t *)(SPI1_BASE + SPI_TDR_OFF)))       ///&lt; SPI Transmit Data Register Write-only .</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_SR     (*((reg32_t *)(SPI1_BASE + SPI_SR_OFF)))        ///&lt; SPI Status Register Read-only Reset=0x000000F0.</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_IER    (*((reg32_t *)(SPI1_BASE + SPI_IER_OFF)))       ///&lt; SPI Interrupt Enable Register Write-only.</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_IDR    (*((reg32_t *)(SPI1_BASE + SPI_IDR_OFF)))       ///&lt; SPI Interrupt Disable Register Write-only.</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_IMR    (*((reg32_t *)(SPI1_BASE + SPI_IMR_OFF)))       ///&lt; SPI Interrupt Mask Register Read-only Reset=0x0.</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_CSR0   (*((reg32_t *)(SPI1_BASE + SPI_CSR0_OFF)))      ///&lt; SPI Chip Select Register 0 Read/Write Reset=0x0.</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_CSR1   (*((reg32_t *)(SPI1_BASE + SPI_CSR1_OFF)))      ///&lt; SPI Chip Select Register 1 Read/Write Reset=0x0.</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_CSR2   (*((reg32_t *)(SPI1_BASE + SPI_CSR2_OFF)))      ///&lt; SPI Chip Select Register 2 Read/Write Reset=0x0.</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_CSR3   (*((reg32_t *)(SPI1_BASE + SPI_CSR3_OFF)))      ///&lt; SPI Chip Select Register 3 Read/Write Reset=0x0.</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">    #if defined(SPI_HAS_PDC)</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">        #define SPI1_RPR    (*((reg32_t *)(SPI1_BASE + PERIPH_RPR_OFF)))    ///&lt; PDC channel 1 receive pointer register.</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">        #define SPI1_RCR    (*((reg32_t *)(SPI1_BASE + PERIPH_RCR_OFF)))    ///&lt; PDC channel 1 receive counter register.</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">        #define SPI1_TPR    (*((reg32_t *)(SPI1_BASE + PERIPH_TPR_OFF)))    ///&lt; PDC channel 1 transmit pointer register.</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">        #define SPI1_TCR    (*((reg32_t *)(SPI1_BASE + PERIPH_TCR_OFF)))    ///&lt; PDC channel 1 transmit counter register.</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">        #define SPI1_RNPR   (*((reg32_t *)(SPI1_BASE + PERIPH_RNPR_OFF)))   ///&lt; PDC channel 1 receive next pointer register.</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">        #define SPI1_RNCR   (*((reg32_t *)(SPI1_BASE + PERIPH_RNCR_OFF)))   ///&lt; PDC channel 1 receive next counter register.</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">        #define SPI1_TNPR   (*((reg32_t *)(SPI1_BASE + PERIPH_TNPR_OFF)))   ///&lt; PDC channel 1 transmit next pointer register.</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">        #define SPI1_TNCR   (*((reg32_t *)(SPI1_BASE + PERIPH_TNCR_OFF)))   ///&lt; PDC channel 1 transmit next counter register.</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">        #define SPI1_PTCR   (*((reg32_t *)(SPI1_BASE + PERIPH_PTCR_OFF)))   ///&lt; PDC channel 1 transfer control register.</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">        #define SPI1_PTSR   (*((reg32_t *)(SPI1_BASE + PERIPH_PTSR_OFF)))   ///&lt; PDC channel 1 transfer status register.</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">    #endif </span><span class="comment">/* SPI_HAS_PDC */</span>
<a name="l00286"></a>00286 <span class="preprocessor">#endif </span><span class="comment">/* SPI1_BASE */</span>
<a name="l00287"></a>00287 <span class="comment">/*\}*/</span>
<a name="l00288"></a>00288 
<a name="l00289"></a>00289 <span class="preprocessor">#endif  </span><span class="comment">/* SAM3_SPI_H */</span>
</pre></div></div>
</div>


