// Seed: 1749561980
module module_0;
  if (id_1) wire id_2;
  else assign id_1 = -1;
  assign module_2.id_14 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  id_4 :
  assert property (@(posedge id_4) 1);
  module_0 modCall_1 ();
  assign id_3 = -1;
  assign id_3 = -1;
  id_5(
      -1
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1,
    id_28,
    input tri id_2,
    input wor id_3,
    input tri1 id_4,
    output wand id_5,
    input wire id_6,
    id_29,
    input tri1 id_7,
    input uwire id_8,
    input wand id_9,
    input tri1 id_10,
    output wand id_11,
    input wor id_12,
    output tri1 id_13,
    input supply1 id_14,
    input supply1 id_15,
    input supply0 id_16,
    output tri1 id_17,
    input wire id_18,
    output tri1 id_19,
    id_30,
    input supply0 id_20,
    input tri0 id_21,
    output supply0 id_22,
    input uwire id_23,
    output wire id_24,
    output tri1 id_25,
    input wand id_26
);
  integer id_31;
  assign id_11 = 1;
  module_0 modCall_1 ();
endmodule
