
ir_heat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000da  00800100  00002164  000021f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002164  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000064  008001da  008001da  000022d2  2**0
                  ALLOC
  3 .stab         00001a88  00000000  00000000  000022d4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000e3c  00000000  00000000  00003d5c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 00 03 	jmp	0x600	; 0x600 <__vector_1>
       8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      10:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__vector_9>
      28:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      2c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 e5 00 	jmp	0x1ca	; 0x1ca <__vector_13>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 f5 00 	jmp	0x1ea	; 0x1ea <__vector_16>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 43 01 	jmp	0x286	; 0x286 <__vector_18>
      4c:	0c 94 62 01 	jmp	0x2c4	; 0x2c4 <__vector_19>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

00000068 <__c.1790>:
      68:	6e 61 6e 00                                         nan.

0000006c <__c.1788>:
      6c:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      7c:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      8c:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      9c:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      ac:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      bc:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      cc:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      dc:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      ec:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      fc:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     10c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     11c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     12c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     13c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     14c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     15c:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	d4 e0       	ldi	r29, 0x04	; 4
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	11 e0       	ldi	r17, 0x01	; 1
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	e4 e6       	ldi	r30, 0x64	; 100
     17e:	f1 e2       	ldi	r31, 0x21	; 33
     180:	02 c0       	rjmp	.+4      	; 0x186 <.do_copy_data_start>

00000182 <.do_copy_data_loop>:
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0

00000186 <.do_copy_data_start>:
     186:	aa 3d       	cpi	r26, 0xDA	; 218
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <.do_copy_data_loop>

0000018c <__do_clear_bss>:
     18c:	12 e0       	ldi	r17, 0x02	; 2
     18e:	aa ed       	ldi	r26, 0xDA	; 218
     190:	b1 e0       	ldi	r27, 0x01	; 1
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	ae 33       	cpi	r26, 0x3E	; 62
     198:	b1 07       	cpc	r27, r17
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 5d 04 	call	0x8ba	; 0x8ba <main>
     1a0:	0c 94 b0 10 	jmp	0x2160	; 0x2160 <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <__vector_9>:
uint16_t	t_abs_threshold_down	=  250;
*/


// Clock Timer
SIGNAL(SIG_OVERFLOW2) {
     1a8:	1f 92       	push	r1
     1aa:	0f 92       	push	r0
     1ac:	0f b6       	in	r0, 0x3f	; 63
     1ae:	0f 92       	push	r0
     1b0:	11 24       	eor	r1, r1
     1b2:	8f 93       	push	r24
	interval++;
     1b4:	80 91 d2 01 	lds	r24, 0x01D2
     1b8:	8f 5f       	subi	r24, 0xFF	; 255
     1ba:	80 93 d2 01 	sts	0x01D2, r24
}
     1be:	8f 91       	pop	r24
     1c0:	0f 90       	pop	r0
     1c2:	0f be       	out	0x3f, r0	; 63
     1c4:	0f 90       	pop	r0
     1c6:	1f 90       	pop	r1
     1c8:	18 95       	reti

000001ca <__vector_13>:

SIGNAL(SIG_OVERFLOW1) {
     1ca:	1f 92       	push	r1
     1cc:	0f 92       	push	r0
     1ce:	0f b6       	in	r0, 0x3f	; 63
     1d0:	0f 92       	push	r0
     1d2:	11 24       	eor	r1, r1
	TIMER1_STOP;
     1d4:	10 92 81 00 	sts	0x0081, r1
	TCNT1H = 0;
     1d8:	10 92 85 00 	sts	0x0085, r1
	TCNT1L = 0;
     1dc:	10 92 84 00 	sts	0x0084, r1
}
     1e0:	0f 90       	pop	r0
     1e2:	0f be       	out	0x3f, r0	; 63
     1e4:	0f 90       	pop	r0
     1e6:	1f 90       	pop	r1
     1e8:	18 95       	reti

000001ea <__vector_16>:


// LED Flasher
SIGNAL(SIG_OVERFLOW0) {
     1ea:	1f 92       	push	r1
     1ec:	0f 92       	push	r0
     1ee:	0f b6       	in	r0, 0x3f	; 63
     1f0:	0f 92       	push	r0
     1f2:	11 24       	eor	r1, r1
     1f4:	2f 93       	push	r18
     1f6:	3f 93       	push	r19
     1f8:	4f 93       	push	r20
     1fa:	8f 93       	push	r24
     1fc:	9f 93       	push	r25
     1fe:	ef 93       	push	r30
     200:	ff 93       	push	r31
	static uint8_t	c1 = 0;
	static uint8_t c2 = 0;
	uint8_t slow=0;
	c1++;
     202:	80 91 e0 01 	lds	r24, 0x01E0
     206:	28 2f       	mov	r18, r24
     208:	2f 5f       	subi	r18, 0xFF	; 255
     20a:	20 93 e0 01 	sts	0x01E0, r18
	c2++;
     20e:	80 91 df 01 	lds	r24, 0x01DF
     212:	38 2f       	mov	r19, r24
     214:	3f 5f       	subi	r19, 0xFF	; 255
     216:	30 93 df 01 	sts	0x01DF, r19
	
	// Tasten LED
	if (mode==MODE_TEMP_PROT) {
     21a:	40 91 11 02 	lds	r20, 0x0211
     21e:	43 30       	cpi	r20, 0x03	; 3
     220:	49 f4       	brne	.+18     	; 0x234 <__vector_16+0x4a>
		if(c1 > (6<<slow)) {
     222:	82 2f       	mov	r24, r18
     224:	90 e0       	ldi	r25, 0x00	; 0
     226:	07 97       	sbiw	r24, 0x07	; 7
     228:	2c f0       	brlt	.+10     	; 0x234 <__vector_16+0x4a>
			FLASH_LED_ON;
     22a:	e8 e2       	ldi	r30, 0x28	; 40
     22c:	f0 e0       	ldi	r31, 0x00	; 0
     22e:	80 81       	ld	r24, Z
     230:	88 60       	ori	r24, 0x08	; 8
     232:	80 83       	st	Z, r24
		}
	}
	if(c1 > (10<<slow)) {
     234:	82 2f       	mov	r24, r18
     236:	90 e0       	ldi	r25, 0x00	; 0
     238:	0b 97       	sbiw	r24, 0x0b	; 11
     23a:	3c f0       	brlt	.+14     	; 0x24a <__vector_16+0x60>
		c1 = 0;
     23c:	10 92 e0 01 	sts	0x01E0, r1
		FLASH_LED_OFF;
     240:	e8 e2       	ldi	r30, 0x28	; 40
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	87 7f       	andi	r24, 0xF7	; 247
     248:	80 83       	st	Z, r24
	}
	
	// Status LED
	if (mode==MODE_ON_NO_PROT) {
     24a:	42 30       	cpi	r20, 0x02	; 2
     24c:	39 f4       	brne	.+14     	; 0x25c <__vector_16+0x72>
		if(c2 > 120) {
     24e:	39 37       	cpi	r19, 0x79	; 121
     250:	28 f0       	brcs	.+10     	; 0x25c <__vector_16+0x72>
			STATUS_LED1_OFF;	// rot
     252:	eb e2       	ldi	r30, 0x2B	; 43
     254:	f0 e0       	ldi	r31, 0x00	; 0
     256:	80 81       	ld	r24, Z
     258:	8f 7e       	andi	r24, 0xEF	; 239
     25a:	80 83       	st	Z, r24
		}
	}
	if(c2 > 135) {
     25c:	38 38       	cpi	r19, 0x88	; 136
     25e:	38 f0       	brcs	.+14     	; 0x26e <__vector_16+0x84>
		c2 = 0;
     260:	10 92 df 01 	sts	0x01DF, r1
		STATUS_LED1_ON; 		// orange
     264:	eb e2       	ldi	r30, 0x2B	; 43
     266:	f0 e0       	ldi	r31, 0x00	; 0
     268:	80 81       	ld	r24, Z
     26a:	80 61       	ori	r24, 0x10	; 16
     26c:	80 83       	st	Z, r24
	}	
}
     26e:	ff 91       	pop	r31
     270:	ef 91       	pop	r30
     272:	9f 91       	pop	r25
     274:	8f 91       	pop	r24
     276:	4f 91       	pop	r20
     278:	3f 91       	pop	r19
     27a:	2f 91       	pop	r18
     27c:	0f 90       	pop	r0
     27e:	0f be       	out	0x3f, r0	; 63
     280:	0f 90       	pop	r0
     282:	1f 90       	pop	r1
     284:	18 95       	reti

00000286 <__vector_18>:
	//printf("Exit\n");
}



SIGNAL(SIG_USART_RECV) {
     286:	1f 92       	push	r1
     288:	0f 92       	push	r0
     28a:	0f b6       	in	r0, 0x3f	; 63
     28c:	0f 92       	push	r0
     28e:	11 24       	eor	r1, r1
     290:	8f 93       	push	r24
     292:	ef 93       	push	r30
     294:	ff 93       	push	r31
//******************
// RX interrupt handler
//
	char c;	
	c = UDR0;							// Get received char
     296:	80 91 c6 00 	lds	r24, 0x00C6
	rbuf[r_in & RMASK] = c;
     29a:	e0 91 e3 01 	lds	r30, 0x01E3
     29e:	f0 e0       	ldi	r31, 0x00	; 0
     2a0:	ef 71       	andi	r30, 0x1F	; 31
     2a2:	f0 70       	andi	r31, 0x00	; 0
     2a4:	e0 51       	subi	r30, 0x10	; 16
     2a6:	fe 4f       	sbci	r31, 0xFE	; 254
     2a8:	80 83       	st	Z, r24
	r_in++;
     2aa:	80 91 e3 01 	lds	r24, 0x01E3
     2ae:	8f 5f       	subi	r24, 0xFF	; 255
     2b0:	80 93 e3 01 	sts	0x01E3, r24
}
     2b4:	ff 91       	pop	r31
     2b6:	ef 91       	pop	r30
     2b8:	8f 91       	pop	r24
     2ba:	0f 90       	pop	r0
     2bc:	0f be       	out	0x3f, r0	; 63
     2be:	0f 90       	pop	r0
     2c0:	1f 90       	pop	r1
     2c2:	18 95       	reti

000002c4 <__vector_19>:

SIGNAL(SIG_USART_DATA) {
     2c4:	1f 92       	push	r1
     2c6:	0f 92       	push	r0
     2c8:	0f b6       	in	r0, 0x3f	; 63
     2ca:	0f 92       	push	r0
     2cc:	11 24       	eor	r1, r1
     2ce:	8f 93       	push	r24
     2d0:	9f 93       	push	r25
     2d2:	ef 93       	push	r30
     2d4:	ff 93       	push	r31
//*******************
// Data register empty interrupt handler.
// Indicates that next char can be transmitted
//
	if(t_in != t_out) {
     2d6:	90 91 10 02 	lds	r25, 0x0210
     2da:	80 91 13 02 	lds	r24, 0x0213
     2de:	98 17       	cp	r25, r24
     2e0:	81 f0       	breq	.+32     	; 0x302 <__vector_19+0x3e>
		UDR0 = tbuf[t_out & TMASK];
     2e2:	e0 91 13 02 	lds	r30, 0x0213
     2e6:	f0 e0       	ldi	r31, 0x00	; 0
     2e8:	ef 71       	andi	r30, 0x1F	; 31
     2ea:	f0 70       	andi	r31, 0x00	; 0
     2ec:	ec 5e       	subi	r30, 0xEC	; 236
     2ee:	fd 4f       	sbci	r31, 0xFD	; 253
     2f0:	80 81       	ld	r24, Z
     2f2:	80 93 c6 00 	sts	0x00C6, r24
		t_out++;	
     2f6:	80 91 13 02 	lds	r24, 0x0213
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	80 93 13 02 	sts	0x0213, r24
     300:	05 c0       	rjmp	.+10     	; 0x30c <__vector_19+0x48>
	}
	else {
		UCSR0B &= ~(1<<UDRIE0);
     302:	e1 ec       	ldi	r30, 0xC1	; 193
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	8f 7d       	andi	r24, 0xDF	; 223
     30a:	80 83       	st	Z, r24
	}
}
     30c:	ff 91       	pop	r31
     30e:	ef 91       	pop	r30
     310:	9f 91       	pop	r25
     312:	8f 91       	pop	r24
     314:	0f 90       	pop	r0
     316:	0f be       	out	0x3f, r0	; 63
     318:	0f 90       	pop	r0
     31a:	1f 90       	pop	r1
     31c:	18 95       	reti

0000031e <tbuflen>:

char tbuflen(void) {
//****************
// Retrieve pending chars in TX buffer
//
	return(t_in - t_out);
     31e:	80 91 10 02 	lds	r24, 0x0210
     322:	90 91 13 02 	lds	r25, 0x0213
}
     326:	89 1b       	sub	r24, r25
     328:	08 95       	ret

0000032a <UART_putchar>:

int UART_putchar(char c, FILE *stream) {
     32a:	1f 93       	push	r17
     32c:	cf 93       	push	r28
     32e:	df 93       	push	r29
     330:	18 2f       	mov	r17, r24
//*********************
// Fills the transmit buffer, if it is full wait
//
	while((TBUFSIZE - tbuflen()) <= 2);  // Wait...
     332:	c0 e2       	ldi	r28, 0x20	; 32
     334:	d0 e0       	ldi	r29, 0x00	; 0
     336:	0e 94 8f 01 	call	0x31e	; 0x31e <tbuflen>
     33a:	9e 01       	movw	r18, r28
     33c:	28 1b       	sub	r18, r24
     33e:	31 09       	sbc	r19, r1
     340:	23 30       	cpi	r18, 0x03	; 3
     342:	31 05       	cpc	r19, r1
     344:	c4 f3       	brlt	.-16     	; 0x336 <UART_putchar+0xc>
	
	// Add data to the transmit buffer, enable TXCIE
	//
	tbuf[t_in & TMASK] = c;
     346:	e0 91 10 02 	lds	r30, 0x0210
     34a:	f0 e0       	ldi	r31, 0x00	; 0
     34c:	ef 71       	andi	r30, 0x1F	; 31
     34e:	f0 70       	andi	r31, 0x00	; 0
     350:	ec 5e       	subi	r30, 0xEC	; 236
     352:	fd 4f       	sbci	r31, 0xFD	; 253
     354:	10 83       	st	Z, r17
	t_in++;	
     356:	80 91 10 02 	lds	r24, 0x0210
     35a:	8f 5f       	subi	r24, 0xFF	; 255
     35c:	80 93 10 02 	sts	0x0210, r24
	UCSR0B |= (1<<UDRIE0);			// Enable UDR empty interrupt	
     360:	e1 ec       	ldi	r30, 0xC1	; 193
     362:	f0 e0       	ldi	r31, 0x00	; 0
     364:	80 81       	ld	r24, Z
     366:	80 62       	ori	r24, 0x20	; 32
     368:	80 83       	st	Z, r24
	return(0);
}
     36a:	80 e0       	ldi	r24, 0x00	; 0
     36c:	90 e0       	ldi	r25, 0x00	; 0
     36e:	df 91       	pop	r29
     370:	cf 91       	pop	r28
     372:	1f 91       	pop	r17
     374:	08 95       	ret

00000376 <rbuflen>:

char rbuflen(void) {
// ***************
// Retrive pending chars in RX buffer
//
	return(r_in - r_out);
     376:	80 91 e3 01 	lds	r24, 0x01E3
     37a:	90 91 12 02 	lds	r25, 0x0212
}
     37e:	89 1b       	sub	r24, r25
     380:	08 95       	ret

00000382 <UART_getchar>:
//*******************
// Retieves character from UART. This function is to be passed
// to fdevopen
//
	unsigned char c;
	while(rbuflen() == 0);	  // Wait...
     382:	0e 94 bb 01 	call	0x376	; 0x376 <rbuflen>
     386:	88 23       	and	r24, r24
     388:	e1 f3       	breq	.-8      	; 0x382 <UART_getchar>
	c = rbuf[r_out & RMASK];
     38a:	e0 91 12 02 	lds	r30, 0x0212
     38e:	f0 e0       	ldi	r31, 0x00	; 0
     390:	ef 71       	andi	r30, 0x1F	; 31
     392:	f0 70       	andi	r31, 0x00	; 0
     394:	e0 51       	subi	r30, 0x10	; 16
     396:	fe 4f       	sbci	r31, 0xFE	; 254
     398:	80 81       	ld	r24, Z
	r_out++;	
     39a:	90 91 12 02 	lds	r25, 0x0212
     39e:	9f 5f       	subi	r25, 0xFF	; 255
     3a0:	90 93 12 02 	sts	0x0212, r25
	return(c);
}
     3a4:	90 e0       	ldi	r25, 0x00	; 0
     3a6:	08 95       	ret

000003a8 <add_value>:
//
// Fügt einen Meßwert zum Ringspeicher hinzu
// Der Ringspeicher enthält die letzten 6 Werte
// t_array[5] ist der neuste Wert
//
void add_value(uint16_t value) {
     3a8:	48 2f       	mov	r20, r24
     3aa:	59 2f       	mov	r21, r25
	uint8_t i;
	if(t_array[0]==0) {
     3ac:	80 91 e4 01 	lds	r24, 0x01E4
     3b0:	90 91 e5 01 	lds	r25, 0x01E5
     3b4:	89 2b       	or	r24, r25
     3b6:	e1 f4       	brne	.+56     	; 0x3f0 <add_value+0x48>
		t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
     3b8:	ee ee       	ldi	r30, 0xEE	; 238
     3ba:	f1 e0       	ldi	r31, 0x01	; 1
     3bc:	40 83       	st	Z, r20
     3be:	51 83       	std	Z+1, r21	; 0x01
     3c0:	df 01       	movw	r26, r30
     3c2:	12 97       	sbiw	r26, 0x02	; 2
     3c4:	4c 93       	st	X, r20
     3c6:	11 96       	adiw	r26, 0x01	; 1
     3c8:	5c 93       	st	X, r21
     3ca:	df 01       	movw	r26, r30
     3cc:	14 97       	sbiw	r26, 0x04	; 4
     3ce:	4c 93       	st	X, r20
     3d0:	11 96       	adiw	r26, 0x01	; 1
     3d2:	5c 93       	st	X, r21
     3d4:	df 01       	movw	r26, r30
     3d6:	16 97       	sbiw	r26, 0x06	; 6
     3d8:	4c 93       	st	X, r20
     3da:	11 96       	adiw	r26, 0x01	; 1
     3dc:	5c 93       	st	X, r21
     3de:	df 01       	movw	r26, r30
     3e0:	18 97       	sbiw	r26, 0x08	; 8
     3e2:	4c 93       	st	X, r20
     3e4:	11 96       	adiw	r26, 0x01	; 1
     3e6:	5c 93       	st	X, r21
     3e8:	3a 97       	sbiw	r30, 0x0a	; 10
     3ea:	40 83       	st	Z, r20
     3ec:	51 83       	std	Z+1, r21	; 0x01
     3ee:	08 95       	ret
     3f0:	e4 ee       	ldi	r30, 0xE4	; 228
     3f2:	f1 e0       	ldi	r31, 0x01	; 1
	}
	else {
		for(i=0;i<5;i++) {
     3f4:	2e ee       	ldi	r18, 0xEE	; 238
     3f6:	31 e0       	ldi	r19, 0x01	; 1
			t_array[i]=t_array[i+1];
     3f8:	82 81       	ldd	r24, Z+2	; 0x02
     3fa:	93 81       	ldd	r25, Z+3	; 0x03
     3fc:	81 93       	st	Z+, r24
     3fe:	91 93       	st	Z+, r25
	uint8_t i;
	if(t_array[0]==0) {
		t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
	}
	else {
		for(i=0;i<5;i++) {
     400:	e2 17       	cp	r30, r18
     402:	f3 07       	cpc	r31, r19
     404:	c9 f7       	brne	.-14     	; 0x3f8 <add_value+0x50>
			t_array[i]=t_array[i+1];
		}
		t_array[5] = value;
     406:	24 2f       	mov	r18, r20
     408:	35 2f       	mov	r19, r21
     40a:	30 93 ef 01 	sts	0x01EF, r19
     40e:	20 93 ee 01 	sts	0x01EE, r18
		slope2 = (10*(t_array[5]-t_array[4]) + 19*slope2) / 20;
     412:	80 91 ec 01 	lds	r24, 0x01EC
     416:	90 91 ed 01 	lds	r25, 0x01ED
     41a:	28 1b       	sub	r18, r24
     41c:	39 0b       	sbc	r19, r25
     41e:	c9 01       	movw	r24, r18
     420:	88 0f       	add	r24, r24
     422:	99 1f       	adc	r25, r25
     424:	22 0f       	add	r18, r18
     426:	33 1f       	adc	r19, r19
     428:	22 0f       	add	r18, r18
     42a:	33 1f       	adc	r19, r19
     42c:	22 0f       	add	r18, r18
     42e:	33 1f       	adc	r19, r19
     430:	82 0f       	add	r24, r18
     432:	93 1f       	adc	r25, r19
     434:	60 91 e1 01 	lds	r22, 0x01E1
     438:	70 91 e2 01 	lds	r23, 0x01E2
     43c:	9b 01       	movw	r18, r22
     43e:	22 0f       	add	r18, r18
     440:	33 1f       	adc	r19, r19
     442:	a9 01       	movw	r20, r18
     444:	44 0f       	add	r20, r20
     446:	55 1f       	adc	r21, r21
     448:	44 0f       	add	r20, r20
     44a:	55 1f       	adc	r21, r21
     44c:	44 0f       	add	r20, r20
     44e:	55 1f       	adc	r21, r21
     450:	24 0f       	add	r18, r20
     452:	35 1f       	adc	r19, r21
     454:	26 0f       	add	r18, r22
     456:	37 1f       	adc	r19, r23
     458:	82 0f       	add	r24, r18
     45a:	93 1f       	adc	r25, r19
     45c:	64 e1       	ldi	r22, 0x14	; 20
     45e:	70 e0       	ldi	r23, 0x00	; 0
     460:	0e 94 29 0d 	call	0x1a52	; 0x1a52 <__divmodhi4>
     464:	70 93 e2 01 	sts	0x01E2, r23
     468:	60 93 e1 01 	sts	0x01E1, r22
     46c:	08 95       	ret

0000046e <get_slope>:
//********************************************
//
// Gibt die gemittelte Steigung
// über die letzten 4 Sekunden zurück
//
int16_t get_slope() {
     46e:	ac ee       	ldi	r26, 0xEC	; 236
     470:	b1 e0       	ldi	r27, 0x01	; 1
     472:	fd 01       	movw	r30, r26
     474:	21 91       	ld	r18, Z+
     476:	31 91       	ld	r19, Z+
     478:	80 91 e6 01 	lds	r24, 0x01E6
     47c:	90 91 e7 01 	lds	r25, 0x01E7
     480:	28 1b       	sub	r18, r24
     482:	39 0b       	sbc	r19, r25
     484:	c9 01       	movw	r24, r18
     486:	88 0f       	add	r24, r24
     488:	99 1f       	adc	r25, r25
     48a:	88 0f       	add	r24, r24
     48c:	99 1f       	adc	r25, r25
     48e:	82 0f       	add	r24, r18
     490:	93 1f       	adc	r25, r19
     492:	18 97       	sbiw	r26, 0x08	; 8
     494:	40 81       	ld	r20, Z
     496:	51 81       	ldd	r21, Z+1	; 0x01
     498:	2d 91       	ld	r18, X+
     49a:	3c 91       	ld	r19, X
     49c:	11 97       	sbiw	r26, 0x01	; 1
     49e:	42 1b       	sub	r20, r18
     4a0:	53 0b       	sbc	r21, r19
     4a2:	9a 01       	movw	r18, r20
     4a4:	22 0f       	add	r18, r18
     4a6:	33 1f       	adc	r19, r19
     4a8:	24 0f       	add	r18, r20
     4aa:	35 1f       	adc	r19, r21
     4ac:	82 0f       	add	r24, r18
     4ae:	93 1f       	adc	r25, r19
     4b0:	16 96       	adiw	r26, 0x06	; 6
     4b2:	4d 91       	ld	r20, X+
     4b4:	5c 91       	ld	r21, X
     4b6:	17 97       	sbiw	r26, 0x07	; 7
     4b8:	14 96       	adiw	r26, 0x04	; 4
     4ba:	2d 91       	ld	r18, X+
     4bc:	3c 91       	ld	r19, X
     4be:	15 97       	sbiw	r26, 0x05	; 5
     4c0:	42 1b       	sub	r20, r18
     4c2:	53 0b       	sbc	r21, r19
     4c4:	9a 01       	movw	r18, r20
     4c6:	22 0f       	add	r18, r18
     4c8:	33 1f       	adc	r19, r19
     4ca:	24 0f       	add	r18, r20
     4cc:	35 1f       	adc	r19, r21
     4ce:	a9 01       	movw	r20, r18
     4d0:	44 0f       	add	r20, r20
     4d2:	55 1f       	adc	r21, r21
     4d4:	44 0f       	add	r20, r20
     4d6:	55 1f       	adc	r21, r21
     4d8:	24 0f       	add	r18, r20
     4da:	35 1f       	adc	r19, r21
     4dc:	82 0f       	add	r24, r18
     4de:	93 1f       	adc	r25, r19
     4e0:	69 e0       	ldi	r22, 0x09	; 9
     4e2:	70 e0       	ldi	r23, 0x00	; 0
     4e4:	0e 94 29 0d 	call	0x1a52	; 0x1a52 <__divmodhi4>
     4e8:	86 2f       	mov	r24, r22
     4ea:	97 2f       	mov	r25, r23
	s1 = t_array[5] - t_array[0];
	s2 = t_array[4] - t_array[1];
	s3 = t_array[3] - t_array[2];
	
	return ((3*s1+5*s2+15*s3)/9);
}
     4ec:	08 95       	ret

000004ee <get_last_slope>:
//********************************************
//
// Gibt die aktuelle Steigung der Temperatur zurück
// in 0.1°C in 4s
//
int16_t	get_last_slope() {
     4ee:	20 91 ee 01 	lds	r18, 0x01EE
     4f2:	30 91 ef 01 	lds	r19, 0x01EF
     4f6:	80 91 ec 01 	lds	r24, 0x01EC
     4fa:	90 91 ed 01 	lds	r25, 0x01ED
     4fe:	28 1b       	sub	r18, r24
     500:	39 0b       	sbc	r19, r25
    return (t_array[5] - t_array[4]);
}
     502:	82 2f       	mov	r24, r18
     504:	93 2f       	mov	r25, r19
     506:	08 95       	ret

00000508 <_beep>:



void _beep(uint16_t duration_ms){
	uint16_t i;
	BUZZER_ON;
     508:	e5 e2       	ldi	r30, 0x25	; 37
     50a:	f0 e0       	ldi	r31, 0x00	; 0
     50c:	20 81       	ld	r18, Z
     50e:	20 68       	ori	r18, 0x80	; 128
     510:	20 83       	st	Z, r18
	for(i=0;i<(duration_ms/20);i++) _delay_ms(20);
     512:	64 e1       	ldi	r22, 0x14	; 20
     514:	70 e0       	ldi	r23, 0x00	; 0
     516:	0e 94 15 0d 	call	0x1a2a	; 0x1a2a <__udivmodhi4>
     51a:	86 2f       	mov	r24, r22
     51c:	97 2f       	mov	r25, r23
     51e:	00 97       	sbiw	r24, 0x00	; 0
     520:	61 f0       	breq	.+24     	; 0x53a <_beep+0x32>
     522:	20 e0       	ldi	r18, 0x00	; 0
     524:	30 e0       	ldi	r19, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     526:	48 e8       	ldi	r20, 0x88	; 136
     528:	53 e1       	ldi	r21, 0x13	; 19
     52a:	fa 01       	movw	r30, r20
     52c:	31 97       	sbiw	r30, 0x01	; 1
     52e:	f1 f7       	brne	.-4      	; 0x52c <_beep+0x24>
     530:	2f 5f       	subi	r18, 0xFF	; 255
     532:	3f 4f       	sbci	r19, 0xFF	; 255
     534:	28 17       	cp	r18, r24
     536:	39 07       	cpc	r19, r25
     538:	c0 f3       	brcs	.-16     	; 0x52a <_beep+0x22>
	BUZZER_OFF;
     53a:	e5 e2       	ldi	r30, 0x25	; 37
     53c:	f0 e0       	ldi	r31, 0x00	; 0
     53e:	80 81       	ld	r24, Z
     540:	8f 77       	andi	r24, 0x7F	; 127
     542:	80 83       	st	Z, r24
}
     544:	08 95       	ret

00000546 <beep>:


void	beep(uint8_t type){
	cli();
     546:	f8 94       	cli
	wdt_reset();
     548:	a8 95       	wdr
	switch(type){
     54a:	83 30       	cpi	r24, 0x03	; 3
     54c:	89 f0       	breq	.+34     	; 0x570 <beep+0x2a>
     54e:	84 30       	cpi	r24, 0x04	; 4
     550:	28 f4       	brcc	.+10     	; 0x55c <beep+0x16>
     552:	81 30       	cpi	r24, 0x01	; 1
     554:	41 f0       	breq	.+16     	; 0x566 <beep+0x20>
     556:	82 30       	cpi	r24, 0x02	; 2
     558:	71 f5       	brne	.+92     	; 0x5b6 <beep+0x70>
     55a:	14 c0       	rjmp	.+40     	; 0x584 <beep+0x3e>
     55c:	84 30       	cpi	r24, 0x04	; 4
     55e:	69 f0       	breq	.+26     	; 0x57a <beep+0x34>
     560:	86 30       	cpi	r24, 0x06	; 6
     562:	49 f5       	brne	.+82     	; 0x5b6 <beep+0x70>
     564:	1c c0       	rjmp	.+56     	; 0x59e <beep+0x58>
	case BEEP_SHORT:
		_beep(120);
     566:	88 e7       	ldi	r24, 0x78	; 120
     568:	90 e0       	ldi	r25, 0x00	; 0
     56a:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
     56e:	23 c0       	rjmp	.+70     	; 0x5b6 <beep+0x70>
		break;
	case BEEP_LONG:
		_beep(350);
     570:	8e e5       	ldi	r24, 0x5E	; 94
     572:	91 e0       	ldi	r25, 0x01	; 1
     574:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
     578:	1e c0       	rjmp	.+60     	; 0x5b6 <beep+0x70>
		break;
	case BEEP_XLONG:
		_beep(850);
     57a:	82 e5       	ldi	r24, 0x52	; 82
     57c:	93 e0       	ldi	r25, 0x03	; 3
     57e:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
     582:	19 c0       	rjmp	.+50     	; 0x5b6 <beep+0x70>
		break;
	case BEEP_2SHORT:
		_beep(80);
     584:	80 e5       	ldi	r24, 0x50	; 80
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
     58c:	80 e2       	ldi	r24, 0x20	; 32
     58e:	9e e4       	ldi	r25, 0x4E	; 78
     590:	01 97       	sbiw	r24, 0x01	; 1
     592:	f1 f7       	brne	.-4      	; 0x590 <beep+0x4a>
		_delay_ms(80);
		_beep(80);
     594:	80 e5       	ldi	r24, 0x50	; 80
     596:	90 e0       	ldi	r25, 0x00	; 0
     598:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
     59c:	0c c0       	rjmp	.+24     	; 0x5b6 <beep+0x70>
		break;
	case BEEP_SHORT_LONG:
		_beep(100);
     59e:	84 e6       	ldi	r24, 0x64	; 100
     5a0:	90 e0       	ldi	r25, 0x00	; 0
     5a2:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
     5a6:	88 ec       	ldi	r24, 0xC8	; 200
     5a8:	9f ea       	ldi	r25, 0xAF	; 175
     5aa:	01 97       	sbiw	r24, 0x01	; 1
     5ac:	f1 f7       	brne	.-4      	; 0x5aa <beep+0x64>
		_delay_ms(180);
		_beep(350);		
     5ae:	8e e5       	ldi	r24, 0x5E	; 94
     5b0:	91 e0       	ldi	r25, 0x01	; 1
     5b2:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
	}
	sei();	
     5b6:	78 94       	sei
}
     5b8:	08 95       	ret

000005ba <set_relais>:

//***************************************************
//
// Relais Ein- und Ausschalen
//
void set_relais(uint8_t on) {
     5ba:	1f 93       	push	r17
     5bc:	18 2f       	mov	r17, r24
	static uint8_t last = 0;
	if(on) {
     5be:	88 23       	and	r24, r24
     5c0:	71 f0       	breq	.+28     	; 0x5de <set_relais+0x24>
		if(on != last) printf(">>> Relais ON\n");
     5c2:	80 91 dd 01 	lds	r24, 0x01DD
     5c6:	18 17       	cp	r17, r24
     5c8:	21 f0       	breq	.+8      	; 0x5d2 <set_relais+0x18>
     5ca:	80 e0       	ldi	r24, 0x00	; 0
     5cc:	91 e0       	ldi	r25, 0x01	; 1
     5ce:	0e 94 f5 0e 	call	0x1dea	; 0x1dea <puts>
		RELAIS_ON;
     5d2:	e5 e2       	ldi	r30, 0x25	; 37
     5d4:	f0 e0       	ldi	r31, 0x00	; 0
     5d6:	80 81       	ld	r24, Z
     5d8:	80 64       	ori	r24, 0x40	; 64
     5da:	80 83       	st	Z, r24
     5dc:	0d c0       	rjmp	.+26     	; 0x5f8 <set_relais+0x3e>
	}
	else {
		if(on != last) printf(">>> Relais OFF\n");
     5de:	80 91 dd 01 	lds	r24, 0x01DD
     5e2:	88 23       	and	r24, r24
     5e4:	21 f0       	breq	.+8      	; 0x5ee <set_relais+0x34>
     5e6:	8e e0       	ldi	r24, 0x0E	; 14
     5e8:	91 e0       	ldi	r25, 0x01	; 1
     5ea:	0e 94 f5 0e 	call	0x1dea	; 0x1dea <puts>
		RELAIS_OFF;
     5ee:	e5 e2       	ldi	r30, 0x25	; 37
     5f0:	f0 e0       	ldi	r31, 0x00	; 0
     5f2:	80 81       	ld	r24, Z
     5f4:	8f 7b       	andi	r24, 0xBF	; 191
     5f6:	80 83       	st	Z, r24
	}
	last = on;
     5f8:	10 93 dd 01 	sts	0x01DD, r17
}
     5fc:	1f 91       	pop	r17
     5fe:	08 95       	ret

00000600 <__vector_1>:

//*******************************************
//
// Taster IQR und Entprellung
//
SIGNAL(SIG_INTERRUPT0) {
     600:	1f 92       	push	r1
     602:	0f 92       	push	r0
     604:	0f b6       	in	r0, 0x3f	; 63
     606:	0f 92       	push	r0
     608:	11 24       	eor	r1, r1
     60a:	2f 93       	push	r18
     60c:	3f 93       	push	r19
     60e:	4f 93       	push	r20
     610:	5f 93       	push	r21
     612:	6f 93       	push	r22
     614:	7f 93       	push	r23
     616:	8f 93       	push	r24
     618:	9f 93       	push	r25
     61a:	af 93       	push	r26
     61c:	bf 93       	push	r27
     61e:	ef 93       	push	r30
     620:	ff 93       	push	r31
	static uint8_t running = 0;
	
	if(running | TCNT1H | TCNT1L){
     622:	80 91 85 00 	lds	r24, 0x0085
     626:	20 91 84 00 	lds	r18, 0x0084
     62a:	90 91 de 01 	lds	r25, 0x01DE
     62e:	89 2b       	or	r24, r25
     630:	82 2b       	or	r24, r18
     632:	09 f0       	breq	.+2      	; 0x636 <__vector_1+0x36>
     634:	6d c0       	rjmp	.+218    	; 0x710 <__vector_1+0x110>
//		printf("X");
		return;
	}
	running = 1;
     636:	81 e0       	ldi	r24, 0x01	; 1
     638:	80 93 de 01 	sts	0x01DE, r24
	wdt_reset();
     63c:	a8 95       	wdr
	
	uint16_t i;
	uint16_t c = 0;
	EIMSK = 0;
     63e:	1d ba       	out	0x1d, r1	; 29
	sei();
     640:	78 94       	sei
     642:	20 e0       	ldi	r18, 0x00	; 0
     644:	30 e0       	ldi	r19, 0x00	; 0
     646:	40 e0       	ldi	r20, 0x00	; 0
     648:	50 e0       	ldi	r21, 0x00	; 0
	//printf("In");
	for(i=0;i<1000;i++) if((PIND & (1<<SWITCH))) c++;
     64a:	e9 e2       	ldi	r30, 0x29	; 41
     64c:	f0 e0       	ldi	r31, 0x00	; 0
     64e:	80 81       	ld	r24, Z
     650:	82 ff       	sbrs	r24, 2
     652:	02 c0       	rjmp	.+4      	; 0x658 <__vector_1+0x58>
     654:	4f 5f       	subi	r20, 0xFF	; 255
     656:	5f 4f       	sbci	r21, 0xFF	; 255
     658:	2f 5f       	subi	r18, 0xFF	; 255
     65a:	3f 4f       	sbci	r19, 0xFF	; 255
     65c:	83 e0       	ldi	r24, 0x03	; 3
     65e:	28 3e       	cpi	r18, 0xE8	; 232
     660:	38 07       	cpc	r19, r24
     662:	a9 f7       	brne	.-22     	; 0x64e <__vector_1+0x4e>
	//printf(" %i ", c);

	if(c < 200) {
     664:	48 3c       	cpi	r20, 0xC8	; 200
     666:	51 05       	cpc	r21, r1
     668:	08 f0       	brcs	.+2      	; 0x66c <__vector_1+0x6c>
     66a:	4d c0       	rjmp	.+154    	; 0x706 <__vector_1+0x106>
		TCNT1L = 1;
     66c:	81 e0       	ldi	r24, 0x01	; 1
     66e:	80 93 84 00 	sts	0x0084, r24
		TIMER1_RUN;
     672:	82 e0       	ldi	r24, 0x02	; 2
     674:	80 93 81 00 	sts	0x0081, r24
		switch(mode) {
     678:	80 91 11 02 	lds	r24, 0x0211
     67c:	88 23       	and	r24, r24
     67e:	09 f0       	breq	.+2      	; 0x682 <__vector_1+0x82>
     680:	3c c0       	rjmp	.+120    	; 0x6fa <__vector_1+0xfa>
		case MODE_OFF:
			mode = MODE_ON;
     682:	81 e0       	ldi	r24, 0x01	; 1
     684:	80 93 11 02 	sts	0x0211, r24
			set_relais(1);
     688:	0e 94 dd 02 	call	0x5ba	; 0x5ba <set_relais>
			STATUS_LED1_ON;			// orange
     68c:	eb e2       	ldi	r30, 0x2B	; 43
     68e:	f0 e0       	ldi	r31, 0x00	; 0
     690:	80 81       	ld	r24, Z
     692:	80 61       	ori	r24, 0x10	; 16
     694:	80 83       	st	Z, r24
			STATUS_LED2_ON;
     696:	80 81       	ld	r24, Z
     698:	88 60       	ori	r24, 0x08	; 8
     69a:	80 83       	st	Z, r24
			c = 0;
			while((!(PIND & (1<<SWITCH))) && (c < 300)) {
     69c:	4a 99       	sbic	0x09, 2	; 9
     69e:	16 c0       	rjmp	.+44     	; 0x6cc <__vector_1+0xcc>
     6a0:	20 e0       	ldi	r18, 0x00	; 0
     6a2:	30 e0       	ldi	r19, 0x00	; 0
     6a4:	44 ec       	ldi	r20, 0xC4	; 196
     6a6:	59 e0       	ldi	r21, 0x09	; 9
     6a8:	e9 e2       	ldi	r30, 0x29	; 41
     6aa:	f0 e0       	ldi	r31, 0x00	; 0
				c++;
     6ac:	2f 5f       	subi	r18, 0xFF	; 255
     6ae:	3f 4f       	sbci	r19, 0xFF	; 255
     6b0:	ca 01       	movw	r24, r20
     6b2:	01 97       	sbiw	r24, 0x01	; 1
     6b4:	f1 f7       	brne	.-4      	; 0x6b2 <__vector_1+0xb2>
			mode = MODE_ON;
			set_relais(1);
			STATUS_LED1_ON;			// orange
			STATUS_LED2_ON;
			c = 0;
			while((!(PIND & (1<<SWITCH))) && (c < 300)) {
     6b6:	80 81       	ld	r24, Z
     6b8:	82 fd       	sbrc	r24, 2
     6ba:	05 c0       	rjmp	.+10     	; 0x6c6 <__vector_1+0xc6>
     6bc:	81 e0       	ldi	r24, 0x01	; 1
     6be:	2c 32       	cpi	r18, 0x2C	; 44
     6c0:	38 07       	cpc	r19, r24
     6c2:	a1 f7       	brne	.-24     	; 0x6ac <__vector_1+0xac>
     6c4:	07 c0       	rjmp	.+14     	; 0x6d4 <__vector_1+0xd4>
				c++;
				_delay_ms (10);
			}
			//printf("c: %i", c);

			if(c < 300) {
     6c6:	2c 52       	subi	r18, 0x2C	; 44
     6c8:	31 40       	sbci	r19, 0x01	; 1
     6ca:	20 f4       	brcc	.+8      	; 0x6d4 <__vector_1+0xd4>
				// normal einnschalten
				mode = MODE_ON;
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	80 93 11 02 	sts	0x0211, r24
     6d2:	19 c0       	rjmp	.+50     	; 0x706 <__vector_1+0x106>
			}
			else {
				// einschalten, aber ohne Hitzeschutz
				mode = MODE_ON_NO_PROT;
     6d4:	82 e0       	ldi	r24, 0x02	; 2
     6d6:	80 93 11 02 	sts	0x0211, r24
				printf("Temperature Protection Off!\n");
     6da:	8d e1       	ldi	r24, 0x1D	; 29
     6dc:	91 e0       	ldi	r25, 0x01	; 1
     6de:	0e 94 f5 0e 	call	0x1dea	; 0x1dea <puts>
				STATUS_LED1_OFF;		// rot
     6e2:	eb e2       	ldi	r30, 0x2B	; 43
     6e4:	f0 e0       	ldi	r31, 0x00	; 0
     6e6:	80 81       	ld	r24, Z
     6e8:	8f 7e       	andi	r24, 0xEF	; 239
     6ea:	80 83       	st	Z, r24
				STATUS_LED2_ON;
     6ec:	80 81       	ld	r24, Z
     6ee:	88 60       	ori	r24, 0x08	; 8
     6f0:	80 83       	st	Z, r24
				beep(BEEP_SHORT_LONG);
     6f2:	86 e0       	ldi	r24, 0x06	; 6
     6f4:	0e 94 a3 02 	call	0x546	; 0x546 <beep>
     6f8:	06 c0       	rjmp	.+12     	; 0x706 <__vector_1+0x106>
			break;
		case MODE_ON:
		case MODE_ON_NO_PROT:
		case MODE_TEMP_PROT:
		default:
			printf("\nxXx\n");
     6fa:	89 e3       	ldi	r24, 0x39	; 57
     6fc:	91 e0       	ldi	r25, 0x01	; 1
     6fe:	0e 94 f5 0e 	call	0x1dea	; 0x1dea <puts>
			mode = MODE_OFF;
     702:	10 92 11 02 	sts	0x0211, r1
		}
	}
//	printf("Out\n");
	EIFR 		= (1<<INTF0);
     706:	81 e0       	ldi	r24, 0x01	; 1
     708:	8c bb       	out	0x1c, r24	; 28
	EIMSK 	= (1<<INT0);
     70a:	8d bb       	out	0x1d, r24	; 29
	running 	= 0;
     70c:	10 92 de 01 	sts	0x01DE, r1
	//printf("Exit\n");
}
     710:	ff 91       	pop	r31
     712:	ef 91       	pop	r30
     714:	bf 91       	pop	r27
     716:	af 91       	pop	r26
     718:	9f 91       	pop	r25
     71a:	8f 91       	pop	r24
     71c:	7f 91       	pop	r23
     71e:	6f 91       	pop	r22
     720:	5f 91       	pop	r21
     722:	4f 91       	pop	r20
     724:	3f 91       	pop	r19
     726:	2f 91       	pop	r18
     728:	0f 90       	pop	r0
     72a:	0f be       	out	0x3f, r0	; 63
     72c:	0f 90       	pop	r0
     72e:	1f 90       	pop	r1
     730:	18 95       	reti

00000732 <get_temperature>:
//********************************************
//
// Liest die vom MLX90614 gemessene Temperatur aus
// Rückgabe in 0.1°C, also 215 = 21.5°C
//
uint16_t get_temperature(uint8_t adr) {
     732:	1f 93       	push	r17
     734:	cf 93       	push	r28
     736:	df 93       	push	r29
     738:	18 2f       	mov	r17, r24
	uint16_t raw;
	uint8_t 	ret;
	uint8_t 	lo, hi, pec;
	uint8_t	pec_read[6];

	i2c_start(MLX90614_WRITE);
     73a:	84 eb       	ldi	r24, 0xB4	; 180
     73c:	0e 94 c2 06 	call	0xd84	; 0xd84 <i2c_start>
	i2c_write(adr);
     740:	81 2f       	mov	r24, r17
     742:	0e 94 10 07 	call	0xe20	; 0xe20 <i2c_write>
	
	ret = i2c_rep_start(MLX90614_READ);
     746:	85 eb       	ldi	r24, 0xB5	; 181
     748:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <i2c_rep_start>
	if(ret) {
     74c:	88 23       	and	r24, r24
     74e:	19 f0       	breq	.+6      	; 0x756 <get_temperature+0x24>
		i2c_rep_start(MLX90614_READ);
     750:	85 eb       	ldi	r24, 0xB5	; 181
     752:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <i2c_rep_start>
   }

	lo = i2c_read_ack();
     756:	0e 94 23 07 	call	0xe46	; 0xe46 <i2c_read_ack>
     75a:	18 2f       	mov	r17, r24
	hi = i2c_read_ack();
     75c:	0e 94 23 07 	call	0xe46	; 0xe46 <i2c_read_ack>
	raw = (uint16_t)(hi<<8)+lo;
     760:	38 2f       	mov	r19, r24
     762:	20 e0       	ldi	r18, 0x00	; 0
     764:	e9 01       	movw	r28, r18
     766:	c1 0f       	add	r28, r17
     768:	d1 1d       	adc	r29, r1
	pec = i2c_read_ack();
     76a:	0e 94 23 07 	call	0xe46	; 0xe46 <i2c_read_ack>
	
	i2c_stop();
     76e:	0e 94 39 07 	call	0xe72	; 0xe72 <i2c_stop>
	
	if(raw & 0x8000) return DEFAULT_TEMP;
     772:	dd 23       	and	r29, r29
     774:	1c f4       	brge	.+6      	; 0x77c <get_temperature+0x4a>
     776:	66 e9       	ldi	r22, 0x96	; 150
     778:	70 e0       	ldi	r23, 0x00	; 0
     77a:	07 c0       	rjmp	.+14     	; 0x78a <get_temperature+0x58>
	
	return (raw / 5 - 2731); 					// 1 = 0.1°C
     77c:	ce 01       	movw	r24, r28
     77e:	65 e0       	ldi	r22, 0x05	; 5
     780:	70 e0       	ldi	r23, 0x00	; 0
     782:	0e 94 15 0d 	call	0x1a2a	; 0x1a2a <__udivmodhi4>
     786:	6b 5a       	subi	r22, 0xAB	; 171
     788:	7a 40       	sbci	r23, 0x0A	; 10
}
     78a:	86 2f       	mov	r24, r22
     78c:	97 2f       	mov	r25, r23
     78e:	df 91       	pop	r29
     790:	cf 91       	pop	r28
     792:	1f 91       	pop	r17
     794:	08 95       	ret

00000796 <print_array>:
//*********************************************
//
// Gibt den Temperatur Ringspeicher
// über den UART aus
//
void print_array(){
     796:	cf 92       	push	r12
     798:	df 92       	push	r13
     79a:	ef 92       	push	r14
     79c:	ff 92       	push	r15
     79e:	0f 93       	push	r16
     7a0:	1f 93       	push	r17
	uint8_t i;
  	printf("Array:");
     7a2:	00 d0       	rcall	.+0      	; 0x7a4 <print_array+0xe>
     7a4:	8e e3       	ldi	r24, 0x3E	; 62
     7a6:	91 e0       	ldi	r25, 0x01	; 1
     7a8:	ad b7       	in	r26, 0x3d	; 61
     7aa:	be b7       	in	r27, 0x3e	; 62
     7ac:	12 96       	adiw	r26, 0x02	; 2
     7ae:	9c 93       	st	X, r25
     7b0:	8e 93       	st	-X, r24
     7b2:	11 97       	sbiw	r26, 0x01	; 1
     7b4:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <printf>
	for(i=0;i<6;i++) {
   	printf(" %i", t_array[i]);
     7b8:	00 d0       	rcall	.+0      	; 0x7ba <print_array+0x24>
     7ba:	ed b7       	in	r30, 0x3d	; 61
     7bc:	fe b7       	in	r31, 0x3e	; 62
     7be:	31 96       	adiw	r30, 0x01	; 1
     7c0:	0f 2e       	mov	r0, r31
     7c2:	f5 e4       	ldi	r31, 0x45	; 69
     7c4:	ef 2e       	mov	r14, r31
     7c6:	f1 e0       	ldi	r31, 0x01	; 1
     7c8:	ff 2e       	mov	r15, r31
     7ca:	f0 2d       	mov	r31, r0
     7cc:	f1 82       	std	Z+1, r15	; 0x01
     7ce:	e0 82       	st	Z, r14
     7d0:	0f 2e       	mov	r0, r31
     7d2:	f4 ee       	ldi	r31, 0xE4	; 228
     7d4:	cf 2e       	mov	r12, r31
     7d6:	f1 e0       	ldi	r31, 0x01	; 1
     7d8:	df 2e       	mov	r13, r31
     7da:	f0 2d       	mov	r31, r0
     7dc:	d6 01       	movw	r26, r12
     7de:	8d 91       	ld	r24, X+
     7e0:	9d 91       	ld	r25, X+
     7e2:	8d 01       	movw	r16, r26
     7e4:	93 83       	std	Z+3, r25	; 0x03
     7e6:	82 83       	std	Z+2, r24	; 0x02
     7e8:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <printf>
     7ec:	ed b7       	in	r30, 0x3d	; 61
     7ee:	fe b7       	in	r31, 0x3e	; 62
     7f0:	31 96       	adiw	r30, 0x01	; 1
     7f2:	f1 82       	std	Z+1, r15	; 0x01
     7f4:	e0 82       	st	Z, r14
     7f6:	d8 01       	movw	r26, r16
     7f8:	8d 91       	ld	r24, X+
     7fa:	9c 91       	ld	r25, X
     7fc:	93 83       	std	Z+3, r25	; 0x03
     7fe:	82 83       	std	Z+2, r24	; 0x02
     800:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <printf>
     804:	ed b7       	in	r30, 0x3d	; 61
     806:	fe b7       	in	r31, 0x3e	; 62
     808:	31 96       	adiw	r30, 0x01	; 1
     80a:	f1 82       	std	Z+1, r15	; 0x01
     80c:	e0 82       	st	Z, r14
     80e:	d6 01       	movw	r26, r12
     810:	14 96       	adiw	r26, 0x04	; 4
     812:	8d 91       	ld	r24, X+
     814:	9c 91       	ld	r25, X
     816:	15 97       	sbiw	r26, 0x05	; 5
     818:	93 83       	std	Z+3, r25	; 0x03
     81a:	82 83       	std	Z+2, r24	; 0x02
     81c:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <printf>
     820:	ed b7       	in	r30, 0x3d	; 61
     822:	fe b7       	in	r31, 0x3e	; 62
     824:	31 96       	adiw	r30, 0x01	; 1
     826:	f1 82       	std	Z+1, r15	; 0x01
     828:	e0 82       	st	Z, r14
     82a:	d6 01       	movw	r26, r12
     82c:	16 96       	adiw	r26, 0x06	; 6
     82e:	8d 91       	ld	r24, X+
     830:	9c 91       	ld	r25, X
     832:	17 97       	sbiw	r26, 0x07	; 7
     834:	93 83       	std	Z+3, r25	; 0x03
     836:	82 83       	std	Z+2, r24	; 0x02
     838:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <printf>
     83c:	ed b7       	in	r30, 0x3d	; 61
     83e:	fe b7       	in	r31, 0x3e	; 62
     840:	31 96       	adiw	r30, 0x01	; 1
     842:	f1 82       	std	Z+1, r15	; 0x01
     844:	e0 82       	st	Z, r14
     846:	d6 01       	movw	r26, r12
     848:	18 96       	adiw	r26, 0x08	; 8
     84a:	8d 91       	ld	r24, X+
     84c:	9c 91       	ld	r25, X
     84e:	19 97       	sbiw	r26, 0x09	; 9
     850:	93 83       	std	Z+3, r25	; 0x03
     852:	82 83       	std	Z+2, r24	; 0x02
     854:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <printf>
     858:	ed b7       	in	r30, 0x3d	; 61
     85a:	fe b7       	in	r31, 0x3e	; 62
     85c:	31 96       	adiw	r30, 0x01	; 1
     85e:	f1 82       	std	Z+1, r15	; 0x01
     860:	e0 82       	st	Z, r14
     862:	d6 01       	movw	r26, r12
     864:	1a 96       	adiw	r26, 0x0a	; 10
     866:	8d 91       	ld	r24, X+
     868:	9c 91       	ld	r25, X
     86a:	1b 97       	sbiw	r26, 0x0b	; 11
     86c:	93 83       	std	Z+3, r25	; 0x03
     86e:	82 83       	std	Z+2, r24	; 0x02
     870:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <printf>
	}
  	printf("\n");
     874:	0f 90       	pop	r0
     876:	0f 90       	pop	r0
     878:	0f 90       	pop	r0
     87a:	0f 90       	pop	r0
     87c:	8a e0       	ldi	r24, 0x0A	; 10
     87e:	90 e0       	ldi	r25, 0x00	; 0
     880:	0e 94 ee 0e 	call	0x1ddc	; 0x1ddc <putchar>
}
     884:	1f 91       	pop	r17
     886:	0f 91       	pop	r16
     888:	ff 90       	pop	r15
     88a:	ef 90       	pop	r14
     88c:	df 90       	pop	r13
     88e:	cf 90       	pop	r12
     890:	08 95       	ret

00000892 <UART_first_init>:
void UART_first_init(void) {
//***********************
// The function fdevopen(..) must contain as parameters the
// corresponding  ..putchar() and  ..getchar() functions, defined before.
//
	UBRR0 = 12;										 		// 4800 BPS
     892:	8c e0       	ldi	r24, 0x0C	; 12
     894:	90 e0       	ldi	r25, 0x00	; 0
     896:	90 93 c5 00 	sts	0x00C5, r25
     89a:	80 93 c4 00 	sts	0x00C4, r24
	
	UCSR0B = (1<<RXCIE0)|(1<<TXEN0)|(1<<RXEN0);	// 8 Databits, receive and transmit enabled, receive and transmit complete interrupt enabled
     89e:	88 e9       	ldi	r24, 0x98	; 152
     8a0:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0C = (1<<UCSZ01)|(1<<UCSZ00);
     8a4:	86 e0       	ldi	r24, 0x06	; 6
     8a6:	80 93 c2 00 	sts	0x00C2, r24
	
	fdevopen(UART_putchar, UART_getchar);
     8aa:	85 e9       	ldi	r24, 0x95	; 149
     8ac:	91 e0       	ldi	r25, 0x01	; 1
     8ae:	61 ec       	ldi	r22, 0xC1	; 193
     8b0:	71 e0       	ldi	r23, 0x01	; 1
     8b2:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <fdevopen>
	sei();											 		// Global interrupt enable
     8b6:	78 94       	sei
}
     8b8:	08 95       	ret

000008ba <main>:


// ***********************************************************
// Main program
//
int main(void) {
     8ba:	2f 92       	push	r2
     8bc:	3f 92       	push	r3
     8be:	4f 92       	push	r4
     8c0:	5f 92       	push	r5
     8c2:	6f 92       	push	r6
     8c4:	7f 92       	push	r7
     8c6:	8f 92       	push	r8
     8c8:	9f 92       	push	r9
     8ca:	af 92       	push	r10
     8cc:	bf 92       	push	r11
     8ce:	cf 92       	push	r12
     8d0:	df 92       	push	r13
     8d2:	ef 92       	push	r14
     8d4:	ff 92       	push	r15
     8d6:	0f 93       	push	r16
     8d8:	1f 93       	push	r17
     8da:	df 93       	push	r29
     8dc:	cf 93       	push	r28
     8de:	00 d0       	rcall	.+0      	; 0x8e0 <main+0x26>
     8e0:	0f 92       	push	r0
     8e2:	cd b7       	in	r28, 0x3d	; 61
     8e4:	de b7       	in	r29, 0x3e	; 62
   // Ausgänge definieren
	DDRB = 0x00 | (1<<RELAIS) | (1<<BUZZER);
     8e6:	80 ec       	ldi	r24, 0xC0	; 192
     8e8:	84 b9       	out	0x04, r24	; 4
	DDRC = 0x00 | (1<<FLASH_LED);
     8ea:	88 e0       	ldi	r24, 0x08	; 8
     8ec:	87 b9       	out	0x07, r24	; 7
	DDRD = 0x00 | (1<<STATUS_LED1) | (1<<STATUS_LED2) | (1<<FLASH_LED);
     8ee:	88 e1       	ldi	r24, 0x18	; 24
     8f0:	8a b9       	out	0x0a, r24	; 10

	// Ausgänge ausschalten
	PORTB = ~((1<<RELAIS) | (1<<BUZZER));
     8f2:	8f e3       	ldi	r24, 0x3F	; 63
     8f4:	85 b9       	out	0x05, r24	; 5
	PORTC = ~(1<<FLASH_LED);
     8f6:	87 ef       	ldi	r24, 0xF7	; 247
     8f8:	88 b9       	out	0x08, r24	; 8
	PORTD = ~((1<<STATUS_LED1) | (1<<STATUS_LED2) | (1<<FLASH_LED));
     8fa:	0b e2       	ldi	r16, 0x2B	; 43
     8fc:	10 e0       	ldi	r17, 0x00	; 0
     8fe:	87 ee       	ldi	r24, 0xE7	; 231
     900:	f8 01       	movw	r30, r16
     902:	80 83       	st	Z, r24

	// TWI aus Energiesparmode rausnehmen
	PRR != ~(1<<PRTWI);
     904:	80 91 64 00 	lds	r24, 0x0064

	// Whatchdog initialisieren
	wdt_reset();
     908:	a8 95       	wdr
	wdt_enable(WDTO_8S);
     90a:	29 e2       	ldi	r18, 0x29	; 41
     90c:	88 e1       	ldi	r24, 0x18	; 24
     90e:	90 e0       	ldi	r25, 0x00	; 0
     910:	0f b6       	in	r0, 0x3f	; 63
     912:	f8 94       	cli
     914:	a8 95       	wdr
     916:	80 93 60 00 	sts	0x0060, r24
     91a:	0f be       	out	0x3f, r0	; 63
     91c:	20 93 60 00 	sts	0x0060, r18
	
	// UART initialisieren
	UART_first_init();
     920:	0e 94 49 04 	call	0x892	; 0x892 <UART_first_init>
	i2c_init();
     924:	0e 94 bb 06 	call	0xd76	; 0xd76 <i2c_init>
	
	interval=0;
     928:	10 92 d2 01 	sts	0x01D2, r1
	
	// Timer 2 initialisieren (RTC)
   TCCR2B = (1<<CS22) | (1<<CS21) | (1<<CS20);	// clk/256
     92c:	87 e0       	ldi	r24, 0x07	; 7
     92e:	80 93 b1 00 	sts	0x00B1, r24
   TIMSK2 = (1<<TOIE2);
     932:	91 e0       	ldi	r25, 0x01	; 1
     934:	90 93 70 00 	sts	0x0070, r25

 	// Timer 0 initialisieren (Blinken)
	TCCR0A = 0;
     938:	14 bc       	out	0x24, r1	; 36
	TCCR0B = (0<<CS02) | (1<<CS01) | (1<<CS00);
     93a:	83 e0       	ldi	r24, 0x03	; 3
     93c:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1<<TOIE0);
     93e:	90 93 6e 00 	sts	0x006E, r25
	
	// Timer 1 initialisieren (Entprellen?)
	TCCR1A = 0;
     942:	10 92 80 00 	sts	0x0080, r1
	TIMER1_STOP;
     946:	10 92 81 00 	sts	0x0081, r1
	TCCR1C = 0;
     94a:	10 92 82 00 	sts	0x0082, r1
	TIMSK1 = (1<<TOIE1);
     94e:	90 93 6f 00 	sts	0x006F, r25
	
	// Interrupt für Taster initialisieren
	EICRA = (1<<ISC01);
     952:	82 e0       	ldi	r24, 0x02	; 2
     954:	80 93 69 00 	sts	0x0069, r24
	EIMSK = (1<<INT0);
     958:	9d bb       	out	0x1d, r25	; 29
	

	printf("\n\nStart\n\n");
     95a:	89 e4       	ldi	r24, 0x49	; 73
     95c:	91 e0       	ldi	r25, 0x01	; 1
     95e:	0e 94 f5 0e 	call	0x1dea	; 0x1dea <puts>
	STATUS_LED1_ON;		// grüne LED ein
     962:	f8 01       	movw	r30, r16
     964:	80 81       	ld	r24, Z
     966:	80 61       	ori	r24, 0x10	; 16
     968:	80 83       	st	Z, r24
	STATUS_LED2_OFF;		// rote LED aus
     96a:	80 81       	ld	r24, Z
     96c:	87 7f       	andi	r24, 0xF7	; 247
     96e:	80 83       	st	Z, r24
	set_relais(0);			// Relais aus
     970:	80 e0       	ldi	r24, 0x00	; 0
     972:	0e 94 dd 02 	call	0x5ba	; 0x5ba <set_relais>
	mode = MODE_OFF;
     976:	10 92 11 02 	sts	0x0211, r1
	uint8_t	on_counter = 0;
	int16_t	factor;
	int16_t	integral = 0;
		
	// Interrupts aktivieren
	sei();
     97a:	78 94       	sei
     97c:	ee 24       	eor	r14, r14
     97e:	ff 24       	eor	r15, r15
     980:	aa 24       	eor	r10, r10
     982:	bb 24       	eor	r11, r11
     984:	10 e0       	ldi	r17, 0x00	; 0
     986:	ff ef       	ldi	r31, 0xFF	; 255
     988:	f9 83       	std	Y+1, r31	; 0x01
     98a:	0f 2e       	mov	r0, r31
     98c:	f3 e0       	ldi	r31, 0x03	; 3
     98e:	2f 2e       	mov	r2, r31
     990:	f0 2d       	mov	r31, r0
     992:	33 24       	eor	r3, r3
     994:	88 24       	eor	r8, r8
     996:	99 24       	eor	r9, r9

		// Je nach Mode Relais und LEDs setzen
		switch(mode) {
		case MODE_OFF:
			set_relais(0);
			STATUS_LED1_ON;      // Grün
     998:	0f 2e       	mov	r0, r31
     99a:	fb e2       	ldi	r31, 0x2B	; 43
     99c:	6f 2e       	mov	r6, r31
     99e:	77 24       	eor	r7, r7
     9a0:	f0 2d       	mov	r31, r0
		
	// Interrupts aktivieren
	sei();

   while(1) {
   	if(!(interval < 16)) { 					// Alle 16x (alle 4 Sekunden) Temperatur checken
     9a2:	40 91 d2 01 	lds	r20, 0x01D2
     9a6:	40 31       	cpi	r20, 0x10	; 16
     9a8:	0c f4       	brge	.+2      	; 0x9ac <main+0xf2>
     9aa:	97 c1       	rjmp	.+814    	; 0xcda <main+0x420>
   		wdt_reset();                  	// Whatchdog zurücksetzen
     9ac:	a8 95       	wdr

			temp = temp_sum / count;				// Mittelwert der 16 Messungen ermitteln
     9ae:	c7 01       	movw	r24, r14
     9b0:	61 2f       	mov	r22, r17
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	0e 94 29 0d 	call	0x1a52	; 0x1a52 <__divmodhi4>
     9b8:	86 2f       	mov	r24, r22
     9ba:	97 2f       	mov	r25, r23
     9bc:	7c 01       	movw	r14, r24

   		interval=0;
     9be:	10 92 d2 01 	sts	0x01D2, r1
   		count=0;
			temp_sum = 0;
	      //printf("Temp: %i\n", temp);
	      if(temp==0) {
     9c2:	e1 14       	cp	r14, r1
     9c4:	f1 04       	cpc	r15, r1
     9c6:	61 f4       	brne	.+24     	; 0x9e0 <main+0x126>
	      	// error!
	      	printf("Error Temp=0");
     9c8:	00 d0       	rcall	.+0      	; 0x9ca <main+0x110>
     9ca:	22 e5       	ldi	r18, 0x52	; 82
     9cc:	31 e0       	ldi	r19, 0x01	; 1
     9ce:	ed b7       	in	r30, 0x3d	; 61
     9d0:	fe b7       	in	r31, 0x3e	; 62
     9d2:	32 83       	std	Z+2, r19	; 0x02
     9d4:	21 83       	std	Z+1, r18	; 0x01
     9d6:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <printf>
     9da:	0f 90       	pop	r0
     9dc:	0f 90       	pop	r0
     9de:	47 c1       	rjmp	.+654    	; 0xc6e <main+0x3b4>
	      }
	      else {
				if (startup>0) {
     9e0:	22 20       	and	r2, r2
     9e2:	c1 f0       	breq	.+48     	; 0xa14 <main+0x15a>
					// wird nur beim ersten Durchlauf, direkt nach Startup ausgeführt
					printf("Startup %i ", startup);
     9e4:	00 d0       	rcall	.+0      	; 0x9e6 <main+0x12c>
     9e6:	00 d0       	rcall	.+0      	; 0x9e8 <main+0x12e>
     9e8:	ed b7       	in	r30, 0x3d	; 61
     9ea:	fe b7       	in	r31, 0x3e	; 62
     9ec:	31 96       	adiw	r30, 0x01	; 1
     9ee:	8f e5       	ldi	r24, 0x5F	; 95
     9f0:	91 e0       	ldi	r25, 0x01	; 1
     9f2:	91 83       	std	Z+1, r25	; 0x01
     9f4:	80 83       	st	Z, r24
     9f6:	22 82       	std	Z+2, r2	; 0x02
     9f8:	13 82       	std	Z+3, r1	; 0x03
     9fa:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <printf>
					startup--;
     9fe:	2a 94       	dec	r2
					temp = get_temperature(ADR_T_OBJ1);
     a00:	0f 90       	pop	r0
     a02:	0f 90       	pop	r0
     a04:	0f 90       	pop	r0
     a06:	0f 90       	pop	r0
     a08:	87 e0       	ldi	r24, 0x07	; 7
     a0a:	0e 94 99 03 	call	0x732	; 0x732 <get_temperature>
     a0e:	7c 01       	movw	r14, r24
     a10:	aa 24       	eor	r10, r10
     a12:	bb 24       	eor	r11, r11
					slope = 0;
				}
   	   	printf("Temp: %i, ", temp);
     a14:	00 d0       	rcall	.+0      	; 0xa16 <main+0x15c>
     a16:	00 d0       	rcall	.+0      	; 0xa18 <main+0x15e>
     a18:	ed b7       	in	r30, 0x3d	; 61
     a1a:	fe b7       	in	r31, 0x3e	; 62
     a1c:	31 96       	adiw	r30, 0x01	; 1
     a1e:	2b e6       	ldi	r18, 0x6B	; 107
     a20:	31 e0       	ldi	r19, 0x01	; 1
     a22:	31 83       	std	Z+1, r19	; 0x01
     a24:	20 83       	st	Z, r18
     a26:	f3 82       	std	Z+3, r15	; 0x03
     a28:	e2 82       	std	Z+2, r14	; 0x02
     a2a:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <printf>
   	   	add_value(temp);									// Neue Temperatur zu Array hinzufügen
     a2e:	0f 90       	pop	r0
     a30:	0f 90       	pop	r0
     a32:	0f 90       	pop	r0
     a34:	0f 90       	pop	r0
     a36:	c7 01       	movw	r24, r14
     a38:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <add_value>
   	   	slope_raw = get_slope();						// Aktuelle Steigung ermitteln
     a3c:	0e 94 37 02 	call	0x46e	; 0x46e <get_slope>
     a40:	9b 83       	std	Y+3, r25	; 0x03
     a42:	8a 83       	std	Y+2, r24	; 0x02
     a44:	8c 59       	subi	r24, 0x9C	; 156
     a46:	9f 4f       	sbci	r25, 0xFF	; 255
     a48:	24 f4       	brge	.+8      	; 0xa52 <main+0x198>
     a4a:	8c e9       	ldi	r24, 0x9C	; 156
     a4c:	9f ef       	ldi	r25, 0xFF	; 255
     a4e:	9b 83       	std	Y+3, r25	; 0x03
     a50:	8a 83       	std	Y+2, r24	; 0x02
   	   	if (slope_raw < -100) slope_raw = -100;
   	   	
   	   	factor = (temp - 620) / -25;					// Fakort ermitteln
     a52:	c7 01       	movw	r24, r14
     a54:	8c 56       	subi	r24, 0x6C	; 108
     a56:	92 40       	sbci	r25, 0x02	; 2
     a58:	67 ee       	ldi	r22, 0xE7	; 231
     a5a:	7f ef       	ldi	r23, 0xFF	; 255
     a5c:	0e 94 29 0d 	call	0x1a52	; 0x1a52 <__divmodhi4>
     a60:	16 2f       	mov	r17, r22
     a62:	07 2f       	mov	r16, r23
   	   	temp_a = get_temperature(ADR_T_A);
     a64:	86 e0       	ldi	r24, 0x06	; 6
     a66:	0e 94 99 03 	call	0x732	; 0x732 <get_temperature>
     a6a:	2c 01       	movw	r4, r24
     a6c:	81 2f       	mov	r24, r17
     a6e:	90 2f       	mov	r25, r16
     a70:	6c 01       	movw	r12, r24
     a72:	dd 20       	and	r13, r13
     a74:	14 f4       	brge	.+4      	; 0xa7a <main+0x1c0>
     a76:	cc 24       	eor	r12, r12
     a78:	dd 24       	eor	r13, r13
   	   	//factor = (temp - 900 + 2*temp_a ) / -25;					// Fakort ermitteln
   	   	if(factor < 0) factor = 0;
   	   	   	   	
				if(slope_raw > factor) { 						// "Steigungsintegral"
     a7a:	ea 81       	ldd	r30, Y+2	; 0x02
     a7c:	fb 81       	ldd	r31, Y+3	; 0x03
     a7e:	ce 16       	cp	r12, r30
     a80:	df 06       	cpc	r13, r31
     a82:	dc f4       	brge	.+54     	; 0xaba <main+0x200>
					integral = 8*(integral + slope_raw) / factor;
     a84:	cf 01       	movw	r24, r30
     a86:	88 0d       	add	r24, r8
     a88:	99 1d       	adc	r25, r9
     a8a:	88 0f       	add	r24, r24
     a8c:	99 1f       	adc	r25, r25
     a8e:	88 0f       	add	r24, r24
     a90:	99 1f       	adc	r25, r25
     a92:	88 0f       	add	r24, r24
     a94:	99 1f       	adc	r25, r25
     a96:	b6 01       	movw	r22, r12
     a98:	0e 94 29 0d 	call	0x1a52	; 0x1a52 <__divmodhi4>
     a9c:	86 2f       	mov	r24, r22
     a9e:	97 2f       	mov	r25, r23
     aa0:	4c 01       	movw	r8, r24
     aa2:	f1 ed       	ldi	r31, 0xD1	; 209
     aa4:	8f 16       	cp	r8, r31
     aa6:	f7 e0       	ldi	r31, 0x07	; 7
     aa8:	9f 06       	cpc	r9, r31
     aaa:	84 f0       	brlt	.+32     	; 0xacc <main+0x212>
     aac:	0f 2e       	mov	r0, r31
     aae:	f0 ed       	ldi	r31, 0xD0	; 208
     ab0:	8f 2e       	mov	r8, r31
     ab2:	f7 e0       	ldi	r31, 0x07	; 7
     ab4:	9f 2e       	mov	r9, r31
     ab6:	f0 2d       	mov	r31, r0
     ab8:	09 c0       	rjmp	.+18     	; 0xacc <main+0x212>
					if(integral > 2000) integral = 2000;
				}
				else {
					integral = integral / 4;
     aba:	c4 01       	movw	r24, r8
     abc:	99 20       	and	r9, r9
     abe:	0c f4       	brge	.+2      	; 0xac2 <main+0x208>
     ac0:	03 96       	adiw	r24, 0x03	; 3
     ac2:	4c 01       	movw	r8, r24
     ac4:	95 94       	asr	r9
     ac6:	87 94       	ror	r8
     ac8:	95 94       	asr	r9
     aca:	87 94       	ror	r8
				}
				
//				slope = (31*slope + 10*slope_raw)/32; 		// Steigung dämpfen

				
				if(slope_raw < -10) slope_raw = -10;
     acc:	2a 81       	ldd	r18, Y+2	; 0x02
     ace:	3b 81       	ldd	r19, Y+3	; 0x03
     ad0:	26 5f       	subi	r18, 0xF6	; 246
     ad2:	3f 4f       	sbci	r19, 0xFF	; 255
     ad4:	2c f4       	brge	.+10     	; 0xae0 <main+0x226>
     ad6:	86 ef       	ldi	r24, 0xF6	; 246
     ad8:	9f ef       	ldi	r25, 0xFF	; 255
     ada:	9b 83       	std	Y+3, r25	; 0x03
     adc:	8a 83       	std	Y+2, r24	; 0x02
     ade:	04 c0       	rjmp	.+8      	; 0xae8 <main+0x22e>
				if(slope_raw<0) {									// Fallende Temperaturen werden stärker gewichtet
     ae0:	ea 81       	ldd	r30, Y+2	; 0x02
     ae2:	fb 81       	ldd	r31, Y+3	; 0x03
     ae4:	ff 23       	and	r31, r31
     ae6:	fc f4       	brge	.+62     	; 0xb26 <main+0x26c>
	   	   	slope = (3*slope + 10*slope_raw)/4;		// Negative Steigung wird mit einer Dämpfung von 8 gedämpft
     ae8:	2a 81       	ldd	r18, Y+2	; 0x02
     aea:	3b 81       	ldd	r19, Y+3	; 0x03
     aec:	22 0f       	add	r18, r18
     aee:	33 1f       	adc	r19, r19
     af0:	8a 81       	ldd	r24, Y+2	; 0x02
     af2:	9b 81       	ldd	r25, Y+3	; 0x03
     af4:	88 0f       	add	r24, r24
     af6:	99 1f       	adc	r25, r25
     af8:	88 0f       	add	r24, r24
     afa:	99 1f       	adc	r25, r25
     afc:	88 0f       	add	r24, r24
     afe:	99 1f       	adc	r25, r25
     b00:	28 0f       	add	r18, r24
     b02:	39 1f       	adc	r19, r25
     b04:	c5 01       	movw	r24, r10
     b06:	88 0f       	add	r24, r24
     b08:	99 1f       	adc	r25, r25
     b0a:	8a 0d       	add	r24, r10
     b0c:	9b 1d       	adc	r25, r11
     b0e:	28 0f       	add	r18, r24
     b10:	39 1f       	adc	r19, r25
     b12:	33 23       	and	r19, r19
     b14:	14 f4       	brge	.+4      	; 0xb1a <main+0x260>
     b16:	2d 5f       	subi	r18, 0xFD	; 253
     b18:	3f 4f       	sbci	r19, 0xFF	; 255
     b1a:	59 01       	movw	r10, r18
     b1c:	b5 94       	asr	r11
     b1e:	a7 94       	ror	r10
     b20:	b5 94       	asr	r11
     b22:	a7 94       	ror	r10
     b24:	28 c0       	rjmp	.+80     	; 0xb76 <main+0x2bc>
				}
				else {
	   	   	slope = (31*slope + 10*slope_raw)/32;	// Positive Steigung wird mit einer Dämpfung von 16 gedämpft
     b26:	2f e1       	ldi	r18, 0x1F	; 31
     b28:	30 e0       	ldi	r19, 0x00	; 0
     b2a:	a2 9e       	mul	r10, r18
     b2c:	c0 01       	movw	r24, r0
     b2e:	a3 9e       	mul	r10, r19
     b30:	90 0d       	add	r25, r0
     b32:	b2 9e       	mul	r11, r18
     b34:	90 0d       	add	r25, r0
     b36:	11 24       	eor	r1, r1
     b38:	2a 81       	ldd	r18, Y+2	; 0x02
     b3a:	3b 81       	ldd	r19, Y+3	; 0x03
     b3c:	22 0f       	add	r18, r18
     b3e:	33 1f       	adc	r19, r19
     b40:	4a 81       	ldd	r20, Y+2	; 0x02
     b42:	5b 81       	ldd	r21, Y+3	; 0x03
     b44:	44 0f       	add	r20, r20
     b46:	55 1f       	adc	r21, r21
     b48:	44 0f       	add	r20, r20
     b4a:	55 1f       	adc	r21, r21
     b4c:	44 0f       	add	r20, r20
     b4e:	55 1f       	adc	r21, r21
     b50:	24 0f       	add	r18, r20
     b52:	35 1f       	adc	r19, r21
     b54:	28 0f       	add	r18, r24
     b56:	39 1f       	adc	r19, r25
     b58:	33 23       	and	r19, r19
     b5a:	14 f4       	brge	.+4      	; 0xb60 <main+0x2a6>
     b5c:	21 5e       	subi	r18, 0xE1	; 225
     b5e:	3f 4f       	sbci	r19, 0xFF	; 255
     b60:	59 01       	movw	r10, r18
     b62:	b5 94       	asr	r11
     b64:	a7 94       	ror	r10
     b66:	b5 94       	asr	r11
     b68:	a7 94       	ror	r10
     b6a:	b5 94       	asr	r11
     b6c:	a7 94       	ror	r10
     b6e:	b5 94       	asr	r11
     b70:	a7 94       	ror	r10
     b72:	b5 94       	asr	r11
     b74:	a7 94       	ror	r10

				// temp_a 150 -> 45
				// temp_a 100 -> 60
//   	   	max_slope = temp_a * -1.3 + 240;
//   	   	max_slope = max_slope * (600-temp)/50;
				max_slope = (float)temp * -0.8 + 360;
     b76:	b7 01       	movw	r22, r14
     b78:	88 27       	eor	r24, r24
     b7a:	77 fd       	sbrc	r23, 7
     b7c:	80 95       	com	r24
     b7e:	98 2f       	mov	r25, r24
     b80:	0e 94 26 0c 	call	0x184c	; 0x184c <__floatsisf>
     b84:	2d ec       	ldi	r18, 0xCD	; 205
     b86:	3c ec       	ldi	r19, 0xCC	; 204
     b88:	4c e4       	ldi	r20, 0x4C	; 76
     b8a:	5f eb       	ldi	r21, 0xBF	; 191
     b8c:	0e 94 b2 0c 	call	0x1964	; 0x1964 <__mulsf3>
     b90:	20 e0       	ldi	r18, 0x00	; 0
     b92:	30 e0       	ldi	r19, 0x00	; 0
     b94:	44 eb       	ldi	r20, 0xB4	; 180
     b96:	53 e4       	ldi	r21, 0x43	; 67
     b98:	0e 94 8f 0b 	call	0x171e	; 0x171e <__addsf3>
     b9c:	0e 94 f3 0b 	call	0x17e6	; 0x17e6 <__fixsfsi>
     ba0:	8b 01       	movw	r16, r22

   	   	printf("sl_raw: %i, sl: %i, s_max: %i, f: %i, int: %i t_a: %i\n", slope_raw, slope, max_slope, factor, integral, temp_a);
     ba2:	ed b7       	in	r30, 0x3d	; 61
     ba4:	fe b7       	in	r31, 0x3e	; 62
     ba6:	3e 97       	sbiw	r30, 0x0e	; 14
     ba8:	0f b6       	in	r0, 0x3f	; 63
     baa:	f8 94       	cli
     bac:	fe bf       	out	0x3e, r31	; 62
     bae:	0f be       	out	0x3f, r0	; 63
     bb0:	ed bf       	out	0x3d, r30	; 61
     bb2:	31 96       	adiw	r30, 0x01	; 1
     bb4:	26 e7       	ldi	r18, 0x76	; 118
     bb6:	31 e0       	ldi	r19, 0x01	; 1
     bb8:	31 83       	std	Z+1, r19	; 0x01
     bba:	20 83       	st	Z, r18
     bbc:	2a 81       	ldd	r18, Y+2	; 0x02
     bbe:	3b 81       	ldd	r19, Y+3	; 0x03
     bc0:	33 83       	std	Z+3, r19	; 0x03
     bc2:	22 83       	std	Z+2, r18	; 0x02
     bc4:	b5 82       	std	Z+5, r11	; 0x05
     bc6:	a4 82       	std	Z+4, r10	; 0x04
     bc8:	77 83       	std	Z+7, r23	; 0x07
     bca:	66 83       	std	Z+6, r22	; 0x06
     bcc:	d1 86       	std	Z+9, r13	; 0x09
     bce:	c0 86       	std	Z+8, r12	; 0x08
     bd0:	93 86       	std	Z+11, r9	; 0x0b
     bd2:	82 86       	std	Z+10, r8	; 0x0a
     bd4:	55 86       	std	Z+13, r5	; 0x0d
     bd6:	44 86       	std	Z+12, r4	; 0x0c
     bd8:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <printf>

				if((slope > max_slope) || (integral > 500)) {
     bdc:	8d b7       	in	r24, 0x3d	; 61
     bde:	9e b7       	in	r25, 0x3e	; 62
     be0:	0e 96       	adiw	r24, 0x0e	; 14
     be2:	0f b6       	in	r0, 0x3f	; 63
     be4:	f8 94       	cli
     be6:	9e bf       	out	0x3e, r25	; 62
     be8:	0f be       	out	0x3f, r0	; 63
     bea:	8d bf       	out	0x3d, r24	; 61
     bec:	0a 15       	cp	r16, r10
     bee:	1b 05       	cpc	r17, r11
     bf0:	2c f0       	brlt	.+10     	; 0xbfc <main+0x342>
     bf2:	95 ef       	ldi	r25, 0xF5	; 245
     bf4:	89 16       	cp	r8, r25
     bf6:	91 e0       	ldi	r25, 0x01	; 1
     bf8:	99 06       	cpc	r9, r25
     bfa:	c4 f1       	brlt	.+112    	; 0xc6c <main+0x3b2>
					on_counter++;
     bfc:	33 94       	inc	r3
		   		printf("On-Counter: %i; \n", on_counter);
     bfe:	00 d0       	rcall	.+0      	; 0xc00 <main+0x346>
     c00:	00 d0       	rcall	.+0      	; 0xc02 <main+0x348>
     c02:	ed b7       	in	r30, 0x3d	; 61
     c04:	fe b7       	in	r31, 0x3e	; 62
     c06:	31 96       	adiw	r30, 0x01	; 1
     c08:	2d ea       	ldi	r18, 0xAD	; 173
     c0a:	31 e0       	ldi	r19, 0x01	; 1
     c0c:	31 83       	std	Z+1, r19	; 0x01
     c0e:	20 83       	st	Z, r18
     c10:	32 82       	std	Z+2, r3	; 0x02
     c12:	13 82       	std	Z+3, r1	; 0x03
     c14:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <printf>
	   			if(mode == MODE_ON_NO_PROT){
     c18:	0f 90       	pop	r0
     c1a:	0f 90       	pop	r0
     c1c:	0f 90       	pop	r0
     c1e:	0f 90       	pop	r0
     c20:	80 91 11 02 	lds	r24, 0x0211
     c24:	82 30       	cpi	r24, 0x02	; 2
     c26:	41 f4       	brne	.+16     	; 0xc38 <main+0x37e>
						//on_counter++;
	   				if(on_counter==3){
     c28:	33 e0       	ldi	r19, 0x03	; 3
     c2a:	33 16       	cp	r3, r19
     c2c:	01 f5       	brne	.+64     	; 0xc6e <main+0x3b4>
	   					beep(BEEP_SHORT);
     c2e:	81 e0       	ldi	r24, 0x01	; 1
     c30:	0e 94 a3 02 	call	0x546	; 0x546 <beep>
     c34:	33 24       	eor	r3, r3
     c36:	1b c0       	rjmp	.+54     	; 0xc6e <main+0x3b4>
	   					on_counter = 0;
	   				}
  					}
   				else {
   					if(get_last_slope() > 0) {
     c38:	0e 94 77 02 	call	0x4ee	; 0x4ee <get_last_slope>
     c3c:	18 16       	cp	r1, r24
     c3e:	19 06       	cpc	r1, r25
     c40:	8c f4       	brge	.+34     	; 0xc64 <main+0x3aa>
							//on_counter++;
			   			if(on_counter > 2) {
     c42:	52 e0       	ldi	r21, 0x02	; 2
     c44:	53 15       	cp	r21, r3
     c46:	50 f4       	brcc	.+20     	; 0xc5c <main+0x3a2>
   							off_counter = OFF_COUNTER+1;
     c48:	83 e0       	ldi	r24, 0x03	; 3
     c4a:	80 93 da 01 	sts	0x01DA, r24
   							on_counter = 2;
   							beep(BEEP_XLONG);
     c4e:	84 e0       	ldi	r24, 0x04	; 4
     c50:	0e 94 a3 02 	call	0x546	; 0x546 <beep>
     c54:	33 24       	eor	r3, r3
     c56:	68 94       	set
     c58:	31 f8       	bld	r3, 1
     c5a:	09 c0       	rjmp	.+18     	; 0xc6e <main+0x3b4>
		   				}
		   				else {
	   						beep(BEEP_LONG);
     c5c:	83 e0       	ldi	r24, 0x03	; 3
     c5e:	0e 94 a3 02 	call	0x546	; 0x546 <beep>
     c62:	05 c0       	rjmp	.+10     	; 0xc6e <main+0x3b4>
   						}
   					}
   					else {
   						if(slope_raw<0) on_counter=0;
     c64:	ea 81       	ldd	r30, Y+2	; 0x02
     c66:	fb 81       	ldd	r31, Y+3	; 0x03
     c68:	ff 23       	and	r31, r31
     c6a:	0c f4       	brge	.+2      	; 0xc6e <main+0x3b4>
     c6c:	33 24       	eor	r3, r3
				else {
					on_counter = 0;
				}					
   	   }

   		if(off_counter) {
     c6e:	80 91 da 01 	lds	r24, 0x01DA
     c72:	88 23       	and	r24, r24
     c74:	01 f1       	breq	.+64     	; 0xcb6 <main+0x3fc>
   			// Protection Counter läuft
  				off_counter--;
     c76:	98 2f       	mov	r25, r24
     c78:	91 50       	subi	r25, 0x01	; 1
     c7a:	90 93 da 01 	sts	0x01DA, r25
  				if(mode == MODE_ON) mode = MODE_TEMP_PROT;
     c7e:	80 91 11 02 	lds	r24, 0x0211
     c82:	81 30       	cpi	r24, 0x01	; 1
     c84:	19 f4       	brne	.+6      	; 0xc8c <main+0x3d2>
     c86:	f3 e0       	ldi	r31, 0x03	; 3
     c88:	f0 93 11 02 	sts	0x0211, r31
				printf("Off-Counter: %i; \n", off_counter);
     c8c:	00 d0       	rcall	.+0      	; 0xc8e <main+0x3d4>
     c8e:	00 d0       	rcall	.+0      	; 0xc90 <main+0x3d6>
     c90:	ed b7       	in	r30, 0x3d	; 61
     c92:	fe b7       	in	r31, 0x3e	; 62
     c94:	31 96       	adiw	r30, 0x01	; 1
     c96:	2f eb       	ldi	r18, 0xBF	; 191
     c98:	31 e0       	ldi	r19, 0x01	; 1
     c9a:	31 83       	std	Z+1, r19	; 0x01
     c9c:	20 83       	st	Z, r18
     c9e:	92 83       	std	Z+2, r25	; 0x02
     ca0:	13 82       	std	Z+3, r1	; 0x03
     ca2:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <printf>
     ca6:	ee 24       	eor	r14, r14
     ca8:	ff 24       	eor	r15, r15
     caa:	10 e0       	ldi	r17, 0x00	; 0
     cac:	0f 90       	pop	r0
     cae:	0f 90       	pop	r0
     cb0:	0f 90       	pop	r0
     cb2:	0f 90       	pop	r0
     cb4:	25 c0       	rjmp	.+74     	; 0xd00 <main+0x446>
   		}
   		else {
   			if(mode == MODE_TEMP_PROT) {
     cb6:	80 91 11 02 	lds	r24, 0x0211
     cba:	83 30       	cpi	r24, 0x03	; 3
     cbc:	21 f0       	breq	.+8      	; 0xcc6 <main+0x40c>
     cbe:	ee 24       	eor	r14, r14
     cc0:	ff 24       	eor	r15, r15
     cc2:	10 e0       	ldi	r17, 0x00	; 0
     cc4:	1d c0       	rjmp	.+58     	; 0xd00 <main+0x446>
   				slope = 0;
   				integral = 0;
   				mode = MODE_OFF;
     cc6:	10 92 11 02 	sts	0x0211, r1
     cca:	ee 24       	eor	r14, r14
     ccc:	ff 24       	eor	r15, r15
     cce:	aa 24       	eor	r10, r10
     cd0:	bb 24       	eor	r11, r11
     cd2:	10 e0       	ldi	r17, 0x00	; 0
     cd4:	88 24       	eor	r8, r8
     cd6:	99 24       	eor	r9, r9
     cd8:	1e c0       	rjmp	.+60     	; 0xd16 <main+0x45c>
   			}
   		}
		}
		else if(interval != last_interval) {
     cda:	24 2f       	mov	r18, r20
     cdc:	33 27       	eor	r19, r19
     cde:	27 fd       	sbrc	r18, 7
     ce0:	30 95       	com	r19
     ce2:	59 81       	ldd	r21, Y+1	; 0x01
     ce4:	85 2f       	mov	r24, r21
     ce6:	90 e0       	ldi	r25, 0x00	; 0
     ce8:	28 17       	cp	r18, r24
     cea:	39 07       	cpc	r19, r25
     cec:	49 f0       	breq	.+18     	; 0xd00 <main+0x446>
			// In jedem Interval 1x die Temperatur abrufen
			// und für den Mittelwert aufsummieren
   		last_interval = interval;
     cee:	49 83       	std	Y+1, r20	; 0x01
    		if(count<16) {
     cf0:	10 31       	cpi	r17, 0x10	; 16
     cf2:	30 f4       	brcc	.+12     	; 0xd00 <main+0x446>
	   		count++;
     cf4:	1f 5f       	subi	r17, 0xFF	; 255
   			// Messwerte für den Mittelwert aufsummieren
   			temp_sum += get_temperature(ADR_T_OBJ1);
     cf6:	87 e0       	ldi	r24, 0x07	; 7
     cf8:	0e 94 99 03 	call	0x732	; 0x732 <get_temperature>
     cfc:	e8 0e       	add	r14, r24
     cfe:	f9 1e       	adc	r15, r25
   		}
   	}

		// Je nach Mode Relais und LEDs setzen
		switch(mode) {
     d00:	80 91 11 02 	lds	r24, 0x0211
     d04:	81 30       	cpi	r24, 0x01	; 1
     d06:	a9 f0       	breq	.+42     	; 0xd32 <main+0x478>
     d08:	81 30       	cpi	r24, 0x01	; 1
     d0a:	28 f0       	brcs	.+10     	; 0xd16 <main+0x45c>
     d0c:	82 30       	cpi	r24, 0x02	; 2
     d0e:	a9 f0       	breq	.+42     	; 0xd3a <main+0x480>
     d10:	83 30       	cpi	r24, 0x03	; 3
     d12:	51 f5       	brne	.+84     	; 0xd68 <main+0x4ae>
     d14:	1a c0       	rjmp	.+52     	; 0xd4a <main+0x490>
		case MODE_OFF:
			set_relais(0);
     d16:	80 e0       	ldi	r24, 0x00	; 0
     d18:	0e 94 dd 02 	call	0x5ba	; 0x5ba <set_relais>
			STATUS_LED1_ON;      // Grün
     d1c:	f3 01       	movw	r30, r6
     d1e:	80 81       	ld	r24, Z
     d20:	80 61       	ori	r24, 0x10	; 16
     d22:	80 83       	st	Z, r24
			STATUS_LED2_OFF;
     d24:	80 81       	ld	r24, Z
     d26:	87 7f       	andi	r24, 0xF7	; 247
     d28:	80 83       	st	Z, r24
			off_counter = 0;
     d2a:	10 92 da 01 	sts	0x01DA, r1
     d2e:	33 24       	eor	r3, r3
     d30:	1d c0       	rjmp	.+58     	; 0xd6c <main+0x4b2>
			on_counter = 0;
			break;
		case MODE_ON:
			STATUS_LED1_ON;      // Grün
     d32:	f3 01       	movw	r30, r6
     d34:	80 81       	ld	r24, Z
     d36:	80 61       	ori	r24, 0x10	; 16
     d38:	80 83       	st	Z, r24
		case MODE_ON_NO_PROT:
			set_relais(1);
     d3a:	81 e0       	ldi	r24, 0x01	; 1
     d3c:	0e 94 dd 02 	call	0x5ba	; 0x5ba <set_relais>
			STATUS_LED2_ON;      // Rot
     d40:	f3 01       	movw	r30, r6
     d42:	80 81       	ld	r24, Z
     d44:	88 60       	ori	r24, 0x08	; 8
     d46:	80 83       	st	Z, r24
     d48:	11 c0       	rjmp	.+34     	; 0xd6c <main+0x4b2>
			break;
		case MODE_TEMP_PROT:
			set_relais(0);
     d4a:	80 e0       	ldi	r24, 0x00	; 0
     d4c:	0e 94 dd 02 	call	0x5ba	; 0x5ba <set_relais>
			STATUS_LED1_OFF;
     d50:	f3 01       	movw	r30, r6
     d52:	80 81       	ld	r24, Z
     d54:	8f 7e       	andi	r24, 0xEF	; 239
     d56:	80 83       	st	Z, r24
			STATUS_LED2_ON;      // Rot
     d58:	80 81       	ld	r24, Z
     d5a:	88 60       	ori	r24, 0x08	; 8
     d5c:	80 83       	st	Z, r24
     d5e:	aa 24       	eor	r10, r10
     d60:	bb 24       	eor	r11, r11
     d62:	88 24       	eor	r8, r8
     d64:	99 24       	eor	r9, r9
     d66:	02 c0       	rjmp	.+4      	; 0xd6c <main+0x4b2>
			slope = 0;
			integral = 0;
			break;
		default:
			mode = MODE_OFF;
     d68:	10 92 11 02 	sts	0x0211, r1
     d6c:	88 ea       	ldi	r24, 0xA8	; 168
     d6e:	91 e6       	ldi	r25, 0x61	; 97
     d70:	01 97       	sbiw	r24, 0x01	; 1
     d72:	f1 f7       	brne	.-4      	; 0xd70 <main+0x4b6>
     d74:	16 ce       	rjmp	.-980    	; 0x9a2 <main+0xe8>

00000d76 <i2c_init>:
#define Prescaler 1
#define TWBR_val ((((F_CPU / F_SCL) / Prescaler) - 16 ) / 2)

void i2c_init(void)
{
	TWBR = (uint8_t)TWBR_val;
     d76:	e8 eb       	ldi	r30, 0xB8	; 184
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	88 e4       	ldi	r24, 0x48	; 72
     d7c:	80 83       	st	Z, r24
	TWBR = 10;
     d7e:	8a e0       	ldi	r24, 0x0A	; 10
     d80:	80 83       	st	Z, r24
}
     d82:	08 95       	ret

00000d84 <i2c_start>:

uint8_t i2c_start(uint8_t address)
{
     d84:	98 2f       	mov	r25, r24
	// reset TWI control register
	TWCR = 0;
     d86:	ec eb       	ldi	r30, 0xBC	; 188
     d88:	f0 e0       	ldi	r31, 0x00	; 0
     d8a:	10 82       	st	Z, r1
	// transmit START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     d8c:	84 ea       	ldi	r24, 0xA4	; 164
     d8e:	80 83       	st	Z, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     d90:	80 81       	ld	r24, Z
     d92:	88 23       	and	r24, r24
     d94:	ec f7       	brge	.-6      	; 0xd90 <i2c_start+0xc>
	
	// check if the start condition was successfully transmitted
	if((TWSR & 0xF8) != TW_START){ return 1; }
     d96:	80 91 b9 00 	lds	r24, 0x00B9
     d9a:	88 7f       	andi	r24, 0xF8	; 248
     d9c:	88 30       	cpi	r24, 0x08	; 8
     d9e:	11 f0       	breq	.+4      	; 0xda4 <i2c_start+0x20>
     da0:	81 e0       	ldi	r24, 0x01	; 1
     da2:	08 95       	ret
	
	// load slave address into data register
	TWDR = address;
     da4:	90 93 bb 00 	sts	0x00BB, r25
	// start transmission of address
	TWCR = (1<<TWINT) | (1<<TWEN);
     da8:	84 e8       	ldi	r24, 0x84	; 132
     daa:	80 93 bc 00 	sts	0x00BC, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     dae:	ec eb       	ldi	r30, 0xBC	; 188
     db0:	f0 e0       	ldi	r31, 0x00	; 0
     db2:	80 81       	ld	r24, Z
     db4:	88 23       	and	r24, r24
     db6:	ec f7       	brge	.-6      	; 0xdb2 <i2c_start+0x2e>
	
	// check if the device has acknowledged the READ / WRITE mode
	uint8_t twst = TW_STATUS & 0xF8;
     db8:	80 91 b9 00 	lds	r24, 0x00B9
     dbc:	98 2f       	mov	r25, r24
     dbe:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
     dc0:	98 31       	cpi	r25, 0x18	; 24
     dc2:	11 f4       	brne	.+4      	; 0xdc8 <i2c_start+0x44>
     dc4:	80 e0       	ldi	r24, 0x00	; 0
     dc6:	08 95       	ret
     dc8:	80 e0       	ldi	r24, 0x00	; 0
     dca:	90 34       	cpi	r25, 0x40	; 64
     dcc:	09 f0       	breq	.+2      	; 0xdd0 <i2c_start+0x4c>
     dce:	81 e0       	ldi	r24, 0x01	; 1
	
	return 0;
}
     dd0:	08 95       	ret

00000dd2 <i2c_rep_start>:


uint8_t i2c_rep_start(uint8_t address)
{
     dd2:	98 2f       	mov	r25, r24
	// reset TWI control register
	// TWCR = 0;
	// transmit START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     dd4:	84 ea       	ldi	r24, 0xA4	; 164
     dd6:	80 93 bc 00 	sts	0x00BC, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     dda:	ec eb       	ldi	r30, 0xBC	; 188
     ddc:	f0 e0       	ldi	r31, 0x00	; 0
     dde:	80 81       	ld	r24, Z
     de0:	88 23       	and	r24, r24
     de2:	ec f7       	brge	.-6      	; 0xdde <i2c_rep_start+0xc>
	
	// check if the start condition was successfully transmitted
	if((TWSR & 0xF8) != TW_REP_START){ return 1; }
     de4:	80 91 b9 00 	lds	r24, 0x00B9
     de8:	88 7f       	andi	r24, 0xF8	; 248
     dea:	80 31       	cpi	r24, 0x10	; 16
     dec:	11 f0       	breq	.+4      	; 0xdf2 <i2c_rep_start+0x20>
     dee:	81 e0       	ldi	r24, 0x01	; 1
     df0:	08 95       	ret
	
	// load slave address into data register
	TWDR = address;
     df2:	90 93 bb 00 	sts	0x00BB, r25
	// start transmission of address
	TWCR = (1<<TWINT) | (1<<TWEN);
     df6:	84 e8       	ldi	r24, 0x84	; 132
     df8:	80 93 bc 00 	sts	0x00BC, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     dfc:	ec eb       	ldi	r30, 0xBC	; 188
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	80 81       	ld	r24, Z
     e02:	88 23       	and	r24, r24
     e04:	ec f7       	brge	.-6      	; 0xe00 <i2c_rep_start+0x2e>
	
	// check if the device has acknowledged the READ / WRITE mode
	uint8_t twst = TW_STATUS & 0xF8;
     e06:	80 91 b9 00 	lds	r24, 0x00B9
     e0a:	98 2f       	mov	r25, r24
     e0c:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
     e0e:	98 31       	cpi	r25, 0x18	; 24
     e10:	11 f4       	brne	.+4      	; 0xe16 <i2c_rep_start+0x44>
     e12:	80 e0       	ldi	r24, 0x00	; 0
     e14:	08 95       	ret
     e16:	80 e0       	ldi	r24, 0x00	; 0
     e18:	90 34       	cpi	r25, 0x40	; 64
     e1a:	09 f0       	breq	.+2      	; 0xe1e <i2c_rep_start+0x4c>
     e1c:	81 e0       	ldi	r24, 0x01	; 1
	
	return 0;
}
     e1e:	08 95       	ret

00000e20 <i2c_write>:


uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
     e20:	80 93 bb 00 	sts	0x00BB, r24
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     e24:	84 e8       	ldi	r24, 0x84	; 132
     e26:	80 93 bc 00 	sts	0x00BC, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     e2a:	ec eb       	ldi	r30, 0xBC	; 188
     e2c:	f0 e0       	ldi	r31, 0x00	; 0
     e2e:	80 81       	ld	r24, Z
     e30:	88 23       	and	r24, r24
     e32:	ec f7       	brge	.-6      	; 0xe2e <i2c_write+0xe>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     e34:	80 91 b9 00 	lds	r24, 0x00B9
     e38:	90 e0       	ldi	r25, 0x00	; 0
     e3a:	88 7f       	andi	r24, 0xF8	; 248
     e3c:	88 32       	cpi	r24, 0x28	; 40
     e3e:	09 f0       	breq	.+2      	; 0xe42 <i2c_write+0x22>
     e40:	91 e0       	ldi	r25, 0x01	; 1
	
	return 0;
}
     e42:	89 2f       	mov	r24, r25
     e44:	08 95       	ret

00000e46 <i2c_read_ack>:

uint8_t i2c_read_ack(void)
{
	
	// start TWI module and acknowledge data after reception
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     e46:	84 ec       	ldi	r24, 0xC4	; 196
     e48:	80 93 bc 00 	sts	0x00BC, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     e4c:	ec eb       	ldi	r30, 0xBC	; 188
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	80 81       	ld	r24, Z
     e52:	88 23       	and	r24, r24
     e54:	ec f7       	brge	.-6      	; 0xe50 <i2c_read_ack+0xa>
	// return received data from TWDR
	return TWDR;
     e56:	80 91 bb 00 	lds	r24, 0x00BB
}
     e5a:	08 95       	ret

00000e5c <i2c_read_nack>:

uint8_t i2c_read_nack(void)
{
	
	// start receiving without acknowledging reception
	TWCR = (1<<TWINT) | (1<<TWEN);
     e5c:	84 e8       	ldi	r24, 0x84	; 132
     e5e:	80 93 bc 00 	sts	0x00BC, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     e62:	ec eb       	ldi	r30, 0xBC	; 188
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	80 81       	ld	r24, Z
     e68:	88 23       	and	r24, r24
     e6a:	ec f7       	brge	.-6      	; 0xe66 <i2c_read_nack+0xa>
	// return received data from TWDR
	return TWDR;
     e6c:	80 91 bb 00 	lds	r24, 0x00BB
}
     e70:	08 95       	ret

00000e72 <i2c_stop>:
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     e72:	84 e9       	ldi	r24, 0x94	; 148
     e74:	80 93 bc 00 	sts	0x00BC, r24
}
     e78:	08 95       	ret

00000e7a <i2c_readReg>:

	return 0;
}

uint8_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     e7a:	cf 92       	push	r12
     e7c:	df 92       	push	r13
     e7e:	ef 92       	push	r14
     e80:	ff 92       	push	r15
     e82:	0f 93       	push	r16
     e84:	1f 93       	push	r17
     e86:	cf 93       	push	r28
     e88:	df 93       	push	r29
     e8a:	18 2f       	mov	r17, r24
     e8c:	06 2f       	mov	r16, r22
     e8e:	7a 01       	movw	r14, r20
     e90:	69 01       	movw	r12, r18
	if (i2c_start(devaddr)) return 1;
     e92:	0e 94 c2 06 	call	0xd84	; 0xd84 <i2c_start>
     e96:	88 23       	and	r24, r24
     e98:	21 f5       	brne	.+72     	; 0xee2 <i2c_readReg+0x68>

	i2c_write(regaddr);
     e9a:	80 2f       	mov	r24, r16
     e9c:	0e 94 10 07 	call	0xe20	; 0xe20 <i2c_write>

	if (i2c_start(devaddr | 0x01)) return 1;
     ea0:	81 2f       	mov	r24, r17
     ea2:	81 60       	ori	r24, 0x01	; 1
     ea4:	0e 94 c2 06 	call	0xd84	; 0xd84 <i2c_start>
     ea8:	88 23       	and	r24, r24
     eaa:	d9 f4       	brne	.+54     	; 0xee2 <i2c_readReg+0x68>

	for (uint16_t i = 0; i < (length-1); i++)
     eac:	86 01       	movw	r16, r12
     eae:	01 50       	subi	r16, 0x01	; 1
     eb0:	10 40       	sbci	r17, 0x00	; 0
     eb2:	61 f0       	breq	.+24     	; 0xecc <i2c_readReg+0x52>
     eb4:	c0 e0       	ldi	r28, 0x00	; 0
     eb6:	d0 e0       	ldi	r29, 0x00	; 0
	{
		data[i] = i2c_read_ack();
     eb8:	0e 94 23 07 	call	0xe46	; 0xe46 <i2c_read_ack>
     ebc:	f7 01       	movw	r30, r14
     ebe:	ec 0f       	add	r30, r28
     ec0:	fd 1f       	adc	r31, r29
     ec2:	80 83       	st	Z, r24

	i2c_write(regaddr);

	if (i2c_start(devaddr | 0x01)) return 1;

	for (uint16_t i = 0; i < (length-1); i++)
     ec4:	21 96       	adiw	r28, 0x01	; 1
     ec6:	c0 17       	cp	r28, r16
     ec8:	d1 07       	cpc	r29, r17
     eca:	b0 f3       	brcs	.-20     	; 0xeb8 <i2c_readReg+0x3e>
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
     ecc:	0e 94 2e 07 	call	0xe5c	; 0xe5c <i2c_read_nack>
     ed0:	f7 01       	movw	r30, r14
     ed2:	ec 0d       	add	r30, r12
     ed4:	fd 1d       	adc	r31, r13
     ed6:	31 97       	sbiw	r30, 0x01	; 1
     ed8:	80 83       	st	Z, r24

	i2c_stop();
     eda:	0e 94 39 07 	call	0xe72	; 0xe72 <i2c_stop>
     ede:	80 e0       	ldi	r24, 0x00	; 0
     ee0:	01 c0       	rjmp	.+2      	; 0xee4 <i2c_readReg+0x6a>

	return 0;
     ee2:	81 e0       	ldi	r24, 0x01	; 1
}
     ee4:	df 91       	pop	r29
     ee6:	cf 91       	pop	r28
     ee8:	1f 91       	pop	r17
     eea:	0f 91       	pop	r16
     eec:	ff 90       	pop	r15
     eee:	ef 90       	pop	r14
     ef0:	df 90       	pop	r13
     ef2:	cf 90       	pop	r12
     ef4:	08 95       	ret

00000ef6 <i2c_writeReg>:
	
	return 0;
}

uint8_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     ef6:	df 92       	push	r13
     ef8:	ef 92       	push	r14
     efa:	ff 92       	push	r15
     efc:	0f 93       	push	r16
     efe:	1f 93       	push	r17
     f00:	cf 93       	push	r28
     f02:	df 93       	push	r29
     f04:	d6 2e       	mov	r13, r22
     f06:	7a 01       	movw	r14, r20
     f08:	89 01       	movw	r16, r18
	if (i2c_start(devaddr | 0x00)) return 1;
     f0a:	0e 94 c2 06 	call	0xd84	; 0xd84 <i2c_start>
     f0e:	88 23       	and	r24, r24
     f10:	c1 f4       	brne	.+48     	; 0xf42 <i2c_writeReg+0x4c>

	i2c_write(regaddr);
     f12:	8d 2d       	mov	r24, r13
     f14:	0e 94 10 07 	call	0xe20	; 0xe20 <i2c_write>

	for (uint16_t i = 0; i < length; i++)
     f18:	01 15       	cp	r16, r1
     f1a:	11 05       	cpc	r17, r1
     f1c:	71 f0       	breq	.+28     	; 0xf3a <i2c_writeReg+0x44>
     f1e:	c0 e0       	ldi	r28, 0x00	; 0
     f20:	d0 e0       	ldi	r29, 0x00	; 0
	{
		if (i2c_write(data[i])) return 1;
     f22:	f7 01       	movw	r30, r14
     f24:	ec 0f       	add	r30, r28
     f26:	fd 1f       	adc	r31, r29
     f28:	80 81       	ld	r24, Z
     f2a:	0e 94 10 07 	call	0xe20	; 0xe20 <i2c_write>
     f2e:	88 23       	and	r24, r24
     f30:	41 f4       	brne	.+16     	; 0xf42 <i2c_writeReg+0x4c>
{
	if (i2c_start(devaddr | 0x00)) return 1;

	i2c_write(regaddr);

	for (uint16_t i = 0; i < length; i++)
     f32:	21 96       	adiw	r28, 0x01	; 1
     f34:	c0 17       	cp	r28, r16
     f36:	d1 07       	cpc	r29, r17
     f38:	a0 f3       	brcs	.-24     	; 0xf22 <i2c_writeReg+0x2c>
	{
		if (i2c_write(data[i])) return 1;
	}

	i2c_stop();
     f3a:	0e 94 39 07 	call	0xe72	; 0xe72 <i2c_stop>
     f3e:	80 e0       	ldi	r24, 0x00	; 0
     f40:	01 c0       	rjmp	.+2      	; 0xf44 <i2c_writeReg+0x4e>

	return 0;
     f42:	81 e0       	ldi	r24, 0x01	; 1
}
     f44:	df 91       	pop	r29
     f46:	cf 91       	pop	r28
     f48:	1f 91       	pop	r17
     f4a:	0f 91       	pop	r16
     f4c:	ff 90       	pop	r15
     f4e:	ef 90       	pop	r14
     f50:	df 90       	pop	r13
     f52:	08 95       	ret

00000f54 <i2c_receive>:
	
	return 0;
}

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
     f54:	cf 92       	push	r12
     f56:	df 92       	push	r13
     f58:	ef 92       	push	r14
     f5a:	ff 92       	push	r15
     f5c:	0f 93       	push	r16
     f5e:	1f 93       	push	r17
     f60:	cf 93       	push	r28
     f62:	df 93       	push	r29
     f64:	7b 01       	movw	r14, r22
     f66:	6a 01       	movw	r12, r20
	if (i2c_start(address | I2C_READ)) return 1;
     f68:	81 60       	ori	r24, 0x01	; 1
     f6a:	0e 94 c2 06 	call	0xd84	; 0xd84 <i2c_start>
     f6e:	88 23       	and	r24, r24
     f70:	11 f0       	breq	.+4      	; 0xf76 <i2c_receive+0x22>
     f72:	81 e0       	ldi	r24, 0x01	; 1
     f74:	1a c0       	rjmp	.+52     	; 0xfaa <i2c_receive+0x56>
	
	for (uint16_t i = 0; i < (length-1); i++)
     f76:	86 01       	movw	r16, r12
     f78:	01 50       	subi	r16, 0x01	; 1
     f7a:	10 40       	sbci	r17, 0x00	; 0
     f7c:	61 f0       	breq	.+24     	; 0xf96 <i2c_receive+0x42>
     f7e:	c0 e0       	ldi	r28, 0x00	; 0
     f80:	d0 e0       	ldi	r29, 0x00	; 0
	{
		data[i] = i2c_read_ack();
     f82:	0e 94 23 07 	call	0xe46	; 0xe46 <i2c_read_ack>
     f86:	f7 01       	movw	r30, r14
     f88:	ec 0f       	add	r30, r28
     f8a:	fd 1f       	adc	r31, r29
     f8c:	80 83       	st	Z, r24

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_READ)) return 1;
	
	for (uint16_t i = 0; i < (length-1); i++)
     f8e:	21 96       	adiw	r28, 0x01	; 1
     f90:	c0 17       	cp	r28, r16
     f92:	d1 07       	cpc	r29, r17
     f94:	b0 f3       	brcs	.-20     	; 0xf82 <i2c_receive+0x2e>
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
     f96:	0e 94 2e 07 	call	0xe5c	; 0xe5c <i2c_read_nack>
     f9a:	f7 01       	movw	r30, r14
     f9c:	ec 0d       	add	r30, r12
     f9e:	fd 1d       	adc	r31, r13
     fa0:	31 97       	sbiw	r30, 0x01	; 1
     fa2:	80 83       	st	Z, r24
	
	i2c_stop();
     fa4:	0e 94 39 07 	call	0xe72	; 0xe72 <i2c_stop>
     fa8:	80 e0       	ldi	r24, 0x00	; 0
	
	return 0;
}
     faa:	df 91       	pop	r29
     fac:	cf 91       	pop	r28
     fae:	1f 91       	pop	r17
     fb0:	0f 91       	pop	r16
     fb2:	ff 90       	pop	r15
     fb4:	ef 90       	pop	r14
     fb6:	df 90       	pop	r13
     fb8:	cf 90       	pop	r12
     fba:	08 95       	ret

00000fbc <i2c_transmit>:
	// return received data from TWDR
	return TWDR;
}

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
     fbc:	ef 92       	push	r14
     fbe:	ff 92       	push	r15
     fc0:	0f 93       	push	r16
     fc2:	1f 93       	push	r17
     fc4:	cf 93       	push	r28
     fc6:	df 93       	push	r29
     fc8:	7b 01       	movw	r14, r22
     fca:	8a 01       	movw	r16, r20
	if (i2c_start(address | I2C_WRITE)) return 1;
     fcc:	0e 94 c2 06 	call	0xd84	; 0xd84 <i2c_start>
     fd0:	88 23       	and	r24, r24
     fd2:	a9 f4       	brne	.+42     	; 0xffe <i2c_transmit+0x42>
	
	for (uint16_t i = 0; i < length; i++)
     fd4:	01 15       	cp	r16, r1
     fd6:	11 05       	cpc	r17, r1
     fd8:	71 f0       	breq	.+28     	; 0xff6 <i2c_transmit+0x3a>
     fda:	c0 e0       	ldi	r28, 0x00	; 0
     fdc:	d0 e0       	ldi	r29, 0x00	; 0
	{
		if (i2c_write(data[i])) return 1;
     fde:	f7 01       	movw	r30, r14
     fe0:	ec 0f       	add	r30, r28
     fe2:	fd 1f       	adc	r31, r29
     fe4:	80 81       	ld	r24, Z
     fe6:	0e 94 10 07 	call	0xe20	; 0xe20 <i2c_write>
     fea:	88 23       	and	r24, r24
     fec:	41 f4       	brne	.+16     	; 0xffe <i2c_transmit+0x42>

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_WRITE)) return 1;
	
	for (uint16_t i = 0; i < length; i++)
     fee:	21 96       	adiw	r28, 0x01	; 1
     ff0:	c0 17       	cp	r28, r16
     ff2:	d1 07       	cpc	r29, r17
     ff4:	a0 f3       	brcs	.-24     	; 0xfde <i2c_transmit+0x22>
	{
		if (i2c_write(data[i])) return 1;
	}
	
	i2c_stop();
     ff6:	0e 94 39 07 	call	0xe72	; 0xe72 <i2c_stop>
     ffa:	80 e0       	ldi	r24, 0x00	; 0
     ffc:	01 c0       	rjmp	.+2      	; 0x1000 <i2c_transmit+0x44>
	
	return 0;
     ffe:	81 e0       	ldi	r24, 0x01	; 1
}
    1000:	df 91       	pop	r29
    1002:	cf 91       	pop	r28
    1004:	1f 91       	pop	r17
    1006:	0f 91       	pop	r16
    1008:	ff 90       	pop	r15
    100a:	ef 90       	pop	r14
    100c:	08 95       	ret

0000100e <vfprintf>:
    100e:	a1 e1       	ldi	r26, 0x11	; 17
    1010:	b0 e0       	ldi	r27, 0x00	; 0
    1012:	ed e0       	ldi	r30, 0x0D	; 13
    1014:	f8 e0       	ldi	r31, 0x08	; 8
    1016:	0c 94 3c 0d 	jmp	0x1a78	; 0x1a78 <__prologue_saves__>
    101a:	3c 01       	movw	r6, r24
    101c:	7f 87       	std	Y+15, r23	; 0x0f
    101e:	6e 87       	std	Y+14, r22	; 0x0e
    1020:	6a 01       	movw	r12, r20
    1022:	fc 01       	movw	r30, r24
    1024:	17 82       	std	Z+7, r1	; 0x07
    1026:	16 82       	std	Z+6, r1	; 0x06
    1028:	83 81       	ldd	r24, Z+3	; 0x03
    102a:	81 fd       	sbrc	r24, 1
    102c:	03 c0       	rjmp	.+6      	; 0x1034 <vfprintf+0x26>
    102e:	6f ef       	ldi	r22, 0xFF	; 255
    1030:	7f ef       	ldi	r23, 0xFF	; 255
    1032:	6f c3       	rjmp	.+1758   	; 0x1712 <vfprintf+0x704>
    1034:	9e 01       	movw	r18, r28
    1036:	2f 5f       	subi	r18, 0xFF	; 255
    1038:	3f 4f       	sbci	r19, 0xFF	; 255
    103a:	39 8b       	std	Y+17, r19	; 0x11
    103c:	28 8b       	std	Y+16, r18	; 0x10
    103e:	f3 01       	movw	r30, r6
    1040:	23 81       	ldd	r18, Z+3	; 0x03
    1042:	ee 85       	ldd	r30, Y+14	; 0x0e
    1044:	ff 85       	ldd	r31, Y+15	; 0x0f
    1046:	23 fd       	sbrc	r18, 3
    1048:	85 91       	lpm	r24, Z+
    104a:	23 ff       	sbrs	r18, 3
    104c:	81 91       	ld	r24, Z+
    104e:	ff 87       	std	Y+15, r31	; 0x0f
    1050:	ee 87       	std	Y+14, r30	; 0x0e
    1052:	88 23       	and	r24, r24
    1054:	09 f4       	brne	.+2      	; 0x1058 <vfprintf+0x4a>
    1056:	5a c3       	rjmp	.+1716   	; 0x170c <vfprintf+0x6fe>
    1058:	85 32       	cpi	r24, 0x25	; 37
    105a:	51 f4       	brne	.+20     	; 0x1070 <vfprintf+0x62>
    105c:	ee 85       	ldd	r30, Y+14	; 0x0e
    105e:	ff 85       	ldd	r31, Y+15	; 0x0f
    1060:	23 fd       	sbrc	r18, 3
    1062:	85 91       	lpm	r24, Z+
    1064:	23 ff       	sbrs	r18, 3
    1066:	81 91       	ld	r24, Z+
    1068:	ff 87       	std	Y+15, r31	; 0x0f
    106a:	ee 87       	std	Y+14, r30	; 0x0e
    106c:	85 32       	cpi	r24, 0x25	; 37
    106e:	29 f4       	brne	.+10     	; 0x107a <vfprintf+0x6c>
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	b3 01       	movw	r22, r6
    1074:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    1078:	e2 cf       	rjmp	.-60     	; 0x103e <vfprintf+0x30>
    107a:	98 2f       	mov	r25, r24
    107c:	10 e0       	ldi	r17, 0x00	; 0
    107e:	88 24       	eor	r8, r8
    1080:	99 24       	eor	r9, r9
    1082:	10 32       	cpi	r17, 0x20	; 32
    1084:	b0 f4       	brcc	.+44     	; 0x10b2 <vfprintf+0xa4>
    1086:	9b 32       	cpi	r25, 0x2B	; 43
    1088:	69 f0       	breq	.+26     	; 0x10a4 <vfprintf+0x96>
    108a:	9c 32       	cpi	r25, 0x2C	; 44
    108c:	28 f4       	brcc	.+10     	; 0x1098 <vfprintf+0x8a>
    108e:	90 32       	cpi	r25, 0x20	; 32
    1090:	51 f0       	breq	.+20     	; 0x10a6 <vfprintf+0x98>
    1092:	93 32       	cpi	r25, 0x23	; 35
    1094:	71 f4       	brne	.+28     	; 0x10b2 <vfprintf+0xa4>
    1096:	0b c0       	rjmp	.+22     	; 0x10ae <vfprintf+0xa0>
    1098:	9d 32       	cpi	r25, 0x2D	; 45
    109a:	39 f0       	breq	.+14     	; 0x10aa <vfprintf+0x9c>
    109c:	90 33       	cpi	r25, 0x30	; 48
    109e:	49 f4       	brne	.+18     	; 0x10b2 <vfprintf+0xa4>
    10a0:	11 60       	ori	r17, 0x01	; 1
    10a2:	28 c0       	rjmp	.+80     	; 0x10f4 <vfprintf+0xe6>
    10a4:	12 60       	ori	r17, 0x02	; 2
    10a6:	14 60       	ori	r17, 0x04	; 4
    10a8:	25 c0       	rjmp	.+74     	; 0x10f4 <vfprintf+0xe6>
    10aa:	18 60       	ori	r17, 0x08	; 8
    10ac:	23 c0       	rjmp	.+70     	; 0x10f4 <vfprintf+0xe6>
    10ae:	10 61       	ori	r17, 0x10	; 16
    10b0:	21 c0       	rjmp	.+66     	; 0x10f4 <vfprintf+0xe6>
    10b2:	17 fd       	sbrc	r17, 7
    10b4:	2a c0       	rjmp	.+84     	; 0x110a <vfprintf+0xfc>
    10b6:	89 2f       	mov	r24, r25
    10b8:	80 53       	subi	r24, 0x30	; 48
    10ba:	8a 30       	cpi	r24, 0x0A	; 10
    10bc:	78 f4       	brcc	.+30     	; 0x10dc <vfprintf+0xce>
    10be:	16 ff       	sbrs	r17, 6
    10c0:	06 c0       	rjmp	.+12     	; 0x10ce <vfprintf+0xc0>
    10c2:	fa e0       	ldi	r31, 0x0A	; 10
    10c4:	9f 9e       	mul	r9, r31
    10c6:	90 2c       	mov	r9, r0
    10c8:	11 24       	eor	r1, r1
    10ca:	98 0e       	add	r9, r24
    10cc:	13 c0       	rjmp	.+38     	; 0x10f4 <vfprintf+0xe6>
    10ce:	3a e0       	ldi	r19, 0x0A	; 10
    10d0:	83 9e       	mul	r8, r19
    10d2:	80 2c       	mov	r8, r0
    10d4:	11 24       	eor	r1, r1
    10d6:	88 0e       	add	r8, r24
    10d8:	10 62       	ori	r17, 0x20	; 32
    10da:	0c c0       	rjmp	.+24     	; 0x10f4 <vfprintf+0xe6>
    10dc:	9e 32       	cpi	r25, 0x2E	; 46
    10de:	21 f4       	brne	.+8      	; 0x10e8 <vfprintf+0xda>
    10e0:	16 fd       	sbrc	r17, 6
    10e2:	14 c3       	rjmp	.+1576   	; 0x170c <vfprintf+0x6fe>
    10e4:	10 64       	ori	r17, 0x40	; 64
    10e6:	06 c0       	rjmp	.+12     	; 0x10f4 <vfprintf+0xe6>
    10e8:	9c 36       	cpi	r25, 0x6C	; 108
    10ea:	11 f4       	brne	.+4      	; 0x10f0 <vfprintf+0xe2>
    10ec:	10 68       	ori	r17, 0x80	; 128
    10ee:	02 c0       	rjmp	.+4      	; 0x10f4 <vfprintf+0xe6>
    10f0:	98 36       	cpi	r25, 0x68	; 104
    10f2:	59 f4       	brne	.+22     	; 0x110a <vfprintf+0xfc>
    10f4:	ee 85       	ldd	r30, Y+14	; 0x0e
    10f6:	ff 85       	ldd	r31, Y+15	; 0x0f
    10f8:	23 fd       	sbrc	r18, 3
    10fa:	95 91       	lpm	r25, Z+
    10fc:	23 ff       	sbrs	r18, 3
    10fe:	91 91       	ld	r25, Z+
    1100:	ff 87       	std	Y+15, r31	; 0x0f
    1102:	ee 87       	std	Y+14, r30	; 0x0e
    1104:	99 23       	and	r25, r25
    1106:	09 f0       	breq	.+2      	; 0x110a <vfprintf+0xfc>
    1108:	bc cf       	rjmp	.-136    	; 0x1082 <vfprintf+0x74>
    110a:	89 2f       	mov	r24, r25
    110c:	85 54       	subi	r24, 0x45	; 69
    110e:	83 30       	cpi	r24, 0x03	; 3
    1110:	20 f4       	brcc	.+8      	; 0x111a <vfprintf+0x10c>
    1112:	81 2f       	mov	r24, r17
    1114:	80 61       	ori	r24, 0x10	; 16
    1116:	90 5e       	subi	r25, 0xE0	; 224
    1118:	07 c0       	rjmp	.+14     	; 0x1128 <vfprintf+0x11a>
    111a:	89 2f       	mov	r24, r25
    111c:	85 56       	subi	r24, 0x65	; 101
    111e:	83 30       	cpi	r24, 0x03	; 3
    1120:	08 f0       	brcs	.+2      	; 0x1124 <vfprintf+0x116>
    1122:	9f c1       	rjmp	.+830    	; 0x1462 <vfprintf+0x454>
    1124:	81 2f       	mov	r24, r17
    1126:	8f 7e       	andi	r24, 0xEF	; 239
    1128:	86 fd       	sbrc	r24, 6
    112a:	02 c0       	rjmp	.+4      	; 0x1130 <vfprintf+0x122>
    112c:	76 e0       	ldi	r23, 0x06	; 6
    112e:	97 2e       	mov	r9, r23
    1130:	6f e3       	ldi	r22, 0x3F	; 63
    1132:	f6 2e       	mov	r15, r22
    1134:	f8 22       	and	r15, r24
    1136:	95 36       	cpi	r25, 0x65	; 101
    1138:	19 f4       	brne	.+6      	; 0x1140 <vfprintf+0x132>
    113a:	f0 e4       	ldi	r31, 0x40	; 64
    113c:	ff 2a       	or	r15, r31
    113e:	07 c0       	rjmp	.+14     	; 0x114e <vfprintf+0x140>
    1140:	96 36       	cpi	r25, 0x66	; 102
    1142:	19 f4       	brne	.+6      	; 0x114a <vfprintf+0x13c>
    1144:	20 e8       	ldi	r18, 0x80	; 128
    1146:	f2 2a       	or	r15, r18
    1148:	02 c0       	rjmp	.+4      	; 0x114e <vfprintf+0x140>
    114a:	91 10       	cpse	r9, r1
    114c:	9a 94       	dec	r9
    114e:	f7 fe       	sbrs	r15, 7
    1150:	0a c0       	rjmp	.+20     	; 0x1166 <vfprintf+0x158>
    1152:	3b e3       	ldi	r19, 0x3B	; 59
    1154:	39 15       	cp	r19, r9
    1156:	18 f4       	brcc	.+6      	; 0x115e <vfprintf+0x150>
    1158:	5c e3       	ldi	r21, 0x3C	; 60
    115a:	b5 2e       	mov	r11, r21
    115c:	02 c0       	rjmp	.+4      	; 0x1162 <vfprintf+0x154>
    115e:	b9 2c       	mov	r11, r9
    1160:	b3 94       	inc	r11
    1162:	27 e0       	ldi	r18, 0x07	; 7
    1164:	09 c0       	rjmp	.+18     	; 0x1178 <vfprintf+0x16a>
    1166:	47 e0       	ldi	r20, 0x07	; 7
    1168:	49 15       	cp	r20, r9
    116a:	20 f4       	brcc	.+8      	; 0x1174 <vfprintf+0x166>
    116c:	bb 24       	eor	r11, r11
    116e:	47 e0       	ldi	r20, 0x07	; 7
    1170:	94 2e       	mov	r9, r20
    1172:	f7 cf       	rjmp	.-18     	; 0x1162 <vfprintf+0x154>
    1174:	29 2d       	mov	r18, r9
    1176:	bb 24       	eor	r11, r11
    1178:	c6 01       	movw	r24, r12
    117a:	04 96       	adiw	r24, 0x04	; 4
    117c:	9d 87       	std	Y+13, r25	; 0x0d
    117e:	8c 87       	std	Y+12, r24	; 0x0c
    1180:	f6 01       	movw	r30, r12
    1182:	60 81       	ld	r22, Z
    1184:	71 81       	ldd	r23, Z+1	; 0x01
    1186:	82 81       	ldd	r24, Z+2	; 0x02
    1188:	93 81       	ldd	r25, Z+3	; 0x03
    118a:	ae 01       	movw	r20, r28
    118c:	4f 5f       	subi	r20, 0xFF	; 255
    118e:	5f 4f       	sbci	r21, 0xFF	; 255
    1190:	0b 2d       	mov	r16, r11
    1192:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <__ftoa_engine>
    1196:	6c 01       	movw	r12, r24
    1198:	09 81       	ldd	r16, Y+1	; 0x01
    119a:	20 2e       	mov	r2, r16
    119c:	33 24       	eor	r3, r3
    119e:	00 ff       	sbrs	r16, 0
    11a0:	04 c0       	rjmp	.+8      	; 0x11aa <vfprintf+0x19c>
    11a2:	03 fd       	sbrc	r16, 3
    11a4:	02 c0       	rjmp	.+4      	; 0x11aa <vfprintf+0x19c>
    11a6:	1d e2       	ldi	r17, 0x2D	; 45
    11a8:	09 c0       	rjmp	.+18     	; 0x11bc <vfprintf+0x1ae>
    11aa:	f1 fe       	sbrs	r15, 1
    11ac:	02 c0       	rjmp	.+4      	; 0x11b2 <vfprintf+0x1a4>
    11ae:	1b e2       	ldi	r17, 0x2B	; 43
    11b0:	05 c0       	rjmp	.+10     	; 0x11bc <vfprintf+0x1ae>
    11b2:	f2 fc       	sbrc	r15, 2
    11b4:	02 c0       	rjmp	.+4      	; 0x11ba <vfprintf+0x1ac>
    11b6:	10 e0       	ldi	r17, 0x00	; 0
    11b8:	01 c0       	rjmp	.+2      	; 0x11bc <vfprintf+0x1ae>
    11ba:	10 e2       	ldi	r17, 0x20	; 32
    11bc:	c1 01       	movw	r24, r2
    11be:	8c 70       	andi	r24, 0x0C	; 12
    11c0:	90 70       	andi	r25, 0x00	; 0
    11c2:	89 2b       	or	r24, r25
    11c4:	b9 f1       	breq	.+110    	; 0x1234 <vfprintf+0x226>
    11c6:	11 23       	and	r17, r17
    11c8:	11 f4       	brne	.+4      	; 0x11ce <vfprintf+0x1c0>
    11ca:	83 e0       	ldi	r24, 0x03	; 3
    11cc:	01 c0       	rjmp	.+2      	; 0x11d0 <vfprintf+0x1c2>
    11ce:	84 e0       	ldi	r24, 0x04	; 4
    11d0:	88 15       	cp	r24, r8
    11d2:	10 f0       	brcs	.+4      	; 0x11d8 <vfprintf+0x1ca>
    11d4:	88 24       	eor	r8, r8
    11d6:	0a c0       	rjmp	.+20     	; 0x11ec <vfprintf+0x1de>
    11d8:	88 1a       	sub	r8, r24
    11da:	f3 fc       	sbrc	r15, 3
    11dc:	07 c0       	rjmp	.+14     	; 0x11ec <vfprintf+0x1de>
    11de:	80 e2       	ldi	r24, 0x20	; 32
    11e0:	90 e0       	ldi	r25, 0x00	; 0
    11e2:	b3 01       	movw	r22, r6
    11e4:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    11e8:	8a 94       	dec	r8
    11ea:	c9 f7       	brne	.-14     	; 0x11de <vfprintf+0x1d0>
    11ec:	11 23       	and	r17, r17
    11ee:	29 f0       	breq	.+10     	; 0x11fa <vfprintf+0x1ec>
    11f0:	81 2f       	mov	r24, r17
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	b3 01       	movw	r22, r6
    11f6:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    11fa:	23 fe       	sbrs	r2, 3
    11fc:	03 c0       	rjmp	.+6      	; 0x1204 <vfprintf+0x1f6>
    11fe:	08 e6       	ldi	r16, 0x68	; 104
    1200:	10 e0       	ldi	r17, 0x00	; 0
    1202:	0e c0       	rjmp	.+28     	; 0x1220 <vfprintf+0x212>
    1204:	0c e6       	ldi	r16, 0x6C	; 108
    1206:	10 e0       	ldi	r17, 0x00	; 0
    1208:	0b c0       	rjmp	.+22     	; 0x1220 <vfprintf+0x212>
    120a:	e1 14       	cp	r14, r1
    120c:	f1 04       	cpc	r15, r1
    120e:	09 f0       	breq	.+2      	; 0x1212 <vfprintf+0x204>
    1210:	80 52       	subi	r24, 0x20	; 32
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	b3 01       	movw	r22, r6
    1216:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    121a:	0f 5f       	subi	r16, 0xFF	; 255
    121c:	1f 4f       	sbci	r17, 0xFF	; 255
    121e:	05 c0       	rjmp	.+10     	; 0x122a <vfprintf+0x21c>
    1220:	ef 2c       	mov	r14, r15
    1222:	ff 24       	eor	r15, r15
    1224:	f0 e1       	ldi	r31, 0x10	; 16
    1226:	ef 22       	and	r14, r31
    1228:	ff 24       	eor	r15, r15
    122a:	f8 01       	movw	r30, r16
    122c:	84 91       	lpm	r24, Z+
    122e:	88 23       	and	r24, r24
    1230:	61 f7       	brne	.-40     	; 0x120a <vfprintf+0x1fc>
    1232:	14 c1       	rjmp	.+552    	; 0x145c <vfprintf+0x44e>
    1234:	f7 fe       	sbrs	r15, 7
    1236:	12 c0       	rjmp	.+36     	; 0x125c <vfprintf+0x24e>
    1238:	bc 0c       	add	r11, r12
    123a:	24 fe       	sbrs	r2, 4
    123c:	04 c0       	rjmp	.+8      	; 0x1246 <vfprintf+0x238>
    123e:	8a 81       	ldd	r24, Y+2	; 0x02
    1240:	81 33       	cpi	r24, 0x31	; 49
    1242:	09 f4       	brne	.+2      	; 0x1246 <vfprintf+0x238>
    1244:	ba 94       	dec	r11
    1246:	1b 14       	cp	r1, r11
    1248:	1c f0       	brlt	.+6      	; 0x1250 <vfprintf+0x242>
    124a:	bb 24       	eor	r11, r11
    124c:	b3 94       	inc	r11
    124e:	2d c0       	rjmp	.+90     	; 0x12aa <vfprintf+0x29c>
    1250:	f8 e0       	ldi	r31, 0x08	; 8
    1252:	fb 15       	cp	r31, r11
    1254:	50 f5       	brcc	.+84     	; 0x12aa <vfprintf+0x29c>
    1256:	38 e0       	ldi	r19, 0x08	; 8
    1258:	b3 2e       	mov	r11, r19
    125a:	27 c0       	rjmp	.+78     	; 0x12aa <vfprintf+0x29c>
    125c:	f6 fc       	sbrc	r15, 6
    125e:	25 c0       	rjmp	.+74     	; 0x12aa <vfprintf+0x29c>
    1260:	89 2d       	mov	r24, r9
    1262:	90 e0       	ldi	r25, 0x00	; 0
    1264:	8c 15       	cp	r24, r12
    1266:	9d 05       	cpc	r25, r13
    1268:	4c f0       	brlt	.+18     	; 0x127c <vfprintf+0x26e>
    126a:	2c ef       	ldi	r18, 0xFC	; 252
    126c:	c2 16       	cp	r12, r18
    126e:	2f ef       	ldi	r18, 0xFF	; 255
    1270:	d2 06       	cpc	r13, r18
    1272:	24 f0       	brlt	.+8      	; 0x127c <vfprintf+0x26e>
    1274:	30 e8       	ldi	r19, 0x80	; 128
    1276:	f3 2a       	or	r15, r19
    1278:	01 c0       	rjmp	.+2      	; 0x127c <vfprintf+0x26e>
    127a:	9a 94       	dec	r9
    127c:	99 20       	and	r9, r9
    127e:	49 f0       	breq	.+18     	; 0x1292 <vfprintf+0x284>
    1280:	e2 e0       	ldi	r30, 0x02	; 2
    1282:	f0 e0       	ldi	r31, 0x00	; 0
    1284:	ec 0f       	add	r30, r28
    1286:	fd 1f       	adc	r31, r29
    1288:	e9 0d       	add	r30, r9
    128a:	f1 1d       	adc	r31, r1
    128c:	80 81       	ld	r24, Z
    128e:	80 33       	cpi	r24, 0x30	; 48
    1290:	a1 f3       	breq	.-24     	; 0x127a <vfprintf+0x26c>
    1292:	f7 fe       	sbrs	r15, 7
    1294:	0a c0       	rjmp	.+20     	; 0x12aa <vfprintf+0x29c>
    1296:	b9 2c       	mov	r11, r9
    1298:	b3 94       	inc	r11
    129a:	89 2d       	mov	r24, r9
    129c:	90 e0       	ldi	r25, 0x00	; 0
    129e:	c8 16       	cp	r12, r24
    12a0:	d9 06       	cpc	r13, r25
    12a2:	14 f0       	brlt	.+4      	; 0x12a8 <vfprintf+0x29a>
    12a4:	99 24       	eor	r9, r9
    12a6:	01 c0       	rjmp	.+2      	; 0x12aa <vfprintf+0x29c>
    12a8:	9c 18       	sub	r9, r12
    12aa:	f7 fc       	sbrc	r15, 7
    12ac:	03 c0       	rjmp	.+6      	; 0x12b4 <vfprintf+0x2a6>
    12ae:	25 e0       	ldi	r18, 0x05	; 5
    12b0:	30 e0       	ldi	r19, 0x00	; 0
    12b2:	09 c0       	rjmp	.+18     	; 0x12c6 <vfprintf+0x2b8>
    12b4:	1c 14       	cp	r1, r12
    12b6:	1d 04       	cpc	r1, r13
    12b8:	1c f0       	brlt	.+6      	; 0x12c0 <vfprintf+0x2b2>
    12ba:	21 e0       	ldi	r18, 0x01	; 1
    12bc:	30 e0       	ldi	r19, 0x00	; 0
    12be:	03 c0       	rjmp	.+6      	; 0x12c6 <vfprintf+0x2b8>
    12c0:	96 01       	movw	r18, r12
    12c2:	2f 5f       	subi	r18, 0xFF	; 255
    12c4:	3f 4f       	sbci	r19, 0xFF	; 255
    12c6:	11 23       	and	r17, r17
    12c8:	11 f0       	breq	.+4      	; 0x12ce <vfprintf+0x2c0>
    12ca:	2f 5f       	subi	r18, 0xFF	; 255
    12cc:	3f 4f       	sbci	r19, 0xFF	; 255
    12ce:	99 20       	and	r9, r9
    12d0:	29 f0       	breq	.+10     	; 0x12dc <vfprintf+0x2ce>
    12d2:	89 2d       	mov	r24, r9
    12d4:	90 e0       	ldi	r25, 0x00	; 0
    12d6:	01 96       	adiw	r24, 0x01	; 1
    12d8:	28 0f       	add	r18, r24
    12da:	39 1f       	adc	r19, r25
    12dc:	88 2d       	mov	r24, r8
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	28 17       	cp	r18, r24
    12e2:	39 07       	cpc	r19, r25
    12e4:	14 f0       	brlt	.+4      	; 0x12ea <vfprintf+0x2dc>
    12e6:	88 24       	eor	r8, r8
    12e8:	01 c0       	rjmp	.+2      	; 0x12ec <vfprintf+0x2de>
    12ea:	82 1a       	sub	r8, r18
    12ec:	4f 2c       	mov	r4, r15
    12ee:	55 24       	eor	r5, r5
    12f0:	c2 01       	movw	r24, r4
    12f2:	89 70       	andi	r24, 0x09	; 9
    12f4:	90 70       	andi	r25, 0x00	; 0
    12f6:	89 2b       	or	r24, r25
    12f8:	39 f0       	breq	.+14     	; 0x1308 <vfprintf+0x2fa>
    12fa:	08 c0       	rjmp	.+16     	; 0x130c <vfprintf+0x2fe>
    12fc:	80 e2       	ldi	r24, 0x20	; 32
    12fe:	90 e0       	ldi	r25, 0x00	; 0
    1300:	b3 01       	movw	r22, r6
    1302:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    1306:	8a 94       	dec	r8
    1308:	88 20       	and	r8, r8
    130a:	c1 f7       	brne	.-16     	; 0x12fc <vfprintf+0x2ee>
    130c:	11 23       	and	r17, r17
    130e:	29 f0       	breq	.+10     	; 0x131a <vfprintf+0x30c>
    1310:	81 2f       	mov	r24, r17
    1312:	90 e0       	ldi	r25, 0x00	; 0
    1314:	b3 01       	movw	r22, r6
    1316:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    131a:	43 fe       	sbrs	r4, 3
    131c:	07 c0       	rjmp	.+14     	; 0x132c <vfprintf+0x31e>
    131e:	08 c0       	rjmp	.+16     	; 0x1330 <vfprintf+0x322>
    1320:	80 e3       	ldi	r24, 0x30	; 48
    1322:	90 e0       	ldi	r25, 0x00	; 0
    1324:	b3 01       	movw	r22, r6
    1326:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    132a:	8a 94       	dec	r8
    132c:	88 20       	and	r8, r8
    132e:	c1 f7       	brne	.-16     	; 0x1320 <vfprintf+0x312>
    1330:	f7 fe       	sbrs	r15, 7
    1332:	46 c0       	rjmp	.+140    	; 0x13c0 <vfprintf+0x3b2>
    1334:	86 01       	movw	r16, r12
    1336:	d7 fe       	sbrs	r13, 7
    1338:	02 c0       	rjmp	.+4      	; 0x133e <vfprintf+0x330>
    133a:	00 e0       	ldi	r16, 0x00	; 0
    133c:	10 e0       	ldi	r17, 0x00	; 0
    133e:	76 01       	movw	r14, r12
    1340:	08 94       	sec
    1342:	e1 1c       	adc	r14, r1
    1344:	f1 1c       	adc	r15, r1
    1346:	e0 1a       	sub	r14, r16
    1348:	f1 0a       	sbc	r15, r17
    134a:	41 e0       	ldi	r20, 0x01	; 1
    134c:	50 e0       	ldi	r21, 0x00	; 0
    134e:	4c 0f       	add	r20, r28
    1350:	5d 1f       	adc	r21, r29
    1352:	e4 0e       	add	r14, r20
    1354:	f5 1e       	adc	r15, r21
    1356:	26 01       	movw	r4, r12
    1358:	4b 18       	sub	r4, r11
    135a:	51 08       	sbc	r5, r1
    135c:	89 2d       	mov	r24, r9
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	aa 24       	eor	r10, r10
    1362:	bb 24       	eor	r11, r11
    1364:	a8 1a       	sub	r10, r24
    1366:	b9 0a       	sbc	r11, r25
    1368:	5f ef       	ldi	r21, 0xFF	; 255
    136a:	0f 3f       	cpi	r16, 0xFF	; 255
    136c:	15 07       	cpc	r17, r21
    136e:	29 f4       	brne	.+10     	; 0x137a <vfprintf+0x36c>
    1370:	8e e2       	ldi	r24, 0x2E	; 46
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	b3 01       	movw	r22, r6
    1376:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    137a:	c0 16       	cp	r12, r16
    137c:	d1 06       	cpc	r13, r17
    137e:	34 f0       	brlt	.+12     	; 0x138c <vfprintf+0x37e>
    1380:	40 16       	cp	r4, r16
    1382:	51 06       	cpc	r5, r17
    1384:	1c f4       	brge	.+6      	; 0x138c <vfprintf+0x37e>
    1386:	f7 01       	movw	r30, r14
    1388:	80 81       	ld	r24, Z
    138a:	01 c0       	rjmp	.+2      	; 0x138e <vfprintf+0x380>
    138c:	80 e3       	ldi	r24, 0x30	; 48
    138e:	01 50       	subi	r16, 0x01	; 1
    1390:	10 40       	sbci	r17, 0x00	; 0
    1392:	08 94       	sec
    1394:	e1 1c       	adc	r14, r1
    1396:	f1 1c       	adc	r15, r1
    1398:	0a 15       	cp	r16, r10
    139a:	1b 05       	cpc	r17, r11
    139c:	2c f0       	brlt	.+10     	; 0x13a8 <vfprintf+0x39a>
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	b3 01       	movw	r22, r6
    13a2:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    13a6:	e0 cf       	rjmp	.-64     	; 0x1368 <vfprintf+0x35a>
    13a8:	0c 15       	cp	r16, r12
    13aa:	1d 05       	cpc	r17, r13
    13ac:	39 f4       	brne	.+14     	; 0x13bc <vfprintf+0x3ae>
    13ae:	9a 81       	ldd	r25, Y+2	; 0x02
    13b0:	96 33       	cpi	r25, 0x36	; 54
    13b2:	18 f4       	brcc	.+6      	; 0x13ba <vfprintf+0x3ac>
    13b4:	95 33       	cpi	r25, 0x35	; 53
    13b6:	11 f4       	brne	.+4      	; 0x13bc <vfprintf+0x3ae>
    13b8:	24 fe       	sbrs	r2, 4
    13ba:	81 e3       	ldi	r24, 0x31	; 49
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	4b c0       	rjmp	.+150    	; 0x1456 <vfprintf+0x448>
    13c0:	8a 81       	ldd	r24, Y+2	; 0x02
    13c2:	81 33       	cpi	r24, 0x31	; 49
    13c4:	09 f0       	breq	.+2      	; 0x13c8 <vfprintf+0x3ba>
    13c6:	0f 7e       	andi	r16, 0xEF	; 239
    13c8:	90 e0       	ldi	r25, 0x00	; 0
    13ca:	b3 01       	movw	r22, r6
    13cc:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    13d0:	99 20       	and	r9, r9
    13d2:	a1 f0       	breq	.+40     	; 0x13fc <vfprintf+0x3ee>
    13d4:	8e e2       	ldi	r24, 0x2E	; 46
    13d6:	90 e0       	ldi	r25, 0x00	; 0
    13d8:	b3 01       	movw	r22, r6
    13da:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    13de:	12 e0       	ldi	r17, 0x02	; 2
    13e0:	e1 e0       	ldi	r30, 0x01	; 1
    13e2:	f0 e0       	ldi	r31, 0x00	; 0
    13e4:	ec 0f       	add	r30, r28
    13e6:	fd 1f       	adc	r31, r29
    13e8:	e1 0f       	add	r30, r17
    13ea:	f1 1d       	adc	r31, r1
    13ec:	1f 5f       	subi	r17, 0xFF	; 255
    13ee:	80 81       	ld	r24, Z
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	b3 01       	movw	r22, r6
    13f4:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    13f8:	9a 94       	dec	r9
    13fa:	91 f7       	brne	.-28     	; 0x13e0 <vfprintf+0x3d2>
    13fc:	44 fc       	sbrc	r4, 4
    13fe:	03 c0       	rjmp	.+6      	; 0x1406 <vfprintf+0x3f8>
    1400:	85 e6       	ldi	r24, 0x65	; 101
    1402:	90 e0       	ldi	r25, 0x00	; 0
    1404:	02 c0       	rjmp	.+4      	; 0x140a <vfprintf+0x3fc>
    1406:	85 e4       	ldi	r24, 0x45	; 69
    1408:	90 e0       	ldi	r25, 0x00	; 0
    140a:	b3 01       	movw	r22, r6
    140c:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    1410:	d7 fc       	sbrc	r13, 7
    1412:	05 c0       	rjmp	.+10     	; 0x141e <vfprintf+0x410>
    1414:	c1 14       	cp	r12, r1
    1416:	d1 04       	cpc	r13, r1
    1418:	41 f4       	brne	.+16     	; 0x142a <vfprintf+0x41c>
    141a:	04 ff       	sbrs	r16, 4
    141c:	06 c0       	rjmp	.+12     	; 0x142a <vfprintf+0x41c>
    141e:	d0 94       	com	r13
    1420:	c1 94       	neg	r12
    1422:	d1 08       	sbc	r13, r1
    1424:	d3 94       	inc	r13
    1426:	8d e2       	ldi	r24, 0x2D	; 45
    1428:	01 c0       	rjmp	.+2      	; 0x142c <vfprintf+0x41e>
    142a:	8b e2       	ldi	r24, 0x2B	; 43
    142c:	90 e0       	ldi	r25, 0x00	; 0
    142e:	b3 01       	movw	r22, r6
    1430:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    1434:	80 e3       	ldi	r24, 0x30	; 48
    1436:	05 c0       	rjmp	.+10     	; 0x1442 <vfprintf+0x434>
    1438:	8f 5f       	subi	r24, 0xFF	; 255
    143a:	26 ef       	ldi	r18, 0xF6	; 246
    143c:	3f ef       	ldi	r19, 0xFF	; 255
    143e:	c2 0e       	add	r12, r18
    1440:	d3 1e       	adc	r13, r19
    1442:	3a e0       	ldi	r19, 0x0A	; 10
    1444:	c3 16       	cp	r12, r19
    1446:	d1 04       	cpc	r13, r1
    1448:	bc f7       	brge	.-18     	; 0x1438 <vfprintf+0x42a>
    144a:	90 e0       	ldi	r25, 0x00	; 0
    144c:	b3 01       	movw	r22, r6
    144e:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    1452:	c6 01       	movw	r24, r12
    1454:	c0 96       	adiw	r24, 0x30	; 48
    1456:	b3 01       	movw	r22, r6
    1458:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    145c:	cc 84       	ldd	r12, Y+12	; 0x0c
    145e:	dd 84       	ldd	r13, Y+13	; 0x0d
    1460:	52 c1       	rjmp	.+676    	; 0x1706 <vfprintf+0x6f8>
    1462:	93 36       	cpi	r25, 0x63	; 99
    1464:	31 f0       	breq	.+12     	; 0x1472 <vfprintf+0x464>
    1466:	93 37       	cpi	r25, 0x73	; 115
    1468:	99 f0       	breq	.+38     	; 0x1490 <vfprintf+0x482>
    146a:	93 35       	cpi	r25, 0x53	; 83
    146c:	09 f0       	breq	.+2      	; 0x1470 <vfprintf+0x462>
    146e:	59 c0       	rjmp	.+178    	; 0x1522 <vfprintf+0x514>
    1470:	23 c0       	rjmp	.+70     	; 0x14b8 <vfprintf+0x4aa>
    1472:	f6 01       	movw	r30, r12
    1474:	80 81       	ld	r24, Z
    1476:	89 83       	std	Y+1, r24	; 0x01
    1478:	5e 01       	movw	r10, r28
    147a:	08 94       	sec
    147c:	a1 1c       	adc	r10, r1
    147e:	b1 1c       	adc	r11, r1
    1480:	22 e0       	ldi	r18, 0x02	; 2
    1482:	30 e0       	ldi	r19, 0x00	; 0
    1484:	c2 0e       	add	r12, r18
    1486:	d3 1e       	adc	r13, r19
    1488:	21 e0       	ldi	r18, 0x01	; 1
    148a:	e2 2e       	mov	r14, r18
    148c:	f1 2c       	mov	r15, r1
    148e:	12 c0       	rjmp	.+36     	; 0x14b4 <vfprintf+0x4a6>
    1490:	f6 01       	movw	r30, r12
    1492:	a0 80       	ld	r10, Z
    1494:	b1 80       	ldd	r11, Z+1	; 0x01
    1496:	16 fd       	sbrc	r17, 6
    1498:	03 c0       	rjmp	.+6      	; 0x14a0 <vfprintf+0x492>
    149a:	6f ef       	ldi	r22, 0xFF	; 255
    149c:	7f ef       	ldi	r23, 0xFF	; 255
    149e:	02 c0       	rjmp	.+4      	; 0x14a4 <vfprintf+0x496>
    14a0:	69 2d       	mov	r22, r9
    14a2:	70 e0       	ldi	r23, 0x00	; 0
    14a4:	22 e0       	ldi	r18, 0x02	; 2
    14a6:	30 e0       	ldi	r19, 0x00	; 0
    14a8:	c2 0e       	add	r12, r18
    14aa:	d3 1e       	adc	r13, r19
    14ac:	c5 01       	movw	r24, r10
    14ae:	0e 94 56 0e 	call	0x1cac	; 0x1cac <strnlen>
    14b2:	7c 01       	movw	r14, r24
    14b4:	1f 77       	andi	r17, 0x7F	; 127
    14b6:	13 c0       	rjmp	.+38     	; 0x14de <vfprintf+0x4d0>
    14b8:	f6 01       	movw	r30, r12
    14ba:	a0 80       	ld	r10, Z
    14bc:	b1 80       	ldd	r11, Z+1	; 0x01
    14be:	16 fd       	sbrc	r17, 6
    14c0:	03 c0       	rjmp	.+6      	; 0x14c8 <vfprintf+0x4ba>
    14c2:	6f ef       	ldi	r22, 0xFF	; 255
    14c4:	7f ef       	ldi	r23, 0xFF	; 255
    14c6:	02 c0       	rjmp	.+4      	; 0x14cc <vfprintf+0x4be>
    14c8:	69 2d       	mov	r22, r9
    14ca:	70 e0       	ldi	r23, 0x00	; 0
    14cc:	22 e0       	ldi	r18, 0x02	; 2
    14ce:	30 e0       	ldi	r19, 0x00	; 0
    14d0:	c2 0e       	add	r12, r18
    14d2:	d3 1e       	adc	r13, r19
    14d4:	c5 01       	movw	r24, r10
    14d6:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <strnlen_P>
    14da:	7c 01       	movw	r14, r24
    14dc:	10 68       	ori	r17, 0x80	; 128
    14de:	13 ff       	sbrs	r17, 3
    14e0:	07 c0       	rjmp	.+14     	; 0x14f0 <vfprintf+0x4e2>
    14e2:	1b c0       	rjmp	.+54     	; 0x151a <vfprintf+0x50c>
    14e4:	80 e2       	ldi	r24, 0x20	; 32
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	b3 01       	movw	r22, r6
    14ea:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    14ee:	8a 94       	dec	r8
    14f0:	88 2d       	mov	r24, r8
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	e8 16       	cp	r14, r24
    14f6:	f9 06       	cpc	r15, r25
    14f8:	a8 f3       	brcs	.-22     	; 0x14e4 <vfprintf+0x4d6>
    14fa:	0f c0       	rjmp	.+30     	; 0x151a <vfprintf+0x50c>
    14fc:	f5 01       	movw	r30, r10
    14fe:	17 fd       	sbrc	r17, 7
    1500:	85 91       	lpm	r24, Z+
    1502:	17 ff       	sbrs	r17, 7
    1504:	81 91       	ld	r24, Z+
    1506:	5f 01       	movw	r10, r30
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	b3 01       	movw	r22, r6
    150c:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    1510:	81 10       	cpse	r8, r1
    1512:	8a 94       	dec	r8
    1514:	08 94       	sec
    1516:	e1 08       	sbc	r14, r1
    1518:	f1 08       	sbc	r15, r1
    151a:	e1 14       	cp	r14, r1
    151c:	f1 04       	cpc	r15, r1
    151e:	71 f7       	brne	.-36     	; 0x14fc <vfprintf+0x4ee>
    1520:	f2 c0       	rjmp	.+484    	; 0x1706 <vfprintf+0x6f8>
    1522:	94 36       	cpi	r25, 0x64	; 100
    1524:	11 f0       	breq	.+4      	; 0x152a <vfprintf+0x51c>
    1526:	99 36       	cpi	r25, 0x69	; 105
    1528:	89 f5       	brne	.+98     	; 0x158c <vfprintf+0x57e>
    152a:	17 ff       	sbrs	r17, 7
    152c:	08 c0       	rjmp	.+16     	; 0x153e <vfprintf+0x530>
    152e:	f6 01       	movw	r30, r12
    1530:	20 81       	ld	r18, Z
    1532:	31 81       	ldd	r19, Z+1	; 0x01
    1534:	42 81       	ldd	r20, Z+2	; 0x02
    1536:	53 81       	ldd	r21, Z+3	; 0x03
    1538:	84 e0       	ldi	r24, 0x04	; 4
    153a:	90 e0       	ldi	r25, 0x00	; 0
    153c:	0a c0       	rjmp	.+20     	; 0x1552 <vfprintf+0x544>
    153e:	f6 01       	movw	r30, r12
    1540:	80 81       	ld	r24, Z
    1542:	91 81       	ldd	r25, Z+1	; 0x01
    1544:	9c 01       	movw	r18, r24
    1546:	44 27       	eor	r20, r20
    1548:	37 fd       	sbrc	r19, 7
    154a:	40 95       	com	r20
    154c:	54 2f       	mov	r21, r20
    154e:	82 e0       	ldi	r24, 0x02	; 2
    1550:	90 e0       	ldi	r25, 0x00	; 0
    1552:	c8 0e       	add	r12, r24
    1554:	d9 1e       	adc	r13, r25
    1556:	9f e6       	ldi	r25, 0x6F	; 111
    1558:	f9 2e       	mov	r15, r25
    155a:	f1 22       	and	r15, r17
    155c:	57 ff       	sbrs	r21, 7
    155e:	09 c0       	rjmp	.+18     	; 0x1572 <vfprintf+0x564>
    1560:	50 95       	com	r21
    1562:	40 95       	com	r20
    1564:	30 95       	com	r19
    1566:	21 95       	neg	r18
    1568:	3f 4f       	sbci	r19, 0xFF	; 255
    156a:	4f 4f       	sbci	r20, 0xFF	; 255
    156c:	5f 4f       	sbci	r21, 0xFF	; 255
    156e:	90 e8       	ldi	r25, 0x80	; 128
    1570:	f9 2a       	or	r15, r25
    1572:	ca 01       	movw	r24, r20
    1574:	b9 01       	movw	r22, r18
    1576:	ae 01       	movw	r20, r28
    1578:	4f 5f       	subi	r20, 0xFF	; 255
    157a:	5f 4f       	sbci	r21, 0xFF	; 255
    157c:	2a e0       	ldi	r18, 0x0A	; 10
    157e:	30 e0       	ldi	r19, 0x00	; 0
    1580:	0e 94 2a 0f 	call	0x1e54	; 0x1e54 <__ultoa_invert>
    1584:	e8 2e       	mov	r14, r24
    1586:	e8 89       	ldd	r30, Y+16	; 0x10
    1588:	ee 1a       	sub	r14, r30
    158a:	41 c0       	rjmp	.+130    	; 0x160e <vfprintf+0x600>
    158c:	95 37       	cpi	r25, 0x75	; 117
    158e:	21 f4       	brne	.+8      	; 0x1598 <vfprintf+0x58a>
    1590:	1f 7e       	andi	r17, 0xEF	; 239
    1592:	2a e0       	ldi	r18, 0x0A	; 10
    1594:	30 e0       	ldi	r19, 0x00	; 0
    1596:	1c c0       	rjmp	.+56     	; 0x15d0 <vfprintf+0x5c2>
    1598:	19 7f       	andi	r17, 0xF9	; 249
    159a:	9f 36       	cpi	r25, 0x6F	; 111
    159c:	61 f0       	breq	.+24     	; 0x15b6 <vfprintf+0x5a8>
    159e:	90 37       	cpi	r25, 0x70	; 112
    15a0:	20 f4       	brcc	.+8      	; 0x15aa <vfprintf+0x59c>
    15a2:	98 35       	cpi	r25, 0x58	; 88
    15a4:	09 f0       	breq	.+2      	; 0x15a8 <vfprintf+0x59a>
    15a6:	b2 c0       	rjmp	.+356    	; 0x170c <vfprintf+0x6fe>
    15a8:	0f c0       	rjmp	.+30     	; 0x15c8 <vfprintf+0x5ba>
    15aa:	90 37       	cpi	r25, 0x70	; 112
    15ac:	39 f0       	breq	.+14     	; 0x15bc <vfprintf+0x5ae>
    15ae:	98 37       	cpi	r25, 0x78	; 120
    15b0:	09 f0       	breq	.+2      	; 0x15b4 <vfprintf+0x5a6>
    15b2:	ac c0       	rjmp	.+344    	; 0x170c <vfprintf+0x6fe>
    15b4:	04 c0       	rjmp	.+8      	; 0x15be <vfprintf+0x5b0>
    15b6:	28 e0       	ldi	r18, 0x08	; 8
    15b8:	30 e0       	ldi	r19, 0x00	; 0
    15ba:	0a c0       	rjmp	.+20     	; 0x15d0 <vfprintf+0x5c2>
    15bc:	10 61       	ori	r17, 0x10	; 16
    15be:	14 fd       	sbrc	r17, 4
    15c0:	14 60       	ori	r17, 0x04	; 4
    15c2:	20 e1       	ldi	r18, 0x10	; 16
    15c4:	30 e0       	ldi	r19, 0x00	; 0
    15c6:	04 c0       	rjmp	.+8      	; 0x15d0 <vfprintf+0x5c2>
    15c8:	14 fd       	sbrc	r17, 4
    15ca:	16 60       	ori	r17, 0x06	; 6
    15cc:	20 e1       	ldi	r18, 0x10	; 16
    15ce:	32 e0       	ldi	r19, 0x02	; 2
    15d0:	17 ff       	sbrs	r17, 7
    15d2:	08 c0       	rjmp	.+16     	; 0x15e4 <vfprintf+0x5d6>
    15d4:	f6 01       	movw	r30, r12
    15d6:	60 81       	ld	r22, Z
    15d8:	71 81       	ldd	r23, Z+1	; 0x01
    15da:	82 81       	ldd	r24, Z+2	; 0x02
    15dc:	93 81       	ldd	r25, Z+3	; 0x03
    15de:	44 e0       	ldi	r20, 0x04	; 4
    15e0:	50 e0       	ldi	r21, 0x00	; 0
    15e2:	08 c0       	rjmp	.+16     	; 0x15f4 <vfprintf+0x5e6>
    15e4:	f6 01       	movw	r30, r12
    15e6:	80 81       	ld	r24, Z
    15e8:	91 81       	ldd	r25, Z+1	; 0x01
    15ea:	bc 01       	movw	r22, r24
    15ec:	80 e0       	ldi	r24, 0x00	; 0
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	42 e0       	ldi	r20, 0x02	; 2
    15f2:	50 e0       	ldi	r21, 0x00	; 0
    15f4:	c4 0e       	add	r12, r20
    15f6:	d5 1e       	adc	r13, r21
    15f8:	ae 01       	movw	r20, r28
    15fa:	4f 5f       	subi	r20, 0xFF	; 255
    15fc:	5f 4f       	sbci	r21, 0xFF	; 255
    15fe:	0e 94 2a 0f 	call	0x1e54	; 0x1e54 <__ultoa_invert>
    1602:	e8 2e       	mov	r14, r24
    1604:	58 89       	ldd	r21, Y+16	; 0x10
    1606:	e5 1a       	sub	r14, r21
    1608:	8f e7       	ldi	r24, 0x7F	; 127
    160a:	f8 2e       	mov	r15, r24
    160c:	f1 22       	and	r15, r17
    160e:	f6 fe       	sbrs	r15, 6
    1610:	0b c0       	rjmp	.+22     	; 0x1628 <vfprintf+0x61a>
    1612:	8e ef       	ldi	r24, 0xFE	; 254
    1614:	f8 22       	and	r15, r24
    1616:	e9 14       	cp	r14, r9
    1618:	38 f4       	brcc	.+14     	; 0x1628 <vfprintf+0x61a>
    161a:	f4 fe       	sbrs	r15, 4
    161c:	07 c0       	rjmp	.+14     	; 0x162c <vfprintf+0x61e>
    161e:	f2 fc       	sbrc	r15, 2
    1620:	05 c0       	rjmp	.+10     	; 0x162c <vfprintf+0x61e>
    1622:	9f ee       	ldi	r25, 0xEF	; 239
    1624:	f9 22       	and	r15, r25
    1626:	02 c0       	rjmp	.+4      	; 0x162c <vfprintf+0x61e>
    1628:	1e 2d       	mov	r17, r14
    162a:	01 c0       	rjmp	.+2      	; 0x162e <vfprintf+0x620>
    162c:	19 2d       	mov	r17, r9
    162e:	f4 fe       	sbrs	r15, 4
    1630:	0d c0       	rjmp	.+26     	; 0x164c <vfprintf+0x63e>
    1632:	fe 01       	movw	r30, r28
    1634:	ee 0d       	add	r30, r14
    1636:	f1 1d       	adc	r31, r1
    1638:	80 81       	ld	r24, Z
    163a:	80 33       	cpi	r24, 0x30	; 48
    163c:	19 f4       	brne	.+6      	; 0x1644 <vfprintf+0x636>
    163e:	e9 ee       	ldi	r30, 0xE9	; 233
    1640:	fe 22       	and	r15, r30
    1642:	08 c0       	rjmp	.+16     	; 0x1654 <vfprintf+0x646>
    1644:	1f 5f       	subi	r17, 0xFF	; 255
    1646:	f2 fe       	sbrs	r15, 2
    1648:	05 c0       	rjmp	.+10     	; 0x1654 <vfprintf+0x646>
    164a:	03 c0       	rjmp	.+6      	; 0x1652 <vfprintf+0x644>
    164c:	8f 2d       	mov	r24, r15
    164e:	86 78       	andi	r24, 0x86	; 134
    1650:	09 f0       	breq	.+2      	; 0x1654 <vfprintf+0x646>
    1652:	1f 5f       	subi	r17, 0xFF	; 255
    1654:	0f 2d       	mov	r16, r15
    1656:	f3 fc       	sbrc	r15, 3
    1658:	14 c0       	rjmp	.+40     	; 0x1682 <vfprintf+0x674>
    165a:	f0 fe       	sbrs	r15, 0
    165c:	0f c0       	rjmp	.+30     	; 0x167c <vfprintf+0x66e>
    165e:	18 15       	cp	r17, r8
    1660:	10 f0       	brcs	.+4      	; 0x1666 <vfprintf+0x658>
    1662:	9e 2c       	mov	r9, r14
    1664:	0b c0       	rjmp	.+22     	; 0x167c <vfprintf+0x66e>
    1666:	9e 2c       	mov	r9, r14
    1668:	98 0c       	add	r9, r8
    166a:	91 1a       	sub	r9, r17
    166c:	18 2d       	mov	r17, r8
    166e:	06 c0       	rjmp	.+12     	; 0x167c <vfprintf+0x66e>
    1670:	80 e2       	ldi	r24, 0x20	; 32
    1672:	90 e0       	ldi	r25, 0x00	; 0
    1674:	b3 01       	movw	r22, r6
    1676:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    167a:	1f 5f       	subi	r17, 0xFF	; 255
    167c:	18 15       	cp	r17, r8
    167e:	c0 f3       	brcs	.-16     	; 0x1670 <vfprintf+0x662>
    1680:	04 c0       	rjmp	.+8      	; 0x168a <vfprintf+0x67c>
    1682:	18 15       	cp	r17, r8
    1684:	10 f4       	brcc	.+4      	; 0x168a <vfprintf+0x67c>
    1686:	81 1a       	sub	r8, r17
    1688:	01 c0       	rjmp	.+2      	; 0x168c <vfprintf+0x67e>
    168a:	88 24       	eor	r8, r8
    168c:	04 ff       	sbrs	r16, 4
    168e:	0f c0       	rjmp	.+30     	; 0x16ae <vfprintf+0x6a0>
    1690:	80 e3       	ldi	r24, 0x30	; 48
    1692:	90 e0       	ldi	r25, 0x00	; 0
    1694:	b3 01       	movw	r22, r6
    1696:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    169a:	02 ff       	sbrs	r16, 2
    169c:	1d c0       	rjmp	.+58     	; 0x16d8 <vfprintf+0x6ca>
    169e:	01 fd       	sbrc	r16, 1
    16a0:	03 c0       	rjmp	.+6      	; 0x16a8 <vfprintf+0x69a>
    16a2:	88 e7       	ldi	r24, 0x78	; 120
    16a4:	90 e0       	ldi	r25, 0x00	; 0
    16a6:	0e c0       	rjmp	.+28     	; 0x16c4 <vfprintf+0x6b6>
    16a8:	88 e5       	ldi	r24, 0x58	; 88
    16aa:	90 e0       	ldi	r25, 0x00	; 0
    16ac:	0b c0       	rjmp	.+22     	; 0x16c4 <vfprintf+0x6b6>
    16ae:	80 2f       	mov	r24, r16
    16b0:	86 78       	andi	r24, 0x86	; 134
    16b2:	91 f0       	breq	.+36     	; 0x16d8 <vfprintf+0x6ca>
    16b4:	01 ff       	sbrs	r16, 1
    16b6:	02 c0       	rjmp	.+4      	; 0x16bc <vfprintf+0x6ae>
    16b8:	8b e2       	ldi	r24, 0x2B	; 43
    16ba:	01 c0       	rjmp	.+2      	; 0x16be <vfprintf+0x6b0>
    16bc:	80 e2       	ldi	r24, 0x20	; 32
    16be:	f7 fc       	sbrc	r15, 7
    16c0:	8d e2       	ldi	r24, 0x2D	; 45
    16c2:	90 e0       	ldi	r25, 0x00	; 0
    16c4:	b3 01       	movw	r22, r6
    16c6:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    16ca:	06 c0       	rjmp	.+12     	; 0x16d8 <vfprintf+0x6ca>
    16cc:	80 e3       	ldi	r24, 0x30	; 48
    16ce:	90 e0       	ldi	r25, 0x00	; 0
    16d0:	b3 01       	movw	r22, r6
    16d2:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    16d6:	9a 94       	dec	r9
    16d8:	e9 14       	cp	r14, r9
    16da:	c0 f3       	brcs	.-16     	; 0x16cc <vfprintf+0x6be>
    16dc:	ea 94       	dec	r14
    16de:	e1 e0       	ldi	r30, 0x01	; 1
    16e0:	f0 e0       	ldi	r31, 0x00	; 0
    16e2:	ec 0f       	add	r30, r28
    16e4:	fd 1f       	adc	r31, r29
    16e6:	ee 0d       	add	r30, r14
    16e8:	f1 1d       	adc	r31, r1
    16ea:	80 81       	ld	r24, Z
    16ec:	90 e0       	ldi	r25, 0x00	; 0
    16ee:	b3 01       	movw	r22, r6
    16f0:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    16f4:	ee 20       	and	r14, r14
    16f6:	91 f7       	brne	.-28     	; 0x16dc <vfprintf+0x6ce>
    16f8:	06 c0       	rjmp	.+12     	; 0x1706 <vfprintf+0x6f8>
    16fa:	80 e2       	ldi	r24, 0x20	; 32
    16fc:	90 e0       	ldi	r25, 0x00	; 0
    16fe:	b3 01       	movw	r22, r6
    1700:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    1704:	8a 94       	dec	r8
    1706:	88 20       	and	r8, r8
    1708:	c1 f7       	brne	.-16     	; 0x16fa <vfprintf+0x6ec>
    170a:	99 cc       	rjmp	.-1742   	; 0x103e <vfprintf+0x30>
    170c:	f3 01       	movw	r30, r6
    170e:	66 81       	ldd	r22, Z+6	; 0x06
    1710:	77 81       	ldd	r23, Z+7	; 0x07
    1712:	cb 01       	movw	r24, r22
    1714:	61 96       	adiw	r28, 0x11	; 17
    1716:	e2 e1       	ldi	r30, 0x12	; 18
    1718:	0c 94 58 0d 	jmp	0x1ab0	; 0x1ab0 <__epilogue_restores__>

0000171c <__subsf3>:
    171c:	50 58       	subi	r21, 0x80	; 128

0000171e <__addsf3>:
    171e:	bb 27       	eor	r27, r27
    1720:	aa 27       	eor	r26, r26
    1722:	0e d0       	rcall	.+28     	; 0x1740 <__addsf3x>
    1724:	e5 c0       	rjmp	.+458    	; 0x18f0 <__fp_round>
    1726:	d6 d0       	rcall	.+428    	; 0x18d4 <__fp_pscA>
    1728:	30 f0       	brcs	.+12     	; 0x1736 <__addsf3+0x18>
    172a:	db d0       	rcall	.+438    	; 0x18e2 <__fp_pscB>
    172c:	20 f0       	brcs	.+8      	; 0x1736 <__addsf3+0x18>
    172e:	31 f4       	brne	.+12     	; 0x173c <__addsf3+0x1e>
    1730:	9f 3f       	cpi	r25, 0xFF	; 255
    1732:	11 f4       	brne	.+4      	; 0x1738 <__addsf3+0x1a>
    1734:	1e f4       	brtc	.+6      	; 0x173c <__addsf3+0x1e>
    1736:	cb c0       	rjmp	.+406    	; 0x18ce <__fp_nan>
    1738:	0e f4       	brtc	.+2      	; 0x173c <__addsf3+0x1e>
    173a:	e0 95       	com	r30
    173c:	e7 fb       	bst	r30, 7
    173e:	c1 c0       	rjmp	.+386    	; 0x18c2 <__fp_inf>

00001740 <__addsf3x>:
    1740:	e9 2f       	mov	r30, r25
    1742:	e7 d0       	rcall	.+462    	; 0x1912 <__fp_split3>
    1744:	80 f3       	brcs	.-32     	; 0x1726 <__addsf3+0x8>
    1746:	ba 17       	cp	r27, r26
    1748:	62 07       	cpc	r22, r18
    174a:	73 07       	cpc	r23, r19
    174c:	84 07       	cpc	r24, r20
    174e:	95 07       	cpc	r25, r21
    1750:	18 f0       	brcs	.+6      	; 0x1758 <__addsf3x+0x18>
    1752:	71 f4       	brne	.+28     	; 0x1770 <__addsf3x+0x30>
    1754:	9e f5       	brtc	.+102    	; 0x17bc <__addsf3x+0x7c>
    1756:	ff c0       	rjmp	.+510    	; 0x1956 <__fp_zero>
    1758:	0e f4       	brtc	.+2      	; 0x175c <__addsf3x+0x1c>
    175a:	e0 95       	com	r30
    175c:	0b 2e       	mov	r0, r27
    175e:	ba 2f       	mov	r27, r26
    1760:	a0 2d       	mov	r26, r0
    1762:	0b 01       	movw	r0, r22
    1764:	b9 01       	movw	r22, r18
    1766:	90 01       	movw	r18, r0
    1768:	0c 01       	movw	r0, r24
    176a:	ca 01       	movw	r24, r20
    176c:	a0 01       	movw	r20, r0
    176e:	11 24       	eor	r1, r1
    1770:	ff 27       	eor	r31, r31
    1772:	59 1b       	sub	r21, r25
    1774:	99 f0       	breq	.+38     	; 0x179c <__addsf3x+0x5c>
    1776:	59 3f       	cpi	r21, 0xF9	; 249
    1778:	50 f4       	brcc	.+20     	; 0x178e <__addsf3x+0x4e>
    177a:	50 3e       	cpi	r21, 0xE0	; 224
    177c:	68 f1       	brcs	.+90     	; 0x17d8 <__addsf3x+0x98>
    177e:	1a 16       	cp	r1, r26
    1780:	f0 40       	sbci	r31, 0x00	; 0
    1782:	a2 2f       	mov	r26, r18
    1784:	23 2f       	mov	r18, r19
    1786:	34 2f       	mov	r19, r20
    1788:	44 27       	eor	r20, r20
    178a:	58 5f       	subi	r21, 0xF8	; 248
    178c:	f3 cf       	rjmp	.-26     	; 0x1774 <__addsf3x+0x34>
    178e:	46 95       	lsr	r20
    1790:	37 95       	ror	r19
    1792:	27 95       	ror	r18
    1794:	a7 95       	ror	r26
    1796:	f0 40       	sbci	r31, 0x00	; 0
    1798:	53 95       	inc	r21
    179a:	c9 f7       	brne	.-14     	; 0x178e <__addsf3x+0x4e>
    179c:	7e f4       	brtc	.+30     	; 0x17bc <__addsf3x+0x7c>
    179e:	1f 16       	cp	r1, r31
    17a0:	ba 0b       	sbc	r27, r26
    17a2:	62 0b       	sbc	r22, r18
    17a4:	73 0b       	sbc	r23, r19
    17a6:	84 0b       	sbc	r24, r20
    17a8:	ba f0       	brmi	.+46     	; 0x17d8 <__addsf3x+0x98>
    17aa:	91 50       	subi	r25, 0x01	; 1
    17ac:	a1 f0       	breq	.+40     	; 0x17d6 <__addsf3x+0x96>
    17ae:	ff 0f       	add	r31, r31
    17b0:	bb 1f       	adc	r27, r27
    17b2:	66 1f       	adc	r22, r22
    17b4:	77 1f       	adc	r23, r23
    17b6:	88 1f       	adc	r24, r24
    17b8:	c2 f7       	brpl	.-16     	; 0x17aa <__addsf3x+0x6a>
    17ba:	0e c0       	rjmp	.+28     	; 0x17d8 <__addsf3x+0x98>
    17bc:	ba 0f       	add	r27, r26
    17be:	62 1f       	adc	r22, r18
    17c0:	73 1f       	adc	r23, r19
    17c2:	84 1f       	adc	r24, r20
    17c4:	48 f4       	brcc	.+18     	; 0x17d8 <__addsf3x+0x98>
    17c6:	87 95       	ror	r24
    17c8:	77 95       	ror	r23
    17ca:	67 95       	ror	r22
    17cc:	b7 95       	ror	r27
    17ce:	f7 95       	ror	r31
    17d0:	9e 3f       	cpi	r25, 0xFE	; 254
    17d2:	08 f0       	brcs	.+2      	; 0x17d6 <__addsf3x+0x96>
    17d4:	b3 cf       	rjmp	.-154    	; 0x173c <__addsf3+0x1e>
    17d6:	93 95       	inc	r25
    17d8:	88 0f       	add	r24, r24
    17da:	08 f0       	brcs	.+2      	; 0x17de <__addsf3x+0x9e>
    17dc:	99 27       	eor	r25, r25
    17de:	ee 0f       	add	r30, r30
    17e0:	97 95       	ror	r25
    17e2:	87 95       	ror	r24
    17e4:	08 95       	ret

000017e6 <__fixsfsi>:
    17e6:	04 d0       	rcall	.+8      	; 0x17f0 <__fixunssfsi>
    17e8:	68 94       	set
    17ea:	b1 11       	cpse	r27, r1
    17ec:	b5 c0       	rjmp	.+362    	; 0x1958 <__fp_szero>
    17ee:	08 95       	ret

000017f0 <__fixunssfsi>:
    17f0:	98 d0       	rcall	.+304    	; 0x1922 <__fp_splitA>
    17f2:	88 f0       	brcs	.+34     	; 0x1816 <__fixunssfsi+0x26>
    17f4:	9f 57       	subi	r25, 0x7F	; 127
    17f6:	90 f0       	brcs	.+36     	; 0x181c <__fixunssfsi+0x2c>
    17f8:	b9 2f       	mov	r27, r25
    17fa:	99 27       	eor	r25, r25
    17fc:	b7 51       	subi	r27, 0x17	; 23
    17fe:	a0 f0       	brcs	.+40     	; 0x1828 <__fixunssfsi+0x38>
    1800:	d1 f0       	breq	.+52     	; 0x1836 <__fixunssfsi+0x46>
    1802:	66 0f       	add	r22, r22
    1804:	77 1f       	adc	r23, r23
    1806:	88 1f       	adc	r24, r24
    1808:	99 1f       	adc	r25, r25
    180a:	1a f0       	brmi	.+6      	; 0x1812 <__fixunssfsi+0x22>
    180c:	ba 95       	dec	r27
    180e:	c9 f7       	brne	.-14     	; 0x1802 <__fixunssfsi+0x12>
    1810:	12 c0       	rjmp	.+36     	; 0x1836 <__fixunssfsi+0x46>
    1812:	b1 30       	cpi	r27, 0x01	; 1
    1814:	81 f0       	breq	.+32     	; 0x1836 <__fixunssfsi+0x46>
    1816:	9f d0       	rcall	.+318    	; 0x1956 <__fp_zero>
    1818:	b1 e0       	ldi	r27, 0x01	; 1
    181a:	08 95       	ret
    181c:	9c c0       	rjmp	.+312    	; 0x1956 <__fp_zero>
    181e:	67 2f       	mov	r22, r23
    1820:	78 2f       	mov	r23, r24
    1822:	88 27       	eor	r24, r24
    1824:	b8 5f       	subi	r27, 0xF8	; 248
    1826:	39 f0       	breq	.+14     	; 0x1836 <__fixunssfsi+0x46>
    1828:	b9 3f       	cpi	r27, 0xF9	; 249
    182a:	cc f3       	brlt	.-14     	; 0x181e <__fixunssfsi+0x2e>
    182c:	86 95       	lsr	r24
    182e:	77 95       	ror	r23
    1830:	67 95       	ror	r22
    1832:	b3 95       	inc	r27
    1834:	d9 f7       	brne	.-10     	; 0x182c <__fixunssfsi+0x3c>
    1836:	3e f4       	brtc	.+14     	; 0x1846 <__fixunssfsi+0x56>
    1838:	90 95       	com	r25
    183a:	80 95       	com	r24
    183c:	70 95       	com	r23
    183e:	61 95       	neg	r22
    1840:	7f 4f       	sbci	r23, 0xFF	; 255
    1842:	8f 4f       	sbci	r24, 0xFF	; 255
    1844:	9f 4f       	sbci	r25, 0xFF	; 255
    1846:	08 95       	ret

00001848 <__floatunsisf>:
    1848:	e8 94       	clt
    184a:	09 c0       	rjmp	.+18     	; 0x185e <__floatsisf+0x12>

0000184c <__floatsisf>:
    184c:	97 fb       	bst	r25, 7
    184e:	3e f4       	brtc	.+14     	; 0x185e <__floatsisf+0x12>
    1850:	90 95       	com	r25
    1852:	80 95       	com	r24
    1854:	70 95       	com	r23
    1856:	61 95       	neg	r22
    1858:	7f 4f       	sbci	r23, 0xFF	; 255
    185a:	8f 4f       	sbci	r24, 0xFF	; 255
    185c:	9f 4f       	sbci	r25, 0xFF	; 255
    185e:	99 23       	and	r25, r25
    1860:	a9 f0       	breq	.+42     	; 0x188c <__floatsisf+0x40>
    1862:	f9 2f       	mov	r31, r25
    1864:	96 e9       	ldi	r25, 0x96	; 150
    1866:	bb 27       	eor	r27, r27
    1868:	93 95       	inc	r25
    186a:	f6 95       	lsr	r31
    186c:	87 95       	ror	r24
    186e:	77 95       	ror	r23
    1870:	67 95       	ror	r22
    1872:	b7 95       	ror	r27
    1874:	f1 11       	cpse	r31, r1
    1876:	f8 cf       	rjmp	.-16     	; 0x1868 <__floatsisf+0x1c>
    1878:	fa f4       	brpl	.+62     	; 0x18b8 <__floatsisf+0x6c>
    187a:	bb 0f       	add	r27, r27
    187c:	11 f4       	brne	.+4      	; 0x1882 <__floatsisf+0x36>
    187e:	60 ff       	sbrs	r22, 0
    1880:	1b c0       	rjmp	.+54     	; 0x18b8 <__floatsisf+0x6c>
    1882:	6f 5f       	subi	r22, 0xFF	; 255
    1884:	7f 4f       	sbci	r23, 0xFF	; 255
    1886:	8f 4f       	sbci	r24, 0xFF	; 255
    1888:	9f 4f       	sbci	r25, 0xFF	; 255
    188a:	16 c0       	rjmp	.+44     	; 0x18b8 <__floatsisf+0x6c>
    188c:	88 23       	and	r24, r24
    188e:	11 f0       	breq	.+4      	; 0x1894 <__floatsisf+0x48>
    1890:	96 e9       	ldi	r25, 0x96	; 150
    1892:	11 c0       	rjmp	.+34     	; 0x18b6 <__floatsisf+0x6a>
    1894:	77 23       	and	r23, r23
    1896:	21 f0       	breq	.+8      	; 0x18a0 <__floatsisf+0x54>
    1898:	9e e8       	ldi	r25, 0x8E	; 142
    189a:	87 2f       	mov	r24, r23
    189c:	76 2f       	mov	r23, r22
    189e:	05 c0       	rjmp	.+10     	; 0x18aa <__floatsisf+0x5e>
    18a0:	66 23       	and	r22, r22
    18a2:	71 f0       	breq	.+28     	; 0x18c0 <__floatsisf+0x74>
    18a4:	96 e8       	ldi	r25, 0x86	; 134
    18a6:	86 2f       	mov	r24, r22
    18a8:	70 e0       	ldi	r23, 0x00	; 0
    18aa:	60 e0       	ldi	r22, 0x00	; 0
    18ac:	2a f0       	brmi	.+10     	; 0x18b8 <__floatsisf+0x6c>
    18ae:	9a 95       	dec	r25
    18b0:	66 0f       	add	r22, r22
    18b2:	77 1f       	adc	r23, r23
    18b4:	88 1f       	adc	r24, r24
    18b6:	da f7       	brpl	.-10     	; 0x18ae <__floatsisf+0x62>
    18b8:	88 0f       	add	r24, r24
    18ba:	96 95       	lsr	r25
    18bc:	87 95       	ror	r24
    18be:	97 f9       	bld	r25, 7
    18c0:	08 95       	ret

000018c2 <__fp_inf>:
    18c2:	97 f9       	bld	r25, 7
    18c4:	9f 67       	ori	r25, 0x7F	; 127
    18c6:	80 e8       	ldi	r24, 0x80	; 128
    18c8:	70 e0       	ldi	r23, 0x00	; 0
    18ca:	60 e0       	ldi	r22, 0x00	; 0
    18cc:	08 95       	ret

000018ce <__fp_nan>:
    18ce:	9f ef       	ldi	r25, 0xFF	; 255
    18d0:	80 ec       	ldi	r24, 0xC0	; 192
    18d2:	08 95       	ret

000018d4 <__fp_pscA>:
    18d4:	00 24       	eor	r0, r0
    18d6:	0a 94       	dec	r0
    18d8:	16 16       	cp	r1, r22
    18da:	17 06       	cpc	r1, r23
    18dc:	18 06       	cpc	r1, r24
    18de:	09 06       	cpc	r0, r25
    18e0:	08 95       	ret

000018e2 <__fp_pscB>:
    18e2:	00 24       	eor	r0, r0
    18e4:	0a 94       	dec	r0
    18e6:	12 16       	cp	r1, r18
    18e8:	13 06       	cpc	r1, r19
    18ea:	14 06       	cpc	r1, r20
    18ec:	05 06       	cpc	r0, r21
    18ee:	08 95       	ret

000018f0 <__fp_round>:
    18f0:	09 2e       	mov	r0, r25
    18f2:	03 94       	inc	r0
    18f4:	00 0c       	add	r0, r0
    18f6:	11 f4       	brne	.+4      	; 0x18fc <__fp_round+0xc>
    18f8:	88 23       	and	r24, r24
    18fa:	52 f0       	brmi	.+20     	; 0x1910 <__fp_round+0x20>
    18fc:	bb 0f       	add	r27, r27
    18fe:	40 f4       	brcc	.+16     	; 0x1910 <__fp_round+0x20>
    1900:	bf 2b       	or	r27, r31
    1902:	11 f4       	brne	.+4      	; 0x1908 <__fp_round+0x18>
    1904:	60 ff       	sbrs	r22, 0
    1906:	04 c0       	rjmp	.+8      	; 0x1910 <__fp_round+0x20>
    1908:	6f 5f       	subi	r22, 0xFF	; 255
    190a:	7f 4f       	sbci	r23, 0xFF	; 255
    190c:	8f 4f       	sbci	r24, 0xFF	; 255
    190e:	9f 4f       	sbci	r25, 0xFF	; 255
    1910:	08 95       	ret

00001912 <__fp_split3>:
    1912:	57 fd       	sbrc	r21, 7
    1914:	90 58       	subi	r25, 0x80	; 128
    1916:	44 0f       	add	r20, r20
    1918:	55 1f       	adc	r21, r21
    191a:	59 f0       	breq	.+22     	; 0x1932 <__fp_splitA+0x10>
    191c:	5f 3f       	cpi	r21, 0xFF	; 255
    191e:	71 f0       	breq	.+28     	; 0x193c <__fp_splitA+0x1a>
    1920:	47 95       	ror	r20

00001922 <__fp_splitA>:
    1922:	88 0f       	add	r24, r24
    1924:	97 fb       	bst	r25, 7
    1926:	99 1f       	adc	r25, r25
    1928:	61 f0       	breq	.+24     	; 0x1942 <__fp_splitA+0x20>
    192a:	9f 3f       	cpi	r25, 0xFF	; 255
    192c:	79 f0       	breq	.+30     	; 0x194c <__fp_splitA+0x2a>
    192e:	87 95       	ror	r24
    1930:	08 95       	ret
    1932:	12 16       	cp	r1, r18
    1934:	13 06       	cpc	r1, r19
    1936:	14 06       	cpc	r1, r20
    1938:	55 1f       	adc	r21, r21
    193a:	f2 cf       	rjmp	.-28     	; 0x1920 <__fp_split3+0xe>
    193c:	46 95       	lsr	r20
    193e:	f1 df       	rcall	.-30     	; 0x1922 <__fp_splitA>
    1940:	08 c0       	rjmp	.+16     	; 0x1952 <__fp_splitA+0x30>
    1942:	16 16       	cp	r1, r22
    1944:	17 06       	cpc	r1, r23
    1946:	18 06       	cpc	r1, r24
    1948:	99 1f       	adc	r25, r25
    194a:	f1 cf       	rjmp	.-30     	; 0x192e <__fp_splitA+0xc>
    194c:	86 95       	lsr	r24
    194e:	71 05       	cpc	r23, r1
    1950:	61 05       	cpc	r22, r1
    1952:	08 94       	sec
    1954:	08 95       	ret

00001956 <__fp_zero>:
    1956:	e8 94       	clt

00001958 <__fp_szero>:
    1958:	bb 27       	eor	r27, r27
    195a:	66 27       	eor	r22, r22
    195c:	77 27       	eor	r23, r23
    195e:	cb 01       	movw	r24, r22
    1960:	97 f9       	bld	r25, 7
    1962:	08 95       	ret

00001964 <__mulsf3>:
    1964:	0b d0       	rcall	.+22     	; 0x197c <__mulsf3x>
    1966:	c4 cf       	rjmp	.-120    	; 0x18f0 <__fp_round>
    1968:	b5 df       	rcall	.-150    	; 0x18d4 <__fp_pscA>
    196a:	28 f0       	brcs	.+10     	; 0x1976 <__mulsf3+0x12>
    196c:	ba df       	rcall	.-140    	; 0x18e2 <__fp_pscB>
    196e:	18 f0       	brcs	.+6      	; 0x1976 <__mulsf3+0x12>
    1970:	95 23       	and	r25, r21
    1972:	09 f0       	breq	.+2      	; 0x1976 <__mulsf3+0x12>
    1974:	a6 cf       	rjmp	.-180    	; 0x18c2 <__fp_inf>
    1976:	ab cf       	rjmp	.-170    	; 0x18ce <__fp_nan>
    1978:	11 24       	eor	r1, r1
    197a:	ee cf       	rjmp	.-36     	; 0x1958 <__fp_szero>

0000197c <__mulsf3x>:
    197c:	ca df       	rcall	.-108    	; 0x1912 <__fp_split3>
    197e:	a0 f3       	brcs	.-24     	; 0x1968 <__mulsf3+0x4>

00001980 <__mulsf3_pse>:
    1980:	95 9f       	mul	r25, r21
    1982:	d1 f3       	breq	.-12     	; 0x1978 <__mulsf3+0x14>
    1984:	95 0f       	add	r25, r21
    1986:	50 e0       	ldi	r21, 0x00	; 0
    1988:	55 1f       	adc	r21, r21
    198a:	62 9f       	mul	r22, r18
    198c:	f0 01       	movw	r30, r0
    198e:	72 9f       	mul	r23, r18
    1990:	bb 27       	eor	r27, r27
    1992:	f0 0d       	add	r31, r0
    1994:	b1 1d       	adc	r27, r1
    1996:	63 9f       	mul	r22, r19
    1998:	aa 27       	eor	r26, r26
    199a:	f0 0d       	add	r31, r0
    199c:	b1 1d       	adc	r27, r1
    199e:	aa 1f       	adc	r26, r26
    19a0:	64 9f       	mul	r22, r20
    19a2:	66 27       	eor	r22, r22
    19a4:	b0 0d       	add	r27, r0
    19a6:	a1 1d       	adc	r26, r1
    19a8:	66 1f       	adc	r22, r22
    19aa:	82 9f       	mul	r24, r18
    19ac:	22 27       	eor	r18, r18
    19ae:	b0 0d       	add	r27, r0
    19b0:	a1 1d       	adc	r26, r1
    19b2:	62 1f       	adc	r22, r18
    19b4:	73 9f       	mul	r23, r19
    19b6:	b0 0d       	add	r27, r0
    19b8:	a1 1d       	adc	r26, r1
    19ba:	62 1f       	adc	r22, r18
    19bc:	83 9f       	mul	r24, r19
    19be:	a0 0d       	add	r26, r0
    19c0:	61 1d       	adc	r22, r1
    19c2:	22 1f       	adc	r18, r18
    19c4:	74 9f       	mul	r23, r20
    19c6:	33 27       	eor	r19, r19
    19c8:	a0 0d       	add	r26, r0
    19ca:	61 1d       	adc	r22, r1
    19cc:	23 1f       	adc	r18, r19
    19ce:	84 9f       	mul	r24, r20
    19d0:	60 0d       	add	r22, r0
    19d2:	21 1d       	adc	r18, r1
    19d4:	82 2f       	mov	r24, r18
    19d6:	76 2f       	mov	r23, r22
    19d8:	6a 2f       	mov	r22, r26
    19da:	11 24       	eor	r1, r1
    19dc:	9f 57       	subi	r25, 0x7F	; 127
    19de:	50 40       	sbci	r21, 0x00	; 0
    19e0:	8a f0       	brmi	.+34     	; 0x1a04 <__mulsf3_pse+0x84>
    19e2:	e1 f0       	breq	.+56     	; 0x1a1c <__mulsf3_pse+0x9c>
    19e4:	88 23       	and	r24, r24
    19e6:	4a f0       	brmi	.+18     	; 0x19fa <__mulsf3_pse+0x7a>
    19e8:	ee 0f       	add	r30, r30
    19ea:	ff 1f       	adc	r31, r31
    19ec:	bb 1f       	adc	r27, r27
    19ee:	66 1f       	adc	r22, r22
    19f0:	77 1f       	adc	r23, r23
    19f2:	88 1f       	adc	r24, r24
    19f4:	91 50       	subi	r25, 0x01	; 1
    19f6:	50 40       	sbci	r21, 0x00	; 0
    19f8:	a9 f7       	brne	.-22     	; 0x19e4 <__mulsf3_pse+0x64>
    19fa:	9e 3f       	cpi	r25, 0xFE	; 254
    19fc:	51 05       	cpc	r21, r1
    19fe:	70 f0       	brcs	.+28     	; 0x1a1c <__mulsf3_pse+0x9c>
    1a00:	60 cf       	rjmp	.-320    	; 0x18c2 <__fp_inf>
    1a02:	aa cf       	rjmp	.-172    	; 0x1958 <__fp_szero>
    1a04:	5f 3f       	cpi	r21, 0xFF	; 255
    1a06:	ec f3       	brlt	.-6      	; 0x1a02 <__mulsf3_pse+0x82>
    1a08:	98 3e       	cpi	r25, 0xE8	; 232
    1a0a:	dc f3       	brlt	.-10     	; 0x1a02 <__mulsf3_pse+0x82>
    1a0c:	86 95       	lsr	r24
    1a0e:	77 95       	ror	r23
    1a10:	67 95       	ror	r22
    1a12:	b7 95       	ror	r27
    1a14:	f7 95       	ror	r31
    1a16:	e7 95       	ror	r30
    1a18:	9f 5f       	subi	r25, 0xFF	; 255
    1a1a:	c1 f7       	brne	.-16     	; 0x1a0c <__mulsf3_pse+0x8c>
    1a1c:	fe 2b       	or	r31, r30
    1a1e:	88 0f       	add	r24, r24
    1a20:	91 1d       	adc	r25, r1
    1a22:	96 95       	lsr	r25
    1a24:	87 95       	ror	r24
    1a26:	97 f9       	bld	r25, 7
    1a28:	08 95       	ret

00001a2a <__udivmodhi4>:
    1a2a:	aa 1b       	sub	r26, r26
    1a2c:	bb 1b       	sub	r27, r27
    1a2e:	51 e1       	ldi	r21, 0x11	; 17
    1a30:	07 c0       	rjmp	.+14     	; 0x1a40 <__udivmodhi4_ep>

00001a32 <__udivmodhi4_loop>:
    1a32:	aa 1f       	adc	r26, r26
    1a34:	bb 1f       	adc	r27, r27
    1a36:	a6 17       	cp	r26, r22
    1a38:	b7 07       	cpc	r27, r23
    1a3a:	10 f0       	brcs	.+4      	; 0x1a40 <__udivmodhi4_ep>
    1a3c:	a6 1b       	sub	r26, r22
    1a3e:	b7 0b       	sbc	r27, r23

00001a40 <__udivmodhi4_ep>:
    1a40:	88 1f       	adc	r24, r24
    1a42:	99 1f       	adc	r25, r25
    1a44:	5a 95       	dec	r21
    1a46:	a9 f7       	brne	.-22     	; 0x1a32 <__udivmodhi4_loop>
    1a48:	80 95       	com	r24
    1a4a:	90 95       	com	r25
    1a4c:	bc 01       	movw	r22, r24
    1a4e:	cd 01       	movw	r24, r26
    1a50:	08 95       	ret

00001a52 <__divmodhi4>:
    1a52:	97 fb       	bst	r25, 7
    1a54:	09 2e       	mov	r0, r25
    1a56:	07 26       	eor	r0, r23
    1a58:	0a d0       	rcall	.+20     	; 0x1a6e <__divmodhi4_neg1>
    1a5a:	77 fd       	sbrc	r23, 7
    1a5c:	04 d0       	rcall	.+8      	; 0x1a66 <__divmodhi4_neg2>
    1a5e:	e5 df       	rcall	.-54     	; 0x1a2a <__udivmodhi4>
    1a60:	06 d0       	rcall	.+12     	; 0x1a6e <__divmodhi4_neg1>
    1a62:	00 20       	and	r0, r0
    1a64:	1a f4       	brpl	.+6      	; 0x1a6c <__divmodhi4_exit>

00001a66 <__divmodhi4_neg2>:
    1a66:	70 95       	com	r23
    1a68:	61 95       	neg	r22
    1a6a:	7f 4f       	sbci	r23, 0xFF	; 255

00001a6c <__divmodhi4_exit>:
    1a6c:	08 95       	ret

00001a6e <__divmodhi4_neg1>:
    1a6e:	f6 f7       	brtc	.-4      	; 0x1a6c <__divmodhi4_exit>
    1a70:	90 95       	com	r25
    1a72:	81 95       	neg	r24
    1a74:	9f 4f       	sbci	r25, 0xFF	; 255
    1a76:	08 95       	ret

00001a78 <__prologue_saves__>:
    1a78:	2f 92       	push	r2
    1a7a:	3f 92       	push	r3
    1a7c:	4f 92       	push	r4
    1a7e:	5f 92       	push	r5
    1a80:	6f 92       	push	r6
    1a82:	7f 92       	push	r7
    1a84:	8f 92       	push	r8
    1a86:	9f 92       	push	r9
    1a88:	af 92       	push	r10
    1a8a:	bf 92       	push	r11
    1a8c:	cf 92       	push	r12
    1a8e:	df 92       	push	r13
    1a90:	ef 92       	push	r14
    1a92:	ff 92       	push	r15
    1a94:	0f 93       	push	r16
    1a96:	1f 93       	push	r17
    1a98:	cf 93       	push	r28
    1a9a:	df 93       	push	r29
    1a9c:	cd b7       	in	r28, 0x3d	; 61
    1a9e:	de b7       	in	r29, 0x3e	; 62
    1aa0:	ca 1b       	sub	r28, r26
    1aa2:	db 0b       	sbc	r29, r27
    1aa4:	0f b6       	in	r0, 0x3f	; 63
    1aa6:	f8 94       	cli
    1aa8:	de bf       	out	0x3e, r29	; 62
    1aaa:	0f be       	out	0x3f, r0	; 63
    1aac:	cd bf       	out	0x3d, r28	; 61
    1aae:	09 94       	ijmp

00001ab0 <__epilogue_restores__>:
    1ab0:	2a 88       	ldd	r2, Y+18	; 0x12
    1ab2:	39 88       	ldd	r3, Y+17	; 0x11
    1ab4:	48 88       	ldd	r4, Y+16	; 0x10
    1ab6:	5f 84       	ldd	r5, Y+15	; 0x0f
    1ab8:	6e 84       	ldd	r6, Y+14	; 0x0e
    1aba:	7d 84       	ldd	r7, Y+13	; 0x0d
    1abc:	8c 84       	ldd	r8, Y+12	; 0x0c
    1abe:	9b 84       	ldd	r9, Y+11	; 0x0b
    1ac0:	aa 84       	ldd	r10, Y+10	; 0x0a
    1ac2:	b9 84       	ldd	r11, Y+9	; 0x09
    1ac4:	c8 84       	ldd	r12, Y+8	; 0x08
    1ac6:	df 80       	ldd	r13, Y+7	; 0x07
    1ac8:	ee 80       	ldd	r14, Y+6	; 0x06
    1aca:	fd 80       	ldd	r15, Y+5	; 0x05
    1acc:	0c 81       	ldd	r16, Y+4	; 0x04
    1ace:	1b 81       	ldd	r17, Y+3	; 0x03
    1ad0:	aa 81       	ldd	r26, Y+2	; 0x02
    1ad2:	b9 81       	ldd	r27, Y+1	; 0x01
    1ad4:	ce 0f       	add	r28, r30
    1ad6:	d1 1d       	adc	r29, r1
    1ad8:	0f b6       	in	r0, 0x3f	; 63
    1ada:	f8 94       	cli
    1adc:	de bf       	out	0x3e, r29	; 62
    1ade:	0f be       	out	0x3f, r0	; 63
    1ae0:	cd bf       	out	0x3d, r28	; 61
    1ae2:	ed 01       	movw	r28, r26
    1ae4:	08 95       	ret

00001ae6 <__ftoa_engine>:
    1ae6:	28 30       	cpi	r18, 0x08	; 8
    1ae8:	08 f0       	brcs	.+2      	; 0x1aec <__ftoa_engine+0x6>
    1aea:	27 e0       	ldi	r18, 0x07	; 7
    1aec:	33 27       	eor	r19, r19
    1aee:	da 01       	movw	r26, r20
    1af0:	99 0f       	add	r25, r25
    1af2:	31 1d       	adc	r19, r1
    1af4:	87 fd       	sbrc	r24, 7
    1af6:	91 60       	ori	r25, 0x01	; 1
    1af8:	00 96       	adiw	r24, 0x00	; 0
    1afa:	61 05       	cpc	r22, r1
    1afc:	71 05       	cpc	r23, r1
    1afe:	39 f4       	brne	.+14     	; 0x1b0e <__ftoa_engine+0x28>
    1b00:	32 60       	ori	r19, 0x02	; 2
    1b02:	2e 5f       	subi	r18, 0xFE	; 254
    1b04:	3d 93       	st	X+, r19
    1b06:	30 e3       	ldi	r19, 0x30	; 48
    1b08:	2a 95       	dec	r18
    1b0a:	e1 f7       	brne	.-8      	; 0x1b04 <__ftoa_engine+0x1e>
    1b0c:	08 95       	ret
    1b0e:	9f 3f       	cpi	r25, 0xFF	; 255
    1b10:	30 f0       	brcs	.+12     	; 0x1b1e <__ftoa_engine+0x38>
    1b12:	80 38       	cpi	r24, 0x80	; 128
    1b14:	71 05       	cpc	r23, r1
    1b16:	61 05       	cpc	r22, r1
    1b18:	09 f0       	breq	.+2      	; 0x1b1c <__ftoa_engine+0x36>
    1b1a:	3c 5f       	subi	r19, 0xFC	; 252
    1b1c:	3c 5f       	subi	r19, 0xFC	; 252
    1b1e:	3d 93       	st	X+, r19
    1b20:	91 30       	cpi	r25, 0x01	; 1
    1b22:	08 f0       	brcs	.+2      	; 0x1b26 <__ftoa_engine+0x40>
    1b24:	80 68       	ori	r24, 0x80	; 128
    1b26:	91 1d       	adc	r25, r1
    1b28:	df 93       	push	r29
    1b2a:	cf 93       	push	r28
    1b2c:	1f 93       	push	r17
    1b2e:	0f 93       	push	r16
    1b30:	ff 92       	push	r15
    1b32:	ef 92       	push	r14
    1b34:	19 2f       	mov	r17, r25
    1b36:	98 7f       	andi	r25, 0xF8	; 248
    1b38:	96 95       	lsr	r25
    1b3a:	e9 2f       	mov	r30, r25
    1b3c:	96 95       	lsr	r25
    1b3e:	96 95       	lsr	r25
    1b40:	e9 0f       	add	r30, r25
    1b42:	ff 27       	eor	r31, r31
    1b44:	e6 53       	subi	r30, 0x36	; 54
    1b46:	ff 4f       	sbci	r31, 0xFF	; 255
    1b48:	99 27       	eor	r25, r25
    1b4a:	33 27       	eor	r19, r19
    1b4c:	ee 24       	eor	r14, r14
    1b4e:	ff 24       	eor	r15, r15
    1b50:	a7 01       	movw	r20, r14
    1b52:	e7 01       	movw	r28, r14
    1b54:	05 90       	lpm	r0, Z+
    1b56:	08 94       	sec
    1b58:	07 94       	ror	r0
    1b5a:	28 f4       	brcc	.+10     	; 0x1b66 <__ftoa_engine+0x80>
    1b5c:	36 0f       	add	r19, r22
    1b5e:	e7 1e       	adc	r14, r23
    1b60:	f8 1e       	adc	r15, r24
    1b62:	49 1f       	adc	r20, r25
    1b64:	51 1d       	adc	r21, r1
    1b66:	66 0f       	add	r22, r22
    1b68:	77 1f       	adc	r23, r23
    1b6a:	88 1f       	adc	r24, r24
    1b6c:	99 1f       	adc	r25, r25
    1b6e:	06 94       	lsr	r0
    1b70:	a1 f7       	brne	.-24     	; 0x1b5a <__ftoa_engine+0x74>
    1b72:	05 90       	lpm	r0, Z+
    1b74:	07 94       	ror	r0
    1b76:	28 f4       	brcc	.+10     	; 0x1b82 <__ftoa_engine+0x9c>
    1b78:	e7 0e       	add	r14, r23
    1b7a:	f8 1e       	adc	r15, r24
    1b7c:	49 1f       	adc	r20, r25
    1b7e:	56 1f       	adc	r21, r22
    1b80:	c1 1d       	adc	r28, r1
    1b82:	77 0f       	add	r23, r23
    1b84:	88 1f       	adc	r24, r24
    1b86:	99 1f       	adc	r25, r25
    1b88:	66 1f       	adc	r22, r22
    1b8a:	06 94       	lsr	r0
    1b8c:	a1 f7       	brne	.-24     	; 0x1b76 <__ftoa_engine+0x90>
    1b8e:	05 90       	lpm	r0, Z+
    1b90:	07 94       	ror	r0
    1b92:	28 f4       	brcc	.+10     	; 0x1b9e <__ftoa_engine+0xb8>
    1b94:	f8 0e       	add	r15, r24
    1b96:	49 1f       	adc	r20, r25
    1b98:	56 1f       	adc	r21, r22
    1b9a:	c7 1f       	adc	r28, r23
    1b9c:	d1 1d       	adc	r29, r1
    1b9e:	88 0f       	add	r24, r24
    1ba0:	99 1f       	adc	r25, r25
    1ba2:	66 1f       	adc	r22, r22
    1ba4:	77 1f       	adc	r23, r23
    1ba6:	06 94       	lsr	r0
    1ba8:	a1 f7       	brne	.-24     	; 0x1b92 <__ftoa_engine+0xac>
    1baa:	05 90       	lpm	r0, Z+
    1bac:	07 94       	ror	r0
    1bae:	20 f4       	brcc	.+8      	; 0x1bb8 <__ftoa_engine+0xd2>
    1bb0:	49 0f       	add	r20, r25
    1bb2:	56 1f       	adc	r21, r22
    1bb4:	c7 1f       	adc	r28, r23
    1bb6:	d8 1f       	adc	r29, r24
    1bb8:	99 0f       	add	r25, r25
    1bba:	66 1f       	adc	r22, r22
    1bbc:	77 1f       	adc	r23, r23
    1bbe:	88 1f       	adc	r24, r24
    1bc0:	06 94       	lsr	r0
    1bc2:	a9 f7       	brne	.-22     	; 0x1bae <__ftoa_engine+0xc8>
    1bc4:	84 91       	lpm	r24, Z+
    1bc6:	10 95       	com	r17
    1bc8:	17 70       	andi	r17, 0x07	; 7
    1bca:	41 f0       	breq	.+16     	; 0x1bdc <__ftoa_engine+0xf6>
    1bcc:	d6 95       	lsr	r29
    1bce:	c7 95       	ror	r28
    1bd0:	57 95       	ror	r21
    1bd2:	47 95       	ror	r20
    1bd4:	f7 94       	ror	r15
    1bd6:	e7 94       	ror	r14
    1bd8:	1a 95       	dec	r17
    1bda:	c1 f7       	brne	.-16     	; 0x1bcc <__ftoa_engine+0xe6>
    1bdc:	e0 e7       	ldi	r30, 0x70	; 112
    1bde:	f0 e0       	ldi	r31, 0x00	; 0
    1be0:	68 94       	set
    1be2:	15 90       	lpm	r1, Z+
    1be4:	15 91       	lpm	r17, Z+
    1be6:	35 91       	lpm	r19, Z+
    1be8:	65 91       	lpm	r22, Z+
    1bea:	95 91       	lpm	r25, Z+
    1bec:	05 90       	lpm	r0, Z+
    1bee:	7f e2       	ldi	r23, 0x2F	; 47
    1bf0:	73 95       	inc	r23
    1bf2:	e1 18       	sub	r14, r1
    1bf4:	f1 0a       	sbc	r15, r17
    1bf6:	43 0b       	sbc	r20, r19
    1bf8:	56 0b       	sbc	r21, r22
    1bfa:	c9 0b       	sbc	r28, r25
    1bfc:	d0 09       	sbc	r29, r0
    1bfe:	c0 f7       	brcc	.-16     	; 0x1bf0 <__ftoa_engine+0x10a>
    1c00:	e1 0c       	add	r14, r1
    1c02:	f1 1e       	adc	r15, r17
    1c04:	43 1f       	adc	r20, r19
    1c06:	56 1f       	adc	r21, r22
    1c08:	c9 1f       	adc	r28, r25
    1c0a:	d0 1d       	adc	r29, r0
    1c0c:	7e f4       	brtc	.+30     	; 0x1c2c <__ftoa_engine+0x146>
    1c0e:	70 33       	cpi	r23, 0x30	; 48
    1c10:	11 f4       	brne	.+4      	; 0x1c16 <__ftoa_engine+0x130>
    1c12:	8a 95       	dec	r24
    1c14:	e6 cf       	rjmp	.-52     	; 0x1be2 <__ftoa_engine+0xfc>
    1c16:	e8 94       	clt
    1c18:	01 50       	subi	r16, 0x01	; 1
    1c1a:	30 f0       	brcs	.+12     	; 0x1c28 <__ftoa_engine+0x142>
    1c1c:	08 0f       	add	r16, r24
    1c1e:	0a f4       	brpl	.+2      	; 0x1c22 <__ftoa_engine+0x13c>
    1c20:	00 27       	eor	r16, r16
    1c22:	02 17       	cp	r16, r18
    1c24:	08 f4       	brcc	.+2      	; 0x1c28 <__ftoa_engine+0x142>
    1c26:	20 2f       	mov	r18, r16
    1c28:	23 95       	inc	r18
    1c2a:	02 2f       	mov	r16, r18
    1c2c:	7a 33       	cpi	r23, 0x3A	; 58
    1c2e:	28 f0       	brcs	.+10     	; 0x1c3a <__ftoa_engine+0x154>
    1c30:	79 e3       	ldi	r23, 0x39	; 57
    1c32:	7d 93       	st	X+, r23
    1c34:	2a 95       	dec	r18
    1c36:	e9 f7       	brne	.-6      	; 0x1c32 <__ftoa_engine+0x14c>
    1c38:	10 c0       	rjmp	.+32     	; 0x1c5a <__ftoa_engine+0x174>
    1c3a:	7d 93       	st	X+, r23
    1c3c:	2a 95       	dec	r18
    1c3e:	89 f6       	brne	.-94     	; 0x1be2 <__ftoa_engine+0xfc>
    1c40:	06 94       	lsr	r0
    1c42:	97 95       	ror	r25
    1c44:	67 95       	ror	r22
    1c46:	37 95       	ror	r19
    1c48:	17 95       	ror	r17
    1c4a:	17 94       	ror	r1
    1c4c:	e1 18       	sub	r14, r1
    1c4e:	f1 0a       	sbc	r15, r17
    1c50:	43 0b       	sbc	r20, r19
    1c52:	56 0b       	sbc	r21, r22
    1c54:	c9 0b       	sbc	r28, r25
    1c56:	d0 09       	sbc	r29, r0
    1c58:	98 f0       	brcs	.+38     	; 0x1c80 <__ftoa_engine+0x19a>
    1c5a:	23 95       	inc	r18
    1c5c:	7e 91       	ld	r23, -X
    1c5e:	73 95       	inc	r23
    1c60:	7a 33       	cpi	r23, 0x3A	; 58
    1c62:	08 f0       	brcs	.+2      	; 0x1c66 <__ftoa_engine+0x180>
    1c64:	70 e3       	ldi	r23, 0x30	; 48
    1c66:	7c 93       	st	X, r23
    1c68:	20 13       	cpse	r18, r16
    1c6a:	b8 f7       	brcc	.-18     	; 0x1c5a <__ftoa_engine+0x174>
    1c6c:	7e 91       	ld	r23, -X
    1c6e:	70 61       	ori	r23, 0x10	; 16
    1c70:	7d 93       	st	X+, r23
    1c72:	30 f0       	brcs	.+12     	; 0x1c80 <__ftoa_engine+0x19a>
    1c74:	83 95       	inc	r24
    1c76:	71 e3       	ldi	r23, 0x31	; 49
    1c78:	7d 93       	st	X+, r23
    1c7a:	70 e3       	ldi	r23, 0x30	; 48
    1c7c:	2a 95       	dec	r18
    1c7e:	e1 f7       	brne	.-8      	; 0x1c78 <__ftoa_engine+0x192>
    1c80:	11 24       	eor	r1, r1
    1c82:	ef 90       	pop	r14
    1c84:	ff 90       	pop	r15
    1c86:	0f 91       	pop	r16
    1c88:	1f 91       	pop	r17
    1c8a:	cf 91       	pop	r28
    1c8c:	df 91       	pop	r29
    1c8e:	99 27       	eor	r25, r25
    1c90:	87 fd       	sbrc	r24, 7
    1c92:	90 95       	com	r25
    1c94:	08 95       	ret

00001c96 <strnlen_P>:
    1c96:	fc 01       	movw	r30, r24
    1c98:	05 90       	lpm	r0, Z+
    1c9a:	61 50       	subi	r22, 0x01	; 1
    1c9c:	70 40       	sbci	r23, 0x00	; 0
    1c9e:	01 10       	cpse	r0, r1
    1ca0:	d8 f7       	brcc	.-10     	; 0x1c98 <strnlen_P+0x2>
    1ca2:	80 95       	com	r24
    1ca4:	90 95       	com	r25
    1ca6:	8e 0f       	add	r24, r30
    1ca8:	9f 1f       	adc	r25, r31
    1caa:	08 95       	ret

00001cac <strnlen>:
    1cac:	fc 01       	movw	r30, r24
    1cae:	61 50       	subi	r22, 0x01	; 1
    1cb0:	70 40       	sbci	r23, 0x00	; 0
    1cb2:	01 90       	ld	r0, Z+
    1cb4:	01 10       	cpse	r0, r1
    1cb6:	d8 f7       	brcc	.-10     	; 0x1cae <strnlen+0x2>
    1cb8:	80 95       	com	r24
    1cba:	90 95       	com	r25
    1cbc:	8e 0f       	add	r24, r30
    1cbe:	9f 1f       	adc	r25, r31
    1cc0:	08 95       	ret

00001cc2 <fdevopen>:
    1cc2:	0f 93       	push	r16
    1cc4:	1f 93       	push	r17
    1cc6:	cf 93       	push	r28
    1cc8:	df 93       	push	r29
    1cca:	8c 01       	movw	r16, r24
    1ccc:	eb 01       	movw	r28, r22
    1cce:	00 97       	sbiw	r24, 0x00	; 0
    1cd0:	31 f4       	brne	.+12     	; 0x1cde <fdevopen+0x1c>
    1cd2:	61 15       	cp	r22, r1
    1cd4:	71 05       	cpc	r23, r1
    1cd6:	19 f4       	brne	.+6      	; 0x1cde <fdevopen+0x1c>
    1cd8:	20 e0       	ldi	r18, 0x00	; 0
    1cda:	30 e0       	ldi	r19, 0x00	; 0
    1cdc:	38 c0       	rjmp	.+112    	; 0x1d4e <fdevopen+0x8c>
    1cde:	81 e0       	ldi	r24, 0x01	; 1
    1ce0:	90 e0       	ldi	r25, 0x00	; 0
    1ce2:	6e e0       	ldi	r22, 0x0E	; 14
    1ce4:	70 e0       	ldi	r23, 0x00	; 0
    1ce6:	0e 94 88 0f 	call	0x1f10	; 0x1f10 <calloc>
    1cea:	fc 01       	movw	r30, r24
    1cec:	9c 01       	movw	r18, r24
    1cee:	00 97       	sbiw	r24, 0x00	; 0
    1cf0:	71 f1       	breq	.+92     	; 0x1d4e <fdevopen+0x8c>
    1cf2:	80 e8       	ldi	r24, 0x80	; 128
    1cf4:	83 83       	std	Z+3, r24	; 0x03
    1cf6:	20 97       	sbiw	r28, 0x00	; 0
    1cf8:	71 f0       	breq	.+28     	; 0x1d16 <fdevopen+0x54>
    1cfa:	d3 87       	std	Z+11, r29	; 0x0b
    1cfc:	c2 87       	std	Z+10, r28	; 0x0a
    1cfe:	81 e8       	ldi	r24, 0x81	; 129
    1d00:	83 83       	std	Z+3, r24	; 0x03
    1d02:	80 91 34 02 	lds	r24, 0x0234
    1d06:	90 91 35 02 	lds	r25, 0x0235
    1d0a:	89 2b       	or	r24, r25
    1d0c:	21 f4       	brne	.+8      	; 0x1d16 <fdevopen+0x54>
    1d0e:	f0 93 35 02 	sts	0x0235, r31
    1d12:	e0 93 34 02 	sts	0x0234, r30
    1d16:	01 15       	cp	r16, r1
    1d18:	11 05       	cpc	r17, r1
    1d1a:	c9 f0       	breq	.+50     	; 0x1d4e <fdevopen+0x8c>
    1d1c:	11 87       	std	Z+9, r17	; 0x09
    1d1e:	00 87       	std	Z+8, r16	; 0x08
    1d20:	83 81       	ldd	r24, Z+3	; 0x03
    1d22:	82 60       	ori	r24, 0x02	; 2
    1d24:	83 83       	std	Z+3, r24	; 0x03
    1d26:	80 91 36 02 	lds	r24, 0x0236
    1d2a:	90 91 37 02 	lds	r25, 0x0237
    1d2e:	89 2b       	or	r24, r25
    1d30:	71 f4       	brne	.+28     	; 0x1d4e <fdevopen+0x8c>
    1d32:	f0 93 37 02 	sts	0x0237, r31
    1d36:	e0 93 36 02 	sts	0x0236, r30
    1d3a:	80 91 38 02 	lds	r24, 0x0238
    1d3e:	90 91 39 02 	lds	r25, 0x0239
    1d42:	89 2b       	or	r24, r25
    1d44:	21 f4       	brne	.+8      	; 0x1d4e <fdevopen+0x8c>
    1d46:	f0 93 39 02 	sts	0x0239, r31
    1d4a:	e0 93 38 02 	sts	0x0238, r30
    1d4e:	c9 01       	movw	r24, r18
    1d50:	df 91       	pop	r29
    1d52:	cf 91       	pop	r28
    1d54:	1f 91       	pop	r17
    1d56:	0f 91       	pop	r16
    1d58:	08 95       	ret

00001d5a <fputc>:
    1d5a:	0f 93       	push	r16
    1d5c:	1f 93       	push	r17
    1d5e:	cf 93       	push	r28
    1d60:	df 93       	push	r29
    1d62:	8c 01       	movw	r16, r24
    1d64:	eb 01       	movw	r28, r22
    1d66:	8b 81       	ldd	r24, Y+3	; 0x03
    1d68:	81 ff       	sbrs	r24, 1
    1d6a:	1b c0       	rjmp	.+54     	; 0x1da2 <fputc+0x48>
    1d6c:	82 ff       	sbrs	r24, 2
    1d6e:	0d c0       	rjmp	.+26     	; 0x1d8a <fputc+0x30>
    1d70:	2e 81       	ldd	r18, Y+6	; 0x06
    1d72:	3f 81       	ldd	r19, Y+7	; 0x07
    1d74:	8c 81       	ldd	r24, Y+4	; 0x04
    1d76:	9d 81       	ldd	r25, Y+5	; 0x05
    1d78:	28 17       	cp	r18, r24
    1d7a:	39 07       	cpc	r19, r25
    1d7c:	64 f4       	brge	.+24     	; 0x1d96 <fputc+0x3c>
    1d7e:	e8 81       	ld	r30, Y
    1d80:	f9 81       	ldd	r31, Y+1	; 0x01
    1d82:	01 93       	st	Z+, r16
    1d84:	f9 83       	std	Y+1, r31	; 0x01
    1d86:	e8 83       	st	Y, r30
    1d88:	06 c0       	rjmp	.+12     	; 0x1d96 <fputc+0x3c>
    1d8a:	e8 85       	ldd	r30, Y+8	; 0x08
    1d8c:	f9 85       	ldd	r31, Y+9	; 0x09
    1d8e:	80 2f       	mov	r24, r16
    1d90:	09 95       	icall
    1d92:	89 2b       	or	r24, r25
    1d94:	31 f4       	brne	.+12     	; 0x1da2 <fputc+0x48>
    1d96:	8e 81       	ldd	r24, Y+6	; 0x06
    1d98:	9f 81       	ldd	r25, Y+7	; 0x07
    1d9a:	01 96       	adiw	r24, 0x01	; 1
    1d9c:	9f 83       	std	Y+7, r25	; 0x07
    1d9e:	8e 83       	std	Y+6, r24	; 0x06
    1da0:	02 c0       	rjmp	.+4      	; 0x1da6 <fputc+0x4c>
    1da2:	0f ef       	ldi	r16, 0xFF	; 255
    1da4:	1f ef       	ldi	r17, 0xFF	; 255
    1da6:	c8 01       	movw	r24, r16
    1da8:	df 91       	pop	r29
    1daa:	cf 91       	pop	r28
    1dac:	1f 91       	pop	r17
    1dae:	0f 91       	pop	r16
    1db0:	08 95       	ret

00001db2 <printf>:
    1db2:	a0 e0       	ldi	r26, 0x00	; 0
    1db4:	b0 e0       	ldi	r27, 0x00	; 0
    1db6:	ef ed       	ldi	r30, 0xDF	; 223
    1db8:	fe e0       	ldi	r31, 0x0E	; 14
    1dba:	0c 94 4c 0d 	jmp	0x1a98	; 0x1a98 <__prologue_saves__+0x20>
    1dbe:	fe 01       	movw	r30, r28
    1dc0:	35 96       	adiw	r30, 0x05	; 5
    1dc2:	61 91       	ld	r22, Z+
    1dc4:	71 91       	ld	r23, Z+
    1dc6:	80 91 36 02 	lds	r24, 0x0236
    1dca:	90 91 37 02 	lds	r25, 0x0237
    1dce:	af 01       	movw	r20, r30
    1dd0:	0e 94 07 08 	call	0x100e	; 0x100e <vfprintf>
    1dd4:	20 96       	adiw	r28, 0x00	; 0
    1dd6:	e2 e0       	ldi	r30, 0x02	; 2
    1dd8:	0c 94 68 0d 	jmp	0x1ad0	; 0x1ad0 <__epilogue_restores__+0x20>

00001ddc <putchar>:
    1ddc:	60 91 36 02 	lds	r22, 0x0236
    1de0:	70 91 37 02 	lds	r23, 0x0237
    1de4:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <fputc>
    1de8:	08 95       	ret

00001dea <puts>:
    1dea:	0f 93       	push	r16
    1dec:	1f 93       	push	r17
    1dee:	cf 93       	push	r28
    1df0:	df 93       	push	r29
    1df2:	8c 01       	movw	r16, r24
    1df4:	e0 91 36 02 	lds	r30, 0x0236
    1df8:	f0 91 37 02 	lds	r31, 0x0237
    1dfc:	83 81       	ldd	r24, Z+3	; 0x03
    1dfe:	81 ff       	sbrs	r24, 1
    1e00:	21 c0       	rjmp	.+66     	; 0x1e44 <puts+0x5a>
    1e02:	c0 e0       	ldi	r28, 0x00	; 0
    1e04:	d0 e0       	ldi	r29, 0x00	; 0
    1e06:	0d c0       	rjmp	.+26     	; 0x1e22 <puts+0x38>
    1e08:	e0 91 36 02 	lds	r30, 0x0236
    1e0c:	f0 91 37 02 	lds	r31, 0x0237
    1e10:	20 85       	ldd	r18, Z+8	; 0x08
    1e12:	31 85       	ldd	r19, Z+9	; 0x09
    1e14:	bf 01       	movw	r22, r30
    1e16:	f9 01       	movw	r30, r18
    1e18:	09 95       	icall
    1e1a:	89 2b       	or	r24, r25
    1e1c:	11 f0       	breq	.+4      	; 0x1e22 <puts+0x38>
    1e1e:	cf ef       	ldi	r28, 0xFF	; 255
    1e20:	df ef       	ldi	r29, 0xFF	; 255
    1e22:	f8 01       	movw	r30, r16
    1e24:	81 91       	ld	r24, Z+
    1e26:	8f 01       	movw	r16, r30
    1e28:	88 23       	and	r24, r24
    1e2a:	71 f7       	brne	.-36     	; 0x1e08 <puts+0x1e>
    1e2c:	e0 91 36 02 	lds	r30, 0x0236
    1e30:	f0 91 37 02 	lds	r31, 0x0237
    1e34:	20 85       	ldd	r18, Z+8	; 0x08
    1e36:	31 85       	ldd	r19, Z+9	; 0x09
    1e38:	8a e0       	ldi	r24, 0x0A	; 10
    1e3a:	bf 01       	movw	r22, r30
    1e3c:	f9 01       	movw	r30, r18
    1e3e:	09 95       	icall
    1e40:	89 2b       	or	r24, r25
    1e42:	11 f0       	breq	.+4      	; 0x1e48 <puts+0x5e>
    1e44:	cf ef       	ldi	r28, 0xFF	; 255
    1e46:	df ef       	ldi	r29, 0xFF	; 255
    1e48:	ce 01       	movw	r24, r28
    1e4a:	df 91       	pop	r29
    1e4c:	cf 91       	pop	r28
    1e4e:	1f 91       	pop	r17
    1e50:	0f 91       	pop	r16
    1e52:	08 95       	ret

00001e54 <__ultoa_invert>:
    1e54:	fa 01       	movw	r30, r20
    1e56:	aa 27       	eor	r26, r26
    1e58:	28 30       	cpi	r18, 0x08	; 8
    1e5a:	51 f1       	breq	.+84     	; 0x1eb0 <__ultoa_invert+0x5c>
    1e5c:	20 31       	cpi	r18, 0x10	; 16
    1e5e:	81 f1       	breq	.+96     	; 0x1ec0 <__ultoa_invert+0x6c>
    1e60:	e8 94       	clt
    1e62:	6f 93       	push	r22
    1e64:	6e 7f       	andi	r22, 0xFE	; 254
    1e66:	6e 5f       	subi	r22, 0xFE	; 254
    1e68:	7f 4f       	sbci	r23, 0xFF	; 255
    1e6a:	8f 4f       	sbci	r24, 0xFF	; 255
    1e6c:	9f 4f       	sbci	r25, 0xFF	; 255
    1e6e:	af 4f       	sbci	r26, 0xFF	; 255
    1e70:	b1 e0       	ldi	r27, 0x01	; 1
    1e72:	3e d0       	rcall	.+124    	; 0x1ef0 <__ultoa_invert+0x9c>
    1e74:	b4 e0       	ldi	r27, 0x04	; 4
    1e76:	3c d0       	rcall	.+120    	; 0x1ef0 <__ultoa_invert+0x9c>
    1e78:	67 0f       	add	r22, r23
    1e7a:	78 1f       	adc	r23, r24
    1e7c:	89 1f       	adc	r24, r25
    1e7e:	9a 1f       	adc	r25, r26
    1e80:	a1 1d       	adc	r26, r1
    1e82:	68 0f       	add	r22, r24
    1e84:	79 1f       	adc	r23, r25
    1e86:	8a 1f       	adc	r24, r26
    1e88:	91 1d       	adc	r25, r1
    1e8a:	a1 1d       	adc	r26, r1
    1e8c:	6a 0f       	add	r22, r26
    1e8e:	71 1d       	adc	r23, r1
    1e90:	81 1d       	adc	r24, r1
    1e92:	91 1d       	adc	r25, r1
    1e94:	a1 1d       	adc	r26, r1
    1e96:	20 d0       	rcall	.+64     	; 0x1ed8 <__ultoa_invert+0x84>
    1e98:	09 f4       	brne	.+2      	; 0x1e9c <__ultoa_invert+0x48>
    1e9a:	68 94       	set
    1e9c:	3f 91       	pop	r19
    1e9e:	2a e0       	ldi	r18, 0x0A	; 10
    1ea0:	26 9f       	mul	r18, r22
    1ea2:	11 24       	eor	r1, r1
    1ea4:	30 19       	sub	r19, r0
    1ea6:	30 5d       	subi	r19, 0xD0	; 208
    1ea8:	31 93       	st	Z+, r19
    1eaa:	de f6       	brtc	.-74     	; 0x1e62 <__ultoa_invert+0xe>
    1eac:	cf 01       	movw	r24, r30
    1eae:	08 95       	ret
    1eb0:	46 2f       	mov	r20, r22
    1eb2:	47 70       	andi	r20, 0x07	; 7
    1eb4:	40 5d       	subi	r20, 0xD0	; 208
    1eb6:	41 93       	st	Z+, r20
    1eb8:	b3 e0       	ldi	r27, 0x03	; 3
    1eba:	0f d0       	rcall	.+30     	; 0x1eda <__ultoa_invert+0x86>
    1ebc:	c9 f7       	brne	.-14     	; 0x1eb0 <__ultoa_invert+0x5c>
    1ebe:	f6 cf       	rjmp	.-20     	; 0x1eac <__ultoa_invert+0x58>
    1ec0:	46 2f       	mov	r20, r22
    1ec2:	4f 70       	andi	r20, 0x0F	; 15
    1ec4:	40 5d       	subi	r20, 0xD0	; 208
    1ec6:	4a 33       	cpi	r20, 0x3A	; 58
    1ec8:	18 f0       	brcs	.+6      	; 0x1ed0 <__ultoa_invert+0x7c>
    1eca:	49 5d       	subi	r20, 0xD9	; 217
    1ecc:	31 fd       	sbrc	r19, 1
    1ece:	40 52       	subi	r20, 0x20	; 32
    1ed0:	41 93       	st	Z+, r20
    1ed2:	02 d0       	rcall	.+4      	; 0x1ed8 <__ultoa_invert+0x84>
    1ed4:	a9 f7       	brne	.-22     	; 0x1ec0 <__ultoa_invert+0x6c>
    1ed6:	ea cf       	rjmp	.-44     	; 0x1eac <__ultoa_invert+0x58>
    1ed8:	b4 e0       	ldi	r27, 0x04	; 4
    1eda:	a6 95       	lsr	r26
    1edc:	97 95       	ror	r25
    1ede:	87 95       	ror	r24
    1ee0:	77 95       	ror	r23
    1ee2:	67 95       	ror	r22
    1ee4:	ba 95       	dec	r27
    1ee6:	c9 f7       	brne	.-14     	; 0x1eda <__ultoa_invert+0x86>
    1ee8:	00 97       	sbiw	r24, 0x00	; 0
    1eea:	61 05       	cpc	r22, r1
    1eec:	71 05       	cpc	r23, r1
    1eee:	08 95       	ret
    1ef0:	9b 01       	movw	r18, r22
    1ef2:	ac 01       	movw	r20, r24
    1ef4:	0a 2e       	mov	r0, r26
    1ef6:	06 94       	lsr	r0
    1ef8:	57 95       	ror	r21
    1efa:	47 95       	ror	r20
    1efc:	37 95       	ror	r19
    1efe:	27 95       	ror	r18
    1f00:	ba 95       	dec	r27
    1f02:	c9 f7       	brne	.-14     	; 0x1ef6 <__ultoa_invert+0xa2>
    1f04:	62 0f       	add	r22, r18
    1f06:	73 1f       	adc	r23, r19
    1f08:	84 1f       	adc	r24, r20
    1f0a:	95 1f       	adc	r25, r21
    1f0c:	a0 1d       	adc	r26, r0
    1f0e:	08 95       	ret

00001f10 <calloc>:
    1f10:	0f 93       	push	r16
    1f12:	1f 93       	push	r17
    1f14:	cf 93       	push	r28
    1f16:	df 93       	push	r29
    1f18:	68 9f       	mul	r22, r24
    1f1a:	80 01       	movw	r16, r0
    1f1c:	69 9f       	mul	r22, r25
    1f1e:	10 0d       	add	r17, r0
    1f20:	78 9f       	mul	r23, r24
    1f22:	10 0d       	add	r17, r0
    1f24:	11 24       	eor	r1, r1
    1f26:	c8 01       	movw	r24, r16
    1f28:	0e 94 a4 0f 	call	0x1f48	; 0x1f48 <malloc>
    1f2c:	ec 01       	movw	r28, r24
    1f2e:	00 97       	sbiw	r24, 0x00	; 0
    1f30:	29 f0       	breq	.+10     	; 0x1f3c <calloc+0x2c>
    1f32:	60 e0       	ldi	r22, 0x00	; 0
    1f34:	70 e0       	ldi	r23, 0x00	; 0
    1f36:	a8 01       	movw	r20, r16
    1f38:	0e 94 a9 10 	call	0x2152	; 0x2152 <memset>
    1f3c:	ce 01       	movw	r24, r28
    1f3e:	df 91       	pop	r29
    1f40:	cf 91       	pop	r28
    1f42:	1f 91       	pop	r17
    1f44:	0f 91       	pop	r16
    1f46:	08 95       	ret

00001f48 <malloc>:
    1f48:	cf 93       	push	r28
    1f4a:	df 93       	push	r29
    1f4c:	bc 01       	movw	r22, r24
    1f4e:	82 30       	cpi	r24, 0x02	; 2
    1f50:	91 05       	cpc	r25, r1
    1f52:	10 f4       	brcc	.+4      	; 0x1f58 <malloc+0x10>
    1f54:	62 e0       	ldi	r22, 0x02	; 2
    1f56:	70 e0       	ldi	r23, 0x00	; 0
    1f58:	a0 91 3c 02 	lds	r26, 0x023C
    1f5c:	b0 91 3d 02 	lds	r27, 0x023D
    1f60:	ed 01       	movw	r28, r26
    1f62:	e0 e0       	ldi	r30, 0x00	; 0
    1f64:	f0 e0       	ldi	r31, 0x00	; 0
    1f66:	40 e0       	ldi	r20, 0x00	; 0
    1f68:	50 e0       	ldi	r21, 0x00	; 0
    1f6a:	21 c0       	rjmp	.+66     	; 0x1fae <malloc+0x66>
    1f6c:	88 81       	ld	r24, Y
    1f6e:	99 81       	ldd	r25, Y+1	; 0x01
    1f70:	86 17       	cp	r24, r22
    1f72:	97 07       	cpc	r25, r23
    1f74:	69 f4       	brne	.+26     	; 0x1f90 <malloc+0x48>
    1f76:	8a 81       	ldd	r24, Y+2	; 0x02
    1f78:	9b 81       	ldd	r25, Y+3	; 0x03
    1f7a:	30 97       	sbiw	r30, 0x00	; 0
    1f7c:	19 f0       	breq	.+6      	; 0x1f84 <malloc+0x3c>
    1f7e:	93 83       	std	Z+3, r25	; 0x03
    1f80:	82 83       	std	Z+2, r24	; 0x02
    1f82:	04 c0       	rjmp	.+8      	; 0x1f8c <malloc+0x44>
    1f84:	90 93 3d 02 	sts	0x023D, r25
    1f88:	80 93 3c 02 	sts	0x023C, r24
    1f8c:	fe 01       	movw	r30, r28
    1f8e:	34 c0       	rjmp	.+104    	; 0x1ff8 <malloc+0xb0>
    1f90:	68 17       	cp	r22, r24
    1f92:	79 07       	cpc	r23, r25
    1f94:	38 f4       	brcc	.+14     	; 0x1fa4 <malloc+0x5c>
    1f96:	41 15       	cp	r20, r1
    1f98:	51 05       	cpc	r21, r1
    1f9a:	19 f0       	breq	.+6      	; 0x1fa2 <malloc+0x5a>
    1f9c:	84 17       	cp	r24, r20
    1f9e:	95 07       	cpc	r25, r21
    1fa0:	08 f4       	brcc	.+2      	; 0x1fa4 <malloc+0x5c>
    1fa2:	ac 01       	movw	r20, r24
    1fa4:	fe 01       	movw	r30, r28
    1fa6:	8a 81       	ldd	r24, Y+2	; 0x02
    1fa8:	9b 81       	ldd	r25, Y+3	; 0x03
    1faa:	9c 01       	movw	r18, r24
    1fac:	e9 01       	movw	r28, r18
    1fae:	20 97       	sbiw	r28, 0x00	; 0
    1fb0:	e9 f6       	brne	.-70     	; 0x1f6c <malloc+0x24>
    1fb2:	41 15       	cp	r20, r1
    1fb4:	51 05       	cpc	r21, r1
    1fb6:	a9 f1       	breq	.+106    	; 0x2022 <malloc+0xda>
    1fb8:	ca 01       	movw	r24, r20
    1fba:	86 1b       	sub	r24, r22
    1fbc:	97 0b       	sbc	r25, r23
    1fbe:	04 97       	sbiw	r24, 0x04	; 4
    1fc0:	08 f4       	brcc	.+2      	; 0x1fc4 <malloc+0x7c>
    1fc2:	ba 01       	movw	r22, r20
    1fc4:	e0 e0       	ldi	r30, 0x00	; 0
    1fc6:	f0 e0       	ldi	r31, 0x00	; 0
    1fc8:	2a c0       	rjmp	.+84     	; 0x201e <malloc+0xd6>
    1fca:	8d 91       	ld	r24, X+
    1fcc:	9c 91       	ld	r25, X
    1fce:	11 97       	sbiw	r26, 0x01	; 1
    1fd0:	84 17       	cp	r24, r20
    1fd2:	95 07       	cpc	r25, r21
    1fd4:	f9 f4       	brne	.+62     	; 0x2014 <malloc+0xcc>
    1fd6:	64 17       	cp	r22, r20
    1fd8:	75 07       	cpc	r23, r21
    1fda:	81 f4       	brne	.+32     	; 0x1ffc <malloc+0xb4>
    1fdc:	12 96       	adiw	r26, 0x02	; 2
    1fde:	8d 91       	ld	r24, X+
    1fe0:	9c 91       	ld	r25, X
    1fe2:	13 97       	sbiw	r26, 0x03	; 3
    1fe4:	30 97       	sbiw	r30, 0x00	; 0
    1fe6:	19 f0       	breq	.+6      	; 0x1fee <malloc+0xa6>
    1fe8:	93 83       	std	Z+3, r25	; 0x03
    1fea:	82 83       	std	Z+2, r24	; 0x02
    1fec:	04 c0       	rjmp	.+8      	; 0x1ff6 <malloc+0xae>
    1fee:	90 93 3d 02 	sts	0x023D, r25
    1ff2:	80 93 3c 02 	sts	0x023C, r24
    1ff6:	fd 01       	movw	r30, r26
    1ff8:	32 96       	adiw	r30, 0x02	; 2
    1ffa:	4f c0       	rjmp	.+158    	; 0x209a <malloc+0x152>
    1ffc:	ca 01       	movw	r24, r20
    1ffe:	86 1b       	sub	r24, r22
    2000:	97 0b       	sbc	r25, r23
    2002:	fd 01       	movw	r30, r26
    2004:	e8 0f       	add	r30, r24
    2006:	f9 1f       	adc	r31, r25
    2008:	61 93       	st	Z+, r22
    200a:	71 93       	st	Z+, r23
    200c:	02 97       	sbiw	r24, 0x02	; 2
    200e:	8d 93       	st	X+, r24
    2010:	9c 93       	st	X, r25
    2012:	43 c0       	rjmp	.+134    	; 0x209a <malloc+0x152>
    2014:	fd 01       	movw	r30, r26
    2016:	82 81       	ldd	r24, Z+2	; 0x02
    2018:	93 81       	ldd	r25, Z+3	; 0x03
    201a:	9c 01       	movw	r18, r24
    201c:	d9 01       	movw	r26, r18
    201e:	10 97       	sbiw	r26, 0x00	; 0
    2020:	a1 f6       	brne	.-88     	; 0x1fca <malloc+0x82>
    2022:	80 91 3a 02 	lds	r24, 0x023A
    2026:	90 91 3b 02 	lds	r25, 0x023B
    202a:	89 2b       	or	r24, r25
    202c:	41 f4       	brne	.+16     	; 0x203e <malloc+0xf6>
    202e:	80 91 d5 01 	lds	r24, 0x01D5
    2032:	90 91 d6 01 	lds	r25, 0x01D6
    2036:	90 93 3b 02 	sts	0x023B, r25
    203a:	80 93 3a 02 	sts	0x023A, r24
    203e:	40 91 d7 01 	lds	r20, 0x01D7
    2042:	50 91 d8 01 	lds	r21, 0x01D8
    2046:	41 15       	cp	r20, r1
    2048:	51 05       	cpc	r21, r1
    204a:	41 f4       	brne	.+16     	; 0x205c <malloc+0x114>
    204c:	4d b7       	in	r20, 0x3d	; 61
    204e:	5e b7       	in	r21, 0x3e	; 62
    2050:	80 91 d3 01 	lds	r24, 0x01D3
    2054:	90 91 d4 01 	lds	r25, 0x01D4
    2058:	48 1b       	sub	r20, r24
    205a:	59 0b       	sbc	r21, r25
    205c:	20 91 3a 02 	lds	r18, 0x023A
    2060:	30 91 3b 02 	lds	r19, 0x023B
    2064:	24 17       	cp	r18, r20
    2066:	35 07       	cpc	r19, r21
    2068:	b0 f4       	brcc	.+44     	; 0x2096 <malloc+0x14e>
    206a:	ca 01       	movw	r24, r20
    206c:	82 1b       	sub	r24, r18
    206e:	93 0b       	sbc	r25, r19
    2070:	86 17       	cp	r24, r22
    2072:	97 07       	cpc	r25, r23
    2074:	80 f0       	brcs	.+32     	; 0x2096 <malloc+0x14e>
    2076:	ab 01       	movw	r20, r22
    2078:	4e 5f       	subi	r20, 0xFE	; 254
    207a:	5f 4f       	sbci	r21, 0xFF	; 255
    207c:	84 17       	cp	r24, r20
    207e:	95 07       	cpc	r25, r21
    2080:	50 f0       	brcs	.+20     	; 0x2096 <malloc+0x14e>
    2082:	42 0f       	add	r20, r18
    2084:	53 1f       	adc	r21, r19
    2086:	50 93 3b 02 	sts	0x023B, r21
    208a:	40 93 3a 02 	sts	0x023A, r20
    208e:	f9 01       	movw	r30, r18
    2090:	61 93       	st	Z+, r22
    2092:	71 93       	st	Z+, r23
    2094:	02 c0       	rjmp	.+4      	; 0x209a <malloc+0x152>
    2096:	e0 e0       	ldi	r30, 0x00	; 0
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	cf 01       	movw	r24, r30
    209c:	df 91       	pop	r29
    209e:	cf 91       	pop	r28
    20a0:	08 95       	ret

000020a2 <free>:
    20a2:	cf 93       	push	r28
    20a4:	df 93       	push	r29
    20a6:	00 97       	sbiw	r24, 0x00	; 0
    20a8:	09 f4       	brne	.+2      	; 0x20ac <free+0xa>
    20aa:	50 c0       	rjmp	.+160    	; 0x214c <free+0xaa>
    20ac:	ec 01       	movw	r28, r24
    20ae:	22 97       	sbiw	r28, 0x02	; 2
    20b0:	1b 82       	std	Y+3, r1	; 0x03
    20b2:	1a 82       	std	Y+2, r1	; 0x02
    20b4:	a0 91 3c 02 	lds	r26, 0x023C
    20b8:	b0 91 3d 02 	lds	r27, 0x023D
    20bc:	10 97       	sbiw	r26, 0x00	; 0
    20be:	09 f1       	breq	.+66     	; 0x2102 <free+0x60>
    20c0:	40 e0       	ldi	r20, 0x00	; 0
    20c2:	50 e0       	ldi	r21, 0x00	; 0
    20c4:	ac 17       	cp	r26, r28
    20c6:	bd 07       	cpc	r27, r29
    20c8:	08 f1       	brcs	.+66     	; 0x210c <free+0x6a>
    20ca:	bb 83       	std	Y+3, r27	; 0x03
    20cc:	aa 83       	std	Y+2, r26	; 0x02
    20ce:	fe 01       	movw	r30, r28
    20d0:	21 91       	ld	r18, Z+
    20d2:	31 91       	ld	r19, Z+
    20d4:	e2 0f       	add	r30, r18
    20d6:	f3 1f       	adc	r31, r19
    20d8:	ae 17       	cp	r26, r30
    20da:	bf 07       	cpc	r27, r31
    20dc:	79 f4       	brne	.+30     	; 0x20fc <free+0x5a>
    20de:	8d 91       	ld	r24, X+
    20e0:	9c 91       	ld	r25, X
    20e2:	11 97       	sbiw	r26, 0x01	; 1
    20e4:	28 0f       	add	r18, r24
    20e6:	39 1f       	adc	r19, r25
    20e8:	2e 5f       	subi	r18, 0xFE	; 254
    20ea:	3f 4f       	sbci	r19, 0xFF	; 255
    20ec:	39 83       	std	Y+1, r19	; 0x01
    20ee:	28 83       	st	Y, r18
    20f0:	12 96       	adiw	r26, 0x02	; 2
    20f2:	8d 91       	ld	r24, X+
    20f4:	9c 91       	ld	r25, X
    20f6:	13 97       	sbiw	r26, 0x03	; 3
    20f8:	9b 83       	std	Y+3, r25	; 0x03
    20fa:	8a 83       	std	Y+2, r24	; 0x02
    20fc:	41 15       	cp	r20, r1
    20fe:	51 05       	cpc	r21, r1
    2100:	71 f4       	brne	.+28     	; 0x211e <free+0x7c>
    2102:	d0 93 3d 02 	sts	0x023D, r29
    2106:	c0 93 3c 02 	sts	0x023C, r28
    210a:	20 c0       	rjmp	.+64     	; 0x214c <free+0xaa>
    210c:	12 96       	adiw	r26, 0x02	; 2
    210e:	8d 91       	ld	r24, X+
    2110:	9c 91       	ld	r25, X
    2112:	13 97       	sbiw	r26, 0x03	; 3
    2114:	ad 01       	movw	r20, r26
    2116:	00 97       	sbiw	r24, 0x00	; 0
    2118:	11 f0       	breq	.+4      	; 0x211e <free+0x7c>
    211a:	dc 01       	movw	r26, r24
    211c:	d3 cf       	rjmp	.-90     	; 0x20c4 <free+0x22>
    211e:	fa 01       	movw	r30, r20
    2120:	d3 83       	std	Z+3, r29	; 0x03
    2122:	c2 83       	std	Z+2, r28	; 0x02
    2124:	21 91       	ld	r18, Z+
    2126:	31 91       	ld	r19, Z+
    2128:	e2 0f       	add	r30, r18
    212a:	f3 1f       	adc	r31, r19
    212c:	ce 17       	cp	r28, r30
    212e:	df 07       	cpc	r29, r31
    2130:	69 f4       	brne	.+26     	; 0x214c <free+0xaa>
    2132:	88 81       	ld	r24, Y
    2134:	99 81       	ldd	r25, Y+1	; 0x01
    2136:	28 0f       	add	r18, r24
    2138:	39 1f       	adc	r19, r25
    213a:	2e 5f       	subi	r18, 0xFE	; 254
    213c:	3f 4f       	sbci	r19, 0xFF	; 255
    213e:	fa 01       	movw	r30, r20
    2140:	31 83       	std	Z+1, r19	; 0x01
    2142:	20 83       	st	Z, r18
    2144:	8a 81       	ldd	r24, Y+2	; 0x02
    2146:	9b 81       	ldd	r25, Y+3	; 0x03
    2148:	93 83       	std	Z+3, r25	; 0x03
    214a:	82 83       	std	Z+2, r24	; 0x02
    214c:	df 91       	pop	r29
    214e:	cf 91       	pop	r28
    2150:	08 95       	ret

00002152 <memset>:
    2152:	dc 01       	movw	r26, r24
    2154:	01 c0       	rjmp	.+2      	; 0x2158 <memset+0x6>
    2156:	6d 93       	st	X+, r22
    2158:	41 50       	subi	r20, 0x01	; 1
    215a:	50 40       	sbci	r21, 0x00	; 0
    215c:	e0 f7       	brcc	.-8      	; 0x2156 <memset+0x4>
    215e:	08 95       	ret

00002160 <_exit>:
    2160:	f8 94       	cli

00002162 <__stop_program>:
    2162:	ff cf       	rjmp	.-2      	; 0x2162 <__stop_program>
