{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1611721583821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1611721583821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 22:26:23 2021 " "Processing started: Tue Jan 26 22:26:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1611721583821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1611721583821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_TEST -c VGA_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_TEST -c VGA_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1611721583822 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1611721584687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL/synthesis/PLL.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/PLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1611721584831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1611721584831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll_0_dffpipe_l2c " "Found entity 1: PLL_altpll_0_dffpipe_l2c" {  } { { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1611721584838 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_altpll_0_stdsync_sv6 " "Found entity 2: PLL_altpll_0_stdsync_sv6" {  } { { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1611721584838 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_altpll_0_altpll_bpa2 " "Found entity 3: PLL_altpll_0_altpll_bpa2" {  } { { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1611721584838 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL_altpll_0 " "Found entity 4: PLL_altpll_0" {  } { { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1611721584838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1611721584838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC2-MAIN " "Found design unit 1: SYNC2-MAIN" {  } { { "SYNC2.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/SYNC2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1611721585834 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC2 " "Found entity 1: SYNC2" {  } { { "SYNC2.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/SYNC2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1611721585834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1611721585834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_TEST-MAIN " "Found design unit 1: VGA_TEST-MAIN" {  } { { "VGA_TEST.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/VGA_TEST.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1611721585839 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_TEST " "Found entity 1: VGA_TEST" {  } { { "VGA_TEST.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/VGA_TEST.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1611721585839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1611721585839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pcg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl " "Found design unit 1: ctrl" {  } { { "PCG.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PCG.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1611721585842 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ctrl-body " "Found design unit 2: ctrl-body" {  } { { "PCG.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PCG.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1611721585842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1611721585842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_TEST " "Elaborating entity \"VGA_TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1611721585927 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET VGA_TEST.vhd(28) " "VHDL Signal Declaration warning at VGA_TEST.vhd(28): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA_TEST.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/VGA_TEST.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1611721585933 "|VGA_TEST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:C " "Elaborating entity \"PLL\" for hierarchy \"PLL:C\"" {  } { { "VGA_TEST.vhd" "C" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/VGA_TEST.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1611721585936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0 PLL:C\|PLL_altpll_0:altpll_0 " "Elaborating entity \"PLL_altpll_0\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\"" {  } { { "PLL/PLL/synthesis/PLL.v" "altpll_0" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/PLL.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1611721585940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_stdsync_sv6 PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"PLL_altpll_0_stdsync_sv6\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "stdsync2" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1611721585946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_dffpipe_l2c PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLL_altpll_0_dffpipe_l2c\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "dffpipe3" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1611721585950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_altpll_bpa2 PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1 " "Elaborating entity \"PLL_altpll_0_altpll_bpa2\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\"" {  } { { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "sd1" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1611721585955 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sync.vhd 2 1 " "Using design file sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "sync.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/sync.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1611721585978 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "sync.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/sync.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1611721585978 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1611721585978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "VGA_TEST.vhd" "C1" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/VGA_TEST.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1611721585980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RGB SYNC.vhd(36) " "Verilog HDL or VHDL warning at SYNC.vhd(36): object \"RGB\" assigned a value but never read" {  } { { "SYNC.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/SYNC.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1611721585986 "|VGA_TEST|SYNC:C1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "VGA_TEST.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/VGA_TEST.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1611721587491 "|VGA_TEST|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "VGA_TEST.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/VGA_TEST.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1611721587491 "|VGA_TEST|VGA_BLANK_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1611721587491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1611721587752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1611721588502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1611721588502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "274 " "Implemented 274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1611721588587 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1611721588587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1611721588587 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1611721588587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1611721588587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1611721588618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 22:26:28 2021 " "Processing ended: Tue Jan 26 22:26:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1611721588618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1611721588618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1611721588618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1611721588618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1611721590147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1611721590147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 22:26:29 2021 " "Processing started: Tue Jan 26 22:26:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1611721590147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1611721590147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_TEST -c VGA_TEST " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_TEST -c VGA_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1611721590148 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1611721590308 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_TEST EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"VGA_TEST\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1611721590395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1611721590521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1611721590521 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1611721596916 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1611721596950 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1611721598096 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1611721598096 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1611721598096 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1611721598096 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1611721598096 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/" { { 0 { 0 ""} 0 647 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1611721598112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/" { { 0 { 0 ""} 0 649 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1611721598112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/" { { 0 { 0 ""} 0 651 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1611721598112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/" { { 0 { 0 ""} 0 653 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1611721598112 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1611721598112 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1611721598117 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|pll7 GPLL PLL " "Implemented PLL \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|pll7\" as GPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|wire_pll7_clk\[0\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 148 -1 0 } } { "" "" { Generic "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1611721603364 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|wire_pll7_clk\[1\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 148 -1 0 } } { "" "" { Generic "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/" { { 0 { 0 ""} 0 153 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1611721603364 ""}  } { { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 148 -1 0 } } { "" "" { Generic "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1611721603364 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|pll7 0 Pin_A15 " "PLL \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|pll7\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_A15\"" {  } { { "VGA_TEST.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/VGA_TEST.vhd" 58 0 0 } } { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 185 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_bpa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "" 0 -1 1611721603366 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1611721603373 ""}  } { { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 185 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_bpa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1611721603373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G22 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G22" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1611721603374 ""}  } { { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 185 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_bpa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1611721603374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_TEST.sdc " "Synopsys Design Constraints File file not found: 'VGA_TEST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1611721604256 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1611721604258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1611721604260 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1611721604261 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1611721604265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1611721604265 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1611721604266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1611721604281 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1611721604283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1611721604283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1611721604286 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1611721604288 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1611721604289 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1611721604289 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1611721604290 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1611721604322 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1611721604323 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1611721604323 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|pll7 compensate_clock 0 " "PLL \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bpa2:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 148 -1 0 } } { "PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 263 0 0 } } { "PLL/PLL/synthesis/PLL.v" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/PLL/PLL/synthesis/PLL.v" 26 0 0 } } { "VGA_TEST.vhd" "" { Text "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/VGA_TEST.vhd" 58 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1 1611721604403 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1611721604429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1611721622168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1611721622361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1611721622375 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1611721624407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1611721624407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1611721625885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X106_Y34 X117_Y45 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X106_Y34 to location X117_Y45" {  } { { "loc" "" { Generic "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X106_Y34 to location X117_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X106_Y34 to location X117_Y45"} 106 34 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1611721635115 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1611721635115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1611721636069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1611721636072 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1611721636072 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1611721636072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1611721636296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1611721637273 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1611721637405 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1611721638396 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1611721639417 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/output_files/VGA_TEST.fit.smsg " "Generated suppressed messages file D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/output_files/VGA_TEST.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1611721643570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "829 " "Peak virtual memory: 829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1611721644340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 22:27:24 2021 " "Processing ended: Tue Jan 26 22:27:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1611721644340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1611721644340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1611721644340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1611721644340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1611721649046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1611721649047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 22:27:28 2021 " "Processing started: Tue Jan 26 22:27:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1611721649047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1611721649047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_TEST -c VGA_TEST " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_TEST -c VGA_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1611721649047 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1611721659515 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1611721659785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1611721663813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 22:27:43 2021 " "Processing ended: Tue Jan 26 22:27:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1611721663813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1611721663813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1611721663813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1611721663813 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1611721664831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1611721666313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1611721666314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 22:27:45 2021 " "Processing started: Tue Jan 26 22:27:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1611721666314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1611721666314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_TEST -c VGA_TEST " "Command: quartus_sta VGA_TEST -c VGA_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1611721666315 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1611721666539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1611721666853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1611721666989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1611721666989 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_TEST.sdc " "Synopsys Design Constraints File file not found: 'VGA_TEST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1611721667751 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1611721667752 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1611721667754 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{C\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{C\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1611721667754 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{C\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{C\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{C\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{C\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{C\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{C\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1611721667754 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1611721667754 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1611721667755 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1611721667756 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1611721668441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1611721668442 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1611721668446 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1611721668465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.570 " "Worst-case setup slack is 2.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721668481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721668481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.570         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.570         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721668481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1611721668481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.427 " "Worst-case hold slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721668488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721668488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.427         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721668488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1611721668488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1611721668491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1611721668494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.256 " "Worst-case minimum pulse width slack is 4.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721668498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721668498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.256         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.256         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721668498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.894         0.000 CLOCK_50  " "    9.894         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721668498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1611721668498 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1611721668586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1611721668626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1611721669959 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1611721670080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.224 " "Worst-case setup slack is 3.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.224         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    3.224         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1611721670099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.384         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1611721670106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1611721670111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1611721670116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.264 " "Worst-case minimum pulse width slack is 4.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.264         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.264         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.915         0.000 CLOCK_50  " "    9.915         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1611721670122 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1611721670217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1611721670563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.888 " "Worst-case setup slack is 5.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.888         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    5.888         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1611721670573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.192         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1611721670585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1611721670593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1611721670600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.366 " "Worst-case minimum pulse width slack is 4.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.366         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.366         0.000 C\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.621         0.000 CLOCK_50  " "    9.621         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1611721670609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1611721670609 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1611721671627 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1611721671628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1611721671775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 22:27:51 2021 " "Processing ended: Tue Jan 26 22:27:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1611721671775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1611721671775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1611721671775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1611721671775 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1611721674163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1611721674164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 22:27:53 2021 " "Processing started: Tue Jan 26 22:27:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1611721674164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1611721674164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA_TEST -c VGA_TEST " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA_TEST -c VGA_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1611721674164 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_TEST_7_1200mv_85c_slow.vho D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/ simulation " "Generated file VGA_TEST_7_1200mv_85c_slow.vho in folder \"D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1611721675165 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_TEST_7_1200mv_0c_slow.vho D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/ simulation " "Generated file VGA_TEST_7_1200mv_0c_slow.vho in folder \"D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1611721675268 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_TEST_min_1200mv_0c_fast.vho D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/ simulation " "Generated file VGA_TEST_min_1200mv_0c_fast.vho in folder \"D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1611721675372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_TEST.vho D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/ simulation " "Generated file VGA_TEST.vho in folder \"D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1611721675478 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_TEST_7_1200mv_85c_vhd_slow.sdo D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/ simulation " "Generated file VGA_TEST_7_1200mv_85c_vhd_slow.sdo in folder \"D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1611721675567 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_TEST_7_1200mv_0c_vhd_slow.sdo D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/ simulation " "Generated file VGA_TEST_7_1200mv_0c_vhd_slow.sdo in folder \"D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1611721675649 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_TEST_min_1200mv_0c_vhd_fast.sdo D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/ simulation " "Generated file VGA_TEST_min_1200mv_0c_vhd_fast.sdo in folder \"D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1611721675734 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_TEST_vhd.sdo D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/ simulation " "Generated file VGA_TEST_vhd.sdo in folder \"D:/phenom64-mexico/defiance/escom/apuntes arquitectura de computadoras/videos de clase arquitectura/Unidad 5/5.1-5.3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1611721675822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1611721675908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 22:27:55 2021 " "Processing ended: Tue Jan 26 22:27:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1611721675908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1611721675908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1611721675908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1611721675908 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1611721676572 ""}
