INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/OneDrive/PhD/NexysDDR4 tutorial/2015_2_artix7_sources/lab1/lab1.sim/sim_1/impl/timing/lab1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/OneDrive/PhD/NexysDDR4 tutorial/2015_2_artix7_sources/lab1/lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_tb
