// Seed: 2160921782
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input id_3
);
  type_5(
      1, 1, id_0, id_1, id_2, 1, 1, 1, 1, 1
  );
  assign id_0 = id_2;
endmodule
