| Wirelist created using version 5.2.
V 5.2
DESIGN_MAY_CONTAIN_RIPPERS__RECOMPILATION_AND_RELINKING_WITH_RIPPER_VERSION_OF_VIEWBASE_REQUIRED
K 259897180600 comp22
DW count15
|Q virtex2p:gnd 1
AS virtex2p:gnd LIBVER=2.0.0
AS virtex2p:gnd LEVEL=XILINX
AS virtex2p:gnd PINORDER=G
AP virtex2p:gnd 1 PINTYPE=OUT
|Q virtex2p:buf 1
AS virtex2p:buf LIBVER=2.0.0
AS virtex2p:buf DEVICE=BUF
AS virtex2p:buf LEVEL=XILINX
AS virtex2p:buf PINORDER=I O
AP virtex2p:buf 1 PINTYPE=IN
AP virtex2p:buf 2 PINTYPE=OUT
|Q add4_1bus 1
AS add4_1bus LIBVER=2.0.0
AS add4_1bus LEVEL=MXILINX
AS add4_1bus @NAME=ADD4_1BUS
AS add4_1bus PINORDER=A[3:0] B CI CO OFL S[3:0]
AP add4_1bus 1 PINTYPE=IN
AP add4_1bus 2 PINTYPE=IN
AP add4_1bus 3 PINTYPE=IN
AP add4_1bus 4 PINTYPE=OUT
AP add4_1bus 5 PINTYPE=OUT
AP add4_1bus 6 PINTYPE=OUT
AN S2_[3:0] VLBUSISONSHEET=1
AN S13_[3:0] VLBUSISONSHEET=1
AN S12_[3:0] VLBUSISONSHEET=1
AN S11_[3:0] VLBUSISONSHEET=1
AN S8_[3:0] VLBUSISONSHEET=1
AN S2_[3:0] VLBUSISONSHEET=1
AN A[14:0] VLBUSISONSHEET=1
AN S3_[3:0] VLBUSISONSHEET=1
AN S4_[3:0] VLBUSISONSHEET=1
AN S5_[3:0] VLBUSISONSHEET=1
AN S6_[3:0] VLBUSISONSHEET=1
AN S6_[3:0] VLBUSISONSHEET=1
AN S7_[3:0] VLBUSISONSHEET=1
AN S9_[3:0] VLBUSISONSHEET=1
AN S10_[3:0] VLBUSISONSHEET=1
AN S10_[3:0] VLBUSISONSHEET=1
AN O[3:0] VLBUSISONSHEET=1
AN S0_[3:0] VLBUSISONSHEET=1
AN S1_[3:0] VLBUSISONSHEET=1
W virtex2p:gnd $1I191
I $1I191 virtex2p:gnd $1N192 
W virtex2p:gnd $1I189
I $1I189 virtex2p:gnd $1N190 
W virtex2p:gnd $1I187
I $1I187 virtex2p:gnd $1N188 
W virtex2p:gnd $1I185
I $1I185 virtex2p:gnd $1N186 
W virtex2p:gnd $1I183
I $1I183 virtex2p:gnd $1N184 
W virtex2p:gnd $1I181
I $1I181 virtex2p:gnd $1N182 
W virtex2p:gnd $1I179
I $1I179 virtex2p:gnd $1N180 
W virtex2p:gnd $1I177
I $1I177 virtex2p:gnd $1N178 
W virtex2p:gnd $1I175
I $1I175 virtex2p:gnd $1N176 
W virtex2p:gnd $1I173
I $1I173 virtex2p:gnd $1N174 
W virtex2p:gnd $1I171
I $1I171 virtex2p:gnd $1N172 
W virtex2p:gnd $1I169
I $1I169 virtex2p:gnd $1N170 
W virtex2p:gnd $1I167
I $1I167 virtex2p:gnd $1N168 
W virtex2p:gnd $1I161
I $1I161 virtex2p:gnd $1N164 
W virtex2p:buf $1I163
I $1I163 virtex2p:buf $1N164 S0_3 
W virtex2p:gnd $1I157
I $1I157 virtex2p:gnd $1N160 
W virtex2p:buf $1I159
I $1I159 virtex2p:buf $1N160 S0_2 
W virtex2p:buf $1I154
I $1I154 virtex2p:buf $1N156 S0_1 
W add4_1bus $1I137
I $1I137 add4_1bus S13_[3:0] A14 $1N192 ? ? O[3:0] 
W add4_1bus $1I138
I $1I138 add4_1bus S12_[3:0] A13 $1N190 ? ? S13_[3:0] 
W add4_1bus $1I139
I $1I139 add4_1bus S11_[3:0] A12 $1N188 ? ? S12_[3:0] 
W add4_1bus $1I140
I $1I140 add4_1bus S10_[3:0] A11 $1N186 ? ? S11_[3:0] 
W add4_1bus $1I124
I $1I124 add4_1bus S9_[3:0] A10 $1N184 ? ? S10_[3:0] 
W add4_1bus $1I125
I $1I125 add4_1bus S8_[3:0] A9 $1N182 ? ? S9_[3:0] 
W add4_1bus $1I126
I $1I126 add4_1bus S7_[3:0] A8 $1N180 ? ? S8_[3:0] 
W add4_1bus $1I127
I $1I127 add4_1bus S6_[3:0] A7 $1N178 ? ? S7_[3:0] 
W add4_1bus $1I113
I $1I113 add4_1bus S2_[3:0] A3 $1N170 ? ? S3_[3:0] 
W add4_1bus $1I116
I $1I116 add4_1bus S3_[3:0] A4 $1N172 ? ? S4_[3:0] 
W add4_1bus $1I119
I $1I119 add4_1bus S4_[3:0] A5 $1N174 ? ? S5_[3:0] 
W add4_1bus $1I122
I $1I122 add4_1bus S5_[3:0] A6 $1N176 ? ? S6_[3:0] 
W virtex2p:gnd $1I152
I $1I152 virtex2p:gnd $1N156 
W virtex2p:buf $1I151
I $1I151 virtex2p:buf A0 S0_0 
W add4_1bus $1I110
I $1I110 add4_1bus S1_[3:0] A2 $1N168 ? ? S2_[3:0] 
W add4_1bus $1I107
I $1I107 add4_1bus S0_[3:0] A1 $1N166 ? ? S1_[3:0] 
W virtex2p:gnd $1I165
I $1I165 virtex2p:gnd $1N166 
P ? A[14:0]
I A[14:0] ? A[14:0]
P ? O[3:0]
I O[3:0] ? O[3:0]
EW
