Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (win64) Build 6233196 Thu Sep 11 21:27:30 MDT 2025
| Date         : Tue Nov 18 22:24:47 2025
| Host         : DESKTOP-HLRNI0H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_padovan_control_sets_placed.rpt
| Design       : uart_padovan
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              38 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              56 |           12 |
| Yes          | No                    | Yes                    |              50 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart_rx/bit_counter                    | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart_rx/FSM_sequential_state_reg[2][0] | reset_IBUF       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | padovan_calc/count[4]_i_1_n_0          |                  |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | uart_rx/E[0]                           | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | uart_tx/E[0]                           | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | uart_tx/FSM_sequential_state_reg[2][0] | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | uart_rx/FSM_sequential_state_reg[0][0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_tx/txbuff_0                       | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uart_tx/result_digit_idx_reg[1]_0[0]   | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | result_digits[2][3]_i_1_n_0            |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | uart_rx/rxshift_reg_0                  |                  |                4 |             17 |         4.25 |
|  clk_IBUF_BUFG | padovan_calc/anteprev[7]_P_i_1_n_0     |                  |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG |                                        | reset_IBUF       |               14 |             38 |         2.71 |
+----------------+----------------------------------------+------------------+------------------+----------------+--------------+


