INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW6_Control_Unit/HW6_Control_Unit.sim/sim_1/synth/timing/xsim/sim_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD1
INFO: [VRFC 10-311] analyzing module RAM32M_HD12
INFO: [VRFC 10-311] analyzing module RAM32M_HD2
INFO: [VRFC 10-311] analyzing module RAM32M_HD3
INFO: [VRFC 10-311] analyzing module RAM32M_HD5
INFO: [VRFC 10-311] analyzing module RAM32M_HD6
INFO: [VRFC 10-311] analyzing module RAM32M_HD7
INFO: [VRFC 10-311] analyzing module RAM32M_HD8
INFO: [VRFC 10-311] analyzing module RAM32M_HD9
INFO: [VRFC 10-311] analyzing module RAM32X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD10
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD11
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD4
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Otter_MCU
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-311] analyzing module add4adder
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW6_Control_Unit/HW6_Control_Unit.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
