0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x000d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x002d: mov_imm:
	regs[5] = 0x1f089db4, opcode= 0x02
0x0034: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x004b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x004f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0058: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x005d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0066: mov_imm:
	regs[5] = 0xf65a49ff, opcode= 0x02
0x006c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x006f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0072: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x008a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x008e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0093: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0096: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x009c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x009f: mov_imm:
	regs[5] = 0xf9bf140a, opcode= 0x02
0x00a6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00ae: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x00b1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x00b4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x00b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x00bd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x00c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00c4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00c9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x00cc: mov_imm:
	regs[5] = 0x176c66e2, opcode= 0x02
0x00d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00d5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x00d8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00de: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x00e5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00ea: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x00ee: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00f3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x00f7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0102: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0108: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x010b: mov_imm:
	regs[5] = 0x7d97eacc, opcode= 0x02
0x0111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0114: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0124: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0129: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x012c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0130: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0135: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0138: mov_imm:
	regs[5] = 0x85cdbfe7, opcode= 0x02
0x013e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0142: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0147: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x014a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0150: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0156: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x015a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x015f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0166: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x016b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x016e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0171: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0175: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x017a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x017d: mov_imm:
	regs[5] = 0xb19edbaa, opcode= 0x02
0x0183: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0186: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0189: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x018c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0195: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0198: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x019b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x019e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01a1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x01a4: mov_imm:
	regs[5] = 0xc2ac79b1, opcode= 0x02
0x01aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01ad: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x01b0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x01b6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01bc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x01bf: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x01c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01c6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01d4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x01d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01da: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x01dd: mov_imm:
	regs[5] = 0xe5eecc27, opcode= 0x02
0x01e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01e6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x01e9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x01ec: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x01ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x01fb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x01fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0201: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0205: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x020a: mov_imm:
	regs[5] = 0x37a913c0, opcode= 0x02
0x0210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0213: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0216: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x021c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0222: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0226: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x022b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x022e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0232: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0237: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x023a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x023d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0240: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0243: mov_imm:
	regs[5] = 0xf17d2ed1, opcode= 0x02
0x0249: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x024c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x024f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0252: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0255: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0258: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x025c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0261: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0265: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x026a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x026d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0270: mov_imm:
	regs[5] = 0xf896d590, opcode= 0x02
0x0276: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x027a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x027f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0288: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x028e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0295: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x029a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x029e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02a3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x02a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02b2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x02b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02b8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x02bb: mov_imm:
	regs[5] = 0xff338de4, opcode= 0x02
0x02c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02c5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02ca: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x02cd: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x02d0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x02d4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02dd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02e5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x02e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02f1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02fa: mov_imm:
	regs[5] = 0x495c9547, opcode= 0x02
0x0300: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0303: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0306: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x030c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0313: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0318: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x031b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x031e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0321: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0324: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0328: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x032d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0331: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0336: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0339: mov_imm:
	regs[5] = 0xb5cc673c, opcode= 0x02
0x033f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0342: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0345: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0348: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x034b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x034e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0352: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0357: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x035a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x035d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0366: mov_imm:
	regs[5] = 0x1aaa18b9, opcode= 0x02
0x036c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x036f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0372: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0378: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0384: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0387: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x038a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x038e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0393: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0396: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0399: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x039c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x039f: mov_imm:
	regs[5] = 0x2ba2ff0e, opcode= 0x02
0x03a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03a9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03ae: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x03b1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x03b4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x03c3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x03c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03ca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03cf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x03d2: mov_imm:
	regs[5] = 0x24379f72, opcode= 0x02
0x03d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03dc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03e1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x03e4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x03ea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x03f1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03f6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x03f9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x03fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0400: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0405: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0408: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x040b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0414: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0417: mov_imm:
	regs[5] = 0xf3e5263a, opcode= 0x02
0x041d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0426: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0429: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x042c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x042f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0432: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0435: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0439: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x043e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0441: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0444: mov_imm:
	regs[5] = 0x9a436609, opcode= 0x02
0x044a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x044e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0453: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0456: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x045c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0462: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x046c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0471: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0474: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x047a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x047d: mov_imm:
	regs[5] = 0xa6d5d548, opcode= 0x02
0x0483: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0486: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x048a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x048f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0492: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0496: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x049b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x049e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x04a1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x04a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04a7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04b0: mov_imm:
	regs[5] = 0x1e9d6876, opcode= 0x02
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04bf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x04c2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04c8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04ce: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x04d1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x04d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04d8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x04e0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04ec: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x04ef: mov_imm:
	regs[5] = 0x7690d206, opcode= 0x02
0x04f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04f8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x04fb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x04fe: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0501: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0505: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x050a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x050e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0513: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0516: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0519: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x051d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0522: mov_imm:
	regs[5] = 0x5579b815, opcode= 0x02
0x0528: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x052b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x052e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0534: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0540: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0544: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0549: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x054d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0552: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0555: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0558: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x055b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x055f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0564: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0567: mov_imm:
	regs[5] = 0x4c4c5c29, opcode= 0x02
0x056e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0573: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0576: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0579: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x057c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x057f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0582: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0585: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x058e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0591: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0594: mov_imm:
	regs[5] = 0xd4a23bee, opcode= 0x02
0x059a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x059d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x05a1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05a6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05b2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05b8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x05bb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x05be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x05ca: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x05ce: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05d6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x05d9: mov_imm:
	regs[5] = 0x9dd0ca96, opcode= 0x02
0x05df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05e3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05e8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x05eb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x05ee: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x05f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x05f7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x05fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05fe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0603: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0606: mov_imm:
	regs[5] = 0xfeb4bf78, opcode= 0x02
0x060c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x060f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0612: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0618: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x061e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0621: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0625: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x062a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x062d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0631: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0636: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0639: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x063c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x063f: mov_imm:
	regs[5] = 0x3bf7ba8f, opcode= 0x02
0x0645: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0648: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x064b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x064e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0651: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0654: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0657: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x065a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x065d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0660: mov_imm:
	regs[5] = 0x3c9ac634, opcode= 0x02
0x0666: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0669: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x066d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0672: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0678: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x067f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0684: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0687: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x068a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x068d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0690: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0694: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0699: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x069c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x06a0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06a5: mov_imm:
	regs[5] = 0x23c1a7c3, opcode= 0x02
0x06ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06af: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06b4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x06b7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x06ba: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x06bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06c3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x06c7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06cf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x06d2: mov_imm:
	regs[5] = 0x4e0db275, opcode= 0x02
0x06d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06db: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x06de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x06e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x06ea: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x06ee: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06f3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x06f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06fc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0700: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0705: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0709: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x070e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0711: mov_imm:
	regs[5] = 0xdedfe288, opcode= 0x02
0x0717: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x071b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0720: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0723: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0727: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x072c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x072f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0732: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0736: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x073b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x073e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0741: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0744: mov_imm:
	regs[5] = 0xa033265c, opcode= 0x02
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0750: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0753: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0756: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x075c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0763: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0768: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x076b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x076e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0771: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0774: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0777: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x077a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x077d: mov_imm:
	regs[5] = 0x3c7ffd72, opcode= 0x02
0x0783: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0786: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0789: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x078c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x078f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0792: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0795: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0798: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x079b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x079e: mov_imm:
	regs[5] = 0x517d64e0, opcode= 0x02
0x07a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07a7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x07aa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07b0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07b6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x07ba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07bf: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x07c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07ce: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x07d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07d5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07da: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x07dd: mov_imm:
	regs[5] = 0x168aa17a, opcode= 0x02
0x07e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07ec: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x07ef: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x07f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07f8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x07fc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0801: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0804: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0807: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x080a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x080d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0810: mov_imm:
	regs[5] = 0xfba22514, opcode= 0x02
0x0817: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x081c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x081f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0822: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0828: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x082e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0831: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0834: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0837: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x083b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0840: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0843: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0847: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x084c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x084f: mov_imm:
	regs[5] = 0xc2b1a122, opcode= 0x02
0x0856: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x085b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x085e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0861: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0864: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0867: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x086b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0870: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0873: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0876: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0879: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x087c: mov_imm:
	regs[5] = 0x9b91884c, opcode= 0x02
0x0882: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0885: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0888: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x088f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0894: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x089a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x089d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x08a1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x08ac: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x08b0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08be: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x08c1: mov_imm:
	regs[5] = 0x393e8887, opcode= 0x02
0x08c8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08d0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x08d4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08d9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x08dc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x08e0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x08eb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x08ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08f1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x08f5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08fa: mov_imm:
	regs[5] = 0xc4ef9ae8, opcode= 0x02
0x0900: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0903: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0906: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x090c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0912: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0915: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0918: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x091b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x091e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0921: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0924: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0928: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x092d: mov_imm:
	regs[5] = 0x7bb1ddf3, opcode= 0x02
0x0933: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0937: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x093c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x093f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0942: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0946: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x094b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x094e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0951: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0954: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0957: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x095b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0960: mov_imm:
	regs[5] = 0xde791c34, opcode= 0x02
0x0966: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0969: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x096d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0972: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x097e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0985: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x098a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x098e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0993: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0996: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0999: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x099c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x099f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09a2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x09a5: mov_imm:
	regs[5] = 0x362d2c5, opcode= 0x02
0x09ac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09b4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x09b7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x09ba: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x09bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09c1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x09ca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09cf: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x09d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09d5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x09d8: mov_imm:
	regs[5] = 0x436930e1, opcode= 0x02
0x09de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09e7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x09ea: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09f1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x09fc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x09ff: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0a02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a06: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a0e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0a12: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a1b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a20: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0a23: mov_imm:
	regs[5] = 0x12ffce0b, opcode= 0x02
0x0a29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a2c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0a30: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a35: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0a38: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a48: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a4d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0a50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a54: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a59: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0a5c: mov_imm:
	regs[5] = 0xcc48e095, opcode= 0x02
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a6c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a71: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0a74: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a7b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a80: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a86: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0a89: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0a8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a90: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a99: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a9e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0aa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0aa4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0aa7: mov_imm:
	regs[5] = 0xa7774839, opcode= 0x02
0x0aad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ab0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0ab4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ab9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0abc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0abf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ac2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ac5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0ac8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0acb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0ace: mov_imm:
	regs[5] = 0xd1055e29, opcode= 0x02
0x0ad5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ada: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0add: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0ae0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ae6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0aed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0af2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0af5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0af8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0afb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0afe: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0b01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b0a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0b0d: mov_imm:
	regs[5] = 0xbb395ae6, opcode= 0x02
0x0b13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b16: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0b19: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0b1c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0b1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b25: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0b29: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b31: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0b34: mov_imm:
	regs[5] = 0x9df1a025, opcode= 0x02
0x0b3b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b43: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0b47: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b4c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b52: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b58: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0b5b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0b5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b64: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0b67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b6a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0b6d: mov_imm:
	regs[5] = 0x561d5257, opcode= 0x02
0x0b73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b76: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0b7a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b7f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0b82: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0b85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b8b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0b8f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b97: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0b9a: mov_imm:
	regs[5] = 0x5b3c9cc2, opcode= 0x02
0x0ba0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ba3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0ba6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0bac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0bb2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0bb5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0bb8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0bbe: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0bc2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bca: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0bcd: mov_imm:
	regs[5] = 0x44f60f8f, opcode= 0x02
0x0bd3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0bd6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0bd9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0bdc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0be0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0be5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0be9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0bf1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0bf4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bf7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0bfb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c00: mov_imm:
	regs[5] = 0x1b2b2055, opcode= 0x02
0x0c07: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c0f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0c12: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c1e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c24: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0c27: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0c2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c30: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0c33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c37: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c3c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0c40: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c45: mov_imm:
	regs[5] = 0x5858685e, opcode= 0x02
0x0c4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c4e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0c51: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0c54: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0c58: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c63: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0c66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c69: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c72: mov_imm:
	regs[5] = 0x1065c4ab, opcode= 0x02
0x0c79: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c81: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0c84: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c8b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c90: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c96: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0c99: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0c9d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ca2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ca5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cae: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0cb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0cb5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cba: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0cbd: mov_imm:
	regs[5] = 0xee95dc65, opcode= 0x02
0x0cc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0cc6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0cc9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0ccc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0ccf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cd2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0cd5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0cd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0cdb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0cde: mov_imm:
	regs[5] = 0xe9db0818, opcode= 0x02
0x0ce4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ce7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cf0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0cf6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0cfc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0cff: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0d02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d09: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d0e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0d12: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d1a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0d1d: mov_imm:
	regs[5] = 0xa2c86b3e, opcode= 0x02
0x0d24: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d2c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0d2f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d38: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0d3c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d48: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d4d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0d50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d53: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0d56: mov_imm:
	regs[5] = 0x8d82087b, opcode= 0x02
0x0d5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d60: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d65: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0d68: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d6e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d74: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0d77: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0d7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d80: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0d83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d86: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0d89: mov_imm:
	regs[5] = 0x90380511, opcode= 0x02
0x0d8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d92: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0d95: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0d98: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0d9c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0da1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0da4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0da8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0dad: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0db0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0db3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0db6: mov_imm:
	regs[5] = 0xa53289a4, opcode= 0x02
0x0dbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0dbf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0dc2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0dce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0dd4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0dd7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0ddb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0de0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0de3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0de6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0dea: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0def: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0df2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0df5: mov_imm:
	regs[5] = 0x499c4412, opcode= 0x02
0x0dfb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0dfe: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0e01: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0e04: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0e08: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e13: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0e16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e19: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0e1d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e22: mov_imm:
	regs[5] = 0x3f641814, opcode= 0x02
0x0e29: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e31: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0e35: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e3a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e40: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e47: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e4c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0e4f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0e53: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e5c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e64: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0e67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e6a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0e6d: mov_imm:
	regs[5] = 0x8a5cab54, opcode= 0x02
0x0e74: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e82: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0e85: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0e88: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0e8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e91: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0e94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e98: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e9d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0ea1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ea6: mov_imm:
	regs[5] = 0xf9916e2a, opcode= 0x02
0x0eac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0eaf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0eb2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0eb8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ebf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ec4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0ec8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ecd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0ed1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ed6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ed9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0edc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ee5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ee8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0eeb: mov_imm:
	regs[5] = 0x60c11e20, opcode= 0x02
0x0ef1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ef5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0efa: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0efd: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0f00: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0f03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f0a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f0f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0f12: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f15: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0f18: mov_imm:
	regs[5] = 0x8c1d8e4f, opcode= 0x02
0x0f1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f21: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0f25: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f2a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f30: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f36: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0f39: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0f3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f42: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0f46: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f4e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0f51: mov_imm:
	regs[5] = 0x423a2dc1, opcode= 0x02
0x0f57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f5a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0f5d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0f61: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f66: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0f6a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f6f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f7b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0f7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f87: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0f8a: mov_imm:
	regs[5] = 0xc8f0808d, opcode= 0x02
0x0f90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f94: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f99: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0f9c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0fa3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fa8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0fae: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0fb1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0fb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fb7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0fba: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0fbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fc0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0fc3: mov_imm:
	regs[5] = 0x73b8f3b0, opcode= 0x02
0x0fca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fcf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0fd2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0fd5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fde: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0fe1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0fee: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ff3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0ff7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ffc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fff: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1008: mov_imm:
	regs[5] = 0x4a4c756d, opcode= 0x02
0x100e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1011: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1014: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x101a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1020: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1023: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1026: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x102a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x102f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1032: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1035: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1038: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x103b: mov_imm:
	regs[5] = 0xcdd29ae9, opcode= 0x02
0x1041: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1044: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1048: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x104d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1050: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1053: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1056: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1059: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x105d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1062: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1065: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1068: mov_imm:
	regs[5] = 0xc549e3df, opcode= 0x02
0x106f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1074: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1077: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x107a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1080: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1087: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x108c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x108f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1093: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1098: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x109b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x109e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x10a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10a4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x10a7: mov_imm:
	regs[5] = 0xd3754324, opcode= 0x02
0x10ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10b6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x10b9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x10bc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x10bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10c3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x10cb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x10ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10d1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x10d4: mov_imm:
	regs[5] = 0x7584e5a5, opcode= 0x02
0x10da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10dd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x10e0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10ec: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10f2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x10f5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x10f9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1101: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1104: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1107: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x110a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x110d: mov_imm:
	regs[5] = 0x57ae3d6, opcode= 0x02
0x1113: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x111c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1120: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1125: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1128: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x112b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x112f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1134: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1137: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x113a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x113d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1140: mov_imm:
	regs[5] = 0xf99122e4, opcode= 0x02
0x1146: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1149: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x114c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1152: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1158: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x115b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1164: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1167: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x116b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1170: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1173: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1176: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1179: mov_imm:
	regs[5] = 0xebb41d, opcode= 0x02
0x117f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1182: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1186: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x118b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x118e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1191: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1194: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1197: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x119a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x119d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x11a0: mov_imm:
	regs[5] = 0xdf673fdf, opcode= 0x02
0x11a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11aa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11af: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x11b3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11b8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x11bf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11c4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x11cb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11d0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x11d3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x11d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11da: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x11e2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11ee: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x11f1: mov_imm:
	regs[5] = 0x77ed95e5, opcode= 0x02
0x11f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11fa: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x11fe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1203: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1206: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1209: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x120c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1210: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1215: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1219: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x121e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1221: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1224: mov_imm:
	regs[5] = 0x2932f3fd, opcode= 0x02
0x122a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x122d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1230: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1236: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x123c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x123f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1242: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1245: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1248: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1251: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1254: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1257: mov_imm:
	regs[5] = 0x76e4abc4, opcode= 0x02
0x125d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1260: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1263: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x126c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x126f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1272: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1275: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1278: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x127b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x127f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1284: mov_imm:
	regs[5] = 0xb646fb67, opcode= 0x02
0x128a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x128d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1291: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1296: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x129d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12a2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x12a8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x12ab: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x12ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x12b5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12ba: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x12be: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12c6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x12c9: mov_imm:
	regs[5] = 0x4a3235f6, opcode= 0x02
0x12cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12d2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x12d5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x12d8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x12dc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x12e7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x12ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12ed: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x12f0: mov_imm:
	regs[5] = 0xb56c5b70, opcode= 0x02
0x12f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12fa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12ff: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1302: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1308: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x130e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1312: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1317: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x131a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x131e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1323: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1326: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1329: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x132c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x132f: mov_imm:
	regs[5] = 0x8fd6c008, opcode= 0x02
0x1335: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1339: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x133e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1342: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1347: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x134a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x134e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1353: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1356: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1359: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x135c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x135f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1362: mov_imm:
	regs[5] = 0x58613dbd, opcode= 0x02
0x1368: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x136b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x136f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1374: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x137b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1380: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1386: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1389: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x138c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x138f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1392: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1396: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x139b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x139e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x13a1: mov_imm:
	regs[5] = 0x26687084, opcode= 0x02
0x13a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13aa: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13b3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x13b6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x13b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x13bf: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x13c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13cb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x13ce: mov_imm:
	regs[5] = 0xbcc8c95a, opcode= 0x02
0x13d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13dd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x13e0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13ec: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13f8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x13fb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x13fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1401: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1404: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1407: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x140a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x140d: mov_imm:
	regs[5] = 0xddc060a6, opcode= 0x02
0x1414: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1419: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x141c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x141f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1422: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1425: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1428: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x142b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x142e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1432: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1437: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x143a: mov_imm:
	regs[5] = 0xff527de9, opcode= 0x02
0x1441: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1446: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1449: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x144c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1452: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1458: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x145c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1461: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1464: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1467: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x146b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1470: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1473: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1476: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1479: mov_imm:
	regs[5] = 0x83a6a9d4, opcode= 0x02
0x1480: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1485: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1489: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x148e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1491: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1494: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1497: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x149a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x149d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x14a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14a3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x14a6: mov_imm:
	regs[5] = 0xdfca49b2, opcode= 0x02
0x14ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14af: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x14b2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14be: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14c4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x14c7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x14ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x14d0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x14d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14d7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14dc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x14df: mov_imm:
	regs[5] = 0x26868503, opcode= 0x02
0x14e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14e8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14f1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x14f4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x14f8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1500: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1503: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x150c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1515: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1519: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x151e: mov_imm:
	regs[5] = 0xf07d733b, opcode= 0x02
0x1524: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1527: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x152a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1530: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1536: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1539: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x153d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1542: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1545: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1548: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x154b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1554: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1557: mov_imm:
	regs[5] = 0x542f504f, opcode= 0x02
0x155d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1560: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1563: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1566: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1569: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x156c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x156f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1573: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1578: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x157b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x157e: mov_imm:
	regs[5] = 0xbb8b2861, opcode= 0x02
0x1584: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1587: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x158a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1590: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1596: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x159a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x159f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x15a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x15a8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x15ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15ae: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x15b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15b7: mov_imm:
	regs[5] = 0x14322dfe, opcode= 0x02
0x15bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15c0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x15c4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15c9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x15cc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x15cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x15d5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x15d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15dc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15e1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15ea: mov_imm:
	regs[5] = 0x711457f9, opcode= 0x02
0x15f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15f3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x15f6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x15fc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1602: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1605: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1609: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x160e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1611: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x161a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x161d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1620: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1624: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1629: mov_imm:
	regs[5] = 0x3673db47, opcode= 0x02
0x1630: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1635: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1638: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1641: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1644: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1647: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x164a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x164d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1651: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1656: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1659: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x165d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1662: mov_imm:
	regs[5] = 0x657afd50, opcode= 0x02
0x1668: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x166c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1671: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1675: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x167a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1681: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1686: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x168c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x168f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1693: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1698: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x169b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x169f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16a4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x16a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16aa: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x16ad: mov_imm:
	regs[5] = 0x1f23fc77, opcode= 0x02
0x16b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16b6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x16ba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16bf: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x16c2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x16c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x16cb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x16ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16d1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x16d4: mov_imm:
	regs[5] = 0xdce513ed, opcode= 0x02
0x16da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16dd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x16e0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x16e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16f2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x16f6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16fb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x16ff: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1704: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1707: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x170a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x170d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1710: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1713: mov_imm:
	regs[5] = 0xfc26f1ff, opcode= 0x02
0x171a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x171f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1722: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1725: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1728: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x172b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x172f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1734: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1737: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x173a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x173d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1740: mov_imm:
	regs[5] = 0x11c20e6d, opcode= 0x02
0x1746: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x174a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x174f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1753: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1758: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x175e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1764: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1767: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x176b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1770: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1773: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1776: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1779: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x177d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1782: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1785: mov_imm:
	regs[5] = 0xc0549a33, opcode= 0x02
0x178c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1791: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1795: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x179a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x179d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x17a0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x17a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x17aa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17af: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x17b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17bb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x17bf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17c4: mov_imm:
	regs[5] = 0x2d6c27e3, opcode= 0x02
0x17ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17cd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17e8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x17eb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x17ef: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x17fa: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x17fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1800: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1803: mov_imm:
	regs[5] = 0xcc8546ff, opcode= 0x02
0x1809: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x180d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1812: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1815: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1818: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x181c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1821: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1824: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1827: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x182b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1830: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1833: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x183c: mov_imm:
	regs[5] = 0x7642948d, opcode= 0x02
0x1842: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1845: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1848: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x184f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1854: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x185b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1860: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1863: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1866: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1869: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1872: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1875: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1879: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x187e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1881: mov_imm:
	regs[5] = 0xd19950c1, opcode= 0x02
0x1887: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x188a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x188d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1891: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1896: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x189f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18a3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18ac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18b1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x18b5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18bd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x18c0: mov_imm:
	regs[5] = 0x9bf27d43, opcode= 0x02
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18cf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x18d2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18d8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18e4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x18e7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x18eb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18f7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18fc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x18ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1902: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1905: mov_imm:
	regs[5] = 0x4e2ffbc, opcode= 0x02
0x190b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x190e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1911: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1914: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1917: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x191a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x191d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1921: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1926: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1929: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x192c: mov_imm:
	regs[5] = 0x5e719eed, opcode= 0x02
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1938: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x193b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x193e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1944: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x194b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1950: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1953: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1957: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x195c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x195f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1963: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1968: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x196c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1971: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1974: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1978: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x197d: mov_imm:
	regs[5] = 0x9689cd, opcode= 0x02
0x1983: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1986: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x198a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x198f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1992: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1995: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1998: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x199b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x199e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19a1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19aa: mov_imm:
	regs[5] = 0xf260550, opcode= 0x02
0x19b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19b3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x19b6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x19bc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x19c2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x19c6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19cb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x19ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x19d4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x19d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19e0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x19e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19e9: mov_imm:
	regs[5] = 0xf6f11b0c, opcode= 0x02
0x19ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19f2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x19f5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x19f9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19fe: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1a01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a07: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1a0b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a13: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1a16: mov_imm:
	regs[5] = 0xc1ad4a67, opcode= 0x02
0x1a1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a1f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1a22: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a28: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a2e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1a31: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1a35: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a46: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1a49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a4c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1a4f: mov_imm:
	regs[5] = 0x311f9a32, opcode= 0x02
0x1a55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a59: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a5e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1a61: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1a64: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1a67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a6d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1a70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a73: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1a76: mov_imm:
	regs[5] = 0xe46ebc1f, opcode= 0x02
0x1a7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a7f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1a82: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a88: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a8e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1a92: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a97: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1a9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a9e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1aa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1aa6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1aaa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1aaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ab3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ab8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1abb: mov_imm:
	regs[5] = 0x991cb18b, opcode= 0x02
0x1ac1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ac4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1ac7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1acb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ad0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1ad3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ad7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1adc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1adf: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ae3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ae8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1aeb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1aee: mov_imm:
	regs[5] = 0x9a6d920b, opcode= 0x02
0x1af4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1af7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1afb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b00: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b07: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b0c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b12: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1b15: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1b18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b1f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b24: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1b27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b2a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1b2d: mov_imm:
	regs[5] = 0xe3137745, opcode= 0x02
0x1b33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b36: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1b39: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1b3c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b49: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b51: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1b54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b57: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1b5a: mov_imm:
	regs[5] = 0x8bd2d0bc, opcode= 0x02
0x1b60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b64: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b69: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1b6c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b72: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b78: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1b7b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1b7f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b8a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1b8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b90: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1b93: mov_imm:
	regs[5] = 0x571d049, opcode= 0x02
0x1b9a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ba2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1ba5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1ba9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bae: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1bb2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1bbe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bc3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1bc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bc9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1bcc: mov_imm:
	regs[5] = 0x6371c5a9, opcode= 0x02
0x1bd3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1be1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1be4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1bea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1bf0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1bf3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1bf7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bfc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c03: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c08: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1c0c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c14: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1c17: mov_imm:
	regs[5] = 0xb52d96f1, opcode= 0x02
0x1c1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c20: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1c23: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1c26: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1c29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c2f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1c32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c36: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c3b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1c3e: mov_imm:
	regs[5] = 0xa58829f0, opcode= 0x02
0x1c44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c47: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1c4b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c50: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c56: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c5c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1c5f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1c62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c68: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1c6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c6e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1c71: mov_imm:
	regs[5] = 0xd11a5901, opcode= 0x02
0x1c77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c7a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1c7d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1c80: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1c83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c89: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1c8d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c95: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1c98: mov_imm:
	regs[5] = 0x9474e9e2, opcode= 0x02
0x1c9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ca2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ca7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cb0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1cb6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1cbc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1cbf: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1cc2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cc5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1cc8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ccb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ccf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cd4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1cd7: mov_imm:
	regs[5] = 0x25405b9c, opcode= 0x02
0x1cde: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ce3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ce6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1ce9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1cec: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1cef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cf3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cf8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1cfb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1cfe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d01: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1d04: mov_imm:
	regs[5] = 0xcbaca34d, opcode= 0x02
0x1d0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d0d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1d10: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d16: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d1c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1d1f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1d23: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d2e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1d31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d34: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1d37: mov_imm:
	regs[5] = 0x68e31951, opcode= 0x02
0x1d3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d40: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d49: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1d4c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1d4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d5b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1d5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d61: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1d64: mov_imm:
	regs[5] = 0x44a7272f, opcode= 0x02
0x1d6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d6d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1d70: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d7c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d82: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1d85: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1d88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d8c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d94: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1d98: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1da0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1da3: mov_imm:
	regs[5] = 0x5c2767bf, opcode= 0x02
0x1da9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1dad: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1db2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1db5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1db9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dbe: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1dc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1dc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1dc7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1dca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1dcd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1dd0: mov_imm:
	regs[5] = 0x935b523a, opcode= 0x02
0x1dd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1dd9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1ddc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1de2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dee: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1df2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1df7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1dfa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1dfd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e00: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1e04: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e0c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1e0f: mov_imm:
	regs[5] = 0xc0b09c0e, opcode= 0x02
0x1e15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e1e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1e21: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1e24: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1e27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e33: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1e36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e39: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1e3d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e42: mov_imm:
	regs[5] = 0x80858364, opcode= 0x02
0x1e49: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e51: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1e54: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e5a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e60: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1e63: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e73: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e78: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1e7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e7f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e84: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1e87: mov_imm:
	regs[5] = 0xb63f5f76, opcode= 0x02
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e96: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1e9a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e9f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1ea2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1ea6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1eab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1eae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1eb1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1eb4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1eb7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1eba: mov_imm:
	regs[5] = 0x31e0f320, opcode= 0x02
0x1ec0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ec3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ecc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ed2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ed8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1edc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ee1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1ee4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ee7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1eea: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1eee: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ef3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ef6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1eff: mov_imm:
	regs[5] = 0xc6f3cf9b, opcode= 0x02
0x1f05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f08: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1f0c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f11: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1f14: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1f17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f1d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1f21: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f29: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1f2c: mov_imm:
	regs[5] = 0x39362f80, opcode= 0x02
0x1f33: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f3b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1f3e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f44: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f4a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1f4d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1f50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f56: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f62: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1f65: mov_imm:
	regs[5] = 0x186ae65, opcode= 0x02
0x1f6c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f75: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f7a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1f7d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1f80: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1f84: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f8f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1f92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f95: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f9e: mov_imm:
	regs[5] = 0x397977e5, opcode= 0x02
0x1fa4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1fa8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fad: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1fb0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1fb6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1fbc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1fbf: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1fc2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1fc5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fce: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1fd1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fd4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1fd7: mov_imm:
	regs[5] = 0x4d6dc066, opcode= 0x02
0x1fdd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1fe1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fe6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1fe9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1fec: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1fef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ff2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ff6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ffb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ffe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2001: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2004: mov_imm:
	regs[5] = 0xf95406c8, opcode= 0x02
0x200a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x200d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2010: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2017: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x201c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2022: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2026: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x202b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x202f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2034: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2038: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x203d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2040: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2043: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2046: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2049: mov_imm:
	regs[5] = 0x90b344bb, opcode= 0x02
0x204f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2052: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2055: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2058: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x205b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x205e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2061: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2064: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2068: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x206d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2070: mov_imm:
	regs[5] = 0xb6a5a10d, opcode= 0x02
0x2076: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x207a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x207f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2082: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2088: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x208e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2092: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2097: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x209a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x209e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x20a7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20ac: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x20af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20b2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x20b5: mov_imm:
	regs[5] = 0x9055e9c5, opcode= 0x02
0x20bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20be: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x20c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20c7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x20ca: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x20cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x20d3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x20d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20d9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x20dc: mov_imm:
	regs[5] = 0x67440bf5, opcode= 0x02
0x20e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20e6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20eb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x20ee: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20f4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x20fa: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x20fd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2100: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2103: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2106: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2109: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x210d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2112: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2115: mov_imm:
	regs[5] = 0xa756c238, opcode= 0x02
0x211c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2121: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2124: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2127: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x212a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x212d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2130: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2133: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2137: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x213c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x213f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2142: mov_imm:
	regs[5] = 0xccd08212, opcode= 0x02
0x2148: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x214b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2154: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x215b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2160: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2166: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2169: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x216c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x216f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2172: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2176: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x217b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x217f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2184: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2187: mov_imm:
	regs[5] = 0xe7c66d41, opcode= 0x02
0x218d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2190: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2194: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2199: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x219c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x219f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x21a5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x21a9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21b1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x21b4: mov_imm:
	regs[5] = 0x67291706, opcode= 0x02
0x21ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21bd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x21c0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21c6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21cc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x21cf: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x21d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21d6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x21df: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21e4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x21e8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21f0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x21f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21f9: mov_imm:
	regs[5] = 0x8a0be2d5, opcode= 0x02
0x21ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2202: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2205: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2208: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x220b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x220e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2211: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2214: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2218: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x221d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2220: mov_imm:
	regs[5] = 0xadbbb243, opcode= 0x02
0x2226: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2229: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x222d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2232: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2239: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x223e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2244: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2247: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x224a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x224d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2250: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2253: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2256: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2259: mov_imm:
	regs[5] = 0xbd1a9a47, opcode= 0x02
0x2260: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2265: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2268: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x226b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x226e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2271: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2274: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2277: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x227a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x227d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2280: mov_imm:
	regs[5] = 0x3986f3a1, opcode= 0x02
0x2287: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x228c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2290: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2295: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2298: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22aa: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x22ad: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x22b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22c2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x22c6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22ce: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x22d1: mov_imm:
	regs[5] = 0xf6b3945a, opcode= 0x02
0x22d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22da: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x22dd: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x22e0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x22e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22e7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22ef: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x22f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22f5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x22f8: mov_imm:
	regs[5] = 0xc9a14f09, opcode= 0x02
0x22ff: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2304: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2308: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x230d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2310: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2316: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x231c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2320: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2325: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2328: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x232c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2331: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2335: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x233a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x233d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2341: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2346: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2349: mov_imm:
	regs[5] = 0xd311d9aa, opcode= 0x02
0x234f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2352: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2355: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2358: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x235c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2361: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2364: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2368: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x236d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2370: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2373: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2377: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x237c: mov_imm:
	regs[5] = 0x35a336f, opcode= 0x02
0x2383: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2388: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x238b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x238f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2394: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x239a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23a0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x23a3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x23a7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x23b2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x23b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23b8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x23bb: mov_imm:
	regs[5] = 0xbc356c90, opcode= 0x02
0x23c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23c4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x23c8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23cd: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x23d1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23d6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x23da: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x23e5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x23e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23f2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23f7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x23fa: mov_imm:
	regs[5] = 0xfbf82c2d, opcode= 0x02
0x2400: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2403: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2406: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x240d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2412: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2418: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x241b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x241e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2421: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2424: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2427: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x242a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x242d: mov_imm:
	regs[5] = 0xc3f3d9e6, opcode= 0x02
0x2433: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2436: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2439: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x243c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x243f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2443: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2448: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x244c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2451: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2454: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2457: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x245a: mov_imm:
	regs[5] = 0x6843195c, opcode= 0x02
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2466: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x246a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x246f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2472: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2478: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x247e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2481: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2484: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2487: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x248a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x248d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2490: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2493: mov_imm:
	regs[5] = 0xa2cc7154, opcode= 0x02
0x2499: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x249c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x249f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x24a2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x24a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x24ab: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x24ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24b1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x24b4: mov_imm:
	regs[5] = 0x10f322c7, opcode= 0x02
0x24ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24bd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x24c0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x24c6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x24cc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x24cf: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x24d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x24d9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24de: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x24e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24e4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x24e7: mov_imm:
	regs[5] = 0x13d93ada, opcode= 0x02
0x24ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24f0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x24f3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x24f6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x24f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24fd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2502: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2505: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2508: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x250b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2514: mov_imm:
	regs[5] = 0x69073150, opcode= 0x02
0x251b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2520: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2524: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2529: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x252c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2533: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2538: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x253e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2541: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2545: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x254a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x254d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2550: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2559: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x255c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2560: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2565: mov_imm:
	regs[5] = 0x58a09d2d, opcode= 0x02
0x256b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x256e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2572: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2577: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x257b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2580: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2583: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x258c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x258f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2592: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2595: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2598: mov_imm:
	regs[5] = 0x2cf0a084, opcode= 0x02
0x259e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25a1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x25a4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25aa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x25b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25b6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x25b9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x25bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x25c3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25c8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x25cc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25d4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x25d7: mov_imm:
	regs[5] = 0x8620953, opcode= 0x02
0x25dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25e1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25e6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x25e9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x25ec: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x25f0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x25fb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x25fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2601: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2605: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x260a: mov_imm:
	regs[5] = 0xaea59d, opcode= 0x02
0x2610: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2613: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2616: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x261c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2622: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2625: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2628: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x262b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x262e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2631: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2634: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2637: mov_imm:
	regs[5] = 0x5808cf5f, opcode= 0x02
0x263d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2641: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2646: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2649: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x264c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2650: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2655: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2659: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x265e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2661: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2664: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2668: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x266d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2671: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2676: mov_imm:
	regs[5] = 0x84fee0a3, opcode= 0x02
0x267c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x267f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2683: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2688: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x268e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2694: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2697: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x269b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x26a7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26ac: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x26b0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26be: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x26c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26c7: mov_imm:
	regs[5] = 0xee7b7cd5, opcode= 0x02
0x26cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26d0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x26d3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x26d6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x26d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x26e0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26e5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x26e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26eb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x26ee: mov_imm:
	regs[5] = 0xb20623ee, opcode= 0x02
0x26f5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26fd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2700: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2706: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x270c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x270f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2712: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2716: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x271b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x271e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2721: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2725: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x272a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x272d: mov_imm:
	regs[5] = 0x5f6eea00, opcode= 0x02
0x2733: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2736: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2739: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x273c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x273f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2742: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2745: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2748: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x274b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x274e: mov_imm:
	regs[5] = 0xbb8b66d3, opcode= 0x02
0x2754: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x275d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2760: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2766: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x276c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x276f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2773: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2778: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x277b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x277e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2781: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2784: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2788: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x278d: mov_imm:
	regs[5] = 0xc595b54c, opcode= 0x02
0x2794: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2799: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27a2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x27a5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x27a9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27ae: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x27b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27bb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x27c3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x27c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27c9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x27cd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27d2: mov_imm:
	regs[5] = 0x7dc5241f, opcode= 0x02
0x27d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27db: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x27de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x27ea: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x27ed: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x27f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x27f6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x27f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27fc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2800: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2805: mov_imm:
	regs[5] = 0xb161c7c7, opcode= 0x02
0x280b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x280e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2811: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2814: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2818: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x281d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2820: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2823: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2826: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2829: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x282c: mov_imm:
	regs[5] = 0x80303f96, opcode= 0x02
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2838: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x283b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x283e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2844: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x284b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2850: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2859: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x285d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2862: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2865: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2868: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x286b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x286f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2874: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2877: mov_imm:
	regs[5] = 0x5d423471, opcode= 0x02
0x287d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2880: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2883: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2887: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x288c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x288f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2893: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2898: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x289b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x289f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28a7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x28aa: mov_imm:
	regs[5] = 0x57b11708, opcode= 0x02
0x28b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28b3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x28b6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28bc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x28c2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x28c5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x28c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28ce: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x28d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28d4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x28d7: mov_imm:
	regs[5] = 0x371ec0f, opcode= 0x02
0x28dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28e1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28e6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x28e9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x28ec: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x28ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28f6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28fb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x28fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2901: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2904: mov_imm:
	regs[5] = 0xb9f0fb4a, opcode= 0x02
0x290a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x290d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2910: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2916: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x291d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2922: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2926: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x292b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x292e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2931: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2935: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x293a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x293e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2943: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2946: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2949: mov_imm:
	regs[5] = 0x2676f6c4, opcode= 0x02
0x2950: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2955: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2958: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x295b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x295e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2962: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2967: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x296b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2970: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2979: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x297d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2982: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2985: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2988: mov_imm:
	regs[5] = 0xc39bedda, opcode= 0x02
0x298e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2991: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2994: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x299a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29a0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x29a3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x29a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x29ac: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x29af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29b2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x29b5: mov_imm:
	regs[5] = 0x13d831d2, opcode= 0x02
0x29bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29be: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x29c1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x29c4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x29c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x29ce: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29d3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x29d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29d9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x29dc: mov_imm:
	regs[5] = 0xc5329b6, opcode= 0x02
0x29e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29e5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x29e8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x29ee: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29f4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x29f7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x29fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a01: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a06: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2a0a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a12: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2a15: mov_imm:
	regs[5] = 0x8711dc44, opcode= 0x02
0x2a1c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a24: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2a27: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2a2a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2a2e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a39: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2a3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a3f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2a42: mov_imm:
	regs[5] = 0x15444196, opcode= 0x02
0x2a48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a4c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a51: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2a55: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a5a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a60: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a66: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2a69: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2a6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a78: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2a7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a7f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a84: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2a88: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a8d: mov_imm:
	regs[5] = 0x6fc35db2, opcode= 0x02
0x2a94: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a9c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2aa0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2aa5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2aa8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2aab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2aaf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ab4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ab7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2aba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2abe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ac3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2ac7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2acc: mov_imm:
	regs[5] = 0xd96913fb, opcode= 0x02
0x2ad2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ad5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2ad9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ade: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ae4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2aea: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2aed: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2af0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2af3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2af6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2afa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2aff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b02: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2b05: mov_imm:
	regs[5] = 0xda462b8c, opcode= 0x02
0x2b0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b0f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b14: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2b17: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2b1a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2b1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b21: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b29: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b35: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2b38: mov_imm:
	regs[5] = 0xfaf3177e, opcode= 0x02
0x2b3f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b48: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b4d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2b50: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b56: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b5c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2b5f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2b62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b68: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2b6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b6e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2b71: mov_imm:
	regs[5] = 0x82eadafb, opcode= 0x02
0x2b77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b7b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b80: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2b83: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2b86: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2b8a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b95: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2b99: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ba1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2ba4: mov_imm:
	regs[5] = 0x789cebcc, opcode= 0x02
0x2baa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bad: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bb6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2bbc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2bc2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2bc6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bcb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2bce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2bd5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bda: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2bdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2be0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2be4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2be9: mov_imm:
	regs[5] = 0xa9ba7733, opcode= 0x02
0x2bf0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bf5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bf8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2bfc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c01: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2c04: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2c08: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c13: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c1f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2c22: mov_imm:
	regs[5] = 0xdea10133, opcode= 0x02
0x2c29: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c31: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2c35: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c3a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c40: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c46: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2c49: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2c4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c58: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2c5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c5f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c64: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2c67: mov_imm:
	regs[5] = 0x1da5ce8a, opcode= 0x02
0x2c6e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c77: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c7c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2c7f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2c82: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2c85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c8c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c91: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2c95: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c9d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2ca0: mov_imm:
	regs[5] = 0x563816d8, opcode= 0x02
0x2ca6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ca9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2cad: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cb2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2cb9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cbe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2cc5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cca: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2cce: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cd3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2cdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ce2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2ce5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cee: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2cf1: mov_imm:
	regs[5] = 0xbbfa7c58, opcode= 0x02
0x2cf7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2cfa: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2cfe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d03: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2d06: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2d09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d0d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d15: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2d19: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d22: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d27: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2d2a: mov_imm:
	regs[5] = 0x491a4cfd, opcode= 0x02
0x2d30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d33: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2d36: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d3c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d42: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2d45: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2d48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d4c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d54: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2d57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d5a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2d5e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d63: mov_imm:
	regs[5] = 0xbc609e76, opcode= 0x02
0x2d69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d6c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2d6f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2d72: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2d75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d7b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2d7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d81: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2d84: mov_imm:
	regs[5] = 0x3fa17ac4, opcode= 0x02
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d93: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2d96: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d9c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2da2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2da5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2da8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2dac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2db1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2db4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2db7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2dba: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2dbd: mov_imm:
	regs[5] = 0x2f5c6823, opcode= 0x02
0x2dc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2dc6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2dc9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2dcd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2dd2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2dd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2dd8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ddc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2de1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2de4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2de7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2dea: mov_imm:
	regs[5] = 0x5068fca4, opcode= 0x02
0x2df0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2df3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2df7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2dfc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e02: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e08: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2e0b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2e0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e14: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2e18: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e20: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2e23: mov_imm:
	regs[5] = 0x46444170, opcode= 0x02
0x2e29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e2c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2e2f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e38: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2e3b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e41: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e4d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2e50: mov_imm:
	regs[5] = 0x16f6d9db, opcode= 0x02
0x2e56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e59: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2e5c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e62: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e68: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2e6b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2e6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e74: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2e77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e7a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2e7d: mov_imm:
	regs[5] = 0xb65295b4, opcode= 0x02
0x2e83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e86: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2e89: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2e8c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2e90: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e9b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2e9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ea1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2ea4: mov_imm:
	regs[5] = 0x7776c205, opcode= 0x02
0x2eaa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ead: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2eb0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ebc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ec2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2ec5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2ec8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ecc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ed1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ed4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2ed7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2edb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ee0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2ee3: mov_imm:
	regs[5] = 0xa79a9fb3, opcode= 0x02
0x2ee9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2eec: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2ef0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ef5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2ef8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2efc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f08: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f0d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2f10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f14: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f19: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2f1c: mov_imm:
	regs[5] = 0x4274830f, opcode= 0x02
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f2b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2f2e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f34: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f3a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2f3d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2f41: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f4c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f58: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2f5b: mov_imm:
	regs[5] = 0xac43d015, opcode= 0x02
0x2f62: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f6a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2f6d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2f70: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2f73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f79: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2f7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f7f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2f82: mov_imm:
	regs[5] = 0xcdb9a225, opcode= 0x02
0x2f89: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f91: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2f94: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f9a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2fa0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2fa4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fa9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2fac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2faf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2fb2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2fb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fb9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fbe: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2fc2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fc7: mov_imm:
	regs[5] = 0xe7300b9b, opcode= 0x02
0x2fce: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fd3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fd7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fdc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2fdf: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2fe2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2fe6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2feb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2fee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ff1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ffa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ffd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3000: mov_imm:
	regs[5] = 0xe522bc17, opcode= 0x02
0x3006: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3009: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x300d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3012: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3018: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x301f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3024: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3027: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x302a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x302d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3036: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3039: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x303c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x303f: mov_imm:
	regs[5] = 0x239818b6, opcode= 0x02
0x3045: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3048: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x304b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x304e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3057: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x305a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x305d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3060: mov_imm:
	regs[5] = 0x38bf1a1b, opcode= 0x02
0x3066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3069: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x306c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3072: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3079: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x307e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3081: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3084: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3087: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x308a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x308d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3091: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3096: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3099: mov_imm:
	regs[5] = 0xe00e879b, opcode= 0x02
0x309f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30a2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x30a5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x30a9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30ae: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x30b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30b5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x30bd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x30c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30c3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x30c6: mov_imm:
	regs[5] = 0xcd00f1bc, opcode= 0x02
0x30cd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30d5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x30e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30eb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30f0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x30f3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x30f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x30fc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x30ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3102: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3106: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x310b: mov_imm:
	regs[5] = 0xc917b8c3, opcode= 0x02
0x3111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3114: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3117: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x311a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x311d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3123: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3129: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x312c: mov_imm:
	regs[5] = 0xcecc6308, opcode= 0x02
0x3132: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3135: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3138: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x313f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3144: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x314a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x314d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3151: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3156: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3159: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x315c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3160: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3165: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3168: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x316b: mov_imm:
	regs[5] = 0xfd4f41ef, opcode= 0x02
0x3171: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3174: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3177: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x317a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x317d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3181: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3186: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3189: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x318c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x318f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3192: mov_imm:
	regs[5] = 0xdc7ef60d, opcode= 0x02
0x3198: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x319b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x319e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x31a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31aa: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x31ad: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x31b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x31bc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x31bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31c2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x31c5: mov_imm:
	regs[5] = 0xbb55a1cb, opcode= 0x02
0x31cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31ce: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x31d1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x31d5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31da: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x31de: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x31ef: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x31f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31f5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x31f9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31fe: mov_imm:
	regs[5] = 0xa116b037, opcode= 0x02
0x3204: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3207: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x320b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3210: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3216: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x321c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x321f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3222: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3225: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3229: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x322e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3232: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3237: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x323a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x323d: mov_imm:
	regs[5] = 0x6cb0ca8, opcode= 0x02
0x3244: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3249: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x324c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x324f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3253: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3258: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x325b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x325e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3261: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3264: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3267: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x326a: mov_imm:
	regs[5] = 0xf1ef5ce, opcode= 0x02
0x3270: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3273: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3276: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x327c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3282: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3286: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x328b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x328e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3291: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3294: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3297: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x329a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x329d: mov_imm:
	regs[5] = 0x20cd26fb, opcode= 0x02
0x32a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32a6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x32a9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x32ac: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x32af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32b5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x32b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32c1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32ca: mov_imm:
	regs[5] = 0x252ab5a4, opcode= 0x02
0x32d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32d4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32d9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x32dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32e8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x32eb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x32ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32f4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x32f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32fb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3300: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3303: mov_imm:
	regs[5] = 0x45a35124, opcode= 0x02
0x3309: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x330d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3312: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3315: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3318: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x331b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x331e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3321: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3324: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3327: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x332a: mov_imm:
	regs[5] = 0x577282ae, opcode= 0x02
0x3330: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3333: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3336: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x333d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3342: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3349: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x334e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3351: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3355: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x335a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x335e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3363: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3366: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3369: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x336c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x336f: mov_imm:
	regs[5] = 0xfdf6fa0a, opcode= 0x02
0x3376: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x337b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x337e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3381: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3384: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3387: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x338b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3390: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3393: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3396: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3399: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x339c: mov_imm:
	regs[5] = 0xa71d4101, opcode= 0x02
0x33a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33a5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x33a9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33ae: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x33b4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33ba: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x33bd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x33c1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x33cc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x33cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33d2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x33d5: mov_imm:
	regs[5] = 0x7e8429c3, opcode= 0x02
0x33db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33de: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x33e1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x33e4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x33e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x33f3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x33f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33f9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x33fc: mov_imm:
	regs[5] = 0xf07207d0, opcode= 0x02
0x3402: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3405: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3408: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x340e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3414: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3417: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x341b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3420: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3423: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3427: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x342c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x342f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3432: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3436: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x343b: mov_imm:
	regs[5] = 0x2bd5853a, opcode= 0x02
0x3441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3445: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x344a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x344d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3451: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3456: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x345a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x345f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3462: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3465: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3468: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x346b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x346f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3474: mov_imm:
	regs[5] = 0xeca236cf, opcode= 0x02
0x347b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3480: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3483: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3486: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x348c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3498: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x349b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x349e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34a2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x34aa: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x34ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34b6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x34b9: mov_imm:
	regs[5] = 0xfcdcbbbd, opcode= 0x02
0x34bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34c2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x34c5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x34c8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x34cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x34d1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x34d5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34dd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x34e0: mov_imm:
	regs[5] = 0xaa5ce247, opcode= 0x02
0x34e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34ea: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34ef: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x34f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x34f8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x34ff: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3504: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3507: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x350a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x350d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3510: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3513: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3517: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x351c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x351f: mov_imm:
	regs[5] = 0xf2b235ba, opcode= 0x02
0x3526: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x352b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x352f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3534: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3538: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x353d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3540: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3544: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3549: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x354c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x354f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3552: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3555: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3558: mov_imm:
	regs[5] = 0x3529b902, opcode= 0x02
0x355e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3561: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3564: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x356a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3570: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3573: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3577: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x357c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x357f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3583: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3588: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x358b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3594: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3597: mov_imm:
	regs[5] = 0xd1051458, opcode= 0x02
0x359d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35a1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35a6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x35a9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x35ad: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35b2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x35b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x35bb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x35be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35c1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x35c4: mov_imm:
	regs[5] = 0x80d23798, opcode= 0x02
0x35ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35cd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35dc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35e2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x35e5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x35e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x35f4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x35f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35fa: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x35fd: mov_imm:
	regs[5] = 0x15f56b27, opcode= 0x02
0x3603: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3606: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3609: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x360d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3612: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3615: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3618: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x361b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x361e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3621: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3624: mov_imm:
	regs[5] = 0x85eb2cb8, opcode= 0x02
0x362a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x362e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3633: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3637: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x363c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3642: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3648: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x364c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3651: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3654: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3657: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x365a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x365d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3660: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3663: mov_imm:
	regs[5] = 0xb1005698, opcode= 0x02
0x3669: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x366c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3670: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3675: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3678: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3681: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3685: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x368a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x368e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3693: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3696: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x369a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x369f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x36a2: mov_imm:
	regs[5] = 0x2551b1c7, opcode= 0x02
0x36a9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36b7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x36ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x36c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x36c6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x36c9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x36cd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x36d8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x36dc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36e4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36ed: mov_imm:
	regs[5] = 0x3b547ef7, opcode= 0x02
0x36f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36f6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x36f9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x36fc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3700: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3705: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3708: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x370b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x370e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3711: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3714: mov_imm:
	regs[5] = 0xdb42f7ea, opcode= 0x02
0x371b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3720: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3723: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3726: mov_imm:
	regs[30] = 0x6e2ef033, opcode= 0x02
0x372c: mov_imm:
	regs[31] = 0xf07bb819, opcode= 0x02
0x3732: xor_regs:
	regs[0] ^= regs[30], opcode= 0x03
0x3735: xor_regs:
	regs[1] ^= regs[31], opcode= 0x03
max register index:31
