
28-UART_Rxinterrupt_DataPackets.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cb8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08005e58  08005e58  00015e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ef4  08005ef4  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08005ef4  08005ef4  00015ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005efc  08005efc  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005efc  08005efc  00015efc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f00  08005f00  00015f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08005f04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c2c  20000060  08005f64  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004c8c  08005f64  00024c8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017c97  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003438  00000000  00000000  00037d6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001400  00000000  00000000  0003b1a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f88  00000000  00000000  0003c5a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003a06  00000000  00000000  0003d530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016575  00000000  00000000  00040f36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00097ad7  00000000  00000000  000574ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005918  00000000  00000000  000eef84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000097  00000000  00000000  000f489c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005e40 	.word	0x08005e40

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08005e40 	.word	0x08005e40

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	4603      	mov	r3, r0
 8000584:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800058a:	2b00      	cmp	r3, #0
 800058c:	db0b      	blt.n	80005a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800058e:	79fb      	ldrb	r3, [r7, #7]
 8000590:	f003 021f 	and.w	r2, r3, #31
 8000594:	4907      	ldr	r1, [pc, #28]	; (80005b4 <__NVIC_EnableIRQ+0x38>)
 8000596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800059a:	095b      	lsrs	r3, r3, #5
 800059c:	2001      	movs	r0, #1
 800059e:	fa00 f202 	lsl.w	r2, r0, r2
 80005a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80005a6:	bf00      	nop
 80005a8:	370c      	adds	r7, #12
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	e000e100 	.word	0xe000e100

080005b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	6039      	str	r1, [r7, #0]
 80005c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	db0a      	blt.n	80005e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	b2da      	uxtb	r2, r3
 80005d0:	490c      	ldr	r1, [pc, #48]	; (8000604 <__NVIC_SetPriority+0x4c>)
 80005d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005d6:	0112      	lsls	r2, r2, #4
 80005d8:	b2d2      	uxtb	r2, r2
 80005da:	440b      	add	r3, r1
 80005dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005e0:	e00a      	b.n	80005f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	b2da      	uxtb	r2, r3
 80005e6:	4908      	ldr	r1, [pc, #32]	; (8000608 <__NVIC_SetPriority+0x50>)
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	f003 030f 	and.w	r3, r3, #15
 80005ee:	3b04      	subs	r3, #4
 80005f0:	0112      	lsls	r2, r2, #4
 80005f2:	b2d2      	uxtb	r2, r2
 80005f4:	440b      	add	r3, r1
 80005f6:	761a      	strb	r2, [r3, #24]
}
 80005f8:	bf00      	nop
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr
 8000604:	e000e100 	.word	0xe000e100
 8000608:	e000ed00 	.word	0xe000ed00

0800060c <main>:
static uint16_t rxItr=0;		//to apply a loop

static SemaphoreHandle_t rxDone=NULL;		//Semaphore handle

int main(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af02      	add	r7, sp, #8

  HAL_Init();		/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 8000612:	f000 fb21 	bl	8000c58 <HAL_Init>
  SystemClock_Config();		/* Configure the system clock */
 8000616:	f000 f8e5 	bl	80007e4 <SystemClock_Config>
  MX_GPIO_Init();		    /* Initialize all configured peripherals */
 800061a:	f000 f94f 	bl	80008bc <MX_GPIO_Init>


  rxDone=xSemaphoreCreateBinary();			//Create Semaphore
 800061e:	2203      	movs	r2, #3
 8000620:	2100      	movs	r1, #0
 8000622:	2001      	movs	r0, #1
 8000624:	f002 f9a4 	bl	8002970 <xQueueGenericCreate>
 8000628:	4603      	mov	r3, r0
 800062a:	4a07      	ldr	r2, [pc, #28]	; (8000648 <main+0x3c>)
 800062c:	6013      	str	r3, [r2, #0]

  xTaskCreate(Handlertask,					//create task1
 800062e:	2300      	movs	r3, #0
 8000630:	9301      	str	r3, [sp, #4]
 8000632:	2303      	movs	r3, #3
 8000634:	9300      	str	r3, [sp, #0]
 8000636:	2300      	movs	r3, #0
 8000638:	2280      	movs	r2, #128	; 0x80
 800063a:	4904      	ldr	r1, [pc, #16]	; (800064c <main+0x40>)
 800063c:	4804      	ldr	r0, [pc, #16]	; (8000650 <main+0x44>)
 800063e:	f002 ffea 	bl	8003616 <xTaskCreate>
		  NULL,
		  tskIDLE_PRIORITY+3,
		  NULL);


  vTaskStartScheduler();
 8000642:	f003 f943 	bl	80038cc <vTaskStartScheduler>



  while (1)
 8000646:	e7fe      	b.n	8000646 <main+0x3a>
 8000648:	2000008c 	.word	0x2000008c
 800064c:	08005e58 	.word	0x08005e58
 8000650:	080006c5 	.word	0x080006c5

08000654 <start_rx_interrupt>:
}


int32_t start_rx_interrupt(uint8_t *Buffer,uint_fast16_t Len)		//Sets up an interrupt rx for USART2

{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
 800065c:	6039      	str	r1, [r7, #0]
	if(!rxInProgress && (Buffer!=NULL))
 800065e:	4b14      	ldr	r3, [pc, #80]	; (80006b0 <start_rx_interrupt+0x5c>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d11e      	bne.n	80006a4 <start_rx_interrupt+0x50>
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d01b      	beq.n	80006a4 <start_rx_interrupt+0x50>
	{
		rxInProgress=1;
 800066c:	4b10      	ldr	r3, [pc, #64]	; (80006b0 <start_rx_interrupt+0x5c>)
 800066e:	2201      	movs	r2, #1
 8000670:	601a      	str	r2, [r3, #0]
		rxLen=Len;
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	b29a      	uxth	r2, r3
 8000676:	4b0f      	ldr	r3, [pc, #60]	; (80006b4 <start_rx_interrupt+0x60>)
 8000678:	801a      	strh	r2, [r3, #0]
		rxBuff=Buffer;
 800067a:	4a0f      	ldr	r2, [pc, #60]	; (80006b8 <start_rx_interrupt+0x64>)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	6013      	str	r3, [r2, #0]
		rxItr=0;
 8000680:	4b0e      	ldr	r3, [pc, #56]	; (80006bc <start_rx_interrupt+0x68>)
 8000682:	2200      	movs	r2, #0
 8000684:	801a      	strh	r2, [r3, #0]

		USART2->CR1 |=0x0020;				//Enable the Rx interrupt
 8000686:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <start_rx_interrupt+0x6c>)
 8000688:	68db      	ldr	r3, [r3, #12]
 800068a:	4a0d      	ldr	r2, [pc, #52]	; (80006c0 <start_rx_interrupt+0x6c>)
 800068c:	f043 0320 	orr.w	r3, r3, #32
 8000690:	60d3      	str	r3, [r2, #12]
		NVIC_SetPriority(USART2_IRQn,6);
 8000692:	2106      	movs	r1, #6
 8000694:	2026      	movs	r0, #38	; 0x26
 8000696:	f7ff ff8f 	bl	80005b8 <__NVIC_SetPriority>
		NVIC_EnableIRQ(USART2_IRQn);
 800069a:	2026      	movs	r0, #38	; 0x26
 800069c:	f7ff ff6e 	bl	800057c <__NVIC_EnableIRQ>

		return 0;
 80006a0:	2300      	movs	r3, #0
 80006a2:	e001      	b.n	80006a8 <start_rx_interrupt+0x54>
	}
	return -1;
 80006a4:	f04f 33ff 	mov.w	r3, #4294967295

}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	2000007c 	.word	0x2000007c
 80006b4:	20000080 	.word	0x20000080
 80006b8:	20000084 	.word	0x20000084
 80006bc:	20000088 	.word	0x20000088
 80006c0:	40004400 	.word	0x40004400

080006c4 <Handlertask>:

uint8_t rxData[EXPECTED_PKT_LEN];		//Main buffer to receive the data
char rxCode[50]={0};

void Handlertask(void *pvParameters)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
	USART2_UART_RX_Init();
 80006cc:	f000 fa76 	bl	8000bbc <USART2_UART_RX_Init>

	for(int i=0;i<EXPECTED_PKT_LEN;i++)
 80006d0:	2300      	movs	r3, #0
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	e007      	b.n	80006e6 <Handlertask+0x22>
	{
		rxData[i]=0;
 80006d6:	4a17      	ldr	r2, [pc, #92]	; (8000734 <Handlertask+0x70>)
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	4413      	add	r3, r2
 80006dc:	2200      	movs	r2, #0
 80006de:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<EXPECTED_PKT_LEN;i++)
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	3301      	adds	r3, #1
 80006e4:	60fb      	str	r3, [r7, #12]
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	2b04      	cmp	r3, #4
 80006ea:	ddf4      	ble.n	80006d6 <Handlertask+0x12>
	}

	const TickType_t timeout=pdMS_TO_TICKS(8000);
 80006ec:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80006f0:	60bb      	str	r3, [r7, #8]

	while(1)
	{
		start_rx_interrupt(rxData,EXPECTED_PKT_LEN);
 80006f2:	2105      	movs	r1, #5
 80006f4:	480f      	ldr	r0, [pc, #60]	; (8000734 <Handlertask+0x70>)
 80006f6:	f7ff ffad 	bl	8000654 <start_rx_interrupt>

		if(xSemaphoreTake(rxDone,timeout)==pdPASS)			//To check if the semaphore can be taken within that "timeout"
 80006fa:	4b0f      	ldr	r3, [pc, #60]	; (8000738 <Handlertask+0x74>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	68b9      	ldr	r1, [r7, #8]
 8000700:	4618      	mov	r0, r3
 8000702:	f002 fc99 	bl	8003038 <xQueueSemaphoreTake>
 8000706:	4603      	mov	r3, r0
 8000708:	2b01      	cmp	r3, #1
 800070a:	d10d      	bne.n	8000728 <Handlertask+0x64>
		{
			if(EXPECTED_PKT_LEN==rxItr)						//To check if the the length is same
 800070c:	4b0b      	ldr	r3, [pc, #44]	; (800073c <Handlertask+0x78>)
 800070e:	881b      	ldrh	r3, [r3, #0]
 8000710:	2b05      	cmp	r3, #5
 8000712:	d104      	bne.n	800071e <Handlertask+0x5a>
			{
				sprintf(rxCode,"Data Received");
 8000714:	490a      	ldr	r1, [pc, #40]	; (8000740 <Handlertask+0x7c>)
 8000716:	480b      	ldr	r0, [pc, #44]	; (8000744 <Handlertask+0x80>)
 8000718:	f004 fe98 	bl	800544c <siprintf>
 800071c:	e7e9      	b.n	80006f2 <Handlertask+0x2e>
			}
			else
			{
				sprintf(rxCode,"Length mismatch");
 800071e:	490a      	ldr	r1, [pc, #40]	; (8000748 <Handlertask+0x84>)
 8000720:	4808      	ldr	r0, [pc, #32]	; (8000744 <Handlertask+0x80>)
 8000722:	f004 fe93 	bl	800544c <siprintf>
 8000726:	e7e4      	b.n	80006f2 <Handlertask+0x2e>
			}
		}

		else
		{
			sprintf(rxCode,"Timeout");
 8000728:	4908      	ldr	r1, [pc, #32]	; (800074c <Handlertask+0x88>)
 800072a:	4806      	ldr	r0, [pc, #24]	; (8000744 <Handlertask+0x80>)
 800072c:	f004 fe8e 	bl	800544c <siprintf>
		start_rx_interrupt(rxData,EXPECTED_PKT_LEN);
 8000730:	e7df      	b.n	80006f2 <Handlertask+0x2e>
 8000732:	bf00      	nop
 8000734:	20000090 	.word	0x20000090
 8000738:	2000008c 	.word	0x2000008c
 800073c:	20000088 	.word	0x20000088
 8000740:	08005e68 	.word	0x08005e68
 8000744:	20000098 	.word	0x20000098
 8000748:	08005e78 	.word	0x08005e78
 800074c:	08005e88 	.word	0x08005e88

08000750 <USART2_IRQHandler>:
	}
}


void USART2_IRQHandler(void)						//After ISR, continue where you left of and don't run from the  Higher Priority Task
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken=pdFALSE;
 8000756:	2300      	movs	r3, #0
 8000758:	603b      	str	r3, [r7, #0]

	if(USART2->SR & 0x0020)
 800075a:	4b1b      	ldr	r3, [pc, #108]	; (80007c8 <USART2_IRQHandler+0x78>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	f003 0320 	and.w	r3, r3, #32
 8000762:	2b00      	cmp	r3, #0
 8000764:	d021      	beq.n	80007aa <USART2_IRQHandler+0x5a>
	{
		uint8_t tempVal=(uint8_t)USART2->DR;		//We receive the data and store it in tempVal
 8000766:	4b18      	ldr	r3, [pc, #96]	; (80007c8 <USART2_IRQHandler+0x78>)
 8000768:	685b      	ldr	r3, [r3, #4]
 800076a:	71fb      	strb	r3, [r7, #7]

		if(rxInProgress)
 800076c:	4b17      	ldr	r3, [pc, #92]	; (80007cc <USART2_IRQHandler+0x7c>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d01a      	beq.n	80007aa <USART2_IRQHandler+0x5a>
		{
			rxBuff[rxItr++]=tempVal;				//We keep storing the data in buffer and increment the iterator
 8000774:	4b16      	ldr	r3, [pc, #88]	; (80007d0 <USART2_IRQHandler+0x80>)
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	4b16      	ldr	r3, [pc, #88]	; (80007d4 <USART2_IRQHandler+0x84>)
 800077a:	881b      	ldrh	r3, [r3, #0]
 800077c:	1c59      	adds	r1, r3, #1
 800077e:	b288      	uxth	r0, r1
 8000780:	4914      	ldr	r1, [pc, #80]	; (80007d4 <USART2_IRQHandler+0x84>)
 8000782:	8008      	strh	r0, [r1, #0]
 8000784:	4413      	add	r3, r2
 8000786:	79fa      	ldrb	r2, [r7, #7]
 8000788:	701a      	strb	r2, [r3, #0]
			if(rxItr==rxLen)						//We check if the length of the iterator becomes equal to the length of the data
 800078a:	4b12      	ldr	r3, [pc, #72]	; (80007d4 <USART2_IRQHandler+0x84>)
 800078c:	881a      	ldrh	r2, [r3, #0]
 800078e:	4b12      	ldr	r3, [pc, #72]	; (80007d8 <USART2_IRQHandler+0x88>)
 8000790:	881b      	ldrh	r3, [r3, #0]
 8000792:	429a      	cmp	r2, r3
 8000794:	d109      	bne.n	80007aa <USART2_IRQHandler+0x5a>
			{
				rxInProgress=0;
 8000796:	4b0d      	ldr	r3, [pc, #52]	; (80007cc <USART2_IRQHandler+0x7c>)
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
				xSemaphoreGiveFromISR(rxDone,&xHigherPriorityTaskWoken);		//We send signal that we got the entire data packet
 800079c:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <USART2_IRQHandler+0x8c>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	463a      	mov	r2, r7
 80007a2:	4611      	mov	r1, r2
 80007a4:	4618      	mov	r0, r3
 80007a6:	f002 fada 	bl	8002d5e <xQueueGiveFromISR>
			}
		}

	}
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d007      	beq.n	80007c0 <USART2_IRQHandler+0x70>
 80007b0:	4b0b      	ldr	r3, [pc, #44]	; (80007e0 <USART2_IRQHandler+0x90>)
 80007b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	f3bf 8f4f 	dsb	sy
 80007bc:	f3bf 8f6f 	isb	sy

}
 80007c0:	bf00      	nop
 80007c2:	3708      	adds	r7, #8
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	40004400 	.word	0x40004400
 80007cc:	2000007c 	.word	0x2000007c
 80007d0:	20000084 	.word	0x20000084
 80007d4:	20000088 	.word	0x20000088
 80007d8:	20000080 	.word	0x20000080
 80007dc:	2000008c 	.word	0x2000008c
 80007e0:	e000ed04 	.word	0xe000ed04

080007e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b094      	sub	sp, #80	; 0x50
 80007e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ea:	f107 0320 	add.w	r3, r7, #32
 80007ee:	2230      	movs	r2, #48	; 0x30
 80007f0:	2100      	movs	r1, #0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f004 fe4a 	bl	800548c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f8:	f107 030c 	add.w	r3, r7, #12
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	605a      	str	r2, [r3, #4]
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	60da      	str	r2, [r3, #12]
 8000806:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000808:	2300      	movs	r3, #0
 800080a:	60bb      	str	r3, [r7, #8]
 800080c:	4b29      	ldr	r3, [pc, #164]	; (80008b4 <SystemClock_Config+0xd0>)
 800080e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000810:	4a28      	ldr	r2, [pc, #160]	; (80008b4 <SystemClock_Config+0xd0>)
 8000812:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000816:	6413      	str	r3, [r2, #64]	; 0x40
 8000818:	4b26      	ldr	r3, [pc, #152]	; (80008b4 <SystemClock_Config+0xd0>)
 800081a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800081c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000820:	60bb      	str	r3, [r7, #8]
 8000822:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000824:	2300      	movs	r3, #0
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	4b23      	ldr	r3, [pc, #140]	; (80008b8 <SystemClock_Config+0xd4>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000830:	4a21      	ldr	r2, [pc, #132]	; (80008b8 <SystemClock_Config+0xd4>)
 8000832:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000836:	6013      	str	r3, [r2, #0]
 8000838:	4b1f      	ldr	r3, [pc, #124]	; (80008b8 <SystemClock_Config+0xd4>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000840:	607b      	str	r3, [r7, #4]
 8000842:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000844:	2302      	movs	r3, #2
 8000846:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000848:	2301      	movs	r3, #1
 800084a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800084c:	2310      	movs	r3, #16
 800084e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000850:	2302      	movs	r3, #2
 8000852:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000854:	2300      	movs	r3, #0
 8000856:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000858:	2310      	movs	r3, #16
 800085a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800085c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000860:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000862:	2304      	movs	r3, #4
 8000864:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000866:	2307      	movs	r3, #7
 8000868:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800086a:	f107 0320 	add.w	r3, r7, #32
 800086e:	4618      	mov	r0, r3
 8000870:	f000 fc9a 	bl	80011a8 <HAL_RCC_OscConfig>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800087a:	f000 f84b 	bl	8000914 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800087e:	230f      	movs	r3, #15
 8000880:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000882:	2302      	movs	r3, #2
 8000884:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000886:	2300      	movs	r3, #0
 8000888:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800088a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800088e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000890:	2300      	movs	r3, #0
 8000892:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000894:	f107 030c 	add.w	r3, r7, #12
 8000898:	2102      	movs	r1, #2
 800089a:	4618      	mov	r0, r3
 800089c:	f000 fefc 	bl	8001698 <HAL_RCC_ClockConfig>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80008a6:	f000 f835 	bl	8000914 <Error_Handler>
  }
}
 80008aa:	bf00      	nop
 80008ac:	3750      	adds	r7, #80	; 0x50
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40023800 	.word	0x40023800
 80008b8:	40007000 	.word	0x40007000

080008bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	607b      	str	r3, [r7, #4]
 80008c6:	4b09      	ldr	r3, [pc, #36]	; (80008ec <MX_GPIO_Init+0x30>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	4a08      	ldr	r2, [pc, #32]	; (80008ec <MX_GPIO_Init+0x30>)
 80008cc:	f043 0301 	orr.w	r3, r3, #1
 80008d0:	6313      	str	r3, [r2, #48]	; 0x30
 80008d2:	4b06      	ldr	r3, [pc, #24]	; (80008ec <MX_GPIO_Init+0x30>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	f003 0301 	and.w	r3, r3, #1
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008de:	bf00      	nop
 80008e0:	370c      	adds	r7, #12
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	40023800 	.word	0x40023800

080008f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a04      	ldr	r2, [pc, #16]	; (8000910 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d101      	bne.n	8000906 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000902:	f000 f9cb 	bl	8000c9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	40010000 	.word	0x40010000

08000914 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000918:	b672      	cpsid	i
}
 800091a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800091c:	e7fe      	b.n	800091c <Error_Handler+0x8>
	...

08000920 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	607b      	str	r3, [r7, #4]
 800092a:	4b12      	ldr	r3, [pc, #72]	; (8000974 <HAL_MspInit+0x54>)
 800092c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800092e:	4a11      	ldr	r2, [pc, #68]	; (8000974 <HAL_MspInit+0x54>)
 8000930:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000934:	6453      	str	r3, [r2, #68]	; 0x44
 8000936:	4b0f      	ldr	r3, [pc, #60]	; (8000974 <HAL_MspInit+0x54>)
 8000938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800093a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	603b      	str	r3, [r7, #0]
 8000946:	4b0b      	ldr	r3, [pc, #44]	; (8000974 <HAL_MspInit+0x54>)
 8000948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800094a:	4a0a      	ldr	r2, [pc, #40]	; (8000974 <HAL_MspInit+0x54>)
 800094c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000950:	6413      	str	r3, [r2, #64]	; 0x40
 8000952:	4b08      	ldr	r3, [pc, #32]	; (8000974 <HAL_MspInit+0x54>)
 8000954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800095a:	603b      	str	r3, [r7, #0]
 800095c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800095e:	2200      	movs	r2, #0
 8000960:	210f      	movs	r1, #15
 8000962:	f06f 0001 	mvn.w	r0, #1
 8000966:	f000 fa71 	bl	8000e4c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40023800 	.word	0x40023800

08000978 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b08a      	sub	sp, #40	; 0x28
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000980:	f107 0314 	add.w	r3, r7, #20
 8000984:	2200      	movs	r2, #0
 8000986:	601a      	str	r2, [r3, #0]
 8000988:	605a      	str	r2, [r3, #4]
 800098a:	609a      	str	r2, [r3, #8]
 800098c:	60da      	str	r2, [r3, #12]
 800098e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a19      	ldr	r2, [pc, #100]	; (80009fc <HAL_UART_MspInit+0x84>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d12b      	bne.n	80009f2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	613b      	str	r3, [r7, #16]
 800099e:	4b18      	ldr	r3, [pc, #96]	; (8000a00 <HAL_UART_MspInit+0x88>)
 80009a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a2:	4a17      	ldr	r2, [pc, #92]	; (8000a00 <HAL_UART_MspInit+0x88>)
 80009a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009a8:	6413      	str	r3, [r2, #64]	; 0x40
 80009aa:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <HAL_UART_MspInit+0x88>)
 80009ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009b2:	613b      	str	r3, [r7, #16]
 80009b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	60fb      	str	r3, [r7, #12]
 80009ba:	4b11      	ldr	r3, [pc, #68]	; (8000a00 <HAL_UART_MspInit+0x88>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	4a10      	ldr	r2, [pc, #64]	; (8000a00 <HAL_UART_MspInit+0x88>)
 80009c0:	f043 0301 	orr.w	r3, r3, #1
 80009c4:	6313      	str	r3, [r2, #48]	; 0x30
 80009c6:	4b0e      	ldr	r3, [pc, #56]	; (8000a00 <HAL_UART_MspInit+0x88>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	f003 0301 	and.w	r3, r3, #1
 80009ce:	60fb      	str	r3, [r7, #12]
 80009d0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009d2:	230c      	movs	r3, #12
 80009d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d6:	2302      	movs	r3, #2
 80009d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	2300      	movs	r3, #0
 80009dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009de:	2303      	movs	r3, #3
 80009e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009e2:	2307      	movs	r3, #7
 80009e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e6:	f107 0314 	add.w	r3, r7, #20
 80009ea:	4619      	mov	r1, r3
 80009ec:	4805      	ldr	r0, [pc, #20]	; (8000a04 <HAL_UART_MspInit+0x8c>)
 80009ee:	f000 fa57 	bl	8000ea0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009f2:	bf00      	nop
 80009f4:	3728      	adds	r7, #40	; 0x28
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40004400 	.word	0x40004400
 8000a00:	40023800 	.word	0x40023800
 8000a04:	40020000 	.word	0x40020000

08000a08 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08c      	sub	sp, #48	; 0x30
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000a10:	2300      	movs	r3, #0
 8000a12:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000a14:	2300      	movs	r3, #0
 8000a16:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000a18:	2300      	movs	r3, #0
 8000a1a:	60bb      	str	r3, [r7, #8]
 8000a1c:	4b2e      	ldr	r3, [pc, #184]	; (8000ad8 <HAL_InitTick+0xd0>)
 8000a1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a20:	4a2d      	ldr	r2, [pc, #180]	; (8000ad8 <HAL_InitTick+0xd0>)
 8000a22:	f043 0301 	orr.w	r3, r3, #1
 8000a26:	6453      	str	r3, [r2, #68]	; 0x44
 8000a28:	4b2b      	ldr	r3, [pc, #172]	; (8000ad8 <HAL_InitTick+0xd0>)
 8000a2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a2c:	f003 0301 	and.w	r3, r3, #1
 8000a30:	60bb      	str	r3, [r7, #8]
 8000a32:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a34:	f107 020c 	add.w	r2, r7, #12
 8000a38:	f107 0310 	add.w	r3, r7, #16
 8000a3c:	4611      	mov	r1, r2
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f001 f84a 	bl	8001ad8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000a44:	f001 f834 	bl	8001ab0 <HAL_RCC_GetPCLK2Freq>
 8000a48:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a4c:	4a23      	ldr	r2, [pc, #140]	; (8000adc <HAL_InitTick+0xd4>)
 8000a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8000a52:	0c9b      	lsrs	r3, r3, #18
 8000a54:	3b01      	subs	r3, #1
 8000a56:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a58:	4b21      	ldr	r3, [pc, #132]	; (8000ae0 <HAL_InitTick+0xd8>)
 8000a5a:	4a22      	ldr	r2, [pc, #136]	; (8000ae4 <HAL_InitTick+0xdc>)
 8000a5c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a5e:	4b20      	ldr	r3, [pc, #128]	; (8000ae0 <HAL_InitTick+0xd8>)
 8000a60:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a64:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a66:	4a1e      	ldr	r2, [pc, #120]	; (8000ae0 <HAL_InitTick+0xd8>)
 8000a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a6a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a6c:	4b1c      	ldr	r3, [pc, #112]	; (8000ae0 <HAL_InitTick+0xd8>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a72:	4b1b      	ldr	r3, [pc, #108]	; (8000ae0 <HAL_InitTick+0xd8>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a78:	4b19      	ldr	r3, [pc, #100]	; (8000ae0 <HAL_InitTick+0xd8>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000a7e:	4818      	ldr	r0, [pc, #96]	; (8000ae0 <HAL_InitTick+0xd8>)
 8000a80:	f001 f85c 	bl	8001b3c <HAL_TIM_Base_Init>
 8000a84:	4603      	mov	r3, r0
 8000a86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000a8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d11b      	bne.n	8000aca <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000a92:	4813      	ldr	r0, [pc, #76]	; (8000ae0 <HAL_InitTick+0xd8>)
 8000a94:	f001 f8ac 	bl	8001bf0 <HAL_TIM_Base_Start_IT>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000a9e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d111      	bne.n	8000aca <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000aa6:	2019      	movs	r0, #25
 8000aa8:	f000 f9ec 	bl	8000e84 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2b0f      	cmp	r3, #15
 8000ab0:	d808      	bhi.n	8000ac4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	6879      	ldr	r1, [r7, #4]
 8000ab6:	2019      	movs	r0, #25
 8000ab8:	f000 f9c8 	bl	8000e4c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000abc:	4a0a      	ldr	r2, [pc, #40]	; (8000ae8 <HAL_InitTick+0xe0>)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	6013      	str	r3, [r2, #0]
 8000ac2:	e002      	b.n	8000aca <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000aca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3730      	adds	r7, #48	; 0x30
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40023800 	.word	0x40023800
 8000adc:	431bde83 	.word	0x431bde83
 8000ae0:	200000cc 	.word	0x200000cc
 8000ae4:	40010000 	.word	0x40010000
 8000ae8:	20000004 	.word	0x20000004

08000aec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000af0:	e7fe      	b.n	8000af0 <NMI_Handler+0x4>

08000af2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000af2:	b480      	push	{r7}
 8000af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000af6:	e7fe      	b.n	8000af6 <HardFault_Handler+0x4>

08000af8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000afc:	e7fe      	b.n	8000afc <MemManage_Handler+0x4>

08000afe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000afe:	b480      	push	{r7}
 8000b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b02:	e7fe      	b.n	8000b02 <BusFault_Handler+0x4>

08000b04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b08:	e7fe      	b.n	8000b08 <UsageFault_Handler+0x4>

08000b0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b0a:	b480      	push	{r7}
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b1c:	4802      	ldr	r0, [pc, #8]	; (8000b28 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000b1e:	f001 f8c9 	bl	8001cb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	200000cc 	.word	0x200000cc

08000b2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b34:	4a14      	ldr	r2, [pc, #80]	; (8000b88 <_sbrk+0x5c>)
 8000b36:	4b15      	ldr	r3, [pc, #84]	; (8000b8c <_sbrk+0x60>)
 8000b38:	1ad3      	subs	r3, r2, r3
 8000b3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b40:	4b13      	ldr	r3, [pc, #76]	; (8000b90 <_sbrk+0x64>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d102      	bne.n	8000b4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b48:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <_sbrk+0x64>)
 8000b4a:	4a12      	ldr	r2, [pc, #72]	; (8000b94 <_sbrk+0x68>)
 8000b4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b4e:	4b10      	ldr	r3, [pc, #64]	; (8000b90 <_sbrk+0x64>)
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4413      	add	r3, r2
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d207      	bcs.n	8000b6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b5c:	f004 fcf4 	bl	8005548 <__errno>
 8000b60:	4603      	mov	r3, r0
 8000b62:	220c      	movs	r2, #12
 8000b64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b66:	f04f 33ff 	mov.w	r3, #4294967295
 8000b6a:	e009      	b.n	8000b80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b6c:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <_sbrk+0x64>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b72:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <_sbrk+0x64>)
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4413      	add	r3, r2
 8000b7a:	4a05      	ldr	r2, [pc, #20]	; (8000b90 <_sbrk+0x64>)
 8000b7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b7e:	68fb      	ldr	r3, [r7, #12]
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3718      	adds	r7, #24
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20018000 	.word	0x20018000
 8000b8c:	00000400 	.word	0x00000400
 8000b90:	20000114 	.word	0x20000114
 8000b94:	20004c90 	.word	0x20004c90

08000b98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b9c:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <SystemInit+0x20>)
 8000b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ba2:	4a05      	ldr	r2, [pc, #20]	; (8000bb8 <SystemInit+0x20>)
 8000ba4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ba8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	e000ed00 	.word	0xe000ed00

08000bbc <USART2_UART_RX_Init>:

  }
}

void USART2_UART_RX_Init(void)			//For receiving Data
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000bc0:	4b0e      	ldr	r3, [pc, #56]	; (8000bfc <USART2_UART_RX_Init+0x40>)
 8000bc2:	4a0f      	ldr	r2, [pc, #60]	; (8000c00 <USART2_UART_RX_Init+0x44>)
 8000bc4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bc6:	4b0d      	ldr	r3, [pc, #52]	; (8000bfc <USART2_UART_RX_Init+0x40>)
 8000bc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bcc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bce:	4b0b      	ldr	r3, [pc, #44]	; (8000bfc <USART2_UART_RX_Init+0x40>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bd4:	4b09      	ldr	r3, [pc, #36]	; (8000bfc <USART2_UART_RX_Init+0x40>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bda:	4b08      	ldr	r3, [pc, #32]	; (8000bfc <USART2_UART_RX_Init+0x40>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8000be0:	4b06      	ldr	r3, [pc, #24]	; (8000bfc <USART2_UART_RX_Init+0x40>)
 8000be2:	2204      	movs	r2, #4
 8000be4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000be6:	4b05      	ldr	r3, [pc, #20]	; (8000bfc <USART2_UART_RX_Init+0x40>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bec:	4b03      	ldr	r3, [pc, #12]	; (8000bfc <USART2_UART_RX_Init+0x40>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bf2:	4802      	ldr	r0, [pc, #8]	; (8000bfc <USART2_UART_RX_Init+0x40>)
 8000bf4:	f001 fa22 	bl	800203c <HAL_UART_Init>
  {

  }
}
 8000bf8:	bf00      	nop
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	20000118 	.word	0x20000118
 8000c00:	40004400 	.word	0x40004400

08000c04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c3c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c08:	480d      	ldr	r0, [pc, #52]	; (8000c40 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c0a:	490e      	ldr	r1, [pc, #56]	; (8000c44 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c0c:	4a0e      	ldr	r2, [pc, #56]	; (8000c48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c10:	e002      	b.n	8000c18 <LoopCopyDataInit>

08000c12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c16:	3304      	adds	r3, #4

08000c18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c1c:	d3f9      	bcc.n	8000c12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c1e:	4a0b      	ldr	r2, [pc, #44]	; (8000c4c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c20:	4c0b      	ldr	r4, [pc, #44]	; (8000c50 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c24:	e001      	b.n	8000c2a <LoopFillZerobss>

08000c26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c28:	3204      	adds	r2, #4

08000c2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c2c:	d3fb      	bcc.n	8000c26 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c2e:	f7ff ffb3 	bl	8000b98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c32:	f004 fc8f 	bl	8005554 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c36:	f7ff fce9 	bl	800060c <main>
  bx  lr    
 8000c3a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c3c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c44:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000c48:	08005f04 	.word	0x08005f04
  ldr r2, =_sbss
 8000c4c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000c50:	20004c8c 	.word	0x20004c8c

08000c54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c54:	e7fe      	b.n	8000c54 <ADC_IRQHandler>
	...

08000c58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c5c:	4b0e      	ldr	r3, [pc, #56]	; (8000c98 <HAL_Init+0x40>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a0d      	ldr	r2, [pc, #52]	; (8000c98 <HAL_Init+0x40>)
 8000c62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c68:	4b0b      	ldr	r3, [pc, #44]	; (8000c98 <HAL_Init+0x40>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a0a      	ldr	r2, [pc, #40]	; (8000c98 <HAL_Init+0x40>)
 8000c6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c74:	4b08      	ldr	r3, [pc, #32]	; (8000c98 <HAL_Init+0x40>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a07      	ldr	r2, [pc, #28]	; (8000c98 <HAL_Init+0x40>)
 8000c7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c80:	2003      	movs	r0, #3
 8000c82:	f000 f8d8 	bl	8000e36 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c86:	200f      	movs	r0, #15
 8000c88:	f7ff febe 	bl	8000a08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c8c:	f7ff fe48 	bl	8000920 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c90:	2300      	movs	r3, #0
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40023c00 	.word	0x40023c00

08000c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca0:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <HAL_IncTick+0x20>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <HAL_IncTick+0x24>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4413      	add	r3, r2
 8000cac:	4a04      	ldr	r2, [pc, #16]	; (8000cc0 <HAL_IncTick+0x24>)
 8000cae:	6013      	str	r3, [r2, #0]
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	20000008 	.word	0x20000008
 8000cc0:	2000015c 	.word	0x2000015c

08000cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cc8:	4b03      	ldr	r3, [pc, #12]	; (8000cd8 <HAL_GetTick+0x14>)
 8000cca:	681b      	ldr	r3, [r3, #0]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	2000015c 	.word	0x2000015c

08000cdc <__NVIC_SetPriorityGrouping>:
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	f003 0307 	and.w	r3, r3, #7
 8000cea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cec:	4b0c      	ldr	r3, [pc, #48]	; (8000d20 <__NVIC_SetPriorityGrouping+0x44>)
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cf2:	68ba      	ldr	r2, [r7, #8]
 8000cf4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d0e:	4a04      	ldr	r2, [pc, #16]	; (8000d20 <__NVIC_SetPriorityGrouping+0x44>)
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	60d3      	str	r3, [r2, #12]
}
 8000d14:	bf00      	nop
 8000d16:	3714      	adds	r7, #20
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr
 8000d20:	e000ed00 	.word	0xe000ed00

08000d24 <__NVIC_GetPriorityGrouping>:
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d28:	4b04      	ldr	r3, [pc, #16]	; (8000d3c <__NVIC_GetPriorityGrouping+0x18>)
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	0a1b      	lsrs	r3, r3, #8
 8000d2e:	f003 0307 	and.w	r3, r3, #7
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <__NVIC_EnableIRQ>:
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	db0b      	blt.n	8000d6a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	f003 021f 	and.w	r2, r3, #31
 8000d58:	4907      	ldr	r1, [pc, #28]	; (8000d78 <__NVIC_EnableIRQ+0x38>)
 8000d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5e:	095b      	lsrs	r3, r3, #5
 8000d60:	2001      	movs	r0, #1
 8000d62:	fa00 f202 	lsl.w	r2, r0, r2
 8000d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d6a:	bf00      	nop
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	e000e100 	.word	0xe000e100

08000d7c <__NVIC_SetPriority>:
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	6039      	str	r1, [r7, #0]
 8000d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	db0a      	blt.n	8000da6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	b2da      	uxtb	r2, r3
 8000d94:	490c      	ldr	r1, [pc, #48]	; (8000dc8 <__NVIC_SetPriority+0x4c>)
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	0112      	lsls	r2, r2, #4
 8000d9c:	b2d2      	uxtb	r2, r2
 8000d9e:	440b      	add	r3, r1
 8000da0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000da4:	e00a      	b.n	8000dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	b2da      	uxtb	r2, r3
 8000daa:	4908      	ldr	r1, [pc, #32]	; (8000dcc <__NVIC_SetPriority+0x50>)
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	f003 030f 	and.w	r3, r3, #15
 8000db2:	3b04      	subs	r3, #4
 8000db4:	0112      	lsls	r2, r2, #4
 8000db6:	b2d2      	uxtb	r2, r2
 8000db8:	440b      	add	r3, r1
 8000dba:	761a      	strb	r2, [r3, #24]
}
 8000dbc:	bf00      	nop
 8000dbe:	370c      	adds	r7, #12
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	e000e100 	.word	0xe000e100
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b089      	sub	sp, #36	; 0x24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f003 0307 	and.w	r3, r3, #7
 8000de2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000de4:	69fb      	ldr	r3, [r7, #28]
 8000de6:	f1c3 0307 	rsb	r3, r3, #7
 8000dea:	2b04      	cmp	r3, #4
 8000dec:	bf28      	it	cs
 8000dee:	2304      	movcs	r3, #4
 8000df0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	3304      	adds	r3, #4
 8000df6:	2b06      	cmp	r3, #6
 8000df8:	d902      	bls.n	8000e00 <NVIC_EncodePriority+0x30>
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	3b03      	subs	r3, #3
 8000dfe:	e000      	b.n	8000e02 <NVIC_EncodePriority+0x32>
 8000e00:	2300      	movs	r3, #0
 8000e02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e04:	f04f 32ff 	mov.w	r2, #4294967295
 8000e08:	69bb      	ldr	r3, [r7, #24]
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	43da      	mvns	r2, r3
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	401a      	ands	r2, r3
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e18:	f04f 31ff 	mov.w	r1, #4294967295
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e22:	43d9      	mvns	r1, r3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e28:	4313      	orrs	r3, r2
         );
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3724      	adds	r7, #36	; 0x24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr

08000e36 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b082      	sub	sp, #8
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff ff4c 	bl	8000cdc <__NVIC_SetPriorityGrouping>
}
 8000e44:	bf00      	nop
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
 8000e58:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e5e:	f7ff ff61 	bl	8000d24 <__NVIC_GetPriorityGrouping>
 8000e62:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e64:	687a      	ldr	r2, [r7, #4]
 8000e66:	68b9      	ldr	r1, [r7, #8]
 8000e68:	6978      	ldr	r0, [r7, #20]
 8000e6a:	f7ff ffb1 	bl	8000dd0 <NVIC_EncodePriority>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e74:	4611      	mov	r1, r2
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff ff80 	bl	8000d7c <__NVIC_SetPriority>
}
 8000e7c:	bf00      	nop
 8000e7e:	3718      	adds	r7, #24
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff ff54 	bl	8000d40 <__NVIC_EnableIRQ>
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b089      	sub	sp, #36	; 0x24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	61fb      	str	r3, [r7, #28]
 8000eba:	e159      	b.n	8001170 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	697a      	ldr	r2, [r7, #20]
 8000ecc:	4013      	ands	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ed0:	693a      	ldr	r2, [r7, #16]
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	f040 8148 	bne.w	800116a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f003 0303 	and.w	r3, r3, #3
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d005      	beq.n	8000ef2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eee:	2b02      	cmp	r3, #2
 8000ef0:	d130      	bne.n	8000f54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	689b      	ldr	r3, [r3, #8]
 8000ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ef8:	69fb      	ldr	r3, [r7, #28]
 8000efa:	005b      	lsls	r3, r3, #1
 8000efc:	2203      	movs	r2, #3
 8000efe:	fa02 f303 	lsl.w	r3, r2, r3
 8000f02:	43db      	mvns	r3, r3
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	4013      	ands	r3, r2
 8000f08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	68da      	ldr	r2, [r3, #12]
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	fa02 f303 	lsl.w	r3, r2, r3
 8000f16:	69ba      	ldr	r2, [r7, #24]
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	69ba      	ldr	r2, [r7, #24]
 8000f20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f28:	2201      	movs	r2, #1
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	43db      	mvns	r3, r3
 8000f32:	69ba      	ldr	r2, [r7, #24]
 8000f34:	4013      	ands	r3, r2
 8000f36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	091b      	lsrs	r3, r3, #4
 8000f3e:	f003 0201 	and.w	r2, r3, #1
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	69ba      	ldr	r2, [r7, #24]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f003 0303 	and.w	r3, r3, #3
 8000f5c:	2b03      	cmp	r3, #3
 8000f5e:	d017      	beq.n	8000f90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	005b      	lsls	r3, r3, #1
 8000f6a:	2203      	movs	r2, #3
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	43db      	mvns	r3, r3
 8000f72:	69ba      	ldr	r2, [r7, #24]
 8000f74:	4013      	ands	r3, r2
 8000f76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	689a      	ldr	r2, [r3, #8]
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	69ba      	ldr	r2, [r7, #24]
 8000f8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f003 0303 	and.w	r3, r3, #3
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d123      	bne.n	8000fe4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	08da      	lsrs	r2, r3, #3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3208      	adds	r2, #8
 8000fa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	f003 0307 	and.w	r3, r3, #7
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	220f      	movs	r2, #15
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	691a      	ldr	r2, [r3, #16]
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	f003 0307 	and.w	r3, r3, #7
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	08da      	lsrs	r2, r3, #3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	3208      	adds	r2, #8
 8000fde:	69b9      	ldr	r1, [r7, #24]
 8000fe0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	2203      	movs	r2, #3
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	69ba      	ldr	r2, [r7, #24]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f003 0203 	and.w	r2, r3, #3
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4313      	orrs	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001020:	2b00      	cmp	r3, #0
 8001022:	f000 80a2 	beq.w	800116a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	4b57      	ldr	r3, [pc, #348]	; (8001188 <HAL_GPIO_Init+0x2e8>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102e:	4a56      	ldr	r2, [pc, #344]	; (8001188 <HAL_GPIO_Init+0x2e8>)
 8001030:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001034:	6453      	str	r3, [r2, #68]	; 0x44
 8001036:	4b54      	ldr	r3, [pc, #336]	; (8001188 <HAL_GPIO_Init+0x2e8>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001042:	4a52      	ldr	r2, [pc, #328]	; (800118c <HAL_GPIO_Init+0x2ec>)
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	089b      	lsrs	r3, r3, #2
 8001048:	3302      	adds	r3, #2
 800104a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800104e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	f003 0303 	and.w	r3, r3, #3
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	220f      	movs	r2, #15
 800105a:	fa02 f303 	lsl.w	r3, r2, r3
 800105e:	43db      	mvns	r3, r3
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	4013      	ands	r3, r2
 8001064:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4a49      	ldr	r2, [pc, #292]	; (8001190 <HAL_GPIO_Init+0x2f0>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d019      	beq.n	80010a2 <HAL_GPIO_Init+0x202>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a48      	ldr	r2, [pc, #288]	; (8001194 <HAL_GPIO_Init+0x2f4>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d013      	beq.n	800109e <HAL_GPIO_Init+0x1fe>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a47      	ldr	r2, [pc, #284]	; (8001198 <HAL_GPIO_Init+0x2f8>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d00d      	beq.n	800109a <HAL_GPIO_Init+0x1fa>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a46      	ldr	r2, [pc, #280]	; (800119c <HAL_GPIO_Init+0x2fc>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d007      	beq.n	8001096 <HAL_GPIO_Init+0x1f6>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a45      	ldr	r2, [pc, #276]	; (80011a0 <HAL_GPIO_Init+0x300>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d101      	bne.n	8001092 <HAL_GPIO_Init+0x1f2>
 800108e:	2304      	movs	r3, #4
 8001090:	e008      	b.n	80010a4 <HAL_GPIO_Init+0x204>
 8001092:	2307      	movs	r3, #7
 8001094:	e006      	b.n	80010a4 <HAL_GPIO_Init+0x204>
 8001096:	2303      	movs	r3, #3
 8001098:	e004      	b.n	80010a4 <HAL_GPIO_Init+0x204>
 800109a:	2302      	movs	r3, #2
 800109c:	e002      	b.n	80010a4 <HAL_GPIO_Init+0x204>
 800109e:	2301      	movs	r3, #1
 80010a0:	e000      	b.n	80010a4 <HAL_GPIO_Init+0x204>
 80010a2:	2300      	movs	r3, #0
 80010a4:	69fa      	ldr	r2, [r7, #28]
 80010a6:	f002 0203 	and.w	r2, r2, #3
 80010aa:	0092      	lsls	r2, r2, #2
 80010ac:	4093      	lsls	r3, r2
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010b4:	4935      	ldr	r1, [pc, #212]	; (800118c <HAL_GPIO_Init+0x2ec>)
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	089b      	lsrs	r3, r3, #2
 80010ba:	3302      	adds	r3, #2
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010c2:	4b38      	ldr	r3, [pc, #224]	; (80011a4 <HAL_GPIO_Init+0x304>)
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	43db      	mvns	r3, r3
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	4013      	ands	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d003      	beq.n	80010e6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80010de:	69ba      	ldr	r2, [r7, #24]
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010e6:	4a2f      	ldr	r2, [pc, #188]	; (80011a4 <HAL_GPIO_Init+0x304>)
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010ec:	4b2d      	ldr	r3, [pc, #180]	; (80011a4 <HAL_GPIO_Init+0x304>)
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	43db      	mvns	r3, r3
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	4013      	ands	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001104:	2b00      	cmp	r3, #0
 8001106:	d003      	beq.n	8001110 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	4313      	orrs	r3, r2
 800110e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001110:	4a24      	ldr	r2, [pc, #144]	; (80011a4 <HAL_GPIO_Init+0x304>)
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001116:	4b23      	ldr	r3, [pc, #140]	; (80011a4 <HAL_GPIO_Init+0x304>)
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	43db      	mvns	r3, r3
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	4013      	ands	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d003      	beq.n	800113a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	4313      	orrs	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800113a:	4a1a      	ldr	r2, [pc, #104]	; (80011a4 <HAL_GPIO_Init+0x304>)
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001140:	4b18      	ldr	r3, [pc, #96]	; (80011a4 <HAL_GPIO_Init+0x304>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	43db      	mvns	r3, r3
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	4013      	ands	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d003      	beq.n	8001164 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	4313      	orrs	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001164:	4a0f      	ldr	r2, [pc, #60]	; (80011a4 <HAL_GPIO_Init+0x304>)
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	3301      	adds	r3, #1
 800116e:	61fb      	str	r3, [r7, #28]
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	2b0f      	cmp	r3, #15
 8001174:	f67f aea2 	bls.w	8000ebc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001178:	bf00      	nop
 800117a:	bf00      	nop
 800117c:	3724      	adds	r7, #36	; 0x24
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	40023800 	.word	0x40023800
 800118c:	40013800 	.word	0x40013800
 8001190:	40020000 	.word	0x40020000
 8001194:	40020400 	.word	0x40020400
 8001198:	40020800 	.word	0x40020800
 800119c:	40020c00 	.word	0x40020c00
 80011a0:	40021000 	.word	0x40021000
 80011a4:	40013c00 	.word	0x40013c00

080011a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d101      	bne.n	80011ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e267      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d075      	beq.n	80012b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80011c6:	4b88      	ldr	r3, [pc, #544]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	f003 030c 	and.w	r3, r3, #12
 80011ce:	2b04      	cmp	r3, #4
 80011d0:	d00c      	beq.n	80011ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011d2:	4b85      	ldr	r3, [pc, #532]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80011da:	2b08      	cmp	r3, #8
 80011dc:	d112      	bne.n	8001204 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011de:	4b82      	ldr	r3, [pc, #520]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011ea:	d10b      	bne.n	8001204 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ec:	4b7e      	ldr	r3, [pc, #504]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d05b      	beq.n	80012b0 <HAL_RCC_OscConfig+0x108>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d157      	bne.n	80012b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	e242      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800120c:	d106      	bne.n	800121c <HAL_RCC_OscConfig+0x74>
 800120e:	4b76      	ldr	r3, [pc, #472]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a75      	ldr	r2, [pc, #468]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 8001214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001218:	6013      	str	r3, [r2, #0]
 800121a:	e01d      	b.n	8001258 <HAL_RCC_OscConfig+0xb0>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001224:	d10c      	bne.n	8001240 <HAL_RCC_OscConfig+0x98>
 8001226:	4b70      	ldr	r3, [pc, #448]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a6f      	ldr	r2, [pc, #444]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 800122c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001230:	6013      	str	r3, [r2, #0]
 8001232:	4b6d      	ldr	r3, [pc, #436]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a6c      	ldr	r2, [pc, #432]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 8001238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800123c:	6013      	str	r3, [r2, #0]
 800123e:	e00b      	b.n	8001258 <HAL_RCC_OscConfig+0xb0>
 8001240:	4b69      	ldr	r3, [pc, #420]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a68      	ldr	r2, [pc, #416]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 8001246:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800124a:	6013      	str	r3, [r2, #0]
 800124c:	4b66      	ldr	r3, [pc, #408]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a65      	ldr	r2, [pc, #404]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 8001252:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001256:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d013      	beq.n	8001288 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001260:	f7ff fd30 	bl	8000cc4 <HAL_GetTick>
 8001264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001266:	e008      	b.n	800127a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001268:	f7ff fd2c 	bl	8000cc4 <HAL_GetTick>
 800126c:	4602      	mov	r2, r0
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	2b64      	cmp	r3, #100	; 0x64
 8001274:	d901      	bls.n	800127a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e207      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800127a:	4b5b      	ldr	r3, [pc, #364]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d0f0      	beq.n	8001268 <HAL_RCC_OscConfig+0xc0>
 8001286:	e014      	b.n	80012b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001288:	f7ff fd1c 	bl	8000cc4 <HAL_GetTick>
 800128c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800128e:	e008      	b.n	80012a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001290:	f7ff fd18 	bl	8000cc4 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	2b64      	cmp	r3, #100	; 0x64
 800129c:	d901      	bls.n	80012a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e1f3      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012a2:	4b51      	ldr	r3, [pc, #324]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d1f0      	bne.n	8001290 <HAL_RCC_OscConfig+0xe8>
 80012ae:	e000      	b.n	80012b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0302 	and.w	r3, r3, #2
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d063      	beq.n	8001386 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012be:	4b4a      	ldr	r3, [pc, #296]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	f003 030c 	and.w	r3, r3, #12
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d00b      	beq.n	80012e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012ca:	4b47      	ldr	r3, [pc, #284]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012d2:	2b08      	cmp	r3, #8
 80012d4:	d11c      	bne.n	8001310 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012d6:	4b44      	ldr	r3, [pc, #272]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d116      	bne.n	8001310 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012e2:	4b41      	ldr	r3, [pc, #260]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d005      	beq.n	80012fa <HAL_RCC_OscConfig+0x152>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	68db      	ldr	r3, [r3, #12]
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d001      	beq.n	80012fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e1c7      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012fa:	4b3b      	ldr	r3, [pc, #236]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	691b      	ldr	r3, [r3, #16]
 8001306:	00db      	lsls	r3, r3, #3
 8001308:	4937      	ldr	r1, [pc, #220]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 800130a:	4313      	orrs	r3, r2
 800130c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800130e:	e03a      	b.n	8001386 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d020      	beq.n	800135a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001318:	4b34      	ldr	r3, [pc, #208]	; (80013ec <HAL_RCC_OscConfig+0x244>)
 800131a:	2201      	movs	r2, #1
 800131c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800131e:	f7ff fcd1 	bl	8000cc4 <HAL_GetTick>
 8001322:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001324:	e008      	b.n	8001338 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001326:	f7ff fccd 	bl	8000cc4 <HAL_GetTick>
 800132a:	4602      	mov	r2, r0
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	2b02      	cmp	r3, #2
 8001332:	d901      	bls.n	8001338 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001334:	2303      	movs	r3, #3
 8001336:	e1a8      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001338:	4b2b      	ldr	r3, [pc, #172]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0302 	and.w	r3, r3, #2
 8001340:	2b00      	cmp	r3, #0
 8001342:	d0f0      	beq.n	8001326 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001344:	4b28      	ldr	r3, [pc, #160]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	691b      	ldr	r3, [r3, #16]
 8001350:	00db      	lsls	r3, r3, #3
 8001352:	4925      	ldr	r1, [pc, #148]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 8001354:	4313      	orrs	r3, r2
 8001356:	600b      	str	r3, [r1, #0]
 8001358:	e015      	b.n	8001386 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800135a:	4b24      	ldr	r3, [pc, #144]	; (80013ec <HAL_RCC_OscConfig+0x244>)
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001360:	f7ff fcb0 	bl	8000cc4 <HAL_GetTick>
 8001364:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001368:	f7ff fcac 	bl	8000cc4 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e187      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800137a:	4b1b      	ldr	r3, [pc, #108]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1f0      	bne.n	8001368 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0308 	and.w	r3, r3, #8
 800138e:	2b00      	cmp	r3, #0
 8001390:	d036      	beq.n	8001400 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	695b      	ldr	r3, [r3, #20]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d016      	beq.n	80013c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800139a:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <HAL_RCC_OscConfig+0x248>)
 800139c:	2201      	movs	r2, #1
 800139e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013a0:	f7ff fc90 	bl	8000cc4 <HAL_GetTick>
 80013a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013a6:	e008      	b.n	80013ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013a8:	f7ff fc8c 	bl	8000cc4 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d901      	bls.n	80013ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80013b6:	2303      	movs	r3, #3
 80013b8:	e167      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ba:	4b0b      	ldr	r3, [pc, #44]	; (80013e8 <HAL_RCC_OscConfig+0x240>)
 80013bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d0f0      	beq.n	80013a8 <HAL_RCC_OscConfig+0x200>
 80013c6:	e01b      	b.n	8001400 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013c8:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <HAL_RCC_OscConfig+0x248>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ce:	f7ff fc79 	bl	8000cc4 <HAL_GetTick>
 80013d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013d4:	e00e      	b.n	80013f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013d6:	f7ff fc75 	bl	8000cc4 <HAL_GetTick>
 80013da:	4602      	mov	r2, r0
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d907      	bls.n	80013f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80013e4:	2303      	movs	r3, #3
 80013e6:	e150      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
 80013e8:	40023800 	.word	0x40023800
 80013ec:	42470000 	.word	0x42470000
 80013f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013f4:	4b88      	ldr	r3, [pc, #544]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 80013f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013f8:	f003 0302 	and.w	r3, r3, #2
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d1ea      	bne.n	80013d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 0304 	and.w	r3, r3, #4
 8001408:	2b00      	cmp	r3, #0
 800140a:	f000 8097 	beq.w	800153c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800140e:	2300      	movs	r3, #0
 8001410:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001412:	4b81      	ldr	r3, [pc, #516]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 8001414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d10f      	bne.n	800143e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	4b7d      	ldr	r3, [pc, #500]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 8001424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001426:	4a7c      	ldr	r2, [pc, #496]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 8001428:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800142c:	6413      	str	r3, [r2, #64]	; 0x40
 800142e:	4b7a      	ldr	r3, [pc, #488]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 8001430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001436:	60bb      	str	r3, [r7, #8]
 8001438:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800143a:	2301      	movs	r3, #1
 800143c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800143e:	4b77      	ldr	r3, [pc, #476]	; (800161c <HAL_RCC_OscConfig+0x474>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001446:	2b00      	cmp	r3, #0
 8001448:	d118      	bne.n	800147c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800144a:	4b74      	ldr	r3, [pc, #464]	; (800161c <HAL_RCC_OscConfig+0x474>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a73      	ldr	r2, [pc, #460]	; (800161c <HAL_RCC_OscConfig+0x474>)
 8001450:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001454:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001456:	f7ff fc35 	bl	8000cc4 <HAL_GetTick>
 800145a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800145c:	e008      	b.n	8001470 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800145e:	f7ff fc31 	bl	8000cc4 <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b02      	cmp	r3, #2
 800146a:	d901      	bls.n	8001470 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e10c      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001470:	4b6a      	ldr	r3, [pc, #424]	; (800161c <HAL_RCC_OscConfig+0x474>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001478:	2b00      	cmp	r3, #0
 800147a:	d0f0      	beq.n	800145e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d106      	bne.n	8001492 <HAL_RCC_OscConfig+0x2ea>
 8001484:	4b64      	ldr	r3, [pc, #400]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 8001486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001488:	4a63      	ldr	r2, [pc, #396]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 800148a:	f043 0301 	orr.w	r3, r3, #1
 800148e:	6713      	str	r3, [r2, #112]	; 0x70
 8001490:	e01c      	b.n	80014cc <HAL_RCC_OscConfig+0x324>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	2b05      	cmp	r3, #5
 8001498:	d10c      	bne.n	80014b4 <HAL_RCC_OscConfig+0x30c>
 800149a:	4b5f      	ldr	r3, [pc, #380]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 800149c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800149e:	4a5e      	ldr	r2, [pc, #376]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 80014a0:	f043 0304 	orr.w	r3, r3, #4
 80014a4:	6713      	str	r3, [r2, #112]	; 0x70
 80014a6:	4b5c      	ldr	r3, [pc, #368]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 80014a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014aa:	4a5b      	ldr	r2, [pc, #364]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	6713      	str	r3, [r2, #112]	; 0x70
 80014b2:	e00b      	b.n	80014cc <HAL_RCC_OscConfig+0x324>
 80014b4:	4b58      	ldr	r3, [pc, #352]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 80014b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014b8:	4a57      	ldr	r2, [pc, #348]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 80014ba:	f023 0301 	bic.w	r3, r3, #1
 80014be:	6713      	str	r3, [r2, #112]	; 0x70
 80014c0:	4b55      	ldr	r3, [pc, #340]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 80014c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014c4:	4a54      	ldr	r2, [pc, #336]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 80014c6:	f023 0304 	bic.w	r3, r3, #4
 80014ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d015      	beq.n	8001500 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014d4:	f7ff fbf6 	bl	8000cc4 <HAL_GetTick>
 80014d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014da:	e00a      	b.n	80014f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014dc:	f7ff fbf2 	bl	8000cc4 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e0cb      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014f2:	4b49      	ldr	r3, [pc, #292]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 80014f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d0ee      	beq.n	80014dc <HAL_RCC_OscConfig+0x334>
 80014fe:	e014      	b.n	800152a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001500:	f7ff fbe0 	bl	8000cc4 <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001506:	e00a      	b.n	800151e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001508:	f7ff fbdc 	bl	8000cc4 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	f241 3288 	movw	r2, #5000	; 0x1388
 8001516:	4293      	cmp	r3, r2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e0b5      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800151e:	4b3e      	ldr	r3, [pc, #248]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 8001520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d1ee      	bne.n	8001508 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800152a:	7dfb      	ldrb	r3, [r7, #23]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d105      	bne.n	800153c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001530:	4b39      	ldr	r3, [pc, #228]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 8001532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001534:	4a38      	ldr	r2, [pc, #224]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 8001536:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800153a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	2b00      	cmp	r3, #0
 8001542:	f000 80a1 	beq.w	8001688 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001546:	4b34      	ldr	r3, [pc, #208]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f003 030c 	and.w	r3, r3, #12
 800154e:	2b08      	cmp	r3, #8
 8001550:	d05c      	beq.n	800160c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	699b      	ldr	r3, [r3, #24]
 8001556:	2b02      	cmp	r3, #2
 8001558:	d141      	bne.n	80015de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800155a:	4b31      	ldr	r3, [pc, #196]	; (8001620 <HAL_RCC_OscConfig+0x478>)
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001560:	f7ff fbb0 	bl	8000cc4 <HAL_GetTick>
 8001564:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001568:	f7ff fbac 	bl	8000cc4 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e087      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800157a:	4b27      	ldr	r3, [pc, #156]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d1f0      	bne.n	8001568 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	69da      	ldr	r2, [r3, #28]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6a1b      	ldr	r3, [r3, #32]
 800158e:	431a      	orrs	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001594:	019b      	lsls	r3, r3, #6
 8001596:	431a      	orrs	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800159c:	085b      	lsrs	r3, r3, #1
 800159e:	3b01      	subs	r3, #1
 80015a0:	041b      	lsls	r3, r3, #16
 80015a2:	431a      	orrs	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015a8:	061b      	lsls	r3, r3, #24
 80015aa:	491b      	ldr	r1, [pc, #108]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 80015ac:	4313      	orrs	r3, r2
 80015ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015b0:	4b1b      	ldr	r3, [pc, #108]	; (8001620 <HAL_RCC_OscConfig+0x478>)
 80015b2:	2201      	movs	r2, #1
 80015b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b6:	f7ff fb85 	bl	8000cc4 <HAL_GetTick>
 80015ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015bc:	e008      	b.n	80015d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015be:	f7ff fb81 	bl	8000cc4 <HAL_GetTick>
 80015c2:	4602      	mov	r2, r0
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d901      	bls.n	80015d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	e05c      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015d0:	4b11      	ldr	r3, [pc, #68]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d0f0      	beq.n	80015be <HAL_RCC_OscConfig+0x416>
 80015dc:	e054      	b.n	8001688 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015de:	4b10      	ldr	r3, [pc, #64]	; (8001620 <HAL_RCC_OscConfig+0x478>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e4:	f7ff fb6e 	bl	8000cc4 <HAL_GetTick>
 80015e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015ea:	e008      	b.n	80015fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015ec:	f7ff fb6a 	bl	8000cc4 <HAL_GetTick>
 80015f0:	4602      	mov	r2, r0
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d901      	bls.n	80015fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e045      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015fe:	4b06      	ldr	r3, [pc, #24]	; (8001618 <HAL_RCC_OscConfig+0x470>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d1f0      	bne.n	80015ec <HAL_RCC_OscConfig+0x444>
 800160a:	e03d      	b.n	8001688 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d107      	bne.n	8001624 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e038      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
 8001618:	40023800 	.word	0x40023800
 800161c:	40007000 	.word	0x40007000
 8001620:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001624:	4b1b      	ldr	r3, [pc, #108]	; (8001694 <HAL_RCC_OscConfig+0x4ec>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	699b      	ldr	r3, [r3, #24]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d028      	beq.n	8001684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800163c:	429a      	cmp	r2, r3
 800163e:	d121      	bne.n	8001684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800164a:	429a      	cmp	r2, r3
 800164c:	d11a      	bne.n	8001684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800164e:	68fa      	ldr	r2, [r7, #12]
 8001650:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001654:	4013      	ands	r3, r2
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800165a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800165c:	4293      	cmp	r3, r2
 800165e:	d111      	bne.n	8001684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800166a:	085b      	lsrs	r3, r3, #1
 800166c:	3b01      	subs	r3, #1
 800166e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001670:	429a      	cmp	r2, r3
 8001672:	d107      	bne.n	8001684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800167e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001680:	429a      	cmp	r2, r3
 8001682:	d001      	beq.n	8001688 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e000      	b.n	800168a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3718      	adds	r7, #24
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40023800 	.word	0x40023800

08001698 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d101      	bne.n	80016ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e0cc      	b.n	8001846 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016ac:	4b68      	ldr	r3, [pc, #416]	; (8001850 <HAL_RCC_ClockConfig+0x1b8>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0307 	and.w	r3, r3, #7
 80016b4:	683a      	ldr	r2, [r7, #0]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d90c      	bls.n	80016d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ba:	4b65      	ldr	r3, [pc, #404]	; (8001850 <HAL_RCC_ClockConfig+0x1b8>)
 80016bc:	683a      	ldr	r2, [r7, #0]
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016c2:	4b63      	ldr	r3, [pc, #396]	; (8001850 <HAL_RCC_ClockConfig+0x1b8>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 0307 	and.w	r3, r3, #7
 80016ca:	683a      	ldr	r2, [r7, #0]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d001      	beq.n	80016d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e0b8      	b.n	8001846 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 0302 	and.w	r3, r3, #2
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d020      	beq.n	8001722 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 0304 	and.w	r3, r3, #4
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d005      	beq.n	80016f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016ec:	4b59      	ldr	r3, [pc, #356]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	4a58      	ldr	r2, [pc, #352]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 80016f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80016f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 0308 	and.w	r3, r3, #8
 8001700:	2b00      	cmp	r3, #0
 8001702:	d005      	beq.n	8001710 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001704:	4b53      	ldr	r3, [pc, #332]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	4a52      	ldr	r2, [pc, #328]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 800170a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800170e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001710:	4b50      	ldr	r3, [pc, #320]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	494d      	ldr	r1, [pc, #308]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 800171e:	4313      	orrs	r3, r2
 8001720:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	2b00      	cmp	r3, #0
 800172c:	d044      	beq.n	80017b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d107      	bne.n	8001746 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001736:	4b47      	ldr	r3, [pc, #284]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d119      	bne.n	8001776 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e07f      	b.n	8001846 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	2b02      	cmp	r3, #2
 800174c:	d003      	beq.n	8001756 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001752:	2b03      	cmp	r3, #3
 8001754:	d107      	bne.n	8001766 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001756:	4b3f      	ldr	r3, [pc, #252]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d109      	bne.n	8001776 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e06f      	b.n	8001846 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001766:	4b3b      	ldr	r3, [pc, #236]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0302 	and.w	r3, r3, #2
 800176e:	2b00      	cmp	r3, #0
 8001770:	d101      	bne.n	8001776 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e067      	b.n	8001846 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001776:	4b37      	ldr	r3, [pc, #220]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f023 0203 	bic.w	r2, r3, #3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	4934      	ldr	r1, [pc, #208]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 8001784:	4313      	orrs	r3, r2
 8001786:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001788:	f7ff fa9c 	bl	8000cc4 <HAL_GetTick>
 800178c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800178e:	e00a      	b.n	80017a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001790:	f7ff fa98 	bl	8000cc4 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	f241 3288 	movw	r2, #5000	; 0x1388
 800179e:	4293      	cmp	r3, r2
 80017a0:	d901      	bls.n	80017a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	e04f      	b.n	8001846 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017a6:	4b2b      	ldr	r3, [pc, #172]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f003 020c 	and.w	r2, r3, #12
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d1eb      	bne.n	8001790 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017b8:	4b25      	ldr	r3, [pc, #148]	; (8001850 <HAL_RCC_ClockConfig+0x1b8>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0307 	and.w	r3, r3, #7
 80017c0:	683a      	ldr	r2, [r7, #0]
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d20c      	bcs.n	80017e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017c6:	4b22      	ldr	r3, [pc, #136]	; (8001850 <HAL_RCC_ClockConfig+0x1b8>)
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ce:	4b20      	ldr	r3, [pc, #128]	; (8001850 <HAL_RCC_ClockConfig+0x1b8>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0307 	and.w	r3, r3, #7
 80017d6:	683a      	ldr	r2, [r7, #0]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d001      	beq.n	80017e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e032      	b.n	8001846 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 0304 	and.w	r3, r3, #4
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d008      	beq.n	80017fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017ec:	4b19      	ldr	r3, [pc, #100]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	4916      	ldr	r1, [pc, #88]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 80017fa:	4313      	orrs	r3, r2
 80017fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 0308 	and.w	r3, r3, #8
 8001806:	2b00      	cmp	r3, #0
 8001808:	d009      	beq.n	800181e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800180a:	4b12      	ldr	r3, [pc, #72]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	691b      	ldr	r3, [r3, #16]
 8001816:	00db      	lsls	r3, r3, #3
 8001818:	490e      	ldr	r1, [pc, #56]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 800181a:	4313      	orrs	r3, r2
 800181c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800181e:	f000 f821 	bl	8001864 <HAL_RCC_GetSysClockFreq>
 8001822:	4602      	mov	r2, r0
 8001824:	4b0b      	ldr	r3, [pc, #44]	; (8001854 <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	091b      	lsrs	r3, r3, #4
 800182a:	f003 030f 	and.w	r3, r3, #15
 800182e:	490a      	ldr	r1, [pc, #40]	; (8001858 <HAL_RCC_ClockConfig+0x1c0>)
 8001830:	5ccb      	ldrb	r3, [r1, r3]
 8001832:	fa22 f303 	lsr.w	r3, r2, r3
 8001836:	4a09      	ldr	r2, [pc, #36]	; (800185c <HAL_RCC_ClockConfig+0x1c4>)
 8001838:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800183a:	4b09      	ldr	r3, [pc, #36]	; (8001860 <HAL_RCC_ClockConfig+0x1c8>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4618      	mov	r0, r3
 8001840:	f7ff f8e2 	bl	8000a08 <HAL_InitTick>

  return HAL_OK;
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40023c00 	.word	0x40023c00
 8001854:	40023800 	.word	0x40023800
 8001858:	08005ea8 	.word	0x08005ea8
 800185c:	20000000 	.word	0x20000000
 8001860:	20000004 	.word	0x20000004

08001864 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001864:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001868:	b094      	sub	sp, #80	; 0x50
 800186a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800186c:	2300      	movs	r3, #0
 800186e:	647b      	str	r3, [r7, #68]	; 0x44
 8001870:	2300      	movs	r3, #0
 8001872:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001874:	2300      	movs	r3, #0
 8001876:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001878:	2300      	movs	r3, #0
 800187a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800187c:	4b79      	ldr	r3, [pc, #484]	; (8001a64 <HAL_RCC_GetSysClockFreq+0x200>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	f003 030c 	and.w	r3, r3, #12
 8001884:	2b08      	cmp	r3, #8
 8001886:	d00d      	beq.n	80018a4 <HAL_RCC_GetSysClockFreq+0x40>
 8001888:	2b08      	cmp	r3, #8
 800188a:	f200 80e1 	bhi.w	8001a50 <HAL_RCC_GetSysClockFreq+0x1ec>
 800188e:	2b00      	cmp	r3, #0
 8001890:	d002      	beq.n	8001898 <HAL_RCC_GetSysClockFreq+0x34>
 8001892:	2b04      	cmp	r3, #4
 8001894:	d003      	beq.n	800189e <HAL_RCC_GetSysClockFreq+0x3a>
 8001896:	e0db      	b.n	8001a50 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001898:	4b73      	ldr	r3, [pc, #460]	; (8001a68 <HAL_RCC_GetSysClockFreq+0x204>)
 800189a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800189c:	e0db      	b.n	8001a56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800189e:	4b73      	ldr	r3, [pc, #460]	; (8001a6c <HAL_RCC_GetSysClockFreq+0x208>)
 80018a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80018a2:	e0d8      	b.n	8001a56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018a4:	4b6f      	ldr	r3, [pc, #444]	; (8001a64 <HAL_RCC_GetSysClockFreq+0x200>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80018ac:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018ae:	4b6d      	ldr	r3, [pc, #436]	; (8001a64 <HAL_RCC_GetSysClockFreq+0x200>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d063      	beq.n	8001982 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018ba:	4b6a      	ldr	r3, [pc, #424]	; (8001a64 <HAL_RCC_GetSysClockFreq+0x200>)
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	099b      	lsrs	r3, r3, #6
 80018c0:	2200      	movs	r2, #0
 80018c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80018c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80018c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018cc:	633b      	str	r3, [r7, #48]	; 0x30
 80018ce:	2300      	movs	r3, #0
 80018d0:	637b      	str	r3, [r7, #52]	; 0x34
 80018d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80018d6:	4622      	mov	r2, r4
 80018d8:	462b      	mov	r3, r5
 80018da:	f04f 0000 	mov.w	r0, #0
 80018de:	f04f 0100 	mov.w	r1, #0
 80018e2:	0159      	lsls	r1, r3, #5
 80018e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018e8:	0150      	lsls	r0, r2, #5
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	4621      	mov	r1, r4
 80018f0:	1a51      	subs	r1, r2, r1
 80018f2:	6139      	str	r1, [r7, #16]
 80018f4:	4629      	mov	r1, r5
 80018f6:	eb63 0301 	sbc.w	r3, r3, r1
 80018fa:	617b      	str	r3, [r7, #20]
 80018fc:	f04f 0200 	mov.w	r2, #0
 8001900:	f04f 0300 	mov.w	r3, #0
 8001904:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001908:	4659      	mov	r1, fp
 800190a:	018b      	lsls	r3, r1, #6
 800190c:	4651      	mov	r1, sl
 800190e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001912:	4651      	mov	r1, sl
 8001914:	018a      	lsls	r2, r1, #6
 8001916:	4651      	mov	r1, sl
 8001918:	ebb2 0801 	subs.w	r8, r2, r1
 800191c:	4659      	mov	r1, fp
 800191e:	eb63 0901 	sbc.w	r9, r3, r1
 8001922:	f04f 0200 	mov.w	r2, #0
 8001926:	f04f 0300 	mov.w	r3, #0
 800192a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800192e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001932:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001936:	4690      	mov	r8, r2
 8001938:	4699      	mov	r9, r3
 800193a:	4623      	mov	r3, r4
 800193c:	eb18 0303 	adds.w	r3, r8, r3
 8001940:	60bb      	str	r3, [r7, #8]
 8001942:	462b      	mov	r3, r5
 8001944:	eb49 0303 	adc.w	r3, r9, r3
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	f04f 0200 	mov.w	r2, #0
 800194e:	f04f 0300 	mov.w	r3, #0
 8001952:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001956:	4629      	mov	r1, r5
 8001958:	024b      	lsls	r3, r1, #9
 800195a:	4621      	mov	r1, r4
 800195c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001960:	4621      	mov	r1, r4
 8001962:	024a      	lsls	r2, r1, #9
 8001964:	4610      	mov	r0, r2
 8001966:	4619      	mov	r1, r3
 8001968:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800196a:	2200      	movs	r2, #0
 800196c:	62bb      	str	r3, [r7, #40]	; 0x28
 800196e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001970:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001974:	f7fe fc84 	bl	8000280 <__aeabi_uldivmod>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4613      	mov	r3, r2
 800197e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001980:	e058      	b.n	8001a34 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001982:	4b38      	ldr	r3, [pc, #224]	; (8001a64 <HAL_RCC_GetSysClockFreq+0x200>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	099b      	lsrs	r3, r3, #6
 8001988:	2200      	movs	r2, #0
 800198a:	4618      	mov	r0, r3
 800198c:	4611      	mov	r1, r2
 800198e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001992:	623b      	str	r3, [r7, #32]
 8001994:	2300      	movs	r3, #0
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
 8001998:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800199c:	4642      	mov	r2, r8
 800199e:	464b      	mov	r3, r9
 80019a0:	f04f 0000 	mov.w	r0, #0
 80019a4:	f04f 0100 	mov.w	r1, #0
 80019a8:	0159      	lsls	r1, r3, #5
 80019aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019ae:	0150      	lsls	r0, r2, #5
 80019b0:	4602      	mov	r2, r0
 80019b2:	460b      	mov	r3, r1
 80019b4:	4641      	mov	r1, r8
 80019b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80019ba:	4649      	mov	r1, r9
 80019bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80019c0:	f04f 0200 	mov.w	r2, #0
 80019c4:	f04f 0300 	mov.w	r3, #0
 80019c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80019cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80019d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80019d4:	ebb2 040a 	subs.w	r4, r2, sl
 80019d8:	eb63 050b 	sbc.w	r5, r3, fp
 80019dc:	f04f 0200 	mov.w	r2, #0
 80019e0:	f04f 0300 	mov.w	r3, #0
 80019e4:	00eb      	lsls	r3, r5, #3
 80019e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80019ea:	00e2      	lsls	r2, r4, #3
 80019ec:	4614      	mov	r4, r2
 80019ee:	461d      	mov	r5, r3
 80019f0:	4643      	mov	r3, r8
 80019f2:	18e3      	adds	r3, r4, r3
 80019f4:	603b      	str	r3, [r7, #0]
 80019f6:	464b      	mov	r3, r9
 80019f8:	eb45 0303 	adc.w	r3, r5, r3
 80019fc:	607b      	str	r3, [r7, #4]
 80019fe:	f04f 0200 	mov.w	r2, #0
 8001a02:	f04f 0300 	mov.w	r3, #0
 8001a06:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a0a:	4629      	mov	r1, r5
 8001a0c:	028b      	lsls	r3, r1, #10
 8001a0e:	4621      	mov	r1, r4
 8001a10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a14:	4621      	mov	r1, r4
 8001a16:	028a      	lsls	r2, r1, #10
 8001a18:	4610      	mov	r0, r2
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a1e:	2200      	movs	r2, #0
 8001a20:	61bb      	str	r3, [r7, #24]
 8001a22:	61fa      	str	r2, [r7, #28]
 8001a24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a28:	f7fe fc2a 	bl	8000280 <__aeabi_uldivmod>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	4613      	mov	r3, r2
 8001a32:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a34:	4b0b      	ldr	r3, [pc, #44]	; (8001a64 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	0c1b      	lsrs	r3, r3, #16
 8001a3a:	f003 0303 	and.w	r3, r3, #3
 8001a3e:	3301      	adds	r3, #1
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001a44:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001a46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a4c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a4e:	e002      	b.n	8001a56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a50:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a52:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3750      	adds	r7, #80	; 0x50
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a62:	bf00      	nop
 8001a64:	40023800 	.word	0x40023800
 8001a68:	00f42400 	.word	0x00f42400
 8001a6c:	007a1200 	.word	0x007a1200

08001a70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a74:	4b03      	ldr	r3, [pc, #12]	; (8001a84 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a76:	681b      	ldr	r3, [r3, #0]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	20000000 	.word	0x20000000

08001a88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001a8c:	f7ff fff0 	bl	8001a70 <HAL_RCC_GetHCLKFreq>
 8001a90:	4602      	mov	r2, r0
 8001a92:	4b05      	ldr	r3, [pc, #20]	; (8001aa8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	0a9b      	lsrs	r3, r3, #10
 8001a98:	f003 0307 	and.w	r3, r3, #7
 8001a9c:	4903      	ldr	r1, [pc, #12]	; (8001aac <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a9e:	5ccb      	ldrb	r3, [r1, r3]
 8001aa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	08005eb8 	.word	0x08005eb8

08001ab0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ab4:	f7ff ffdc 	bl	8001a70 <HAL_RCC_GetHCLKFreq>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	4b05      	ldr	r3, [pc, #20]	; (8001ad0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	0b5b      	lsrs	r3, r3, #13
 8001ac0:	f003 0307 	and.w	r3, r3, #7
 8001ac4:	4903      	ldr	r1, [pc, #12]	; (8001ad4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ac6:	5ccb      	ldrb	r3, [r1, r3]
 8001ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	08005eb8 	.word	0x08005eb8

08001ad8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	220f      	movs	r2, #15
 8001ae6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ae8:	4b12      	ldr	r3, [pc, #72]	; (8001b34 <HAL_RCC_GetClockConfig+0x5c>)
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	f003 0203 	and.w	r2, r3, #3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001af4:	4b0f      	ldr	r3, [pc, #60]	; (8001b34 <HAL_RCC_GetClockConfig+0x5c>)
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b00:	4b0c      	ldr	r3, [pc, #48]	; (8001b34 <HAL_RCC_GetClockConfig+0x5c>)
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b0c:	4b09      	ldr	r3, [pc, #36]	; (8001b34 <HAL_RCC_GetClockConfig+0x5c>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	08db      	lsrs	r3, r3, #3
 8001b12:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b1a:	4b07      	ldr	r3, [pc, #28]	; (8001b38 <HAL_RCC_GetClockConfig+0x60>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0207 	and.w	r2, r3, #7
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	601a      	str	r2, [r3, #0]
}
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	40023800 	.word	0x40023800
 8001b38:	40023c00 	.word	0x40023c00

08001b3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e041      	b.n	8001bd2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d106      	bne.n	8001b68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f000 f839 	bl	8001bda <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2202      	movs	r2, #2
 8001b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3304      	adds	r3, #4
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4610      	mov	r0, r2
 8001b7c:	f000 f9ca 	bl	8001f14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2201      	movs	r2, #1
 8001b84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2201      	movs	r2, #1
 8001b94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2201      	movs	r2, #1
 8001bac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	b083      	sub	sp, #12
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001be2:	bf00      	nop
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
	...

08001bf0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b085      	sub	sp, #20
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d001      	beq.n	8001c08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e044      	b.n	8001c92 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	68da      	ldr	r2, [r3, #12]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f042 0201 	orr.w	r2, r2, #1
 8001c1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a1e      	ldr	r2, [pc, #120]	; (8001ca0 <HAL_TIM_Base_Start_IT+0xb0>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d018      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x6c>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c32:	d013      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x6c>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a1a      	ldr	r2, [pc, #104]	; (8001ca4 <HAL_TIM_Base_Start_IT+0xb4>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d00e      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x6c>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a19      	ldr	r2, [pc, #100]	; (8001ca8 <HAL_TIM_Base_Start_IT+0xb8>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d009      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x6c>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a17      	ldr	r2, [pc, #92]	; (8001cac <HAL_TIM_Base_Start_IT+0xbc>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d004      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x6c>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a16      	ldr	r2, [pc, #88]	; (8001cb0 <HAL_TIM_Base_Start_IT+0xc0>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d111      	bne.n	8001c80 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	f003 0307 	and.w	r3, r3, #7
 8001c66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2b06      	cmp	r3, #6
 8001c6c:	d010      	beq.n	8001c90 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f042 0201 	orr.w	r2, r2, #1
 8001c7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c7e:	e007      	b.n	8001c90 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f042 0201 	orr.w	r2, r2, #1
 8001c8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3714      	adds	r7, #20
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	40010000 	.word	0x40010000
 8001ca4:	40000400 	.word	0x40000400
 8001ca8:	40000800 	.word	0x40000800
 8001cac:	40000c00 	.word	0x40000c00
 8001cb0:	40014000 	.word	0x40014000

08001cb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d122      	bne.n	8001d10 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d11b      	bne.n	8001d10 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f06f 0202 	mvn.w	r2, #2
 8001ce0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	699b      	ldr	r3, [r3, #24]
 8001cee:	f003 0303 	and.w	r3, r3, #3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d003      	beq.n	8001cfe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f000 f8ee 	bl	8001ed8 <HAL_TIM_IC_CaptureCallback>
 8001cfc:	e005      	b.n	8001d0a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f000 f8e0 	bl	8001ec4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f000 f8f1 	bl	8001eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	f003 0304 	and.w	r3, r3, #4
 8001d1a:	2b04      	cmp	r3, #4
 8001d1c:	d122      	bne.n	8001d64 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	f003 0304 	and.w	r3, r3, #4
 8001d28:	2b04      	cmp	r3, #4
 8001d2a:	d11b      	bne.n	8001d64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f06f 0204 	mvn.w	r2, #4
 8001d34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2202      	movs	r2, #2
 8001d3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 f8c4 	bl	8001ed8 <HAL_TIM_IC_CaptureCallback>
 8001d50:	e005      	b.n	8001d5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f000 f8b6 	bl	8001ec4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f000 f8c7 	bl	8001eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	691b      	ldr	r3, [r3, #16]
 8001d6a:	f003 0308 	and.w	r3, r3, #8
 8001d6e:	2b08      	cmp	r3, #8
 8001d70:	d122      	bne.n	8001db8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	f003 0308 	and.w	r3, r3, #8
 8001d7c:	2b08      	cmp	r3, #8
 8001d7e:	d11b      	bne.n	8001db8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f06f 0208 	mvn.w	r2, #8
 8001d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2204      	movs	r2, #4
 8001d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	f003 0303 	and.w	r3, r3, #3
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 f89a 	bl	8001ed8 <HAL_TIM_IC_CaptureCallback>
 8001da4:	e005      	b.n	8001db2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f000 f88c 	bl	8001ec4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f000 f89d 	bl	8001eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	691b      	ldr	r3, [r3, #16]
 8001dbe:	f003 0310 	and.w	r3, r3, #16
 8001dc2:	2b10      	cmp	r3, #16
 8001dc4:	d122      	bne.n	8001e0c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	f003 0310 	and.w	r3, r3, #16
 8001dd0:	2b10      	cmp	r3, #16
 8001dd2:	d11b      	bne.n	8001e0c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f06f 0210 	mvn.w	r2, #16
 8001ddc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2208      	movs	r2, #8
 8001de2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d003      	beq.n	8001dfa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f000 f870 	bl	8001ed8 <HAL_TIM_IC_CaptureCallback>
 8001df8:	e005      	b.n	8001e06 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 f862 	bl	8001ec4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f000 f873 	bl	8001eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	691b      	ldr	r3, [r3, #16]
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d10e      	bne.n	8001e38 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d107      	bne.n	8001e38 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f06f 0201 	mvn.w	r2, #1
 8001e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7fe fd5c 	bl	80008f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	691b      	ldr	r3, [r3, #16]
 8001e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e42:	2b80      	cmp	r3, #128	; 0x80
 8001e44:	d10e      	bne.n	8001e64 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e50:	2b80      	cmp	r3, #128	; 0x80
 8001e52:	d107      	bne.n	8001e64 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f000 f8e2 	bl	8002028 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e6e:	2b40      	cmp	r3, #64	; 0x40
 8001e70:	d10e      	bne.n	8001e90 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e7c:	2b40      	cmp	r3, #64	; 0x40
 8001e7e:	d107      	bne.n	8001e90 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f000 f838 	bl	8001f00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	f003 0320 	and.w	r3, r3, #32
 8001e9a:	2b20      	cmp	r3, #32
 8001e9c:	d10e      	bne.n	8001ebc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f003 0320 	and.w	r3, r3, #32
 8001ea8:	2b20      	cmp	r3, #32
 8001eaa:	d107      	bne.n	8001ebc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f06f 0220 	mvn.w	r2, #32
 8001eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 f8ac 	bl	8002014 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ebc:	bf00      	nop
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ee0:	bf00      	nop
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f08:	bf00      	nop
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a34      	ldr	r2, [pc, #208]	; (8001ff8 <TIM_Base_SetConfig+0xe4>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d00f      	beq.n	8001f4c <TIM_Base_SetConfig+0x38>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f32:	d00b      	beq.n	8001f4c <TIM_Base_SetConfig+0x38>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a31      	ldr	r2, [pc, #196]	; (8001ffc <TIM_Base_SetConfig+0xe8>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d007      	beq.n	8001f4c <TIM_Base_SetConfig+0x38>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4a30      	ldr	r2, [pc, #192]	; (8002000 <TIM_Base_SetConfig+0xec>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d003      	beq.n	8001f4c <TIM_Base_SetConfig+0x38>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	4a2f      	ldr	r2, [pc, #188]	; (8002004 <TIM_Base_SetConfig+0xf0>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d108      	bne.n	8001f5e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	68fa      	ldr	r2, [r7, #12]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a25      	ldr	r2, [pc, #148]	; (8001ff8 <TIM_Base_SetConfig+0xe4>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d01b      	beq.n	8001f9e <TIM_Base_SetConfig+0x8a>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f6c:	d017      	beq.n	8001f9e <TIM_Base_SetConfig+0x8a>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a22      	ldr	r2, [pc, #136]	; (8001ffc <TIM_Base_SetConfig+0xe8>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d013      	beq.n	8001f9e <TIM_Base_SetConfig+0x8a>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a21      	ldr	r2, [pc, #132]	; (8002000 <TIM_Base_SetConfig+0xec>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d00f      	beq.n	8001f9e <TIM_Base_SetConfig+0x8a>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a20      	ldr	r2, [pc, #128]	; (8002004 <TIM_Base_SetConfig+0xf0>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d00b      	beq.n	8001f9e <TIM_Base_SetConfig+0x8a>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a1f      	ldr	r2, [pc, #124]	; (8002008 <TIM_Base_SetConfig+0xf4>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d007      	beq.n	8001f9e <TIM_Base_SetConfig+0x8a>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a1e      	ldr	r2, [pc, #120]	; (800200c <TIM_Base_SetConfig+0xf8>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d003      	beq.n	8001f9e <TIM_Base_SetConfig+0x8a>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a1d      	ldr	r2, [pc, #116]	; (8002010 <TIM_Base_SetConfig+0xfc>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d108      	bne.n	8001fb0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	695b      	ldr	r3, [r3, #20]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	689a      	ldr	r2, [r3, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a08      	ldr	r2, [pc, #32]	; (8001ff8 <TIM_Base_SetConfig+0xe4>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d103      	bne.n	8001fe4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	691a      	ldr	r2, [r3, #16]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	615a      	str	r2, [r3, #20]
}
 8001fea:	bf00      	nop
 8001fec:	3714      	adds	r7, #20
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	40010000 	.word	0x40010000
 8001ffc:	40000400 	.word	0x40000400
 8002000:	40000800 	.word	0x40000800
 8002004:	40000c00 	.word	0x40000c00
 8002008:	40014000 	.word	0x40014000
 800200c:	40014400 	.word	0x40014400
 8002010:	40014800 	.word	0x40014800

08002014 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d101      	bne.n	800204e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e03f      	b.n	80020ce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002054:	b2db      	uxtb	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d106      	bne.n	8002068 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7fe fc88 	bl	8000978 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2224      	movs	r2, #36	; 0x24
 800206c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68da      	ldr	r2, [r3, #12]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800207e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f000 f829 	bl	80020d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	691a      	ldr	r2, [r3, #16]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002094:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	695a      	ldr	r2, [r3, #20]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	68da      	ldr	r2, [r3, #12]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2220      	movs	r2, #32
 80020c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2220      	movs	r2, #32
 80020c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80020d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020dc:	b0c0      	sub	sp, #256	; 0x100
 80020de:	af00      	add	r7, sp, #0
 80020e0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	691b      	ldr	r3, [r3, #16]
 80020ec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80020f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020f4:	68d9      	ldr	r1, [r3, #12]
 80020f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	ea40 0301 	orr.w	r3, r0, r1
 8002100:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002106:	689a      	ldr	r2, [r3, #8]
 8002108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	431a      	orrs	r2, r3
 8002110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	431a      	orrs	r2, r3
 8002118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	4313      	orrs	r3, r2
 8002120:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002130:	f021 010c 	bic.w	r1, r1, #12
 8002134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800213e:	430b      	orrs	r3, r1
 8002140:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	695b      	ldr	r3, [r3, #20]
 800214a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800214e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002152:	6999      	ldr	r1, [r3, #24]
 8002154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	ea40 0301 	orr.w	r3, r0, r1
 800215e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	4b8f      	ldr	r3, [pc, #572]	; (80023a4 <UART_SetConfig+0x2cc>)
 8002168:	429a      	cmp	r2, r3
 800216a:	d005      	beq.n	8002178 <UART_SetConfig+0xa0>
 800216c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	4b8d      	ldr	r3, [pc, #564]	; (80023a8 <UART_SetConfig+0x2d0>)
 8002174:	429a      	cmp	r2, r3
 8002176:	d104      	bne.n	8002182 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002178:	f7ff fc9a 	bl	8001ab0 <HAL_RCC_GetPCLK2Freq>
 800217c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002180:	e003      	b.n	800218a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002182:	f7ff fc81 	bl	8001a88 <HAL_RCC_GetPCLK1Freq>
 8002186:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800218a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800218e:	69db      	ldr	r3, [r3, #28]
 8002190:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002194:	f040 810c 	bne.w	80023b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002198:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800219c:	2200      	movs	r2, #0
 800219e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80021a2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80021a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80021aa:	4622      	mov	r2, r4
 80021ac:	462b      	mov	r3, r5
 80021ae:	1891      	adds	r1, r2, r2
 80021b0:	65b9      	str	r1, [r7, #88]	; 0x58
 80021b2:	415b      	adcs	r3, r3
 80021b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80021b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80021ba:	4621      	mov	r1, r4
 80021bc:	eb12 0801 	adds.w	r8, r2, r1
 80021c0:	4629      	mov	r1, r5
 80021c2:	eb43 0901 	adc.w	r9, r3, r1
 80021c6:	f04f 0200 	mov.w	r2, #0
 80021ca:	f04f 0300 	mov.w	r3, #0
 80021ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80021d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80021d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80021da:	4690      	mov	r8, r2
 80021dc:	4699      	mov	r9, r3
 80021de:	4623      	mov	r3, r4
 80021e0:	eb18 0303 	adds.w	r3, r8, r3
 80021e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80021e8:	462b      	mov	r3, r5
 80021ea:	eb49 0303 	adc.w	r3, r9, r3
 80021ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80021f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80021fe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002202:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002206:	460b      	mov	r3, r1
 8002208:	18db      	adds	r3, r3, r3
 800220a:	653b      	str	r3, [r7, #80]	; 0x50
 800220c:	4613      	mov	r3, r2
 800220e:	eb42 0303 	adc.w	r3, r2, r3
 8002212:	657b      	str	r3, [r7, #84]	; 0x54
 8002214:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002218:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800221c:	f7fe f830 	bl	8000280 <__aeabi_uldivmod>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	4b61      	ldr	r3, [pc, #388]	; (80023ac <UART_SetConfig+0x2d4>)
 8002226:	fba3 2302 	umull	r2, r3, r3, r2
 800222a:	095b      	lsrs	r3, r3, #5
 800222c:	011c      	lsls	r4, r3, #4
 800222e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002232:	2200      	movs	r2, #0
 8002234:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002238:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800223c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002240:	4642      	mov	r2, r8
 8002242:	464b      	mov	r3, r9
 8002244:	1891      	adds	r1, r2, r2
 8002246:	64b9      	str	r1, [r7, #72]	; 0x48
 8002248:	415b      	adcs	r3, r3
 800224a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800224c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002250:	4641      	mov	r1, r8
 8002252:	eb12 0a01 	adds.w	sl, r2, r1
 8002256:	4649      	mov	r1, r9
 8002258:	eb43 0b01 	adc.w	fp, r3, r1
 800225c:	f04f 0200 	mov.w	r2, #0
 8002260:	f04f 0300 	mov.w	r3, #0
 8002264:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002268:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800226c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002270:	4692      	mov	sl, r2
 8002272:	469b      	mov	fp, r3
 8002274:	4643      	mov	r3, r8
 8002276:	eb1a 0303 	adds.w	r3, sl, r3
 800227a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800227e:	464b      	mov	r3, r9
 8002280:	eb4b 0303 	adc.w	r3, fp, r3
 8002284:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002294:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002298:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800229c:	460b      	mov	r3, r1
 800229e:	18db      	adds	r3, r3, r3
 80022a0:	643b      	str	r3, [r7, #64]	; 0x40
 80022a2:	4613      	mov	r3, r2
 80022a4:	eb42 0303 	adc.w	r3, r2, r3
 80022a8:	647b      	str	r3, [r7, #68]	; 0x44
 80022aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80022ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80022b2:	f7fd ffe5 	bl	8000280 <__aeabi_uldivmod>
 80022b6:	4602      	mov	r2, r0
 80022b8:	460b      	mov	r3, r1
 80022ba:	4611      	mov	r1, r2
 80022bc:	4b3b      	ldr	r3, [pc, #236]	; (80023ac <UART_SetConfig+0x2d4>)
 80022be:	fba3 2301 	umull	r2, r3, r3, r1
 80022c2:	095b      	lsrs	r3, r3, #5
 80022c4:	2264      	movs	r2, #100	; 0x64
 80022c6:	fb02 f303 	mul.w	r3, r2, r3
 80022ca:	1acb      	subs	r3, r1, r3
 80022cc:	00db      	lsls	r3, r3, #3
 80022ce:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80022d2:	4b36      	ldr	r3, [pc, #216]	; (80023ac <UART_SetConfig+0x2d4>)
 80022d4:	fba3 2302 	umull	r2, r3, r3, r2
 80022d8:	095b      	lsrs	r3, r3, #5
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80022e0:	441c      	add	r4, r3
 80022e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022e6:	2200      	movs	r2, #0
 80022e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80022ec:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80022f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80022f4:	4642      	mov	r2, r8
 80022f6:	464b      	mov	r3, r9
 80022f8:	1891      	adds	r1, r2, r2
 80022fa:	63b9      	str	r1, [r7, #56]	; 0x38
 80022fc:	415b      	adcs	r3, r3
 80022fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002300:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002304:	4641      	mov	r1, r8
 8002306:	1851      	adds	r1, r2, r1
 8002308:	6339      	str	r1, [r7, #48]	; 0x30
 800230a:	4649      	mov	r1, r9
 800230c:	414b      	adcs	r3, r1
 800230e:	637b      	str	r3, [r7, #52]	; 0x34
 8002310:	f04f 0200 	mov.w	r2, #0
 8002314:	f04f 0300 	mov.w	r3, #0
 8002318:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800231c:	4659      	mov	r1, fp
 800231e:	00cb      	lsls	r3, r1, #3
 8002320:	4651      	mov	r1, sl
 8002322:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002326:	4651      	mov	r1, sl
 8002328:	00ca      	lsls	r2, r1, #3
 800232a:	4610      	mov	r0, r2
 800232c:	4619      	mov	r1, r3
 800232e:	4603      	mov	r3, r0
 8002330:	4642      	mov	r2, r8
 8002332:	189b      	adds	r3, r3, r2
 8002334:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002338:	464b      	mov	r3, r9
 800233a:	460a      	mov	r2, r1
 800233c:	eb42 0303 	adc.w	r3, r2, r3
 8002340:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002350:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002354:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002358:	460b      	mov	r3, r1
 800235a:	18db      	adds	r3, r3, r3
 800235c:	62bb      	str	r3, [r7, #40]	; 0x28
 800235e:	4613      	mov	r3, r2
 8002360:	eb42 0303 	adc.w	r3, r2, r3
 8002364:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002366:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800236a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800236e:	f7fd ff87 	bl	8000280 <__aeabi_uldivmod>
 8002372:	4602      	mov	r2, r0
 8002374:	460b      	mov	r3, r1
 8002376:	4b0d      	ldr	r3, [pc, #52]	; (80023ac <UART_SetConfig+0x2d4>)
 8002378:	fba3 1302 	umull	r1, r3, r3, r2
 800237c:	095b      	lsrs	r3, r3, #5
 800237e:	2164      	movs	r1, #100	; 0x64
 8002380:	fb01 f303 	mul.w	r3, r1, r3
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	3332      	adds	r3, #50	; 0x32
 800238a:	4a08      	ldr	r2, [pc, #32]	; (80023ac <UART_SetConfig+0x2d4>)
 800238c:	fba2 2303 	umull	r2, r3, r2, r3
 8002390:	095b      	lsrs	r3, r3, #5
 8002392:	f003 0207 	and.w	r2, r3, #7
 8002396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4422      	add	r2, r4
 800239e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80023a0:	e106      	b.n	80025b0 <UART_SetConfig+0x4d8>
 80023a2:	bf00      	nop
 80023a4:	40011000 	.word	0x40011000
 80023a8:	40011400 	.word	0x40011400
 80023ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023b4:	2200      	movs	r2, #0
 80023b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80023ba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80023be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80023c2:	4642      	mov	r2, r8
 80023c4:	464b      	mov	r3, r9
 80023c6:	1891      	adds	r1, r2, r2
 80023c8:	6239      	str	r1, [r7, #32]
 80023ca:	415b      	adcs	r3, r3
 80023cc:	627b      	str	r3, [r7, #36]	; 0x24
 80023ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80023d2:	4641      	mov	r1, r8
 80023d4:	1854      	adds	r4, r2, r1
 80023d6:	4649      	mov	r1, r9
 80023d8:	eb43 0501 	adc.w	r5, r3, r1
 80023dc:	f04f 0200 	mov.w	r2, #0
 80023e0:	f04f 0300 	mov.w	r3, #0
 80023e4:	00eb      	lsls	r3, r5, #3
 80023e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023ea:	00e2      	lsls	r2, r4, #3
 80023ec:	4614      	mov	r4, r2
 80023ee:	461d      	mov	r5, r3
 80023f0:	4643      	mov	r3, r8
 80023f2:	18e3      	adds	r3, r4, r3
 80023f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80023f8:	464b      	mov	r3, r9
 80023fa:	eb45 0303 	adc.w	r3, r5, r3
 80023fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002402:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800240e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002412:	f04f 0200 	mov.w	r2, #0
 8002416:	f04f 0300 	mov.w	r3, #0
 800241a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800241e:	4629      	mov	r1, r5
 8002420:	008b      	lsls	r3, r1, #2
 8002422:	4621      	mov	r1, r4
 8002424:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002428:	4621      	mov	r1, r4
 800242a:	008a      	lsls	r2, r1, #2
 800242c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002430:	f7fd ff26 	bl	8000280 <__aeabi_uldivmod>
 8002434:	4602      	mov	r2, r0
 8002436:	460b      	mov	r3, r1
 8002438:	4b60      	ldr	r3, [pc, #384]	; (80025bc <UART_SetConfig+0x4e4>)
 800243a:	fba3 2302 	umull	r2, r3, r3, r2
 800243e:	095b      	lsrs	r3, r3, #5
 8002440:	011c      	lsls	r4, r3, #4
 8002442:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002446:	2200      	movs	r2, #0
 8002448:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800244c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002450:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002454:	4642      	mov	r2, r8
 8002456:	464b      	mov	r3, r9
 8002458:	1891      	adds	r1, r2, r2
 800245a:	61b9      	str	r1, [r7, #24]
 800245c:	415b      	adcs	r3, r3
 800245e:	61fb      	str	r3, [r7, #28]
 8002460:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002464:	4641      	mov	r1, r8
 8002466:	1851      	adds	r1, r2, r1
 8002468:	6139      	str	r1, [r7, #16]
 800246a:	4649      	mov	r1, r9
 800246c:	414b      	adcs	r3, r1
 800246e:	617b      	str	r3, [r7, #20]
 8002470:	f04f 0200 	mov.w	r2, #0
 8002474:	f04f 0300 	mov.w	r3, #0
 8002478:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800247c:	4659      	mov	r1, fp
 800247e:	00cb      	lsls	r3, r1, #3
 8002480:	4651      	mov	r1, sl
 8002482:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002486:	4651      	mov	r1, sl
 8002488:	00ca      	lsls	r2, r1, #3
 800248a:	4610      	mov	r0, r2
 800248c:	4619      	mov	r1, r3
 800248e:	4603      	mov	r3, r0
 8002490:	4642      	mov	r2, r8
 8002492:	189b      	adds	r3, r3, r2
 8002494:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002498:	464b      	mov	r3, r9
 800249a:	460a      	mov	r2, r1
 800249c:	eb42 0303 	adc.w	r3, r2, r3
 80024a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80024a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	67bb      	str	r3, [r7, #120]	; 0x78
 80024ae:	67fa      	str	r2, [r7, #124]	; 0x7c
 80024b0:	f04f 0200 	mov.w	r2, #0
 80024b4:	f04f 0300 	mov.w	r3, #0
 80024b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80024bc:	4649      	mov	r1, r9
 80024be:	008b      	lsls	r3, r1, #2
 80024c0:	4641      	mov	r1, r8
 80024c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024c6:	4641      	mov	r1, r8
 80024c8:	008a      	lsls	r2, r1, #2
 80024ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80024ce:	f7fd fed7 	bl	8000280 <__aeabi_uldivmod>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	4611      	mov	r1, r2
 80024d8:	4b38      	ldr	r3, [pc, #224]	; (80025bc <UART_SetConfig+0x4e4>)
 80024da:	fba3 2301 	umull	r2, r3, r3, r1
 80024de:	095b      	lsrs	r3, r3, #5
 80024e0:	2264      	movs	r2, #100	; 0x64
 80024e2:	fb02 f303 	mul.w	r3, r2, r3
 80024e6:	1acb      	subs	r3, r1, r3
 80024e8:	011b      	lsls	r3, r3, #4
 80024ea:	3332      	adds	r3, #50	; 0x32
 80024ec:	4a33      	ldr	r2, [pc, #204]	; (80025bc <UART_SetConfig+0x4e4>)
 80024ee:	fba2 2303 	umull	r2, r3, r2, r3
 80024f2:	095b      	lsrs	r3, r3, #5
 80024f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024f8:	441c      	add	r4, r3
 80024fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80024fe:	2200      	movs	r2, #0
 8002500:	673b      	str	r3, [r7, #112]	; 0x70
 8002502:	677a      	str	r2, [r7, #116]	; 0x74
 8002504:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002508:	4642      	mov	r2, r8
 800250a:	464b      	mov	r3, r9
 800250c:	1891      	adds	r1, r2, r2
 800250e:	60b9      	str	r1, [r7, #8]
 8002510:	415b      	adcs	r3, r3
 8002512:	60fb      	str	r3, [r7, #12]
 8002514:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002518:	4641      	mov	r1, r8
 800251a:	1851      	adds	r1, r2, r1
 800251c:	6039      	str	r1, [r7, #0]
 800251e:	4649      	mov	r1, r9
 8002520:	414b      	adcs	r3, r1
 8002522:	607b      	str	r3, [r7, #4]
 8002524:	f04f 0200 	mov.w	r2, #0
 8002528:	f04f 0300 	mov.w	r3, #0
 800252c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002530:	4659      	mov	r1, fp
 8002532:	00cb      	lsls	r3, r1, #3
 8002534:	4651      	mov	r1, sl
 8002536:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800253a:	4651      	mov	r1, sl
 800253c:	00ca      	lsls	r2, r1, #3
 800253e:	4610      	mov	r0, r2
 8002540:	4619      	mov	r1, r3
 8002542:	4603      	mov	r3, r0
 8002544:	4642      	mov	r2, r8
 8002546:	189b      	adds	r3, r3, r2
 8002548:	66bb      	str	r3, [r7, #104]	; 0x68
 800254a:	464b      	mov	r3, r9
 800254c:	460a      	mov	r2, r1
 800254e:	eb42 0303 	adc.w	r3, r2, r3
 8002552:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	663b      	str	r3, [r7, #96]	; 0x60
 800255e:	667a      	str	r2, [r7, #100]	; 0x64
 8002560:	f04f 0200 	mov.w	r2, #0
 8002564:	f04f 0300 	mov.w	r3, #0
 8002568:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800256c:	4649      	mov	r1, r9
 800256e:	008b      	lsls	r3, r1, #2
 8002570:	4641      	mov	r1, r8
 8002572:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002576:	4641      	mov	r1, r8
 8002578:	008a      	lsls	r2, r1, #2
 800257a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800257e:	f7fd fe7f 	bl	8000280 <__aeabi_uldivmod>
 8002582:	4602      	mov	r2, r0
 8002584:	460b      	mov	r3, r1
 8002586:	4b0d      	ldr	r3, [pc, #52]	; (80025bc <UART_SetConfig+0x4e4>)
 8002588:	fba3 1302 	umull	r1, r3, r3, r2
 800258c:	095b      	lsrs	r3, r3, #5
 800258e:	2164      	movs	r1, #100	; 0x64
 8002590:	fb01 f303 	mul.w	r3, r1, r3
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	011b      	lsls	r3, r3, #4
 8002598:	3332      	adds	r3, #50	; 0x32
 800259a:	4a08      	ldr	r2, [pc, #32]	; (80025bc <UART_SetConfig+0x4e4>)
 800259c:	fba2 2303 	umull	r2, r3, r2, r3
 80025a0:	095b      	lsrs	r3, r3, #5
 80025a2:	f003 020f 	and.w	r2, r3, #15
 80025a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4422      	add	r2, r4
 80025ae:	609a      	str	r2, [r3, #8]
}
 80025b0:	bf00      	nop
 80025b2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80025b6:	46bd      	mov	sp, r7
 80025b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025bc:	51eb851f 	.word	0x51eb851f

080025c0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80025c4:	4b05      	ldr	r3, [pc, #20]	; (80025dc <SysTick_Handler+0x1c>)
 80025c6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80025c8:	f001 fddc 	bl	8004184 <xTaskGetSchedulerState>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d001      	beq.n	80025d6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80025d2:	f002 fcc1 	bl	8004f58 <xPortSysTickHandler>
  }
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	e000e010 	.word	0xe000e010

080025e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	60b9      	str	r1, [r7, #8]
 80025ea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	4a07      	ldr	r2, [pc, #28]	; (800260c <vApplicationGetIdleTaskMemory+0x2c>)
 80025f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	4a06      	ldr	r2, [pc, #24]	; (8002610 <vApplicationGetIdleTaskMemory+0x30>)
 80025f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2280      	movs	r2, #128	; 0x80
 80025fc:	601a      	str	r2, [r3, #0]
}
 80025fe:	bf00      	nop
 8002600:	3714      	adds	r7, #20
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	20000160 	.word	0x20000160
 8002610:	20000208 	.word	0x20000208

08002614 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	4a07      	ldr	r2, [pc, #28]	; (8002640 <vApplicationGetTimerTaskMemory+0x2c>)
 8002624:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	4a06      	ldr	r2, [pc, #24]	; (8002644 <vApplicationGetTimerTaskMemory+0x30>)
 800262a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002632:	601a      	str	r2, [r3, #0]
}
 8002634:	bf00      	nop
 8002636:	3714      	adds	r7, #20
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr
 8002640:	20000408 	.word	0x20000408
 8002644:	200004b0 	.word	0x200004b0

08002648 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f103 0208 	add.w	r2, r3, #8
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f04f 32ff 	mov.w	r2, #4294967295
 8002660:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f103 0208 	add.w	r2, r3, #8
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f103 0208 	add.w	r2, r3, #8
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800267c:	bf00      	nop
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002696:	bf00      	nop
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr

080026a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80026a2:	b480      	push	{r7}
 80026a4:	b085      	sub	sp, #20
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
 80026aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	68fa      	ldr	r2, [r7, #12]
 80026b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	689a      	ldr	r2, [r3, #8]
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	683a      	ldr	r2, [r7, #0]
 80026cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	1c5a      	adds	r2, r3, #1
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	601a      	str	r2, [r3, #0]
}
 80026de:	bf00      	nop
 80026e0:	3714      	adds	r7, #20
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr

080026ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80026ea:	b480      	push	{r7}
 80026ec:	b085      	sub	sp, #20
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
 80026f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002700:	d103      	bne.n	800270a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	e00c      	b.n	8002724 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	3308      	adds	r3, #8
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	e002      	b.n	8002718 <vListInsert+0x2e>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	60fb      	str	r3, [r7, #12]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68ba      	ldr	r2, [r7, #8]
 8002720:	429a      	cmp	r2, r3
 8002722:	d2f6      	bcs.n	8002712 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	685a      	ldr	r2, [r3, #4]
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	683a      	ldr	r2, [r7, #0]
 8002732:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	1c5a      	adds	r2, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	601a      	str	r2, [r3, #0]
}
 8002750:	bf00      	nop
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	691b      	ldr	r3, [r3, #16]
 8002768:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	6892      	ldr	r2, [r2, #8]
 8002772:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	6852      	ldr	r2, [r2, #4]
 800277c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	429a      	cmp	r2, r3
 8002786:	d103      	bne.n	8002790 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689a      	ldr	r2, [r3, #8]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	1e5a      	subs	r2, r3, #1
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr

080027b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d10a      	bne.n	80027da <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80027c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027c8:	f383 8811 	msr	BASEPRI, r3
 80027cc:	f3bf 8f6f 	isb	sy
 80027d0:	f3bf 8f4f 	dsb	sy
 80027d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80027d6:	bf00      	nop
 80027d8:	e7fe      	b.n	80027d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80027da:	f002 fb2b 	bl	8004e34 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027e6:	68f9      	ldr	r1, [r7, #12]
 80027e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80027ea:	fb01 f303 	mul.w	r3, r1, r3
 80027ee:	441a      	add	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2200      	movs	r2, #0
 80027f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800280a:	3b01      	subs	r3, #1
 800280c:	68f9      	ldr	r1, [r7, #12]
 800280e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002810:	fb01 f303 	mul.w	r3, r1, r3
 8002814:	441a      	add	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	22ff      	movs	r2, #255	; 0xff
 800281e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	22ff      	movs	r2, #255	; 0xff
 8002826:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d114      	bne.n	800285a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	691b      	ldr	r3, [r3, #16]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d01a      	beq.n	800286e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	3310      	adds	r3, #16
 800283c:	4618      	mov	r0, r3
 800283e:	f001 fadf 	bl	8003e00 <xTaskRemoveFromEventList>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d012      	beq.n	800286e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002848:	4b0c      	ldr	r3, [pc, #48]	; (800287c <xQueueGenericReset+0xcc>)
 800284a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	f3bf 8f4f 	dsb	sy
 8002854:	f3bf 8f6f 	isb	sy
 8002858:	e009      	b.n	800286e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	3310      	adds	r3, #16
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff fef2 	bl	8002648 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	3324      	adds	r3, #36	; 0x24
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff feed 	bl	8002648 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800286e:	f002 fb11 	bl	8004e94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002872:	2301      	movs	r3, #1
}
 8002874:	4618      	mov	r0, r3
 8002876:	3710      	adds	r7, #16
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	e000ed04 	.word	0xe000ed04

08002880 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002880:	b580      	push	{r7, lr}
 8002882:	b08e      	sub	sp, #56	; 0x38
 8002884:	af02      	add	r7, sp, #8
 8002886:	60f8      	str	r0, [r7, #12]
 8002888:	60b9      	str	r1, [r7, #8]
 800288a:	607a      	str	r2, [r7, #4]
 800288c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d10a      	bne.n	80028aa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002898:	f383 8811 	msr	BASEPRI, r3
 800289c:	f3bf 8f6f 	isb	sy
 80028a0:	f3bf 8f4f 	dsb	sy
 80028a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80028a6:	bf00      	nop
 80028a8:	e7fe      	b.n	80028a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d10a      	bne.n	80028c6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80028b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028b4:	f383 8811 	msr	BASEPRI, r3
 80028b8:	f3bf 8f6f 	isb	sy
 80028bc:	f3bf 8f4f 	dsb	sy
 80028c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80028c2:	bf00      	nop
 80028c4:	e7fe      	b.n	80028c4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d002      	beq.n	80028d2 <xQueueGenericCreateStatic+0x52>
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <xQueueGenericCreateStatic+0x56>
 80028d2:	2301      	movs	r3, #1
 80028d4:	e000      	b.n	80028d8 <xQueueGenericCreateStatic+0x58>
 80028d6:	2300      	movs	r3, #0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d10a      	bne.n	80028f2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80028dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028e0:	f383 8811 	msr	BASEPRI, r3
 80028e4:	f3bf 8f6f 	isb	sy
 80028e8:	f3bf 8f4f 	dsb	sy
 80028ec:	623b      	str	r3, [r7, #32]
}
 80028ee:	bf00      	nop
 80028f0:	e7fe      	b.n	80028f0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d102      	bne.n	80028fe <xQueueGenericCreateStatic+0x7e>
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <xQueueGenericCreateStatic+0x82>
 80028fe:	2301      	movs	r3, #1
 8002900:	e000      	b.n	8002904 <xQueueGenericCreateStatic+0x84>
 8002902:	2300      	movs	r3, #0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d10a      	bne.n	800291e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800290c:	f383 8811 	msr	BASEPRI, r3
 8002910:	f3bf 8f6f 	isb	sy
 8002914:	f3bf 8f4f 	dsb	sy
 8002918:	61fb      	str	r3, [r7, #28]
}
 800291a:	bf00      	nop
 800291c:	e7fe      	b.n	800291c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800291e:	2350      	movs	r3, #80	; 0x50
 8002920:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2b50      	cmp	r3, #80	; 0x50
 8002926:	d00a      	beq.n	800293e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800292c:	f383 8811 	msr	BASEPRI, r3
 8002930:	f3bf 8f6f 	isb	sy
 8002934:	f3bf 8f4f 	dsb	sy
 8002938:	61bb      	str	r3, [r7, #24]
}
 800293a:	bf00      	nop
 800293c:	e7fe      	b.n	800293c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800293e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002946:	2b00      	cmp	r3, #0
 8002948:	d00d      	beq.n	8002966 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800294a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800294c:	2201      	movs	r2, #1
 800294e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002952:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002958:	9300      	str	r3, [sp, #0]
 800295a:	4613      	mov	r3, r2
 800295c:	687a      	ldr	r2, [r7, #4]
 800295e:	68b9      	ldr	r1, [r7, #8]
 8002960:	68f8      	ldr	r0, [r7, #12]
 8002962:	f000 f83f 	bl	80029e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002968:	4618      	mov	r0, r3
 800296a:	3730      	adds	r7, #48	; 0x30
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002970:	b580      	push	{r7, lr}
 8002972:	b08a      	sub	sp, #40	; 0x28
 8002974:	af02      	add	r7, sp, #8
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	4613      	mov	r3, r2
 800297c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d10a      	bne.n	800299a <xQueueGenericCreate+0x2a>
	__asm volatile
 8002984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002988:	f383 8811 	msr	BASEPRI, r3
 800298c:	f3bf 8f6f 	isb	sy
 8002990:	f3bf 8f4f 	dsb	sy
 8002994:	613b      	str	r3, [r7, #16]
}
 8002996:	bf00      	nop
 8002998:	e7fe      	b.n	8002998 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	68ba      	ldr	r2, [r7, #8]
 800299e:	fb02 f303 	mul.w	r3, r2, r3
 80029a2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	3350      	adds	r3, #80	; 0x50
 80029a8:	4618      	mov	r0, r3
 80029aa:	f002 fb65 	bl	8005078 <pvPortMalloc>
 80029ae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d011      	beq.n	80029da <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	3350      	adds	r3, #80	; 0x50
 80029be:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80029c8:	79fa      	ldrb	r2, [r7, #7]
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	9300      	str	r3, [sp, #0]
 80029ce:	4613      	mov	r3, r2
 80029d0:	697a      	ldr	r2, [r7, #20]
 80029d2:	68b9      	ldr	r1, [r7, #8]
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	f000 f805 	bl	80029e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80029da:	69bb      	ldr	r3, [r7, #24]
	}
 80029dc:	4618      	mov	r0, r3
 80029de:	3720      	adds	r7, #32
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	607a      	str	r2, [r7, #4]
 80029f0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d103      	bne.n	8002a00 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	601a      	str	r2, [r3, #0]
 80029fe:	e002      	b.n	8002a06 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	68fa      	ldr	r2, [r7, #12]
 8002a0a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	68ba      	ldr	r2, [r7, #8]
 8002a10:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002a12:	2101      	movs	r1, #1
 8002a14:	69b8      	ldr	r0, [r7, #24]
 8002a16:	f7ff fecb 	bl	80027b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	78fa      	ldrb	r2, [r7, #3]
 8002a1e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002a22:	bf00      	nop
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
	...

08002a2c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b08e      	sub	sp, #56	; 0x38
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
 8002a38:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d10a      	bne.n	8002a5e <xQueueGenericSend+0x32>
	__asm volatile
 8002a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a4c:	f383 8811 	msr	BASEPRI, r3
 8002a50:	f3bf 8f6f 	isb	sy
 8002a54:	f3bf 8f4f 	dsb	sy
 8002a58:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002a5a:	bf00      	nop
 8002a5c:	e7fe      	b.n	8002a5c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d103      	bne.n	8002a6c <xQueueGenericSend+0x40>
 8002a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d101      	bne.n	8002a70 <xQueueGenericSend+0x44>
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e000      	b.n	8002a72 <xQueueGenericSend+0x46>
 8002a70:	2300      	movs	r3, #0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d10a      	bne.n	8002a8c <xQueueGenericSend+0x60>
	__asm volatile
 8002a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a7a:	f383 8811 	msr	BASEPRI, r3
 8002a7e:	f3bf 8f6f 	isb	sy
 8002a82:	f3bf 8f4f 	dsb	sy
 8002a86:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002a88:	bf00      	nop
 8002a8a:	e7fe      	b.n	8002a8a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d103      	bne.n	8002a9a <xQueueGenericSend+0x6e>
 8002a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d101      	bne.n	8002a9e <xQueueGenericSend+0x72>
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <xQueueGenericSend+0x74>
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d10a      	bne.n	8002aba <xQueueGenericSend+0x8e>
	__asm volatile
 8002aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa8:	f383 8811 	msr	BASEPRI, r3
 8002aac:	f3bf 8f6f 	isb	sy
 8002ab0:	f3bf 8f4f 	dsb	sy
 8002ab4:	623b      	str	r3, [r7, #32]
}
 8002ab6:	bf00      	nop
 8002ab8:	e7fe      	b.n	8002ab8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002aba:	f001 fb63 	bl	8004184 <xTaskGetSchedulerState>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d102      	bne.n	8002aca <xQueueGenericSend+0x9e>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <xQueueGenericSend+0xa2>
 8002aca:	2301      	movs	r3, #1
 8002acc:	e000      	b.n	8002ad0 <xQueueGenericSend+0xa4>
 8002ace:	2300      	movs	r3, #0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d10a      	bne.n	8002aea <xQueueGenericSend+0xbe>
	__asm volatile
 8002ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ad8:	f383 8811 	msr	BASEPRI, r3
 8002adc:	f3bf 8f6f 	isb	sy
 8002ae0:	f3bf 8f4f 	dsb	sy
 8002ae4:	61fb      	str	r3, [r7, #28]
}
 8002ae6:	bf00      	nop
 8002ae8:	e7fe      	b.n	8002ae8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002aea:	f002 f9a3 	bl	8004e34 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d302      	bcc.n	8002b00 <xQueueGenericSend+0xd4>
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d129      	bne.n	8002b54 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002b00:	683a      	ldr	r2, [r7, #0]
 8002b02:	68b9      	ldr	r1, [r7, #8]
 8002b04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002b06:	f000 fbbb 	bl	8003280 <prvCopyDataToQueue>
 8002b0a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d010      	beq.n	8002b36 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b16:	3324      	adds	r3, #36	; 0x24
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f001 f971 	bl	8003e00 <xTaskRemoveFromEventList>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d013      	beq.n	8002b4c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002b24:	4b3f      	ldr	r3, [pc, #252]	; (8002c24 <xQueueGenericSend+0x1f8>)
 8002b26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	f3bf 8f4f 	dsb	sy
 8002b30:	f3bf 8f6f 	isb	sy
 8002b34:	e00a      	b.n	8002b4c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d007      	beq.n	8002b4c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002b3c:	4b39      	ldr	r3, [pc, #228]	; (8002c24 <xQueueGenericSend+0x1f8>)
 8002b3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b42:	601a      	str	r2, [r3, #0]
 8002b44:	f3bf 8f4f 	dsb	sy
 8002b48:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002b4c:	f002 f9a2 	bl	8004e94 <vPortExitCritical>
				return pdPASS;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e063      	b.n	8002c1c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d103      	bne.n	8002b62 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002b5a:	f002 f99b 	bl	8004e94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	e05c      	b.n	8002c1c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002b62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d106      	bne.n	8002b76 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002b68:	f107 0314 	add.w	r3, r7, #20
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f001 f9ab 	bl	8003ec8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002b72:	2301      	movs	r3, #1
 8002b74:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002b76:	f002 f98d 	bl	8004e94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002b7a:	f000 ff17 	bl	80039ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002b7e:	f002 f959 	bl	8004e34 <vPortEnterCritical>
 8002b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b88:	b25b      	sxtb	r3, r3
 8002b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b8e:	d103      	bne.n	8002b98 <xQueueGenericSend+0x16c>
 8002b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b92:	2200      	movs	r2, #0
 8002b94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b9e:	b25b      	sxtb	r3, r3
 8002ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba4:	d103      	bne.n	8002bae <xQueueGenericSend+0x182>
 8002ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bae:	f002 f971 	bl	8004e94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002bb2:	1d3a      	adds	r2, r7, #4
 8002bb4:	f107 0314 	add.w	r3, r7, #20
 8002bb8:	4611      	mov	r1, r2
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f001 f99a 	bl	8003ef4 <xTaskCheckForTimeOut>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d124      	bne.n	8002c10 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002bc6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002bc8:	f000 fc52 	bl	8003470 <prvIsQueueFull>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d018      	beq.n	8002c04 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bd4:	3310      	adds	r3, #16
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	4611      	mov	r1, r2
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f001 f8c0 	bl	8003d60 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002be0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002be2:	f000 fbdd 	bl	80033a0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002be6:	f000 feef 	bl	80039c8 <xTaskResumeAll>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f47f af7c 	bne.w	8002aea <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002bf2:	4b0c      	ldr	r3, [pc, #48]	; (8002c24 <xQueueGenericSend+0x1f8>)
 8002bf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002bf8:	601a      	str	r2, [r3, #0]
 8002bfa:	f3bf 8f4f 	dsb	sy
 8002bfe:	f3bf 8f6f 	isb	sy
 8002c02:	e772      	b.n	8002aea <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002c04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c06:	f000 fbcb 	bl	80033a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002c0a:	f000 fedd 	bl	80039c8 <xTaskResumeAll>
 8002c0e:	e76c      	b.n	8002aea <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002c10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c12:	f000 fbc5 	bl	80033a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002c16:	f000 fed7 	bl	80039c8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002c1a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3738      	adds	r7, #56	; 0x38
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	e000ed04 	.word	0xe000ed04

08002c28 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b090      	sub	sp, #64	; 0x40
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	607a      	str	r2, [r7, #4]
 8002c34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d10a      	bne.n	8002c56 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c44:	f383 8811 	msr	BASEPRI, r3
 8002c48:	f3bf 8f6f 	isb	sy
 8002c4c:	f3bf 8f4f 	dsb	sy
 8002c50:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002c52:	bf00      	nop
 8002c54:	e7fe      	b.n	8002c54 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d103      	bne.n	8002c64 <xQueueGenericSendFromISR+0x3c>
 8002c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d101      	bne.n	8002c68 <xQueueGenericSendFromISR+0x40>
 8002c64:	2301      	movs	r3, #1
 8002c66:	e000      	b.n	8002c6a <xQueueGenericSendFromISR+0x42>
 8002c68:	2300      	movs	r3, #0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d10a      	bne.n	8002c84 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c72:	f383 8811 	msr	BASEPRI, r3
 8002c76:	f3bf 8f6f 	isb	sy
 8002c7a:	f3bf 8f4f 	dsb	sy
 8002c7e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002c80:	bf00      	nop
 8002c82:	e7fe      	b.n	8002c82 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d103      	bne.n	8002c92 <xQueueGenericSendFromISR+0x6a>
 8002c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d101      	bne.n	8002c96 <xQueueGenericSendFromISR+0x6e>
 8002c92:	2301      	movs	r3, #1
 8002c94:	e000      	b.n	8002c98 <xQueueGenericSendFromISR+0x70>
 8002c96:	2300      	movs	r3, #0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d10a      	bne.n	8002cb2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ca0:	f383 8811 	msr	BASEPRI, r3
 8002ca4:	f3bf 8f6f 	isb	sy
 8002ca8:	f3bf 8f4f 	dsb	sy
 8002cac:	623b      	str	r3, [r7, #32]
}
 8002cae:	bf00      	nop
 8002cb0:	e7fe      	b.n	8002cb0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002cb2:	f002 f9a1 	bl	8004ff8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002cb6:	f3ef 8211 	mrs	r2, BASEPRI
 8002cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cbe:	f383 8811 	msr	BASEPRI, r3
 8002cc2:	f3bf 8f6f 	isb	sy
 8002cc6:	f3bf 8f4f 	dsb	sy
 8002cca:	61fa      	str	r2, [r7, #28]
 8002ccc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002cce:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002cd0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002cd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d302      	bcc.n	8002ce4 <xQueueGenericSendFromISR+0xbc>
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d12f      	bne.n	8002d44 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ce6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002cea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	68b9      	ldr	r1, [r7, #8]
 8002cf8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002cfa:	f000 fac1 	bl	8003280 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002cfe:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d06:	d112      	bne.n	8002d2e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d016      	beq.n	8002d3e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d12:	3324      	adds	r3, #36	; 0x24
 8002d14:	4618      	mov	r0, r3
 8002d16:	f001 f873 	bl	8003e00 <xTaskRemoveFromEventList>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00e      	beq.n	8002d3e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d00b      	beq.n	8002d3e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	601a      	str	r2, [r3, #0]
 8002d2c:	e007      	b.n	8002d3e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002d2e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002d32:	3301      	adds	r3, #1
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	b25a      	sxtb	r2, r3
 8002d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002d42:	e001      	b.n	8002d48 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002d44:	2300      	movs	r3, #0
 8002d46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d4a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002d52:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002d54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3740      	adds	r7, #64	; 0x40
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}

08002d5e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002d5e:	b580      	push	{r7, lr}
 8002d60:	b08e      	sub	sp, #56	; 0x38
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
 8002d66:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8002d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d10a      	bne.n	8002d88 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8002d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d76:	f383 8811 	msr	BASEPRI, r3
 8002d7a:	f3bf 8f6f 	isb	sy
 8002d7e:	f3bf 8f4f 	dsb	sy
 8002d82:	623b      	str	r3, [r7, #32]
}
 8002d84:	bf00      	nop
 8002d86:	e7fe      	b.n	8002d86 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d00a      	beq.n	8002da6 <xQueueGiveFromISR+0x48>
	__asm volatile
 8002d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d94:	f383 8811 	msr	BASEPRI, r3
 8002d98:	f3bf 8f6f 	isb	sy
 8002d9c:	f3bf 8f4f 	dsb	sy
 8002da0:	61fb      	str	r3, [r7, #28]
}
 8002da2:	bf00      	nop
 8002da4:	e7fe      	b.n	8002da4 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8002da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d103      	bne.n	8002db6 <xQueueGiveFromISR+0x58>
 8002dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <xQueueGiveFromISR+0x5c>
 8002db6:	2301      	movs	r3, #1
 8002db8:	e000      	b.n	8002dbc <xQueueGiveFromISR+0x5e>
 8002dba:	2300      	movs	r3, #0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10a      	bne.n	8002dd6 <xQueueGiveFromISR+0x78>
	__asm volatile
 8002dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dc4:	f383 8811 	msr	BASEPRI, r3
 8002dc8:	f3bf 8f6f 	isb	sy
 8002dcc:	f3bf 8f4f 	dsb	sy
 8002dd0:	61bb      	str	r3, [r7, #24]
}
 8002dd2:	bf00      	nop
 8002dd4:	e7fe      	b.n	8002dd4 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002dd6:	f002 f90f 	bl	8004ff8 <vPortValidateInterruptPriority>
	__asm volatile
 8002dda:	f3ef 8211 	mrs	r2, BASEPRI
 8002dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002de2:	f383 8811 	msr	BASEPRI, r3
 8002de6:	f3bf 8f6f 	isb	sy
 8002dea:	f3bf 8f4f 	dsb	sy
 8002dee:	617a      	str	r2, [r7, #20]
 8002df0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8002df2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002df4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dfa:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8002dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d22b      	bcs.n	8002e5e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e12:	1c5a      	adds	r2, r3, #1
 8002e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e16:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002e18:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e20:	d112      	bne.n	8002e48 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d016      	beq.n	8002e58 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e2c:	3324      	adds	r3, #36	; 0x24
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f000 ffe6 	bl	8003e00 <xTaskRemoveFromEventList>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d00e      	beq.n	8002e58 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00b      	beq.n	8002e58 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	2201      	movs	r2, #1
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	e007      	b.n	8002e58 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002e48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	b25a      	sxtb	r2, r3
 8002e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	637b      	str	r3, [r7, #52]	; 0x34
 8002e5c:	e001      	b.n	8002e62 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	637b      	str	r3, [r7, #52]	; 0x34
 8002e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e64:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f383 8811 	msr	BASEPRI, r3
}
 8002e6c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3738      	adds	r7, #56	; 0x38
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b08c      	sub	sp, #48	; 0x30
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002e84:	2300      	movs	r3, #0
 8002e86:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d10a      	bne.n	8002ea8 <xQueueReceive+0x30>
	__asm volatile
 8002e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e96:	f383 8811 	msr	BASEPRI, r3
 8002e9a:	f3bf 8f6f 	isb	sy
 8002e9e:	f3bf 8f4f 	dsb	sy
 8002ea2:	623b      	str	r3, [r7, #32]
}
 8002ea4:	bf00      	nop
 8002ea6:	e7fe      	b.n	8002ea6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d103      	bne.n	8002eb6 <xQueueReceive+0x3e>
 8002eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <xQueueReceive+0x42>
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e000      	b.n	8002ebc <xQueueReceive+0x44>
 8002eba:	2300      	movs	r3, #0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d10a      	bne.n	8002ed6 <xQueueReceive+0x5e>
	__asm volatile
 8002ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ec4:	f383 8811 	msr	BASEPRI, r3
 8002ec8:	f3bf 8f6f 	isb	sy
 8002ecc:	f3bf 8f4f 	dsb	sy
 8002ed0:	61fb      	str	r3, [r7, #28]
}
 8002ed2:	bf00      	nop
 8002ed4:	e7fe      	b.n	8002ed4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ed6:	f001 f955 	bl	8004184 <xTaskGetSchedulerState>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d102      	bne.n	8002ee6 <xQueueReceive+0x6e>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d101      	bne.n	8002eea <xQueueReceive+0x72>
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <xQueueReceive+0x74>
 8002eea:	2300      	movs	r3, #0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d10a      	bne.n	8002f06 <xQueueReceive+0x8e>
	__asm volatile
 8002ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ef4:	f383 8811 	msr	BASEPRI, r3
 8002ef8:	f3bf 8f6f 	isb	sy
 8002efc:	f3bf 8f4f 	dsb	sy
 8002f00:	61bb      	str	r3, [r7, #24]
}
 8002f02:	bf00      	nop
 8002f04:	e7fe      	b.n	8002f04 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002f06:	f001 ff95 	bl	8004e34 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f0e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d01f      	beq.n	8002f56 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002f16:	68b9      	ldr	r1, [r7, #8]
 8002f18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f1a:	f000 fa1b 	bl	8003354 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f20:	1e5a      	subs	r2, r3, #1
 8002f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f24:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00f      	beq.n	8002f4e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f30:	3310      	adds	r3, #16
 8002f32:	4618      	mov	r0, r3
 8002f34:	f000 ff64 	bl	8003e00 <xTaskRemoveFromEventList>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d007      	beq.n	8002f4e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002f3e:	4b3d      	ldr	r3, [pc, #244]	; (8003034 <xQueueReceive+0x1bc>)
 8002f40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f44:	601a      	str	r2, [r3, #0]
 8002f46:	f3bf 8f4f 	dsb	sy
 8002f4a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002f4e:	f001 ffa1 	bl	8004e94 <vPortExitCritical>
				return pdPASS;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e069      	b.n	800302a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d103      	bne.n	8002f64 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f5c:	f001 ff9a 	bl	8004e94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002f60:	2300      	movs	r3, #0
 8002f62:	e062      	b.n	800302a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d106      	bne.n	8002f78 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002f6a:	f107 0310 	add.w	r3, r7, #16
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 ffaa 	bl	8003ec8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f74:	2301      	movs	r3, #1
 8002f76:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f78:	f001 ff8c 	bl	8004e94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f7c:	f000 fd16 	bl	80039ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f80:	f001 ff58 	bl	8004e34 <vPortEnterCritical>
 8002f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f86:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f8a:	b25b      	sxtb	r3, r3
 8002f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f90:	d103      	bne.n	8002f9a <xQueueReceive+0x122>
 8002f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002fa0:	b25b      	sxtb	r3, r3
 8002fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fa6:	d103      	bne.n	8002fb0 <xQueueReceive+0x138>
 8002fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002fb0:	f001 ff70 	bl	8004e94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002fb4:	1d3a      	adds	r2, r7, #4
 8002fb6:	f107 0310 	add.w	r3, r7, #16
 8002fba:	4611      	mov	r1, r2
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f000 ff99 	bl	8003ef4 <xTaskCheckForTimeOut>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d123      	bne.n	8003010 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002fc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fca:	f000 fa3b 	bl	8003444 <prvIsQueueEmpty>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d017      	beq.n	8003004 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fd6:	3324      	adds	r3, #36	; 0x24
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	4611      	mov	r1, r2
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f000 febf 	bl	8003d60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002fe2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fe4:	f000 f9dc 	bl	80033a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002fe8:	f000 fcee 	bl	80039c8 <xTaskResumeAll>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d189      	bne.n	8002f06 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002ff2:	4b10      	ldr	r3, [pc, #64]	; (8003034 <xQueueReceive+0x1bc>)
 8002ff4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ff8:	601a      	str	r2, [r3, #0]
 8002ffa:	f3bf 8f4f 	dsb	sy
 8002ffe:	f3bf 8f6f 	isb	sy
 8003002:	e780      	b.n	8002f06 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003004:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003006:	f000 f9cb 	bl	80033a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800300a:	f000 fcdd 	bl	80039c8 <xTaskResumeAll>
 800300e:	e77a      	b.n	8002f06 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003010:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003012:	f000 f9c5 	bl	80033a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003016:	f000 fcd7 	bl	80039c8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800301a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800301c:	f000 fa12 	bl	8003444 <prvIsQueueEmpty>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	f43f af6f 	beq.w	8002f06 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003028:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800302a:	4618      	mov	r0, r3
 800302c:	3730      	adds	r7, #48	; 0x30
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	e000ed04 	.word	0xe000ed04

08003038 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b08e      	sub	sp, #56	; 0x38
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003042:	2300      	movs	r3, #0
 8003044:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800304a:	2300      	movs	r3, #0
 800304c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800304e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003050:	2b00      	cmp	r3, #0
 8003052:	d10a      	bne.n	800306a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8003054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003058:	f383 8811 	msr	BASEPRI, r3
 800305c:	f3bf 8f6f 	isb	sy
 8003060:	f3bf 8f4f 	dsb	sy
 8003064:	623b      	str	r3, [r7, #32]
}
 8003066:	bf00      	nop
 8003068:	e7fe      	b.n	8003068 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800306a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800306c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00a      	beq.n	8003088 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8003072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003076:	f383 8811 	msr	BASEPRI, r3
 800307a:	f3bf 8f6f 	isb	sy
 800307e:	f3bf 8f4f 	dsb	sy
 8003082:	61fb      	str	r3, [r7, #28]
}
 8003084:	bf00      	nop
 8003086:	e7fe      	b.n	8003086 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003088:	f001 f87c 	bl	8004184 <xTaskGetSchedulerState>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d102      	bne.n	8003098 <xQueueSemaphoreTake+0x60>
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d101      	bne.n	800309c <xQueueSemaphoreTake+0x64>
 8003098:	2301      	movs	r3, #1
 800309a:	e000      	b.n	800309e <xQueueSemaphoreTake+0x66>
 800309c:	2300      	movs	r3, #0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d10a      	bne.n	80030b8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80030a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030a6:	f383 8811 	msr	BASEPRI, r3
 80030aa:	f3bf 8f6f 	isb	sy
 80030ae:	f3bf 8f4f 	dsb	sy
 80030b2:	61bb      	str	r3, [r7, #24]
}
 80030b4:	bf00      	nop
 80030b6:	e7fe      	b.n	80030b6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80030b8:	f001 febc 	bl	8004e34 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80030bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030c0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80030c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d024      	beq.n	8003112 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80030c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ca:	1e5a      	subs	r2, r3, #1
 80030cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ce:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80030d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d104      	bne.n	80030e2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80030d8:	f001 f9ca 	bl	8004470 <pvTaskIncrementMutexHeldCount>
 80030dc:	4602      	mov	r2, r0
 80030de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030e0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80030e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00f      	beq.n	800310a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80030ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ec:	3310      	adds	r3, #16
 80030ee:	4618      	mov	r0, r3
 80030f0:	f000 fe86 	bl	8003e00 <xTaskRemoveFromEventList>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d007      	beq.n	800310a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80030fa:	4b54      	ldr	r3, [pc, #336]	; (800324c <xQueueSemaphoreTake+0x214>)
 80030fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003100:	601a      	str	r2, [r3, #0]
 8003102:	f3bf 8f4f 	dsb	sy
 8003106:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800310a:	f001 fec3 	bl	8004e94 <vPortExitCritical>
				return pdPASS;
 800310e:	2301      	movs	r3, #1
 8003110:	e097      	b.n	8003242 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d111      	bne.n	800313c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00a      	beq.n	8003134 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800311e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003122:	f383 8811 	msr	BASEPRI, r3
 8003126:	f3bf 8f6f 	isb	sy
 800312a:	f3bf 8f4f 	dsb	sy
 800312e:	617b      	str	r3, [r7, #20]
}
 8003130:	bf00      	nop
 8003132:	e7fe      	b.n	8003132 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003134:	f001 feae 	bl	8004e94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003138:	2300      	movs	r3, #0
 800313a:	e082      	b.n	8003242 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800313c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800313e:	2b00      	cmp	r3, #0
 8003140:	d106      	bne.n	8003150 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003142:	f107 030c 	add.w	r3, r7, #12
 8003146:	4618      	mov	r0, r3
 8003148:	f000 febe 	bl	8003ec8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800314c:	2301      	movs	r3, #1
 800314e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003150:	f001 fea0 	bl	8004e94 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003154:	f000 fc2a 	bl	80039ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003158:	f001 fe6c 	bl	8004e34 <vPortEnterCritical>
 800315c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800315e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003162:	b25b      	sxtb	r3, r3
 8003164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003168:	d103      	bne.n	8003172 <xQueueSemaphoreTake+0x13a>
 800316a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800316c:	2200      	movs	r2, #0
 800316e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003174:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003178:	b25b      	sxtb	r3, r3
 800317a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800317e:	d103      	bne.n	8003188 <xQueueSemaphoreTake+0x150>
 8003180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003182:	2200      	movs	r2, #0
 8003184:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003188:	f001 fe84 	bl	8004e94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800318c:	463a      	mov	r2, r7
 800318e:	f107 030c 	add.w	r3, r7, #12
 8003192:	4611      	mov	r1, r2
 8003194:	4618      	mov	r0, r3
 8003196:	f000 fead 	bl	8003ef4 <xTaskCheckForTimeOut>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d132      	bne.n	8003206 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80031a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80031a2:	f000 f94f 	bl	8003444 <prvIsQueueEmpty>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d026      	beq.n	80031fa <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80031ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d109      	bne.n	80031c8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80031b4:	f001 fe3e 	bl	8004e34 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80031b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	4618      	mov	r0, r3
 80031be:	f000 ffff 	bl	80041c0 <xTaskPriorityInherit>
 80031c2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80031c4:	f001 fe66 	bl	8004e94 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80031c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ca:	3324      	adds	r3, #36	; 0x24
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	4611      	mov	r1, r2
 80031d0:	4618      	mov	r0, r3
 80031d2:	f000 fdc5 	bl	8003d60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80031d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80031d8:	f000 f8e2 	bl	80033a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80031dc:	f000 fbf4 	bl	80039c8 <xTaskResumeAll>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	f47f af68 	bne.w	80030b8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80031e8:	4b18      	ldr	r3, [pc, #96]	; (800324c <xQueueSemaphoreTake+0x214>)
 80031ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031ee:	601a      	str	r2, [r3, #0]
 80031f0:	f3bf 8f4f 	dsb	sy
 80031f4:	f3bf 8f6f 	isb	sy
 80031f8:	e75e      	b.n	80030b8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80031fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80031fc:	f000 f8d0 	bl	80033a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003200:	f000 fbe2 	bl	80039c8 <xTaskResumeAll>
 8003204:	e758      	b.n	80030b8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003206:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003208:	f000 f8ca 	bl	80033a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800320c:	f000 fbdc 	bl	80039c8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003210:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003212:	f000 f917 	bl	8003444 <prvIsQueueEmpty>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	f43f af4d 	beq.w	80030b8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800321e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00d      	beq.n	8003240 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8003224:	f001 fe06 	bl	8004e34 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003228:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800322a:	f000 f811 	bl	8003250 <prvGetDisinheritPriorityAfterTimeout>
 800322e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003236:	4618      	mov	r0, r3
 8003238:	f001 f898 	bl	800436c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800323c:	f001 fe2a 	bl	8004e94 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003240:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003242:	4618      	mov	r0, r3
 8003244:	3738      	adds	r7, #56	; 0x38
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	e000ed04 	.word	0xe000ed04

08003250 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325c:	2b00      	cmp	r3, #0
 800325e:	d006      	beq.n	800326e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800326a:	60fb      	str	r3, [r7, #12]
 800326c:	e001      	b.n	8003272 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800326e:	2300      	movs	r3, #0
 8003270:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003272:	68fb      	ldr	r3, [r7, #12]
	}
 8003274:	4618      	mov	r0, r3
 8003276:	3714      	adds	r7, #20
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr

08003280 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800328c:	2300      	movs	r3, #0
 800328e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003294:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10d      	bne.n	80032ba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d14d      	bne.n	8003342 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f000 fff0 	bl	8004290 <xTaskPriorityDisinherit>
 80032b0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	609a      	str	r2, [r3, #8]
 80032b8:	e043      	b.n	8003342 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d119      	bne.n	80032f4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6858      	ldr	r0, [r3, #4]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c8:	461a      	mov	r2, r3
 80032ca:	68b9      	ldr	r1, [r7, #8]
 80032cc:	f002 f968 	bl	80055a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d8:	441a      	add	r2, r3
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	685a      	ldr	r2, [r3, #4]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	429a      	cmp	r2, r3
 80032e8:	d32b      	bcc.n	8003342 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	605a      	str	r2, [r3, #4]
 80032f2:	e026      	b.n	8003342 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	68d8      	ldr	r0, [r3, #12]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fc:	461a      	mov	r2, r3
 80032fe:	68b9      	ldr	r1, [r7, #8]
 8003300:	f002 f94e 	bl	80055a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	68da      	ldr	r2, [r3, #12]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330c:	425b      	negs	r3, r3
 800330e:	441a      	add	r2, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	68da      	ldr	r2, [r3, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	429a      	cmp	r2, r3
 800331e:	d207      	bcs.n	8003330 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003328:	425b      	negs	r3, r3
 800332a:	441a      	add	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2b02      	cmp	r3, #2
 8003334:	d105      	bne.n	8003342 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d002      	beq.n	8003342 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	3b01      	subs	r3, #1
 8003340:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1c5a      	adds	r2, r3, #1
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800334a:	697b      	ldr	r3, [r7, #20]
}
 800334c:	4618      	mov	r0, r3
 800334e:	3718      	adds	r7, #24
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003362:	2b00      	cmp	r3, #0
 8003364:	d018      	beq.n	8003398 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	68da      	ldr	r2, [r3, #12]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336e:	441a      	add	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	68da      	ldr	r2, [r3, #12]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	429a      	cmp	r2, r3
 800337e:	d303      	bcc.n	8003388 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68d9      	ldr	r1, [r3, #12]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003390:	461a      	mov	r2, r3
 8003392:	6838      	ldr	r0, [r7, #0]
 8003394:	f002 f904 	bl	80055a0 <memcpy>
	}
}
 8003398:	bf00      	nop
 800339a:	3708      	adds	r7, #8
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80033a8:	f001 fd44 	bl	8004e34 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80033b2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80033b4:	e011      	b.n	80033da <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d012      	beq.n	80033e4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	3324      	adds	r3, #36	; 0x24
 80033c2:	4618      	mov	r0, r3
 80033c4:	f000 fd1c 	bl	8003e00 <xTaskRemoveFromEventList>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80033ce:	f000 fdf3 	bl	8003fb8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
 80033d4:	3b01      	subs	r3, #1
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80033da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	dce9      	bgt.n	80033b6 <prvUnlockQueue+0x16>
 80033e2:	e000      	b.n	80033e6 <prvUnlockQueue+0x46>
					break;
 80033e4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	22ff      	movs	r2, #255	; 0xff
 80033ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80033ee:	f001 fd51 	bl	8004e94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80033f2:	f001 fd1f 	bl	8004e34 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80033fc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80033fe:	e011      	b.n	8003424 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d012      	beq.n	800342e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3310      	adds	r3, #16
 800340c:	4618      	mov	r0, r3
 800340e:	f000 fcf7 	bl	8003e00 <xTaskRemoveFromEventList>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d001      	beq.n	800341c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003418:	f000 fdce 	bl	8003fb8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800341c:	7bbb      	ldrb	r3, [r7, #14]
 800341e:	3b01      	subs	r3, #1
 8003420:	b2db      	uxtb	r3, r3
 8003422:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003424:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003428:	2b00      	cmp	r3, #0
 800342a:	dce9      	bgt.n	8003400 <prvUnlockQueue+0x60>
 800342c:	e000      	b.n	8003430 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800342e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	22ff      	movs	r2, #255	; 0xff
 8003434:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003438:	f001 fd2c 	bl	8004e94 <vPortExitCritical>
}
 800343c:	bf00      	nop
 800343e:	3710      	adds	r7, #16
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800344c:	f001 fcf2 	bl	8004e34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003454:	2b00      	cmp	r3, #0
 8003456:	d102      	bne.n	800345e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003458:	2301      	movs	r3, #1
 800345a:	60fb      	str	r3, [r7, #12]
 800345c:	e001      	b.n	8003462 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800345e:	2300      	movs	r3, #0
 8003460:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003462:	f001 fd17 	bl	8004e94 <vPortExitCritical>

	return xReturn;
 8003466:	68fb      	ldr	r3, [r7, #12]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003478:	f001 fcdc 	bl	8004e34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003484:	429a      	cmp	r2, r3
 8003486:	d102      	bne.n	800348e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003488:	2301      	movs	r3, #1
 800348a:	60fb      	str	r3, [r7, #12]
 800348c:	e001      	b.n	8003492 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800348e:	2300      	movs	r3, #0
 8003490:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003492:	f001 fcff 	bl	8004e94 <vPortExitCritical>

	return xReturn;
 8003496:	68fb      	ldr	r3, [r7, #12]
}
 8003498:	4618      	mov	r0, r3
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80034a0:	b480      	push	{r7}
 80034a2:	b085      	sub	sp, #20
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80034aa:	2300      	movs	r3, #0
 80034ac:	60fb      	str	r3, [r7, #12]
 80034ae:	e014      	b.n	80034da <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80034b0:	4a0f      	ldr	r2, [pc, #60]	; (80034f0 <vQueueAddToRegistry+0x50>)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d10b      	bne.n	80034d4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80034bc:	490c      	ldr	r1, [pc, #48]	; (80034f0 <vQueueAddToRegistry+0x50>)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80034c6:	4a0a      	ldr	r2, [pc, #40]	; (80034f0 <vQueueAddToRegistry+0x50>)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	00db      	lsls	r3, r3, #3
 80034cc:	4413      	add	r3, r2
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80034d2:	e006      	b.n	80034e2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	3301      	adds	r3, #1
 80034d8:	60fb      	str	r3, [r7, #12]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2b07      	cmp	r3, #7
 80034de:	d9e7      	bls.n	80034b0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80034e0:	bf00      	nop
 80034e2:	bf00      	nop
 80034e4:	3714      	adds	r7, #20
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	200008b0 	.word	0x200008b0

080034f4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003504:	f001 fc96 	bl	8004e34 <vPortEnterCritical>
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800350e:	b25b      	sxtb	r3, r3
 8003510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003514:	d103      	bne.n	800351e <vQueueWaitForMessageRestricted+0x2a>
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003524:	b25b      	sxtb	r3, r3
 8003526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800352a:	d103      	bne.n	8003534 <vQueueWaitForMessageRestricted+0x40>
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	2200      	movs	r2, #0
 8003530:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003534:	f001 fcae 	bl	8004e94 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800353c:	2b00      	cmp	r3, #0
 800353e:	d106      	bne.n	800354e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	3324      	adds	r3, #36	; 0x24
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	68b9      	ldr	r1, [r7, #8]
 8003548:	4618      	mov	r0, r3
 800354a:	f000 fc2d 	bl	8003da8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800354e:	6978      	ldr	r0, [r7, #20]
 8003550:	f7ff ff26 	bl	80033a0 <prvUnlockQueue>
	}
 8003554:	bf00      	nop
 8003556:	3718      	adds	r7, #24
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800355c:	b580      	push	{r7, lr}
 800355e:	b08e      	sub	sp, #56	; 0x38
 8003560:	af04      	add	r7, sp, #16
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
 8003568:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800356a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800356c:	2b00      	cmp	r3, #0
 800356e:	d10a      	bne.n	8003586 <xTaskCreateStatic+0x2a>
	__asm volatile
 8003570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003574:	f383 8811 	msr	BASEPRI, r3
 8003578:	f3bf 8f6f 	isb	sy
 800357c:	f3bf 8f4f 	dsb	sy
 8003580:	623b      	str	r3, [r7, #32]
}
 8003582:	bf00      	nop
 8003584:	e7fe      	b.n	8003584 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003588:	2b00      	cmp	r3, #0
 800358a:	d10a      	bne.n	80035a2 <xTaskCreateStatic+0x46>
	__asm volatile
 800358c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003590:	f383 8811 	msr	BASEPRI, r3
 8003594:	f3bf 8f6f 	isb	sy
 8003598:	f3bf 8f4f 	dsb	sy
 800359c:	61fb      	str	r3, [r7, #28]
}
 800359e:	bf00      	nop
 80035a0:	e7fe      	b.n	80035a0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80035a2:	23a8      	movs	r3, #168	; 0xa8
 80035a4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	2ba8      	cmp	r3, #168	; 0xa8
 80035aa:	d00a      	beq.n	80035c2 <xTaskCreateStatic+0x66>
	__asm volatile
 80035ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035b0:	f383 8811 	msr	BASEPRI, r3
 80035b4:	f3bf 8f6f 	isb	sy
 80035b8:	f3bf 8f4f 	dsb	sy
 80035bc:	61bb      	str	r3, [r7, #24]
}
 80035be:	bf00      	nop
 80035c0:	e7fe      	b.n	80035c0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80035c2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80035c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d01e      	beq.n	8003608 <xTaskCreateStatic+0xac>
 80035ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d01b      	beq.n	8003608 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80035d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035d2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80035d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80035d8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80035da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035dc:	2202      	movs	r2, #2
 80035de:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80035e2:	2300      	movs	r3, #0
 80035e4:	9303      	str	r3, [sp, #12]
 80035e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e8:	9302      	str	r3, [sp, #8]
 80035ea:	f107 0314 	add.w	r3, r7, #20
 80035ee:	9301      	str	r3, [sp, #4]
 80035f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	68b9      	ldr	r1, [r7, #8]
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 f850 	bl	80036a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003600:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003602:	f000 f8f3 	bl	80037ec <prvAddNewTaskToReadyList>
 8003606:	e001      	b.n	800360c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003608:	2300      	movs	r3, #0
 800360a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800360c:	697b      	ldr	r3, [r7, #20]
	}
 800360e:	4618      	mov	r0, r3
 8003610:	3728      	adds	r7, #40	; 0x28
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003616:	b580      	push	{r7, lr}
 8003618:	b08c      	sub	sp, #48	; 0x30
 800361a:	af04      	add	r7, sp, #16
 800361c:	60f8      	str	r0, [r7, #12]
 800361e:	60b9      	str	r1, [r7, #8]
 8003620:	603b      	str	r3, [r7, #0]
 8003622:	4613      	mov	r3, r2
 8003624:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003626:	88fb      	ldrh	r3, [r7, #6]
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4618      	mov	r0, r3
 800362c:	f001 fd24 	bl	8005078 <pvPortMalloc>
 8003630:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00e      	beq.n	8003656 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003638:	20a8      	movs	r0, #168	; 0xa8
 800363a:	f001 fd1d 	bl	8005078 <pvPortMalloc>
 800363e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	697a      	ldr	r2, [r7, #20]
 800364a:	631a      	str	r2, [r3, #48]	; 0x30
 800364c:	e005      	b.n	800365a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800364e:	6978      	ldr	r0, [r7, #20]
 8003650:	f001 fdde 	bl	8005210 <vPortFree>
 8003654:	e001      	b.n	800365a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003656:	2300      	movs	r3, #0
 8003658:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d017      	beq.n	8003690 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003668:	88fa      	ldrh	r2, [r7, #6]
 800366a:	2300      	movs	r3, #0
 800366c:	9303      	str	r3, [sp, #12]
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	9302      	str	r3, [sp, #8]
 8003672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003674:	9301      	str	r3, [sp, #4]
 8003676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003678:	9300      	str	r3, [sp, #0]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68b9      	ldr	r1, [r7, #8]
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f000 f80e 	bl	80036a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003684:	69f8      	ldr	r0, [r7, #28]
 8003686:	f000 f8b1 	bl	80037ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800368a:	2301      	movs	r3, #1
 800368c:	61bb      	str	r3, [r7, #24]
 800368e:	e002      	b.n	8003696 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003690:	f04f 33ff 	mov.w	r3, #4294967295
 8003694:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003696:	69bb      	ldr	r3, [r7, #24]
	}
 8003698:	4618      	mov	r0, r3
 800369a:	3720      	adds	r7, #32
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b088      	sub	sp, #32
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
 80036ac:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80036ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036b0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	461a      	mov	r2, r3
 80036b8:	21a5      	movs	r1, #165	; 0xa5
 80036ba:	f001 fee7 	bl	800548c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80036be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80036c8:	3b01      	subs	r3, #1
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	4413      	add	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80036d0:	69bb      	ldr	r3, [r7, #24]
 80036d2:	f023 0307 	bic.w	r3, r3, #7
 80036d6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	f003 0307 	and.w	r3, r3, #7
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d00a      	beq.n	80036f8 <prvInitialiseNewTask+0x58>
	__asm volatile
 80036e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036e6:	f383 8811 	msr	BASEPRI, r3
 80036ea:	f3bf 8f6f 	isb	sy
 80036ee:	f3bf 8f4f 	dsb	sy
 80036f2:	617b      	str	r3, [r7, #20]
}
 80036f4:	bf00      	nop
 80036f6:	e7fe      	b.n	80036f6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d01f      	beq.n	800373e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036fe:	2300      	movs	r3, #0
 8003700:	61fb      	str	r3, [r7, #28]
 8003702:	e012      	b.n	800372a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	4413      	add	r3, r2
 800370a:	7819      	ldrb	r1, [r3, #0]
 800370c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	4413      	add	r3, r2
 8003712:	3334      	adds	r3, #52	; 0x34
 8003714:	460a      	mov	r2, r1
 8003716:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	4413      	add	r3, r2
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d006      	beq.n	8003732 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	3301      	adds	r3, #1
 8003728:	61fb      	str	r3, [r7, #28]
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	2b0f      	cmp	r3, #15
 800372e:	d9e9      	bls.n	8003704 <prvInitialiseNewTask+0x64>
 8003730:	e000      	b.n	8003734 <prvInitialiseNewTask+0x94>
			{
				break;
 8003732:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003736:	2200      	movs	r2, #0
 8003738:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800373c:	e003      	b.n	8003746 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800373e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003748:	2b37      	cmp	r3, #55	; 0x37
 800374a:	d901      	bls.n	8003750 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800374c:	2337      	movs	r3, #55	; 0x37
 800374e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003752:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003754:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003758:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800375a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800375c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800375e:	2200      	movs	r2, #0
 8003760:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003764:	3304      	adds	r3, #4
 8003766:	4618      	mov	r0, r3
 8003768:	f7fe ff8e 	bl	8002688 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800376c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800376e:	3318      	adds	r3, #24
 8003770:	4618      	mov	r0, r3
 8003772:	f7fe ff89 	bl	8002688 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003778:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800377a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800377c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800377e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003784:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003788:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800378a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800378c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800378e:	2200      	movs	r2, #0
 8003790:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003796:	2200      	movs	r2, #0
 8003798:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800379c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800379e:	3354      	adds	r3, #84	; 0x54
 80037a0:	224c      	movs	r2, #76	; 0x4c
 80037a2:	2100      	movs	r1, #0
 80037a4:	4618      	mov	r0, r3
 80037a6:	f001 fe71 	bl	800548c <memset>
 80037aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ac:	4a0c      	ldr	r2, [pc, #48]	; (80037e0 <prvInitialiseNewTask+0x140>)
 80037ae:	659a      	str	r2, [r3, #88]	; 0x58
 80037b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b2:	4a0c      	ldr	r2, [pc, #48]	; (80037e4 <prvInitialiseNewTask+0x144>)
 80037b4:	65da      	str	r2, [r3, #92]	; 0x5c
 80037b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b8:	4a0b      	ldr	r2, [pc, #44]	; (80037e8 <prvInitialiseNewTask+0x148>)
 80037ba:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	68f9      	ldr	r1, [r7, #12]
 80037c0:	69b8      	ldr	r0, [r7, #24]
 80037c2:	f001 fa0b 	bl	8004bdc <pxPortInitialiseStack>
 80037c6:	4602      	mov	r2, r0
 80037c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ca:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80037cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d002      	beq.n	80037d8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80037d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037d6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80037d8:	bf00      	nop
 80037da:	3720      	adds	r7, #32
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	20004b44 	.word	0x20004b44
 80037e4:	20004bac 	.word	0x20004bac
 80037e8:	20004c14 	.word	0x20004c14

080037ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80037f4:	f001 fb1e 	bl	8004e34 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80037f8:	4b2d      	ldr	r3, [pc, #180]	; (80038b0 <prvAddNewTaskToReadyList+0xc4>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	3301      	adds	r3, #1
 80037fe:	4a2c      	ldr	r2, [pc, #176]	; (80038b0 <prvAddNewTaskToReadyList+0xc4>)
 8003800:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003802:	4b2c      	ldr	r3, [pc, #176]	; (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d109      	bne.n	800381e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800380a:	4a2a      	ldr	r2, [pc, #168]	; (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003810:	4b27      	ldr	r3, [pc, #156]	; (80038b0 <prvAddNewTaskToReadyList+0xc4>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2b01      	cmp	r3, #1
 8003816:	d110      	bne.n	800383a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003818:	f000 fbf2 	bl	8004000 <prvInitialiseTaskLists>
 800381c:	e00d      	b.n	800383a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800381e:	4b26      	ldr	r3, [pc, #152]	; (80038b8 <prvAddNewTaskToReadyList+0xcc>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d109      	bne.n	800383a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003826:	4b23      	ldr	r3, [pc, #140]	; (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003830:	429a      	cmp	r2, r3
 8003832:	d802      	bhi.n	800383a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003834:	4a1f      	ldr	r2, [pc, #124]	; (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800383a:	4b20      	ldr	r3, [pc, #128]	; (80038bc <prvAddNewTaskToReadyList+0xd0>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	3301      	adds	r3, #1
 8003840:	4a1e      	ldr	r2, [pc, #120]	; (80038bc <prvAddNewTaskToReadyList+0xd0>)
 8003842:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003844:	4b1d      	ldr	r3, [pc, #116]	; (80038bc <prvAddNewTaskToReadyList+0xd0>)
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003850:	4b1b      	ldr	r3, [pc, #108]	; (80038c0 <prvAddNewTaskToReadyList+0xd4>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	429a      	cmp	r2, r3
 8003856:	d903      	bls.n	8003860 <prvAddNewTaskToReadyList+0x74>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800385c:	4a18      	ldr	r2, [pc, #96]	; (80038c0 <prvAddNewTaskToReadyList+0xd4>)
 800385e:	6013      	str	r3, [r2, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003864:	4613      	mov	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4413      	add	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	4a15      	ldr	r2, [pc, #84]	; (80038c4 <prvAddNewTaskToReadyList+0xd8>)
 800386e:	441a      	add	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3304      	adds	r3, #4
 8003874:	4619      	mov	r1, r3
 8003876:	4610      	mov	r0, r2
 8003878:	f7fe ff13 	bl	80026a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800387c:	f001 fb0a 	bl	8004e94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003880:	4b0d      	ldr	r3, [pc, #52]	; (80038b8 <prvAddNewTaskToReadyList+0xcc>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d00e      	beq.n	80038a6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003888:	4b0a      	ldr	r3, [pc, #40]	; (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003892:	429a      	cmp	r2, r3
 8003894:	d207      	bcs.n	80038a6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003896:	4b0c      	ldr	r3, [pc, #48]	; (80038c8 <prvAddNewTaskToReadyList+0xdc>)
 8003898:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800389c:	601a      	str	r2, [r3, #0]
 800389e:	f3bf 8f4f 	dsb	sy
 80038a2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80038a6:	bf00      	nop
 80038a8:	3708      	adds	r7, #8
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	20000dc4 	.word	0x20000dc4
 80038b4:	200008f0 	.word	0x200008f0
 80038b8:	20000dd0 	.word	0x20000dd0
 80038bc:	20000de0 	.word	0x20000de0
 80038c0:	20000dcc 	.word	0x20000dcc
 80038c4:	200008f4 	.word	0x200008f4
 80038c8:	e000ed04 	.word	0xe000ed04

080038cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b08a      	sub	sp, #40	; 0x28
 80038d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80038d2:	2300      	movs	r3, #0
 80038d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80038d6:	2300      	movs	r3, #0
 80038d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80038da:	463a      	mov	r2, r7
 80038dc:	1d39      	adds	r1, r7, #4
 80038de:	f107 0308 	add.w	r3, r7, #8
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7fe fe7c 	bl	80025e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80038e8:	6839      	ldr	r1, [r7, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	68ba      	ldr	r2, [r7, #8]
 80038ee:	9202      	str	r2, [sp, #8]
 80038f0:	9301      	str	r3, [sp, #4]
 80038f2:	2300      	movs	r3, #0
 80038f4:	9300      	str	r3, [sp, #0]
 80038f6:	2300      	movs	r3, #0
 80038f8:	460a      	mov	r2, r1
 80038fa:	4924      	ldr	r1, [pc, #144]	; (800398c <vTaskStartScheduler+0xc0>)
 80038fc:	4824      	ldr	r0, [pc, #144]	; (8003990 <vTaskStartScheduler+0xc4>)
 80038fe:	f7ff fe2d 	bl	800355c <xTaskCreateStatic>
 8003902:	4603      	mov	r3, r0
 8003904:	4a23      	ldr	r2, [pc, #140]	; (8003994 <vTaskStartScheduler+0xc8>)
 8003906:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003908:	4b22      	ldr	r3, [pc, #136]	; (8003994 <vTaskStartScheduler+0xc8>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d002      	beq.n	8003916 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003910:	2301      	movs	r3, #1
 8003912:	617b      	str	r3, [r7, #20]
 8003914:	e001      	b.n	800391a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003916:	2300      	movs	r3, #0
 8003918:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	2b01      	cmp	r3, #1
 800391e:	d102      	bne.n	8003926 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003920:	f000 fe0e 	bl	8004540 <xTimerCreateTimerTask>
 8003924:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d11b      	bne.n	8003964 <vTaskStartScheduler+0x98>
	__asm volatile
 800392c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003930:	f383 8811 	msr	BASEPRI, r3
 8003934:	f3bf 8f6f 	isb	sy
 8003938:	f3bf 8f4f 	dsb	sy
 800393c:	613b      	str	r3, [r7, #16]
}
 800393e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003940:	4b15      	ldr	r3, [pc, #84]	; (8003998 <vTaskStartScheduler+0xcc>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	3354      	adds	r3, #84	; 0x54
 8003946:	4a15      	ldr	r2, [pc, #84]	; (800399c <vTaskStartScheduler+0xd0>)
 8003948:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800394a:	4b15      	ldr	r3, [pc, #84]	; (80039a0 <vTaskStartScheduler+0xd4>)
 800394c:	f04f 32ff 	mov.w	r2, #4294967295
 8003950:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003952:	4b14      	ldr	r3, [pc, #80]	; (80039a4 <vTaskStartScheduler+0xd8>)
 8003954:	2201      	movs	r2, #1
 8003956:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003958:	4b13      	ldr	r3, [pc, #76]	; (80039a8 <vTaskStartScheduler+0xdc>)
 800395a:	2200      	movs	r2, #0
 800395c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800395e:	f001 f9c7 	bl	8004cf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003962:	e00e      	b.n	8003982 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800396a:	d10a      	bne.n	8003982 <vTaskStartScheduler+0xb6>
	__asm volatile
 800396c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003970:	f383 8811 	msr	BASEPRI, r3
 8003974:	f3bf 8f6f 	isb	sy
 8003978:	f3bf 8f4f 	dsb	sy
 800397c:	60fb      	str	r3, [r7, #12]
}
 800397e:	bf00      	nop
 8003980:	e7fe      	b.n	8003980 <vTaskStartScheduler+0xb4>
}
 8003982:	bf00      	nop
 8003984:	3718      	adds	r7, #24
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	08005e90 	.word	0x08005e90
 8003990:	08003fd1 	.word	0x08003fd1
 8003994:	20000de8 	.word	0x20000de8
 8003998:	200008f0 	.word	0x200008f0
 800399c:	2000005c 	.word	0x2000005c
 80039a0:	20000de4 	.word	0x20000de4
 80039a4:	20000dd0 	.word	0x20000dd0
 80039a8:	20000dc8 	.word	0x20000dc8

080039ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80039ac:	b480      	push	{r7}
 80039ae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80039b0:	4b04      	ldr	r3, [pc, #16]	; (80039c4 <vTaskSuspendAll+0x18>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	3301      	adds	r3, #1
 80039b6:	4a03      	ldr	r2, [pc, #12]	; (80039c4 <vTaskSuspendAll+0x18>)
 80039b8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80039ba:	bf00      	nop
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr
 80039c4:	20000dec 	.word	0x20000dec

080039c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80039ce:	2300      	movs	r3, #0
 80039d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80039d2:	2300      	movs	r3, #0
 80039d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80039d6:	4b42      	ldr	r3, [pc, #264]	; (8003ae0 <xTaskResumeAll+0x118>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10a      	bne.n	80039f4 <xTaskResumeAll+0x2c>
	__asm volatile
 80039de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039e2:	f383 8811 	msr	BASEPRI, r3
 80039e6:	f3bf 8f6f 	isb	sy
 80039ea:	f3bf 8f4f 	dsb	sy
 80039ee:	603b      	str	r3, [r7, #0]
}
 80039f0:	bf00      	nop
 80039f2:	e7fe      	b.n	80039f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80039f4:	f001 fa1e 	bl	8004e34 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80039f8:	4b39      	ldr	r3, [pc, #228]	; (8003ae0 <xTaskResumeAll+0x118>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	3b01      	subs	r3, #1
 80039fe:	4a38      	ldr	r2, [pc, #224]	; (8003ae0 <xTaskResumeAll+0x118>)
 8003a00:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a02:	4b37      	ldr	r3, [pc, #220]	; (8003ae0 <xTaskResumeAll+0x118>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d162      	bne.n	8003ad0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003a0a:	4b36      	ldr	r3, [pc, #216]	; (8003ae4 <xTaskResumeAll+0x11c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d05e      	beq.n	8003ad0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a12:	e02f      	b.n	8003a74 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a14:	4b34      	ldr	r3, [pc, #208]	; (8003ae8 <xTaskResumeAll+0x120>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	3318      	adds	r3, #24
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7fe fe9b 	bl	800275c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	3304      	adds	r3, #4
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7fe fe96 	bl	800275c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a34:	4b2d      	ldr	r3, [pc, #180]	; (8003aec <xTaskResumeAll+0x124>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d903      	bls.n	8003a44 <xTaskResumeAll+0x7c>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a40:	4a2a      	ldr	r2, [pc, #168]	; (8003aec <xTaskResumeAll+0x124>)
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a48:	4613      	mov	r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	4413      	add	r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4a27      	ldr	r2, [pc, #156]	; (8003af0 <xTaskResumeAll+0x128>)
 8003a52:	441a      	add	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	3304      	adds	r3, #4
 8003a58:	4619      	mov	r1, r3
 8003a5a:	4610      	mov	r0, r2
 8003a5c:	f7fe fe21 	bl	80026a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a64:	4b23      	ldr	r3, [pc, #140]	; (8003af4 <xTaskResumeAll+0x12c>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d302      	bcc.n	8003a74 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003a6e:	4b22      	ldr	r3, [pc, #136]	; (8003af8 <xTaskResumeAll+0x130>)
 8003a70:	2201      	movs	r2, #1
 8003a72:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a74:	4b1c      	ldr	r3, [pc, #112]	; (8003ae8 <xTaskResumeAll+0x120>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1cb      	bne.n	8003a14 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d001      	beq.n	8003a86 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003a82:	f000 fb5f 	bl	8004144 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003a86:	4b1d      	ldr	r3, [pc, #116]	; (8003afc <xTaskResumeAll+0x134>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d010      	beq.n	8003ab4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003a92:	f000 f847 	bl	8003b24 <xTaskIncrementTick>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d002      	beq.n	8003aa2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003a9c:	4b16      	ldr	r3, [pc, #88]	; (8003af8 <xTaskResumeAll+0x130>)
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	3b01      	subs	r3, #1
 8003aa6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1f1      	bne.n	8003a92 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003aae:	4b13      	ldr	r3, [pc, #76]	; (8003afc <xTaskResumeAll+0x134>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003ab4:	4b10      	ldr	r3, [pc, #64]	; (8003af8 <xTaskResumeAll+0x130>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d009      	beq.n	8003ad0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003abc:	2301      	movs	r3, #1
 8003abe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003ac0:	4b0f      	ldr	r3, [pc, #60]	; (8003b00 <xTaskResumeAll+0x138>)
 8003ac2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	f3bf 8f4f 	dsb	sy
 8003acc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003ad0:	f001 f9e0 	bl	8004e94 <vPortExitCritical>

	return xAlreadyYielded;
 8003ad4:	68bb      	ldr	r3, [r7, #8]
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3710      	adds	r7, #16
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	20000dec 	.word	0x20000dec
 8003ae4:	20000dc4 	.word	0x20000dc4
 8003ae8:	20000d84 	.word	0x20000d84
 8003aec:	20000dcc 	.word	0x20000dcc
 8003af0:	200008f4 	.word	0x200008f4
 8003af4:	200008f0 	.word	0x200008f0
 8003af8:	20000dd8 	.word	0x20000dd8
 8003afc:	20000dd4 	.word	0x20000dd4
 8003b00:	e000ed04 	.word	0xe000ed04

08003b04 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003b0a:	4b05      	ldr	r3, [pc, #20]	; (8003b20 <xTaskGetTickCount+0x1c>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003b10:	687b      	ldr	r3, [r7, #4]
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop
 8003b20:	20000dc8 	.word	0x20000dc8

08003b24 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b2e:	4b4f      	ldr	r3, [pc, #316]	; (8003c6c <xTaskIncrementTick+0x148>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f040 808f 	bne.w	8003c56 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003b38:	4b4d      	ldr	r3, [pc, #308]	; (8003c70 <xTaskIncrementTick+0x14c>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003b40:	4a4b      	ldr	r2, [pc, #300]	; (8003c70 <xTaskIncrementTick+0x14c>)
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d120      	bne.n	8003b8e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003b4c:	4b49      	ldr	r3, [pc, #292]	; (8003c74 <xTaskIncrementTick+0x150>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00a      	beq.n	8003b6c <xTaskIncrementTick+0x48>
	__asm volatile
 8003b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b5a:	f383 8811 	msr	BASEPRI, r3
 8003b5e:	f3bf 8f6f 	isb	sy
 8003b62:	f3bf 8f4f 	dsb	sy
 8003b66:	603b      	str	r3, [r7, #0]
}
 8003b68:	bf00      	nop
 8003b6a:	e7fe      	b.n	8003b6a <xTaskIncrementTick+0x46>
 8003b6c:	4b41      	ldr	r3, [pc, #260]	; (8003c74 <xTaskIncrementTick+0x150>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	60fb      	str	r3, [r7, #12]
 8003b72:	4b41      	ldr	r3, [pc, #260]	; (8003c78 <xTaskIncrementTick+0x154>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a3f      	ldr	r2, [pc, #252]	; (8003c74 <xTaskIncrementTick+0x150>)
 8003b78:	6013      	str	r3, [r2, #0]
 8003b7a:	4a3f      	ldr	r2, [pc, #252]	; (8003c78 <xTaskIncrementTick+0x154>)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6013      	str	r3, [r2, #0]
 8003b80:	4b3e      	ldr	r3, [pc, #248]	; (8003c7c <xTaskIncrementTick+0x158>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	3301      	adds	r3, #1
 8003b86:	4a3d      	ldr	r2, [pc, #244]	; (8003c7c <xTaskIncrementTick+0x158>)
 8003b88:	6013      	str	r3, [r2, #0]
 8003b8a:	f000 fadb 	bl	8004144 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003b8e:	4b3c      	ldr	r3, [pc, #240]	; (8003c80 <xTaskIncrementTick+0x15c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d349      	bcc.n	8003c2c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b98:	4b36      	ldr	r3, [pc, #216]	; (8003c74 <xTaskIncrementTick+0x150>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d104      	bne.n	8003bac <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ba2:	4b37      	ldr	r3, [pc, #220]	; (8003c80 <xTaskIncrementTick+0x15c>)
 8003ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ba8:	601a      	str	r2, [r3, #0]
					break;
 8003baa:	e03f      	b.n	8003c2c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bac:	4b31      	ldr	r3, [pc, #196]	; (8003c74 <xTaskIncrementTick+0x150>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003bbc:	693a      	ldr	r2, [r7, #16]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d203      	bcs.n	8003bcc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003bc4:	4a2e      	ldr	r2, [pc, #184]	; (8003c80 <xTaskIncrementTick+0x15c>)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003bca:	e02f      	b.n	8003c2c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	3304      	adds	r3, #4
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f7fe fdc3 	bl	800275c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d004      	beq.n	8003be8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	3318      	adds	r3, #24
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7fe fdba 	bl	800275c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bec:	4b25      	ldr	r3, [pc, #148]	; (8003c84 <xTaskIncrementTick+0x160>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d903      	bls.n	8003bfc <xTaskIncrementTick+0xd8>
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf8:	4a22      	ldr	r2, [pc, #136]	; (8003c84 <xTaskIncrementTick+0x160>)
 8003bfa:	6013      	str	r3, [r2, #0]
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c00:	4613      	mov	r3, r2
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	4413      	add	r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	4a1f      	ldr	r2, [pc, #124]	; (8003c88 <xTaskIncrementTick+0x164>)
 8003c0a:	441a      	add	r2, r3
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	3304      	adds	r3, #4
 8003c10:	4619      	mov	r1, r3
 8003c12:	4610      	mov	r0, r2
 8003c14:	f7fe fd45 	bl	80026a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c1c:	4b1b      	ldr	r3, [pc, #108]	; (8003c8c <xTaskIncrementTick+0x168>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d3b8      	bcc.n	8003b98 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003c26:	2301      	movs	r3, #1
 8003c28:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c2a:	e7b5      	b.n	8003b98 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003c2c:	4b17      	ldr	r3, [pc, #92]	; (8003c8c <xTaskIncrementTick+0x168>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c32:	4915      	ldr	r1, [pc, #84]	; (8003c88 <xTaskIncrementTick+0x164>)
 8003c34:	4613      	mov	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	4413      	add	r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	440b      	add	r3, r1
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d901      	bls.n	8003c48 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003c44:	2301      	movs	r3, #1
 8003c46:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003c48:	4b11      	ldr	r3, [pc, #68]	; (8003c90 <xTaskIncrementTick+0x16c>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d007      	beq.n	8003c60 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003c50:	2301      	movs	r3, #1
 8003c52:	617b      	str	r3, [r7, #20]
 8003c54:	e004      	b.n	8003c60 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003c56:	4b0f      	ldr	r3, [pc, #60]	; (8003c94 <xTaskIncrementTick+0x170>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	3301      	adds	r3, #1
 8003c5c:	4a0d      	ldr	r2, [pc, #52]	; (8003c94 <xTaskIncrementTick+0x170>)
 8003c5e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003c60:	697b      	ldr	r3, [r7, #20]
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3718      	adds	r7, #24
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	20000dec 	.word	0x20000dec
 8003c70:	20000dc8 	.word	0x20000dc8
 8003c74:	20000d7c 	.word	0x20000d7c
 8003c78:	20000d80 	.word	0x20000d80
 8003c7c:	20000ddc 	.word	0x20000ddc
 8003c80:	20000de4 	.word	0x20000de4
 8003c84:	20000dcc 	.word	0x20000dcc
 8003c88:	200008f4 	.word	0x200008f4
 8003c8c:	200008f0 	.word	0x200008f0
 8003c90:	20000dd8 	.word	0x20000dd8
 8003c94:	20000dd4 	.word	0x20000dd4

08003c98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003c9e:	4b2a      	ldr	r3, [pc, #168]	; (8003d48 <vTaskSwitchContext+0xb0>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003ca6:	4b29      	ldr	r3, [pc, #164]	; (8003d4c <vTaskSwitchContext+0xb4>)
 8003ca8:	2201      	movs	r2, #1
 8003caa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003cac:	e046      	b.n	8003d3c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8003cae:	4b27      	ldr	r3, [pc, #156]	; (8003d4c <vTaskSwitchContext+0xb4>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cb4:	4b26      	ldr	r3, [pc, #152]	; (8003d50 <vTaskSwitchContext+0xb8>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	60fb      	str	r3, [r7, #12]
 8003cba:	e010      	b.n	8003cde <vTaskSwitchContext+0x46>
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d10a      	bne.n	8003cd8 <vTaskSwitchContext+0x40>
	__asm volatile
 8003cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc6:	f383 8811 	msr	BASEPRI, r3
 8003cca:	f3bf 8f6f 	isb	sy
 8003cce:	f3bf 8f4f 	dsb	sy
 8003cd2:	607b      	str	r3, [r7, #4]
}
 8003cd4:	bf00      	nop
 8003cd6:	e7fe      	b.n	8003cd6 <vTaskSwitchContext+0x3e>
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	60fb      	str	r3, [r7, #12]
 8003cde:	491d      	ldr	r1, [pc, #116]	; (8003d54 <vTaskSwitchContext+0xbc>)
 8003ce0:	68fa      	ldr	r2, [r7, #12]
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	4413      	add	r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	440b      	add	r3, r1
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d0e4      	beq.n	8003cbc <vTaskSwitchContext+0x24>
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	4413      	add	r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	4a15      	ldr	r2, [pc, #84]	; (8003d54 <vTaskSwitchContext+0xbc>)
 8003cfe:	4413      	add	r3, r2
 8003d00:	60bb      	str	r3, [r7, #8]
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	605a      	str	r2, [r3, #4]
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	685a      	ldr	r2, [r3, #4]
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	3308      	adds	r3, #8
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d104      	bne.n	8003d22 <vTaskSwitchContext+0x8a>
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	685a      	ldr	r2, [r3, #4]
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	605a      	str	r2, [r3, #4]
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	4a0b      	ldr	r2, [pc, #44]	; (8003d58 <vTaskSwitchContext+0xc0>)
 8003d2a:	6013      	str	r3, [r2, #0]
 8003d2c:	4a08      	ldr	r2, [pc, #32]	; (8003d50 <vTaskSwitchContext+0xb8>)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003d32:	4b09      	ldr	r3, [pc, #36]	; (8003d58 <vTaskSwitchContext+0xc0>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	3354      	adds	r3, #84	; 0x54
 8003d38:	4a08      	ldr	r2, [pc, #32]	; (8003d5c <vTaskSwitchContext+0xc4>)
 8003d3a:	6013      	str	r3, [r2, #0]
}
 8003d3c:	bf00      	nop
 8003d3e:	3714      	adds	r7, #20
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr
 8003d48:	20000dec 	.word	0x20000dec
 8003d4c:	20000dd8 	.word	0x20000dd8
 8003d50:	20000dcc 	.word	0x20000dcc
 8003d54:	200008f4 	.word	0x200008f4
 8003d58:	200008f0 	.word	0x200008f0
 8003d5c:	2000005c 	.word	0x2000005c

08003d60 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d10a      	bne.n	8003d86 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d74:	f383 8811 	msr	BASEPRI, r3
 8003d78:	f3bf 8f6f 	isb	sy
 8003d7c:	f3bf 8f4f 	dsb	sy
 8003d80:	60fb      	str	r3, [r7, #12]
}
 8003d82:	bf00      	nop
 8003d84:	e7fe      	b.n	8003d84 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d86:	4b07      	ldr	r3, [pc, #28]	; (8003da4 <vTaskPlaceOnEventList+0x44>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	3318      	adds	r3, #24
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f7fe fcab 	bl	80026ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003d94:	2101      	movs	r1, #1
 8003d96:	6838      	ldr	r0, [r7, #0]
 8003d98:	f000 fb7e 	bl	8004498 <prvAddCurrentTaskToDelayedList>
}
 8003d9c:	bf00      	nop
 8003d9e:	3710      	adds	r7, #16
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	200008f0 	.word	0x200008f0

08003da8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d10a      	bne.n	8003dd0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dbe:	f383 8811 	msr	BASEPRI, r3
 8003dc2:	f3bf 8f6f 	isb	sy
 8003dc6:	f3bf 8f4f 	dsb	sy
 8003dca:	617b      	str	r3, [r7, #20]
}
 8003dcc:	bf00      	nop
 8003dce:	e7fe      	b.n	8003dce <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003dd0:	4b0a      	ldr	r3, [pc, #40]	; (8003dfc <vTaskPlaceOnEventListRestricted+0x54>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	3318      	adds	r3, #24
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f7fe fc62 	bl	80026a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d002      	beq.n	8003dea <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003de4:	f04f 33ff 	mov.w	r3, #4294967295
 8003de8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003dea:	6879      	ldr	r1, [r7, #4]
 8003dec:	68b8      	ldr	r0, [r7, #8]
 8003dee:	f000 fb53 	bl	8004498 <prvAddCurrentTaskToDelayedList>
	}
 8003df2:	bf00      	nop
 8003df4:	3718      	adds	r7, #24
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	200008f0 	.word	0x200008f0

08003e00 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10a      	bne.n	8003e2c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e1a:	f383 8811 	msr	BASEPRI, r3
 8003e1e:	f3bf 8f6f 	isb	sy
 8003e22:	f3bf 8f4f 	dsb	sy
 8003e26:	60fb      	str	r3, [r7, #12]
}
 8003e28:	bf00      	nop
 8003e2a:	e7fe      	b.n	8003e2a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	3318      	adds	r3, #24
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7fe fc93 	bl	800275c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e36:	4b1e      	ldr	r3, [pc, #120]	; (8003eb0 <xTaskRemoveFromEventList+0xb0>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d11d      	bne.n	8003e7a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	3304      	adds	r3, #4
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7fe fc8a 	bl	800275c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e4c:	4b19      	ldr	r3, [pc, #100]	; (8003eb4 <xTaskRemoveFromEventList+0xb4>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d903      	bls.n	8003e5c <xTaskRemoveFromEventList+0x5c>
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e58:	4a16      	ldr	r2, [pc, #88]	; (8003eb4 <xTaskRemoveFromEventList+0xb4>)
 8003e5a:	6013      	str	r3, [r2, #0]
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e60:	4613      	mov	r3, r2
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	4413      	add	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4a13      	ldr	r2, [pc, #76]	; (8003eb8 <xTaskRemoveFromEventList+0xb8>)
 8003e6a:	441a      	add	r2, r3
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	3304      	adds	r3, #4
 8003e70:	4619      	mov	r1, r3
 8003e72:	4610      	mov	r0, r2
 8003e74:	f7fe fc15 	bl	80026a2 <vListInsertEnd>
 8003e78:	e005      	b.n	8003e86 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	3318      	adds	r3, #24
 8003e7e:	4619      	mov	r1, r3
 8003e80:	480e      	ldr	r0, [pc, #56]	; (8003ebc <xTaskRemoveFromEventList+0xbc>)
 8003e82:	f7fe fc0e 	bl	80026a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e8a:	4b0d      	ldr	r3, [pc, #52]	; (8003ec0 <xTaskRemoveFromEventList+0xc0>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d905      	bls.n	8003ea0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003e94:	2301      	movs	r3, #1
 8003e96:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003e98:	4b0a      	ldr	r3, [pc, #40]	; (8003ec4 <xTaskRemoveFromEventList+0xc4>)
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	601a      	str	r2, [r3, #0]
 8003e9e:	e001      	b.n	8003ea4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003ea4:	697b      	ldr	r3, [r7, #20]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3718      	adds	r7, #24
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	20000dec 	.word	0x20000dec
 8003eb4:	20000dcc 	.word	0x20000dcc
 8003eb8:	200008f4 	.word	0x200008f4
 8003ebc:	20000d84 	.word	0x20000d84
 8003ec0:	200008f0 	.word	0x200008f0
 8003ec4:	20000dd8 	.word	0x20000dd8

08003ec8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003ed0:	4b06      	ldr	r3, [pc, #24]	; (8003eec <vTaskInternalSetTimeOutState+0x24>)
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003ed8:	4b05      	ldr	r3, [pc, #20]	; (8003ef0 <vTaskInternalSetTimeOutState+0x28>)
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	605a      	str	r2, [r3, #4]
}
 8003ee0:	bf00      	nop
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr
 8003eec:	20000ddc 	.word	0x20000ddc
 8003ef0:	20000dc8 	.word	0x20000dc8

08003ef4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b088      	sub	sp, #32
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10a      	bne.n	8003f1a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f08:	f383 8811 	msr	BASEPRI, r3
 8003f0c:	f3bf 8f6f 	isb	sy
 8003f10:	f3bf 8f4f 	dsb	sy
 8003f14:	613b      	str	r3, [r7, #16]
}
 8003f16:	bf00      	nop
 8003f18:	e7fe      	b.n	8003f18 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d10a      	bne.n	8003f36 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f24:	f383 8811 	msr	BASEPRI, r3
 8003f28:	f3bf 8f6f 	isb	sy
 8003f2c:	f3bf 8f4f 	dsb	sy
 8003f30:	60fb      	str	r3, [r7, #12]
}
 8003f32:	bf00      	nop
 8003f34:	e7fe      	b.n	8003f34 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003f36:	f000 ff7d 	bl	8004e34 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003f3a:	4b1d      	ldr	r3, [pc, #116]	; (8003fb0 <xTaskCheckForTimeOut+0xbc>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	69ba      	ldr	r2, [r7, #24]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f52:	d102      	bne.n	8003f5a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003f54:	2300      	movs	r3, #0
 8003f56:	61fb      	str	r3, [r7, #28]
 8003f58:	e023      	b.n	8003fa2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	4b15      	ldr	r3, [pc, #84]	; (8003fb4 <xTaskCheckForTimeOut+0xc0>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d007      	beq.n	8003f76 <xTaskCheckForTimeOut+0x82>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	69ba      	ldr	r2, [r7, #24]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d302      	bcc.n	8003f76 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003f70:	2301      	movs	r3, #1
 8003f72:	61fb      	str	r3, [r7, #28]
 8003f74:	e015      	b.n	8003fa2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	697a      	ldr	r2, [r7, #20]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d20b      	bcs.n	8003f98 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	1ad2      	subs	r2, r2, r3
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f7ff ff9b 	bl	8003ec8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003f92:	2300      	movs	r3, #0
 8003f94:	61fb      	str	r3, [r7, #28]
 8003f96:	e004      	b.n	8003fa2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003fa2:	f000 ff77 	bl	8004e94 <vPortExitCritical>

	return xReturn;
 8003fa6:	69fb      	ldr	r3, [r7, #28]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3720      	adds	r7, #32
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	20000dc8 	.word	0x20000dc8
 8003fb4:	20000ddc 	.word	0x20000ddc

08003fb8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003fb8:	b480      	push	{r7}
 8003fba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003fbc:	4b03      	ldr	r3, [pc, #12]	; (8003fcc <vTaskMissedYield+0x14>)
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	601a      	str	r2, [r3, #0]
}
 8003fc2:	bf00      	nop
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr
 8003fcc:	20000dd8 	.word	0x20000dd8

08003fd0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003fd8:	f000 f852 	bl	8004080 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003fdc:	4b06      	ldr	r3, [pc, #24]	; (8003ff8 <prvIdleTask+0x28>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d9f9      	bls.n	8003fd8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003fe4:	4b05      	ldr	r3, [pc, #20]	; (8003ffc <prvIdleTask+0x2c>)
 8003fe6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fea:	601a      	str	r2, [r3, #0]
 8003fec:	f3bf 8f4f 	dsb	sy
 8003ff0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003ff4:	e7f0      	b.n	8003fd8 <prvIdleTask+0x8>
 8003ff6:	bf00      	nop
 8003ff8:	200008f4 	.word	0x200008f4
 8003ffc:	e000ed04 	.word	0xe000ed04

08004000 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004006:	2300      	movs	r3, #0
 8004008:	607b      	str	r3, [r7, #4]
 800400a:	e00c      	b.n	8004026 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	4613      	mov	r3, r2
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	4413      	add	r3, r2
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	4a12      	ldr	r2, [pc, #72]	; (8004060 <prvInitialiseTaskLists+0x60>)
 8004018:	4413      	add	r3, r2
 800401a:	4618      	mov	r0, r3
 800401c:	f7fe fb14 	bl	8002648 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	3301      	adds	r3, #1
 8004024:	607b      	str	r3, [r7, #4]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2b37      	cmp	r3, #55	; 0x37
 800402a:	d9ef      	bls.n	800400c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800402c:	480d      	ldr	r0, [pc, #52]	; (8004064 <prvInitialiseTaskLists+0x64>)
 800402e:	f7fe fb0b 	bl	8002648 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004032:	480d      	ldr	r0, [pc, #52]	; (8004068 <prvInitialiseTaskLists+0x68>)
 8004034:	f7fe fb08 	bl	8002648 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004038:	480c      	ldr	r0, [pc, #48]	; (800406c <prvInitialiseTaskLists+0x6c>)
 800403a:	f7fe fb05 	bl	8002648 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800403e:	480c      	ldr	r0, [pc, #48]	; (8004070 <prvInitialiseTaskLists+0x70>)
 8004040:	f7fe fb02 	bl	8002648 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004044:	480b      	ldr	r0, [pc, #44]	; (8004074 <prvInitialiseTaskLists+0x74>)
 8004046:	f7fe faff 	bl	8002648 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800404a:	4b0b      	ldr	r3, [pc, #44]	; (8004078 <prvInitialiseTaskLists+0x78>)
 800404c:	4a05      	ldr	r2, [pc, #20]	; (8004064 <prvInitialiseTaskLists+0x64>)
 800404e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004050:	4b0a      	ldr	r3, [pc, #40]	; (800407c <prvInitialiseTaskLists+0x7c>)
 8004052:	4a05      	ldr	r2, [pc, #20]	; (8004068 <prvInitialiseTaskLists+0x68>)
 8004054:	601a      	str	r2, [r3, #0]
}
 8004056:	bf00      	nop
 8004058:	3708      	adds	r7, #8
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	200008f4 	.word	0x200008f4
 8004064:	20000d54 	.word	0x20000d54
 8004068:	20000d68 	.word	0x20000d68
 800406c:	20000d84 	.word	0x20000d84
 8004070:	20000d98 	.word	0x20000d98
 8004074:	20000db0 	.word	0x20000db0
 8004078:	20000d7c 	.word	0x20000d7c
 800407c:	20000d80 	.word	0x20000d80

08004080 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b082      	sub	sp, #8
 8004084:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004086:	e019      	b.n	80040bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004088:	f000 fed4 	bl	8004e34 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800408c:	4b10      	ldr	r3, [pc, #64]	; (80040d0 <prvCheckTasksWaitingTermination+0x50>)
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	3304      	adds	r3, #4
 8004098:	4618      	mov	r0, r3
 800409a:	f7fe fb5f 	bl	800275c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800409e:	4b0d      	ldr	r3, [pc, #52]	; (80040d4 <prvCheckTasksWaitingTermination+0x54>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	3b01      	subs	r3, #1
 80040a4:	4a0b      	ldr	r2, [pc, #44]	; (80040d4 <prvCheckTasksWaitingTermination+0x54>)
 80040a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80040a8:	4b0b      	ldr	r3, [pc, #44]	; (80040d8 <prvCheckTasksWaitingTermination+0x58>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	3b01      	subs	r3, #1
 80040ae:	4a0a      	ldr	r2, [pc, #40]	; (80040d8 <prvCheckTasksWaitingTermination+0x58>)
 80040b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80040b2:	f000 feef 	bl	8004e94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f810 	bl	80040dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040bc:	4b06      	ldr	r3, [pc, #24]	; (80040d8 <prvCheckTasksWaitingTermination+0x58>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d1e1      	bne.n	8004088 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80040c4:	bf00      	nop
 80040c6:	bf00      	nop
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	20000d98 	.word	0x20000d98
 80040d4:	20000dc4 	.word	0x20000dc4
 80040d8:	20000dac 	.word	0x20000dac

080040dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	3354      	adds	r3, #84	; 0x54
 80040e8:	4618      	mov	r0, r3
 80040ea:	f001 f9d7 	bl	800549c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d108      	bne.n	800410a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fc:	4618      	mov	r0, r3
 80040fe:	f001 f887 	bl	8005210 <vPortFree>
				vPortFree( pxTCB );
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f001 f884 	bl	8005210 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004108:	e018      	b.n	800413c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8004110:	2b01      	cmp	r3, #1
 8004112:	d103      	bne.n	800411c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f001 f87b 	bl	8005210 <vPortFree>
	}
 800411a:	e00f      	b.n	800413c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8004122:	2b02      	cmp	r3, #2
 8004124:	d00a      	beq.n	800413c <prvDeleteTCB+0x60>
	__asm volatile
 8004126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800412a:	f383 8811 	msr	BASEPRI, r3
 800412e:	f3bf 8f6f 	isb	sy
 8004132:	f3bf 8f4f 	dsb	sy
 8004136:	60fb      	str	r3, [r7, #12]
}
 8004138:	bf00      	nop
 800413a:	e7fe      	b.n	800413a <prvDeleteTCB+0x5e>
	}
 800413c:	bf00      	nop
 800413e:	3710      	adds	r7, #16
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800414a:	4b0c      	ldr	r3, [pc, #48]	; (800417c <prvResetNextTaskUnblockTime+0x38>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d104      	bne.n	800415e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004154:	4b0a      	ldr	r3, [pc, #40]	; (8004180 <prvResetNextTaskUnblockTime+0x3c>)
 8004156:	f04f 32ff 	mov.w	r2, #4294967295
 800415a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800415c:	e008      	b.n	8004170 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800415e:	4b07      	ldr	r3, [pc, #28]	; (800417c <prvResetNextTaskUnblockTime+0x38>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	4a04      	ldr	r2, [pc, #16]	; (8004180 <prvResetNextTaskUnblockTime+0x3c>)
 800416e:	6013      	str	r3, [r2, #0]
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr
 800417c:	20000d7c 	.word	0x20000d7c
 8004180:	20000de4 	.word	0x20000de4

08004184 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800418a:	4b0b      	ldr	r3, [pc, #44]	; (80041b8 <xTaskGetSchedulerState+0x34>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d102      	bne.n	8004198 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004192:	2301      	movs	r3, #1
 8004194:	607b      	str	r3, [r7, #4]
 8004196:	e008      	b.n	80041aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004198:	4b08      	ldr	r3, [pc, #32]	; (80041bc <xTaskGetSchedulerState+0x38>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d102      	bne.n	80041a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80041a0:	2302      	movs	r3, #2
 80041a2:	607b      	str	r3, [r7, #4]
 80041a4:	e001      	b.n	80041aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80041a6:	2300      	movs	r3, #0
 80041a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80041aa:	687b      	ldr	r3, [r7, #4]
	}
 80041ac:	4618      	mov	r0, r3
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr
 80041b8:	20000dd0 	.word	0x20000dd0
 80041bc:	20000dec 	.word	0x20000dec

080041c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80041cc:	2300      	movs	r3, #0
 80041ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d051      	beq.n	800427a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041da:	4b2a      	ldr	r3, [pc, #168]	; (8004284 <xTaskPriorityInherit+0xc4>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d241      	bcs.n	8004268 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	db06      	blt.n	80041fa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041ec:	4b25      	ldr	r3, [pc, #148]	; (8004284 <xTaskPriorityInherit+0xc4>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	6959      	ldr	r1, [r3, #20]
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004202:	4613      	mov	r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	4413      	add	r3, r2
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	4a1f      	ldr	r2, [pc, #124]	; (8004288 <xTaskPriorityInherit+0xc8>)
 800420c:	4413      	add	r3, r2
 800420e:	4299      	cmp	r1, r3
 8004210:	d122      	bne.n	8004258 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	3304      	adds	r3, #4
 8004216:	4618      	mov	r0, r3
 8004218:	f7fe faa0 	bl	800275c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800421c:	4b19      	ldr	r3, [pc, #100]	; (8004284 <xTaskPriorityInherit+0xc4>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800422a:	4b18      	ldr	r3, [pc, #96]	; (800428c <xTaskPriorityInherit+0xcc>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	429a      	cmp	r2, r3
 8004230:	d903      	bls.n	800423a <xTaskPriorityInherit+0x7a>
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004236:	4a15      	ldr	r2, [pc, #84]	; (800428c <xTaskPriorityInherit+0xcc>)
 8004238:	6013      	str	r3, [r2, #0]
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800423e:	4613      	mov	r3, r2
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	4413      	add	r3, r2
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	4a10      	ldr	r2, [pc, #64]	; (8004288 <xTaskPriorityInherit+0xc8>)
 8004248:	441a      	add	r2, r3
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	3304      	adds	r3, #4
 800424e:	4619      	mov	r1, r3
 8004250:	4610      	mov	r0, r2
 8004252:	f7fe fa26 	bl	80026a2 <vListInsertEnd>
 8004256:	e004      	b.n	8004262 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004258:	4b0a      	ldr	r3, [pc, #40]	; (8004284 <xTaskPriorityInherit+0xc4>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004262:	2301      	movs	r3, #1
 8004264:	60fb      	str	r3, [r7, #12]
 8004266:	e008      	b.n	800427a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800426c:	4b05      	ldr	r3, [pc, #20]	; (8004284 <xTaskPriorityInherit+0xc4>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004272:	429a      	cmp	r2, r3
 8004274:	d201      	bcs.n	800427a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004276:	2301      	movs	r3, #1
 8004278:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800427a:	68fb      	ldr	r3, [r7, #12]
	}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	200008f0 	.word	0x200008f0
 8004288:	200008f4 	.word	0x200008f4
 800428c:	20000dcc 	.word	0x20000dcc

08004290 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004290:	b580      	push	{r7, lr}
 8004292:	b086      	sub	sp, #24
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800429c:	2300      	movs	r3, #0
 800429e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d056      	beq.n	8004354 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80042a6:	4b2e      	ldr	r3, [pc, #184]	; (8004360 <xTaskPriorityDisinherit+0xd0>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	693a      	ldr	r2, [r7, #16]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d00a      	beq.n	80042c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80042b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b4:	f383 8811 	msr	BASEPRI, r3
 80042b8:	f3bf 8f6f 	isb	sy
 80042bc:	f3bf 8f4f 	dsb	sy
 80042c0:	60fb      	str	r3, [r7, #12]
}
 80042c2:	bf00      	nop
 80042c4:	e7fe      	b.n	80042c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d10a      	bne.n	80042e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80042ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d2:	f383 8811 	msr	BASEPRI, r3
 80042d6:	f3bf 8f6f 	isb	sy
 80042da:	f3bf 8f4f 	dsb	sy
 80042de:	60bb      	str	r3, [r7, #8]
}
 80042e0:	bf00      	nop
 80042e2:	e7fe      	b.n	80042e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042e8:	1e5a      	subs	r2, r3, #1
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d02c      	beq.n	8004354 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d128      	bne.n	8004354 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	3304      	adds	r3, #4
 8004306:	4618      	mov	r0, r3
 8004308:	f7fe fa28 	bl	800275c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004318:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004324:	4b0f      	ldr	r3, [pc, #60]	; (8004364 <xTaskPriorityDisinherit+0xd4>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	429a      	cmp	r2, r3
 800432a:	d903      	bls.n	8004334 <xTaskPriorityDisinherit+0xa4>
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004330:	4a0c      	ldr	r2, [pc, #48]	; (8004364 <xTaskPriorityDisinherit+0xd4>)
 8004332:	6013      	str	r3, [r2, #0]
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004338:	4613      	mov	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	4413      	add	r3, r2
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	4a09      	ldr	r2, [pc, #36]	; (8004368 <xTaskPriorityDisinherit+0xd8>)
 8004342:	441a      	add	r2, r3
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	3304      	adds	r3, #4
 8004348:	4619      	mov	r1, r3
 800434a:	4610      	mov	r0, r2
 800434c:	f7fe f9a9 	bl	80026a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004350:	2301      	movs	r3, #1
 8004352:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004354:	697b      	ldr	r3, [r7, #20]
	}
 8004356:	4618      	mov	r0, r3
 8004358:	3718      	adds	r7, #24
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	200008f0 	.word	0x200008f0
 8004364:	20000dcc 	.word	0x20000dcc
 8004368:	200008f4 	.word	0x200008f4

0800436c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800436c:	b580      	push	{r7, lr}
 800436e:	b088      	sub	sp, #32
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800437a:	2301      	movs	r3, #1
 800437c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d06a      	beq.n	800445a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10a      	bne.n	80043a2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800438c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004390:	f383 8811 	msr	BASEPRI, r3
 8004394:	f3bf 8f6f 	isb	sy
 8004398:	f3bf 8f4f 	dsb	sy
 800439c:	60fb      	str	r3, [r7, #12]
}
 800439e:	bf00      	nop
 80043a0:	e7fe      	b.n	80043a0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043a6:	683a      	ldr	r2, [r7, #0]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d902      	bls.n	80043b2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	61fb      	str	r3, [r7, #28]
 80043b0:	e002      	b.n	80043b8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043b6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80043b8:	69bb      	ldr	r3, [r7, #24]
 80043ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043bc:	69fa      	ldr	r2, [r7, #28]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d04b      	beq.n	800445a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043c6:	697a      	ldr	r2, [r7, #20]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d146      	bne.n	800445a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80043cc:	4b25      	ldr	r3, [pc, #148]	; (8004464 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d10a      	bne.n	80043ec <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80043d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043da:	f383 8811 	msr	BASEPRI, r3
 80043de:	f3bf 8f6f 	isb	sy
 80043e2:	f3bf 8f4f 	dsb	sy
 80043e6:	60bb      	str	r3, [r7, #8]
}
 80043e8:	bf00      	nop
 80043ea:	e7fe      	b.n	80043ea <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	69fa      	ldr	r2, [r7, #28]
 80043f6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	db04      	blt.n	800440a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800440a:	69bb      	ldr	r3, [r7, #24]
 800440c:	6959      	ldr	r1, [r3, #20]
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	4613      	mov	r3, r2
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	4413      	add	r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4a13      	ldr	r2, [pc, #76]	; (8004468 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800441a:	4413      	add	r3, r2
 800441c:	4299      	cmp	r1, r3
 800441e:	d11c      	bne.n	800445a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	3304      	adds	r3, #4
 8004424:	4618      	mov	r0, r3
 8004426:	f7fe f999 	bl	800275c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800442e:	4b0f      	ldr	r3, [pc, #60]	; (800446c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	429a      	cmp	r2, r3
 8004434:	d903      	bls.n	800443e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800443a:	4a0c      	ldr	r2, [pc, #48]	; (800446c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800443c:	6013      	str	r3, [r2, #0]
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004442:	4613      	mov	r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	4413      	add	r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	4a07      	ldr	r2, [pc, #28]	; (8004468 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800444c:	441a      	add	r2, r3
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	3304      	adds	r3, #4
 8004452:	4619      	mov	r1, r3
 8004454:	4610      	mov	r0, r2
 8004456:	f7fe f924 	bl	80026a2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800445a:	bf00      	nop
 800445c:	3720      	adds	r7, #32
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	200008f0 	.word	0x200008f0
 8004468:	200008f4 	.word	0x200008f4
 800446c:	20000dcc 	.word	0x20000dcc

08004470 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004474:	4b07      	ldr	r3, [pc, #28]	; (8004494 <pvTaskIncrementMutexHeldCount+0x24>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d004      	beq.n	8004486 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800447c:	4b05      	ldr	r3, [pc, #20]	; (8004494 <pvTaskIncrementMutexHeldCount+0x24>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004482:	3201      	adds	r2, #1
 8004484:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8004486:	4b03      	ldr	r3, [pc, #12]	; (8004494 <pvTaskIncrementMutexHeldCount+0x24>)
 8004488:	681b      	ldr	r3, [r3, #0]
	}
 800448a:	4618      	mov	r0, r3
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr
 8004494:	200008f0 	.word	0x200008f0

08004498 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80044a2:	4b21      	ldr	r3, [pc, #132]	; (8004528 <prvAddCurrentTaskToDelayedList+0x90>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044a8:	4b20      	ldr	r3, [pc, #128]	; (800452c <prvAddCurrentTaskToDelayedList+0x94>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	3304      	adds	r3, #4
 80044ae:	4618      	mov	r0, r3
 80044b0:	f7fe f954 	bl	800275c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ba:	d10a      	bne.n	80044d2 <prvAddCurrentTaskToDelayedList+0x3a>
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d007      	beq.n	80044d2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80044c2:	4b1a      	ldr	r3, [pc, #104]	; (800452c <prvAddCurrentTaskToDelayedList+0x94>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	3304      	adds	r3, #4
 80044c8:	4619      	mov	r1, r3
 80044ca:	4819      	ldr	r0, [pc, #100]	; (8004530 <prvAddCurrentTaskToDelayedList+0x98>)
 80044cc:	f7fe f8e9 	bl	80026a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80044d0:	e026      	b.n	8004520 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80044d2:	68fa      	ldr	r2, [r7, #12]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4413      	add	r3, r2
 80044d8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80044da:	4b14      	ldr	r3, [pc, #80]	; (800452c <prvAddCurrentTaskToDelayedList+0x94>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	68ba      	ldr	r2, [r7, #8]
 80044e0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d209      	bcs.n	80044fe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80044ea:	4b12      	ldr	r3, [pc, #72]	; (8004534 <prvAddCurrentTaskToDelayedList+0x9c>)
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	4b0f      	ldr	r3, [pc, #60]	; (800452c <prvAddCurrentTaskToDelayedList+0x94>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	3304      	adds	r3, #4
 80044f4:	4619      	mov	r1, r3
 80044f6:	4610      	mov	r0, r2
 80044f8:	f7fe f8f7 	bl	80026ea <vListInsert>
}
 80044fc:	e010      	b.n	8004520 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80044fe:	4b0e      	ldr	r3, [pc, #56]	; (8004538 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	4b0a      	ldr	r3, [pc, #40]	; (800452c <prvAddCurrentTaskToDelayedList+0x94>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	3304      	adds	r3, #4
 8004508:	4619      	mov	r1, r3
 800450a:	4610      	mov	r0, r2
 800450c:	f7fe f8ed 	bl	80026ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004510:	4b0a      	ldr	r3, [pc, #40]	; (800453c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	68ba      	ldr	r2, [r7, #8]
 8004516:	429a      	cmp	r2, r3
 8004518:	d202      	bcs.n	8004520 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800451a:	4a08      	ldr	r2, [pc, #32]	; (800453c <prvAddCurrentTaskToDelayedList+0xa4>)
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	6013      	str	r3, [r2, #0]
}
 8004520:	bf00      	nop
 8004522:	3710      	adds	r7, #16
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	20000dc8 	.word	0x20000dc8
 800452c:	200008f0 	.word	0x200008f0
 8004530:	20000db0 	.word	0x20000db0
 8004534:	20000d80 	.word	0x20000d80
 8004538:	20000d7c 	.word	0x20000d7c
 800453c:	20000de4 	.word	0x20000de4

08004540 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b08a      	sub	sp, #40	; 0x28
 8004544:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004546:	2300      	movs	r3, #0
 8004548:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800454a:	f000 fb07 	bl	8004b5c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800454e:	4b1c      	ldr	r3, [pc, #112]	; (80045c0 <xTimerCreateTimerTask+0x80>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d021      	beq.n	800459a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004556:	2300      	movs	r3, #0
 8004558:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800455a:	2300      	movs	r3, #0
 800455c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800455e:	1d3a      	adds	r2, r7, #4
 8004560:	f107 0108 	add.w	r1, r7, #8
 8004564:	f107 030c 	add.w	r3, r7, #12
 8004568:	4618      	mov	r0, r3
 800456a:	f7fe f853 	bl	8002614 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800456e:	6879      	ldr	r1, [r7, #4]
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	9202      	str	r2, [sp, #8]
 8004576:	9301      	str	r3, [sp, #4]
 8004578:	2302      	movs	r3, #2
 800457a:	9300      	str	r3, [sp, #0]
 800457c:	2300      	movs	r3, #0
 800457e:	460a      	mov	r2, r1
 8004580:	4910      	ldr	r1, [pc, #64]	; (80045c4 <xTimerCreateTimerTask+0x84>)
 8004582:	4811      	ldr	r0, [pc, #68]	; (80045c8 <xTimerCreateTimerTask+0x88>)
 8004584:	f7fe ffea 	bl	800355c <xTaskCreateStatic>
 8004588:	4603      	mov	r3, r0
 800458a:	4a10      	ldr	r2, [pc, #64]	; (80045cc <xTimerCreateTimerTask+0x8c>)
 800458c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800458e:	4b0f      	ldr	r3, [pc, #60]	; (80045cc <xTimerCreateTimerTask+0x8c>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004596:	2301      	movs	r3, #1
 8004598:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d10a      	bne.n	80045b6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80045a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a4:	f383 8811 	msr	BASEPRI, r3
 80045a8:	f3bf 8f6f 	isb	sy
 80045ac:	f3bf 8f4f 	dsb	sy
 80045b0:	613b      	str	r3, [r7, #16]
}
 80045b2:	bf00      	nop
 80045b4:	e7fe      	b.n	80045b4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80045b6:	697b      	ldr	r3, [r7, #20]
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3718      	adds	r7, #24
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	20000e20 	.word	0x20000e20
 80045c4:	08005e98 	.word	0x08005e98
 80045c8:	08004705 	.word	0x08004705
 80045cc:	20000e24 	.word	0x20000e24

080045d0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b08a      	sub	sp, #40	; 0x28
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	607a      	str	r2, [r7, #4]
 80045dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80045de:	2300      	movs	r3, #0
 80045e0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d10a      	bne.n	80045fe <xTimerGenericCommand+0x2e>
	__asm volatile
 80045e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ec:	f383 8811 	msr	BASEPRI, r3
 80045f0:	f3bf 8f6f 	isb	sy
 80045f4:	f3bf 8f4f 	dsb	sy
 80045f8:	623b      	str	r3, [r7, #32]
}
 80045fa:	bf00      	nop
 80045fc:	e7fe      	b.n	80045fc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80045fe:	4b1a      	ldr	r3, [pc, #104]	; (8004668 <xTimerGenericCommand+0x98>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d02a      	beq.n	800465c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	2b05      	cmp	r3, #5
 8004616:	dc18      	bgt.n	800464a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004618:	f7ff fdb4 	bl	8004184 <xTaskGetSchedulerState>
 800461c:	4603      	mov	r3, r0
 800461e:	2b02      	cmp	r3, #2
 8004620:	d109      	bne.n	8004636 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004622:	4b11      	ldr	r3, [pc, #68]	; (8004668 <xTimerGenericCommand+0x98>)
 8004624:	6818      	ldr	r0, [r3, #0]
 8004626:	f107 0110 	add.w	r1, r7, #16
 800462a:	2300      	movs	r3, #0
 800462c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800462e:	f7fe f9fd 	bl	8002a2c <xQueueGenericSend>
 8004632:	6278      	str	r0, [r7, #36]	; 0x24
 8004634:	e012      	b.n	800465c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004636:	4b0c      	ldr	r3, [pc, #48]	; (8004668 <xTimerGenericCommand+0x98>)
 8004638:	6818      	ldr	r0, [r3, #0]
 800463a:	f107 0110 	add.w	r1, r7, #16
 800463e:	2300      	movs	r3, #0
 8004640:	2200      	movs	r2, #0
 8004642:	f7fe f9f3 	bl	8002a2c <xQueueGenericSend>
 8004646:	6278      	str	r0, [r7, #36]	; 0x24
 8004648:	e008      	b.n	800465c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800464a:	4b07      	ldr	r3, [pc, #28]	; (8004668 <xTimerGenericCommand+0x98>)
 800464c:	6818      	ldr	r0, [r3, #0]
 800464e:	f107 0110 	add.w	r1, r7, #16
 8004652:	2300      	movs	r3, #0
 8004654:	683a      	ldr	r2, [r7, #0]
 8004656:	f7fe fae7 	bl	8002c28 <xQueueGenericSendFromISR>
 800465a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800465c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800465e:	4618      	mov	r0, r3
 8004660:	3728      	adds	r7, #40	; 0x28
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	20000e20 	.word	0x20000e20

0800466c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b088      	sub	sp, #32
 8004670:	af02      	add	r7, sp, #8
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004676:	4b22      	ldr	r3, [pc, #136]	; (8004700 <prvProcessExpiredTimer+0x94>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	3304      	adds	r3, #4
 8004684:	4618      	mov	r0, r3
 8004686:	f7fe f869 	bl	800275c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004690:	f003 0304 	and.w	r3, r3, #4
 8004694:	2b00      	cmp	r3, #0
 8004696:	d022      	beq.n	80046de <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	699a      	ldr	r2, [r3, #24]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	18d1      	adds	r1, r2, r3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	683a      	ldr	r2, [r7, #0]
 80046a4:	6978      	ldr	r0, [r7, #20]
 80046a6:	f000 f8d1 	bl	800484c <prvInsertTimerInActiveList>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d01f      	beq.n	80046f0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80046b0:	2300      	movs	r3, #0
 80046b2:	9300      	str	r3, [sp, #0]
 80046b4:	2300      	movs	r3, #0
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	2100      	movs	r1, #0
 80046ba:	6978      	ldr	r0, [r7, #20]
 80046bc:	f7ff ff88 	bl	80045d0 <xTimerGenericCommand>
 80046c0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d113      	bne.n	80046f0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80046c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046cc:	f383 8811 	msr	BASEPRI, r3
 80046d0:	f3bf 8f6f 	isb	sy
 80046d4:	f3bf 8f4f 	dsb	sy
 80046d8:	60fb      	str	r3, [r7, #12]
}
 80046da:	bf00      	nop
 80046dc:	e7fe      	b.n	80046dc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80046e4:	f023 0301 	bic.w	r3, r3, #1
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	6a1b      	ldr	r3, [r3, #32]
 80046f4:	6978      	ldr	r0, [r7, #20]
 80046f6:	4798      	blx	r3
}
 80046f8:	bf00      	nop
 80046fa:	3718      	adds	r7, #24
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	20000e18 	.word	0x20000e18

08004704 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800470c:	f107 0308 	add.w	r3, r7, #8
 8004710:	4618      	mov	r0, r3
 8004712:	f000 f857 	bl	80047c4 <prvGetNextExpireTime>
 8004716:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	4619      	mov	r1, r3
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f000 f803 	bl	8004728 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004722:	f000 f8d5 	bl	80048d0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004726:	e7f1      	b.n	800470c <prvTimerTask+0x8>

08004728 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004732:	f7ff f93b 	bl	80039ac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004736:	f107 0308 	add.w	r3, r7, #8
 800473a:	4618      	mov	r0, r3
 800473c:	f000 f866 	bl	800480c <prvSampleTimeNow>
 8004740:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d130      	bne.n	80047aa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d10a      	bne.n	8004764 <prvProcessTimerOrBlockTask+0x3c>
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	429a      	cmp	r2, r3
 8004754:	d806      	bhi.n	8004764 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004756:	f7ff f937 	bl	80039c8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800475a:	68f9      	ldr	r1, [r7, #12]
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	f7ff ff85 	bl	800466c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004762:	e024      	b.n	80047ae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d008      	beq.n	800477c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800476a:	4b13      	ldr	r3, [pc, #76]	; (80047b8 <prvProcessTimerOrBlockTask+0x90>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d101      	bne.n	8004778 <prvProcessTimerOrBlockTask+0x50>
 8004774:	2301      	movs	r3, #1
 8004776:	e000      	b.n	800477a <prvProcessTimerOrBlockTask+0x52>
 8004778:	2300      	movs	r3, #0
 800477a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800477c:	4b0f      	ldr	r3, [pc, #60]	; (80047bc <prvProcessTimerOrBlockTask+0x94>)
 800477e:	6818      	ldr	r0, [r3, #0]
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	683a      	ldr	r2, [r7, #0]
 8004788:	4619      	mov	r1, r3
 800478a:	f7fe feb3 	bl	80034f4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800478e:	f7ff f91b 	bl	80039c8 <xTaskResumeAll>
 8004792:	4603      	mov	r3, r0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10a      	bne.n	80047ae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004798:	4b09      	ldr	r3, [pc, #36]	; (80047c0 <prvProcessTimerOrBlockTask+0x98>)
 800479a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800479e:	601a      	str	r2, [r3, #0]
 80047a0:	f3bf 8f4f 	dsb	sy
 80047a4:	f3bf 8f6f 	isb	sy
}
 80047a8:	e001      	b.n	80047ae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80047aa:	f7ff f90d 	bl	80039c8 <xTaskResumeAll>
}
 80047ae:	bf00      	nop
 80047b0:	3710      	adds	r7, #16
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	20000e1c 	.word	0x20000e1c
 80047bc:	20000e20 	.word	0x20000e20
 80047c0:	e000ed04 	.word	0xe000ed04

080047c4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80047cc:	4b0e      	ldr	r3, [pc, #56]	; (8004808 <prvGetNextExpireTime+0x44>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d101      	bne.n	80047da <prvGetNextExpireTime+0x16>
 80047d6:	2201      	movs	r2, #1
 80047d8:	e000      	b.n	80047dc <prvGetNextExpireTime+0x18>
 80047da:	2200      	movs	r2, #0
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d105      	bne.n	80047f4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80047e8:	4b07      	ldr	r3, [pc, #28]	; (8004808 <prvGetNextExpireTime+0x44>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	60fb      	str	r3, [r7, #12]
 80047f2:	e001      	b.n	80047f8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80047f4:	2300      	movs	r3, #0
 80047f6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80047f8:	68fb      	ldr	r3, [r7, #12]
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3714      	adds	r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	20000e18 	.word	0x20000e18

0800480c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004814:	f7ff f976 	bl	8003b04 <xTaskGetTickCount>
 8004818:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800481a:	4b0b      	ldr	r3, [pc, #44]	; (8004848 <prvSampleTimeNow+0x3c>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	68fa      	ldr	r2, [r7, #12]
 8004820:	429a      	cmp	r2, r3
 8004822:	d205      	bcs.n	8004830 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004824:	f000 f936 	bl	8004a94 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	601a      	str	r2, [r3, #0]
 800482e:	e002      	b.n	8004836 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004836:	4a04      	ldr	r2, [pc, #16]	; (8004848 <prvSampleTimeNow+0x3c>)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800483c:	68fb      	ldr	r3, [r7, #12]
}
 800483e:	4618      	mov	r0, r3
 8004840:	3710      	adds	r7, #16
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	20000e28 	.word	0x20000e28

0800484c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b086      	sub	sp, #24
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	607a      	str	r2, [r7, #4]
 8004858:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800485a:	2300      	movs	r3, #0
 800485c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	68ba      	ldr	r2, [r7, #8]
 8004862:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	68fa      	ldr	r2, [r7, #12]
 8004868:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	429a      	cmp	r2, r3
 8004870:	d812      	bhi.n	8004898 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	1ad2      	subs	r2, r2, r3
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	429a      	cmp	r2, r3
 800487e:	d302      	bcc.n	8004886 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004880:	2301      	movs	r3, #1
 8004882:	617b      	str	r3, [r7, #20]
 8004884:	e01b      	b.n	80048be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004886:	4b10      	ldr	r3, [pc, #64]	; (80048c8 <prvInsertTimerInActiveList+0x7c>)
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	3304      	adds	r3, #4
 800488e:	4619      	mov	r1, r3
 8004890:	4610      	mov	r0, r2
 8004892:	f7fd ff2a 	bl	80026ea <vListInsert>
 8004896:	e012      	b.n	80048be <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	429a      	cmp	r2, r3
 800489e:	d206      	bcs.n	80048ae <prvInsertTimerInActiveList+0x62>
 80048a0:	68ba      	ldr	r2, [r7, #8]
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d302      	bcc.n	80048ae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80048a8:	2301      	movs	r3, #1
 80048aa:	617b      	str	r3, [r7, #20]
 80048ac:	e007      	b.n	80048be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80048ae:	4b07      	ldr	r3, [pc, #28]	; (80048cc <prvInsertTimerInActiveList+0x80>)
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	3304      	adds	r3, #4
 80048b6:	4619      	mov	r1, r3
 80048b8:	4610      	mov	r0, r2
 80048ba:	f7fd ff16 	bl	80026ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 80048be:	697b      	ldr	r3, [r7, #20]
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3718      	adds	r7, #24
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	20000e1c 	.word	0x20000e1c
 80048cc:	20000e18 	.word	0x20000e18

080048d0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b08e      	sub	sp, #56	; 0x38
 80048d4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80048d6:	e0ca      	b.n	8004a6e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	da18      	bge.n	8004910 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80048de:	1d3b      	adds	r3, r7, #4
 80048e0:	3304      	adds	r3, #4
 80048e2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80048e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d10a      	bne.n	8004900 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80048ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ee:	f383 8811 	msr	BASEPRI, r3
 80048f2:	f3bf 8f6f 	isb	sy
 80048f6:	f3bf 8f4f 	dsb	sy
 80048fa:	61fb      	str	r3, [r7, #28]
}
 80048fc:	bf00      	nop
 80048fe:	e7fe      	b.n	80048fe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004906:	6850      	ldr	r0, [r2, #4]
 8004908:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800490a:	6892      	ldr	r2, [r2, #8]
 800490c:	4611      	mov	r1, r2
 800490e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	f2c0 80ab 	blt.w	8004a6e <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800491c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800491e:	695b      	ldr	r3, [r3, #20]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d004      	beq.n	800492e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004926:	3304      	adds	r3, #4
 8004928:	4618      	mov	r0, r3
 800492a:	f7fd ff17 	bl	800275c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800492e:	463b      	mov	r3, r7
 8004930:	4618      	mov	r0, r3
 8004932:	f7ff ff6b 	bl	800480c <prvSampleTimeNow>
 8004936:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2b09      	cmp	r3, #9
 800493c:	f200 8096 	bhi.w	8004a6c <prvProcessReceivedCommands+0x19c>
 8004940:	a201      	add	r2, pc, #4	; (adr r2, 8004948 <prvProcessReceivedCommands+0x78>)
 8004942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004946:	bf00      	nop
 8004948:	08004971 	.word	0x08004971
 800494c:	08004971 	.word	0x08004971
 8004950:	08004971 	.word	0x08004971
 8004954:	080049e5 	.word	0x080049e5
 8004958:	080049f9 	.word	0x080049f9
 800495c:	08004a43 	.word	0x08004a43
 8004960:	08004971 	.word	0x08004971
 8004964:	08004971 	.word	0x08004971
 8004968:	080049e5 	.word	0x080049e5
 800496c:	080049f9 	.word	0x080049f9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004972:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004976:	f043 0301 	orr.w	r3, r3, #1
 800497a:	b2da      	uxtb	r2, r3
 800497c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800497e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004982:	68ba      	ldr	r2, [r7, #8]
 8004984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004986:	699b      	ldr	r3, [r3, #24]
 8004988:	18d1      	adds	r1, r2, r3
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800498e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004990:	f7ff ff5c 	bl	800484c <prvInsertTimerInActiveList>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d069      	beq.n	8004a6e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800499a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499c:	6a1b      	ldr	r3, [r3, #32]
 800499e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049a0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80049a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049a8:	f003 0304 	and.w	r3, r3, #4
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d05e      	beq.n	8004a6e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80049b0:	68ba      	ldr	r2, [r7, #8]
 80049b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	441a      	add	r2, r3
 80049b8:	2300      	movs	r3, #0
 80049ba:	9300      	str	r3, [sp, #0]
 80049bc:	2300      	movs	r3, #0
 80049be:	2100      	movs	r1, #0
 80049c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049c2:	f7ff fe05 	bl	80045d0 <xTimerGenericCommand>
 80049c6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80049c8:	6a3b      	ldr	r3, [r7, #32]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d14f      	bne.n	8004a6e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80049ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049d2:	f383 8811 	msr	BASEPRI, r3
 80049d6:	f3bf 8f6f 	isb	sy
 80049da:	f3bf 8f4f 	dsb	sy
 80049de:	61bb      	str	r3, [r7, #24]
}
 80049e0:	bf00      	nop
 80049e2:	e7fe      	b.n	80049e2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80049e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049ea:	f023 0301 	bic.w	r3, r3, #1
 80049ee:	b2da      	uxtb	r2, r3
 80049f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80049f6:	e03a      	b.n	8004a6e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80049f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049fe:	f043 0301 	orr.w	r3, r3, #1
 8004a02:	b2da      	uxtb	r2, r3
 8004a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a0e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a12:	699b      	ldr	r3, [r3, #24]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d10a      	bne.n	8004a2e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a1c:	f383 8811 	msr	BASEPRI, r3
 8004a20:	f3bf 8f6f 	isb	sy
 8004a24:	f3bf 8f4f 	dsb	sy
 8004a28:	617b      	str	r3, [r7, #20]
}
 8004a2a:	bf00      	nop
 8004a2c:	e7fe      	b.n	8004a2c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a30:	699a      	ldr	r2, [r3, #24]
 8004a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a34:	18d1      	adds	r1, r2, r3
 8004a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a3c:	f7ff ff06 	bl	800484c <prvInsertTimerInActiveList>
					break;
 8004a40:	e015      	b.n	8004a6e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a48:	f003 0302 	and.w	r3, r3, #2
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d103      	bne.n	8004a58 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004a50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a52:	f000 fbdd 	bl	8005210 <vPortFree>
 8004a56:	e00a      	b.n	8004a6e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a5e:	f023 0301 	bic.w	r3, r3, #1
 8004a62:	b2da      	uxtb	r2, r3
 8004a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004a6a:	e000      	b.n	8004a6e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8004a6c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004a6e:	4b08      	ldr	r3, [pc, #32]	; (8004a90 <prvProcessReceivedCommands+0x1c0>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	1d39      	adds	r1, r7, #4
 8004a74:	2200      	movs	r2, #0
 8004a76:	4618      	mov	r0, r3
 8004a78:	f7fe f9fe 	bl	8002e78 <xQueueReceive>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	f47f af2a 	bne.w	80048d8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004a84:	bf00      	nop
 8004a86:	bf00      	nop
 8004a88:	3730      	adds	r7, #48	; 0x30
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	20000e20 	.word	0x20000e20

08004a94 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b088      	sub	sp, #32
 8004a98:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004a9a:	e048      	b.n	8004b2e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004a9c:	4b2d      	ldr	r3, [pc, #180]	; (8004b54 <prvSwitchTimerLists+0xc0>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004aa6:	4b2b      	ldr	r3, [pc, #172]	; (8004b54 <prvSwitchTimerLists+0xc0>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	3304      	adds	r3, #4
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7fd fe51 	bl	800275c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	68f8      	ldr	r0, [r7, #12]
 8004ac0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ac8:	f003 0304 	and.w	r3, r3, #4
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d02e      	beq.n	8004b2e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	699b      	ldr	r3, [r3, #24]
 8004ad4:	693a      	ldr	r2, [r7, #16]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004ada:	68ba      	ldr	r2, [r7, #8]
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d90e      	bls.n	8004b00 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	68fa      	ldr	r2, [r7, #12]
 8004aec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004aee:	4b19      	ldr	r3, [pc, #100]	; (8004b54 <prvSwitchTimerLists+0xc0>)
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	3304      	adds	r3, #4
 8004af6:	4619      	mov	r1, r3
 8004af8:	4610      	mov	r0, r2
 8004afa:	f7fd fdf6 	bl	80026ea <vListInsert>
 8004afe:	e016      	b.n	8004b2e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004b00:	2300      	movs	r3, #0
 8004b02:	9300      	str	r3, [sp, #0]
 8004b04:	2300      	movs	r3, #0
 8004b06:	693a      	ldr	r2, [r7, #16]
 8004b08:	2100      	movs	r1, #0
 8004b0a:	68f8      	ldr	r0, [r7, #12]
 8004b0c:	f7ff fd60 	bl	80045d0 <xTimerGenericCommand>
 8004b10:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d10a      	bne.n	8004b2e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004b18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b1c:	f383 8811 	msr	BASEPRI, r3
 8004b20:	f3bf 8f6f 	isb	sy
 8004b24:	f3bf 8f4f 	dsb	sy
 8004b28:	603b      	str	r3, [r7, #0]
}
 8004b2a:	bf00      	nop
 8004b2c:	e7fe      	b.n	8004b2c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b2e:	4b09      	ldr	r3, [pc, #36]	; (8004b54 <prvSwitchTimerLists+0xc0>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d1b1      	bne.n	8004a9c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004b38:	4b06      	ldr	r3, [pc, #24]	; (8004b54 <prvSwitchTimerLists+0xc0>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004b3e:	4b06      	ldr	r3, [pc, #24]	; (8004b58 <prvSwitchTimerLists+0xc4>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a04      	ldr	r2, [pc, #16]	; (8004b54 <prvSwitchTimerLists+0xc0>)
 8004b44:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004b46:	4a04      	ldr	r2, [pc, #16]	; (8004b58 <prvSwitchTimerLists+0xc4>)
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	6013      	str	r3, [r2, #0]
}
 8004b4c:	bf00      	nop
 8004b4e:	3718      	adds	r7, #24
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	20000e18 	.word	0x20000e18
 8004b58:	20000e1c 	.word	0x20000e1c

08004b5c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004b62:	f000 f967 	bl	8004e34 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004b66:	4b15      	ldr	r3, [pc, #84]	; (8004bbc <prvCheckForValidListAndQueue+0x60>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d120      	bne.n	8004bb0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004b6e:	4814      	ldr	r0, [pc, #80]	; (8004bc0 <prvCheckForValidListAndQueue+0x64>)
 8004b70:	f7fd fd6a 	bl	8002648 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004b74:	4813      	ldr	r0, [pc, #76]	; (8004bc4 <prvCheckForValidListAndQueue+0x68>)
 8004b76:	f7fd fd67 	bl	8002648 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004b7a:	4b13      	ldr	r3, [pc, #76]	; (8004bc8 <prvCheckForValidListAndQueue+0x6c>)
 8004b7c:	4a10      	ldr	r2, [pc, #64]	; (8004bc0 <prvCheckForValidListAndQueue+0x64>)
 8004b7e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004b80:	4b12      	ldr	r3, [pc, #72]	; (8004bcc <prvCheckForValidListAndQueue+0x70>)
 8004b82:	4a10      	ldr	r2, [pc, #64]	; (8004bc4 <prvCheckForValidListAndQueue+0x68>)
 8004b84:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004b86:	2300      	movs	r3, #0
 8004b88:	9300      	str	r3, [sp, #0]
 8004b8a:	4b11      	ldr	r3, [pc, #68]	; (8004bd0 <prvCheckForValidListAndQueue+0x74>)
 8004b8c:	4a11      	ldr	r2, [pc, #68]	; (8004bd4 <prvCheckForValidListAndQueue+0x78>)
 8004b8e:	2110      	movs	r1, #16
 8004b90:	200a      	movs	r0, #10
 8004b92:	f7fd fe75 	bl	8002880 <xQueueGenericCreateStatic>
 8004b96:	4603      	mov	r3, r0
 8004b98:	4a08      	ldr	r2, [pc, #32]	; (8004bbc <prvCheckForValidListAndQueue+0x60>)
 8004b9a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004b9c:	4b07      	ldr	r3, [pc, #28]	; (8004bbc <prvCheckForValidListAndQueue+0x60>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d005      	beq.n	8004bb0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004ba4:	4b05      	ldr	r3, [pc, #20]	; (8004bbc <prvCheckForValidListAndQueue+0x60>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	490b      	ldr	r1, [pc, #44]	; (8004bd8 <prvCheckForValidListAndQueue+0x7c>)
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7fe fc78 	bl	80034a0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004bb0:	f000 f970 	bl	8004e94 <vPortExitCritical>
}
 8004bb4:	bf00      	nop
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	20000e20 	.word	0x20000e20
 8004bc0:	20000df0 	.word	0x20000df0
 8004bc4:	20000e04 	.word	0x20000e04
 8004bc8:	20000e18 	.word	0x20000e18
 8004bcc:	20000e1c 	.word	0x20000e1c
 8004bd0:	20000ecc 	.word	0x20000ecc
 8004bd4:	20000e2c 	.word	0x20000e2c
 8004bd8:	08005ea0 	.word	0x08005ea0

08004bdc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b085      	sub	sp, #20
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	3b04      	subs	r3, #4
 8004bec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004bf4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	3b04      	subs	r3, #4
 8004bfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	f023 0201 	bic.w	r2, r3, #1
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	3b04      	subs	r3, #4
 8004c0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004c0c:	4a0c      	ldr	r2, [pc, #48]	; (8004c40 <pxPortInitialiseStack+0x64>)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	3b14      	subs	r3, #20
 8004c16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	3b04      	subs	r3, #4
 8004c22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f06f 0202 	mvn.w	r2, #2
 8004c2a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	3b20      	subs	r3, #32
 8004c30:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004c32:	68fb      	ldr	r3, [r7, #12]
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3714      	adds	r7, #20
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr
 8004c40:	08004c45 	.word	0x08004c45

08004c44 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004c44:	b480      	push	{r7}
 8004c46:	b085      	sub	sp, #20
 8004c48:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004c4e:	4b12      	ldr	r3, [pc, #72]	; (8004c98 <prvTaskExitError+0x54>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c56:	d00a      	beq.n	8004c6e <prvTaskExitError+0x2a>
	__asm volatile
 8004c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c5c:	f383 8811 	msr	BASEPRI, r3
 8004c60:	f3bf 8f6f 	isb	sy
 8004c64:	f3bf 8f4f 	dsb	sy
 8004c68:	60fb      	str	r3, [r7, #12]
}
 8004c6a:	bf00      	nop
 8004c6c:	e7fe      	b.n	8004c6c <prvTaskExitError+0x28>
	__asm volatile
 8004c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c72:	f383 8811 	msr	BASEPRI, r3
 8004c76:	f3bf 8f6f 	isb	sy
 8004c7a:	f3bf 8f4f 	dsb	sy
 8004c7e:	60bb      	str	r3, [r7, #8]
}
 8004c80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004c82:	bf00      	nop
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d0fc      	beq.n	8004c84 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004c8a:	bf00      	nop
 8004c8c:	bf00      	nop
 8004c8e:	3714      	adds	r7, #20
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr
 8004c98:	2000000c 	.word	0x2000000c
 8004c9c:	00000000 	.word	0x00000000

08004ca0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004ca0:	4b07      	ldr	r3, [pc, #28]	; (8004cc0 <pxCurrentTCBConst2>)
 8004ca2:	6819      	ldr	r1, [r3, #0]
 8004ca4:	6808      	ldr	r0, [r1, #0]
 8004ca6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004caa:	f380 8809 	msr	PSP, r0
 8004cae:	f3bf 8f6f 	isb	sy
 8004cb2:	f04f 0000 	mov.w	r0, #0
 8004cb6:	f380 8811 	msr	BASEPRI, r0
 8004cba:	4770      	bx	lr
 8004cbc:	f3af 8000 	nop.w

08004cc0 <pxCurrentTCBConst2>:
 8004cc0:	200008f0 	.word	0x200008f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004cc4:	bf00      	nop
 8004cc6:	bf00      	nop

08004cc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004cc8:	4808      	ldr	r0, [pc, #32]	; (8004cec <prvPortStartFirstTask+0x24>)
 8004cca:	6800      	ldr	r0, [r0, #0]
 8004ccc:	6800      	ldr	r0, [r0, #0]
 8004cce:	f380 8808 	msr	MSP, r0
 8004cd2:	f04f 0000 	mov.w	r0, #0
 8004cd6:	f380 8814 	msr	CONTROL, r0
 8004cda:	b662      	cpsie	i
 8004cdc:	b661      	cpsie	f
 8004cde:	f3bf 8f4f 	dsb	sy
 8004ce2:	f3bf 8f6f 	isb	sy
 8004ce6:	df00      	svc	0
 8004ce8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004cea:	bf00      	nop
 8004cec:	e000ed08 	.word	0xe000ed08

08004cf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b086      	sub	sp, #24
 8004cf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004cf6:	4b46      	ldr	r3, [pc, #280]	; (8004e10 <xPortStartScheduler+0x120>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a46      	ldr	r2, [pc, #280]	; (8004e14 <xPortStartScheduler+0x124>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d10a      	bne.n	8004d16 <xPortStartScheduler+0x26>
	__asm volatile
 8004d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d04:	f383 8811 	msr	BASEPRI, r3
 8004d08:	f3bf 8f6f 	isb	sy
 8004d0c:	f3bf 8f4f 	dsb	sy
 8004d10:	613b      	str	r3, [r7, #16]
}
 8004d12:	bf00      	nop
 8004d14:	e7fe      	b.n	8004d14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004d16:	4b3e      	ldr	r3, [pc, #248]	; (8004e10 <xPortStartScheduler+0x120>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a3f      	ldr	r2, [pc, #252]	; (8004e18 <xPortStartScheduler+0x128>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d10a      	bne.n	8004d36 <xPortStartScheduler+0x46>
	__asm volatile
 8004d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d24:	f383 8811 	msr	BASEPRI, r3
 8004d28:	f3bf 8f6f 	isb	sy
 8004d2c:	f3bf 8f4f 	dsb	sy
 8004d30:	60fb      	str	r3, [r7, #12]
}
 8004d32:	bf00      	nop
 8004d34:	e7fe      	b.n	8004d34 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004d36:	4b39      	ldr	r3, [pc, #228]	; (8004e1c <xPortStartScheduler+0x12c>)
 8004d38:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	22ff      	movs	r2, #255	; 0xff
 8004d46:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	781b      	ldrb	r3, [r3, #0]
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004d50:	78fb      	ldrb	r3, [r7, #3]
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004d58:	b2da      	uxtb	r2, r3
 8004d5a:	4b31      	ldr	r3, [pc, #196]	; (8004e20 <xPortStartScheduler+0x130>)
 8004d5c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004d5e:	4b31      	ldr	r3, [pc, #196]	; (8004e24 <xPortStartScheduler+0x134>)
 8004d60:	2207      	movs	r2, #7
 8004d62:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004d64:	e009      	b.n	8004d7a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004d66:	4b2f      	ldr	r3, [pc, #188]	; (8004e24 <xPortStartScheduler+0x134>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	4a2d      	ldr	r2, [pc, #180]	; (8004e24 <xPortStartScheduler+0x134>)
 8004d6e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004d70:	78fb      	ldrb	r3, [r7, #3]
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	005b      	lsls	r3, r3, #1
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004d7a:	78fb      	ldrb	r3, [r7, #3]
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d82:	2b80      	cmp	r3, #128	; 0x80
 8004d84:	d0ef      	beq.n	8004d66 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004d86:	4b27      	ldr	r3, [pc, #156]	; (8004e24 <xPortStartScheduler+0x134>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f1c3 0307 	rsb	r3, r3, #7
 8004d8e:	2b04      	cmp	r3, #4
 8004d90:	d00a      	beq.n	8004da8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d96:	f383 8811 	msr	BASEPRI, r3
 8004d9a:	f3bf 8f6f 	isb	sy
 8004d9e:	f3bf 8f4f 	dsb	sy
 8004da2:	60bb      	str	r3, [r7, #8]
}
 8004da4:	bf00      	nop
 8004da6:	e7fe      	b.n	8004da6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004da8:	4b1e      	ldr	r3, [pc, #120]	; (8004e24 <xPortStartScheduler+0x134>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	021b      	lsls	r3, r3, #8
 8004dae:	4a1d      	ldr	r2, [pc, #116]	; (8004e24 <xPortStartScheduler+0x134>)
 8004db0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004db2:	4b1c      	ldr	r3, [pc, #112]	; (8004e24 <xPortStartScheduler+0x134>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004dba:	4a1a      	ldr	r2, [pc, #104]	; (8004e24 <xPortStartScheduler+0x134>)
 8004dbc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	b2da      	uxtb	r2, r3
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004dc6:	4b18      	ldr	r3, [pc, #96]	; (8004e28 <xPortStartScheduler+0x138>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a17      	ldr	r2, [pc, #92]	; (8004e28 <xPortStartScheduler+0x138>)
 8004dcc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004dd0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004dd2:	4b15      	ldr	r3, [pc, #84]	; (8004e28 <xPortStartScheduler+0x138>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a14      	ldr	r2, [pc, #80]	; (8004e28 <xPortStartScheduler+0x138>)
 8004dd8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004ddc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004dde:	f000 f8dd 	bl	8004f9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004de2:	4b12      	ldr	r3, [pc, #72]	; (8004e2c <xPortStartScheduler+0x13c>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004de8:	f000 f8fc 	bl	8004fe4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004dec:	4b10      	ldr	r3, [pc, #64]	; (8004e30 <xPortStartScheduler+0x140>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a0f      	ldr	r2, [pc, #60]	; (8004e30 <xPortStartScheduler+0x140>)
 8004df2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004df6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004df8:	f7ff ff66 	bl	8004cc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004dfc:	f7fe ff4c 	bl	8003c98 <vTaskSwitchContext>
	prvTaskExitError();
 8004e00:	f7ff ff20 	bl	8004c44 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004e04:	2300      	movs	r3, #0
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3718      	adds	r7, #24
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	e000ed00 	.word	0xe000ed00
 8004e14:	410fc271 	.word	0x410fc271
 8004e18:	410fc270 	.word	0x410fc270
 8004e1c:	e000e400 	.word	0xe000e400
 8004e20:	20000f1c 	.word	0x20000f1c
 8004e24:	20000f20 	.word	0x20000f20
 8004e28:	e000ed20 	.word	0xe000ed20
 8004e2c:	2000000c 	.word	0x2000000c
 8004e30:	e000ef34 	.word	0xe000ef34

08004e34 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004e34:	b480      	push	{r7}
 8004e36:	b083      	sub	sp, #12
 8004e38:	af00      	add	r7, sp, #0
	__asm volatile
 8004e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e3e:	f383 8811 	msr	BASEPRI, r3
 8004e42:	f3bf 8f6f 	isb	sy
 8004e46:	f3bf 8f4f 	dsb	sy
 8004e4a:	607b      	str	r3, [r7, #4]
}
 8004e4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004e4e:	4b0f      	ldr	r3, [pc, #60]	; (8004e8c <vPortEnterCritical+0x58>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	3301      	adds	r3, #1
 8004e54:	4a0d      	ldr	r2, [pc, #52]	; (8004e8c <vPortEnterCritical+0x58>)
 8004e56:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004e58:	4b0c      	ldr	r3, [pc, #48]	; (8004e8c <vPortEnterCritical+0x58>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d10f      	bne.n	8004e80 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004e60:	4b0b      	ldr	r3, [pc, #44]	; (8004e90 <vPortEnterCritical+0x5c>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00a      	beq.n	8004e80 <vPortEnterCritical+0x4c>
	__asm volatile
 8004e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e6e:	f383 8811 	msr	BASEPRI, r3
 8004e72:	f3bf 8f6f 	isb	sy
 8004e76:	f3bf 8f4f 	dsb	sy
 8004e7a:	603b      	str	r3, [r7, #0]
}
 8004e7c:	bf00      	nop
 8004e7e:	e7fe      	b.n	8004e7e <vPortEnterCritical+0x4a>
	}
}
 8004e80:	bf00      	nop
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr
 8004e8c:	2000000c 	.word	0x2000000c
 8004e90:	e000ed04 	.word	0xe000ed04

08004e94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004e9a:	4b12      	ldr	r3, [pc, #72]	; (8004ee4 <vPortExitCritical+0x50>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10a      	bne.n	8004eb8 <vPortExitCritical+0x24>
	__asm volatile
 8004ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	607b      	str	r3, [r7, #4]
}
 8004eb4:	bf00      	nop
 8004eb6:	e7fe      	b.n	8004eb6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004eb8:	4b0a      	ldr	r3, [pc, #40]	; (8004ee4 <vPortExitCritical+0x50>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	4a09      	ldr	r2, [pc, #36]	; (8004ee4 <vPortExitCritical+0x50>)
 8004ec0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004ec2:	4b08      	ldr	r3, [pc, #32]	; (8004ee4 <vPortExitCritical+0x50>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d105      	bne.n	8004ed6 <vPortExitCritical+0x42>
 8004eca:	2300      	movs	r3, #0
 8004ecc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	f383 8811 	msr	BASEPRI, r3
}
 8004ed4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004ed6:	bf00      	nop
 8004ed8:	370c      	adds	r7, #12
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	2000000c 	.word	0x2000000c
	...

08004ef0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004ef0:	f3ef 8009 	mrs	r0, PSP
 8004ef4:	f3bf 8f6f 	isb	sy
 8004ef8:	4b15      	ldr	r3, [pc, #84]	; (8004f50 <pxCurrentTCBConst>)
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	f01e 0f10 	tst.w	lr, #16
 8004f00:	bf08      	it	eq
 8004f02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004f06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f0a:	6010      	str	r0, [r2, #0]
 8004f0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004f10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004f14:	f380 8811 	msr	BASEPRI, r0
 8004f18:	f3bf 8f4f 	dsb	sy
 8004f1c:	f3bf 8f6f 	isb	sy
 8004f20:	f7fe feba 	bl	8003c98 <vTaskSwitchContext>
 8004f24:	f04f 0000 	mov.w	r0, #0
 8004f28:	f380 8811 	msr	BASEPRI, r0
 8004f2c:	bc09      	pop	{r0, r3}
 8004f2e:	6819      	ldr	r1, [r3, #0]
 8004f30:	6808      	ldr	r0, [r1, #0]
 8004f32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f36:	f01e 0f10 	tst.w	lr, #16
 8004f3a:	bf08      	it	eq
 8004f3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004f40:	f380 8809 	msr	PSP, r0
 8004f44:	f3bf 8f6f 	isb	sy
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	f3af 8000 	nop.w

08004f50 <pxCurrentTCBConst>:
 8004f50:	200008f0 	.word	0x200008f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004f54:	bf00      	nop
 8004f56:	bf00      	nop

08004f58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
	__asm volatile
 8004f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f62:	f383 8811 	msr	BASEPRI, r3
 8004f66:	f3bf 8f6f 	isb	sy
 8004f6a:	f3bf 8f4f 	dsb	sy
 8004f6e:	607b      	str	r3, [r7, #4]
}
 8004f70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004f72:	f7fe fdd7 	bl	8003b24 <xTaskIncrementTick>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d003      	beq.n	8004f84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004f7c:	4b06      	ldr	r3, [pc, #24]	; (8004f98 <xPortSysTickHandler+0x40>)
 8004f7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f82:	601a      	str	r2, [r3, #0]
 8004f84:	2300      	movs	r3, #0
 8004f86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	f383 8811 	msr	BASEPRI, r3
}
 8004f8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004f90:	bf00      	nop
 8004f92:	3708      	adds	r7, #8
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	e000ed04 	.word	0xe000ed04

08004f9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004fa0:	4b0b      	ldr	r3, [pc, #44]	; (8004fd0 <vPortSetupTimerInterrupt+0x34>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004fa6:	4b0b      	ldr	r3, [pc, #44]	; (8004fd4 <vPortSetupTimerInterrupt+0x38>)
 8004fa8:	2200      	movs	r2, #0
 8004faa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004fac:	4b0a      	ldr	r3, [pc, #40]	; (8004fd8 <vPortSetupTimerInterrupt+0x3c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a0a      	ldr	r2, [pc, #40]	; (8004fdc <vPortSetupTimerInterrupt+0x40>)
 8004fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb6:	099b      	lsrs	r3, r3, #6
 8004fb8:	4a09      	ldr	r2, [pc, #36]	; (8004fe0 <vPortSetupTimerInterrupt+0x44>)
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004fbe:	4b04      	ldr	r3, [pc, #16]	; (8004fd0 <vPortSetupTimerInterrupt+0x34>)
 8004fc0:	2207      	movs	r2, #7
 8004fc2:	601a      	str	r2, [r3, #0]
}
 8004fc4:	bf00      	nop
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	e000e010 	.word	0xe000e010
 8004fd4:	e000e018 	.word	0xe000e018
 8004fd8:	20000000 	.word	0x20000000
 8004fdc:	10624dd3 	.word	0x10624dd3
 8004fe0:	e000e014 	.word	0xe000e014

08004fe4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004fe4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004ff4 <vPortEnableVFP+0x10>
 8004fe8:	6801      	ldr	r1, [r0, #0]
 8004fea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004fee:	6001      	str	r1, [r0, #0]
 8004ff0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ff2:	bf00      	nop
 8004ff4:	e000ed88 	.word	0xe000ed88

08004ff8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004ffe:	f3ef 8305 	mrs	r3, IPSR
 8005002:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2b0f      	cmp	r3, #15
 8005008:	d914      	bls.n	8005034 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800500a:	4a17      	ldr	r2, [pc, #92]	; (8005068 <vPortValidateInterruptPriority+0x70>)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	4413      	add	r3, r2
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005014:	4b15      	ldr	r3, [pc, #84]	; (800506c <vPortValidateInterruptPriority+0x74>)
 8005016:	781b      	ldrb	r3, [r3, #0]
 8005018:	7afa      	ldrb	r2, [r7, #11]
 800501a:	429a      	cmp	r2, r3
 800501c:	d20a      	bcs.n	8005034 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800501e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005022:	f383 8811 	msr	BASEPRI, r3
 8005026:	f3bf 8f6f 	isb	sy
 800502a:	f3bf 8f4f 	dsb	sy
 800502e:	607b      	str	r3, [r7, #4]
}
 8005030:	bf00      	nop
 8005032:	e7fe      	b.n	8005032 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005034:	4b0e      	ldr	r3, [pc, #56]	; (8005070 <vPortValidateInterruptPriority+0x78>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800503c:	4b0d      	ldr	r3, [pc, #52]	; (8005074 <vPortValidateInterruptPriority+0x7c>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	429a      	cmp	r2, r3
 8005042:	d90a      	bls.n	800505a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005048:	f383 8811 	msr	BASEPRI, r3
 800504c:	f3bf 8f6f 	isb	sy
 8005050:	f3bf 8f4f 	dsb	sy
 8005054:	603b      	str	r3, [r7, #0]
}
 8005056:	bf00      	nop
 8005058:	e7fe      	b.n	8005058 <vPortValidateInterruptPriority+0x60>
	}
 800505a:	bf00      	nop
 800505c:	3714      	adds	r7, #20
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	e000e3f0 	.word	0xe000e3f0
 800506c:	20000f1c 	.word	0x20000f1c
 8005070:	e000ed0c 	.word	0xe000ed0c
 8005074:	20000f20 	.word	0x20000f20

08005078 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b08a      	sub	sp, #40	; 0x28
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005080:	2300      	movs	r3, #0
 8005082:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005084:	f7fe fc92 	bl	80039ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005088:	4b5b      	ldr	r3, [pc, #364]	; (80051f8 <pvPortMalloc+0x180>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d101      	bne.n	8005094 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005090:	f000 f920 	bl	80052d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005094:	4b59      	ldr	r3, [pc, #356]	; (80051fc <pvPortMalloc+0x184>)
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4013      	ands	r3, r2
 800509c:	2b00      	cmp	r3, #0
 800509e:	f040 8093 	bne.w	80051c8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d01d      	beq.n	80050e4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80050a8:	2208      	movs	r2, #8
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4413      	add	r3, r2
 80050ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f003 0307 	and.w	r3, r3, #7
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d014      	beq.n	80050e4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f023 0307 	bic.w	r3, r3, #7
 80050c0:	3308      	adds	r3, #8
 80050c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f003 0307 	and.w	r3, r3, #7
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00a      	beq.n	80050e4 <pvPortMalloc+0x6c>
	__asm volatile
 80050ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d2:	f383 8811 	msr	BASEPRI, r3
 80050d6:	f3bf 8f6f 	isb	sy
 80050da:	f3bf 8f4f 	dsb	sy
 80050de:	617b      	str	r3, [r7, #20]
}
 80050e0:	bf00      	nop
 80050e2:	e7fe      	b.n	80050e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d06e      	beq.n	80051c8 <pvPortMalloc+0x150>
 80050ea:	4b45      	ldr	r3, [pc, #276]	; (8005200 <pvPortMalloc+0x188>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d869      	bhi.n	80051c8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80050f4:	4b43      	ldr	r3, [pc, #268]	; (8005204 <pvPortMalloc+0x18c>)
 80050f6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80050f8:	4b42      	ldr	r3, [pc, #264]	; (8005204 <pvPortMalloc+0x18c>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80050fe:	e004      	b.n	800510a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005102:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800510a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	429a      	cmp	r2, r3
 8005112:	d903      	bls.n	800511c <pvPortMalloc+0xa4>
 8005114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d1f1      	bne.n	8005100 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800511c:	4b36      	ldr	r3, [pc, #216]	; (80051f8 <pvPortMalloc+0x180>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005122:	429a      	cmp	r2, r3
 8005124:	d050      	beq.n	80051c8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005126:	6a3b      	ldr	r3, [r7, #32]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	2208      	movs	r2, #8
 800512c:	4413      	add	r3, r2
 800512e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	6a3b      	ldr	r3, [r7, #32]
 8005136:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	1ad2      	subs	r2, r2, r3
 8005140:	2308      	movs	r3, #8
 8005142:	005b      	lsls	r3, r3, #1
 8005144:	429a      	cmp	r2, r3
 8005146:	d91f      	bls.n	8005188 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005148:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4413      	add	r3, r2
 800514e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005150:	69bb      	ldr	r3, [r7, #24]
 8005152:	f003 0307 	and.w	r3, r3, #7
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00a      	beq.n	8005170 <pvPortMalloc+0xf8>
	__asm volatile
 800515a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800515e:	f383 8811 	msr	BASEPRI, r3
 8005162:	f3bf 8f6f 	isb	sy
 8005166:	f3bf 8f4f 	dsb	sy
 800516a:	613b      	str	r3, [r7, #16]
}
 800516c:	bf00      	nop
 800516e:	e7fe      	b.n	800516e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	1ad2      	subs	r2, r2, r3
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800517c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005182:	69b8      	ldr	r0, [r7, #24]
 8005184:	f000 f908 	bl	8005398 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005188:	4b1d      	ldr	r3, [pc, #116]	; (8005200 <pvPortMalloc+0x188>)
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	4a1b      	ldr	r2, [pc, #108]	; (8005200 <pvPortMalloc+0x188>)
 8005194:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005196:	4b1a      	ldr	r3, [pc, #104]	; (8005200 <pvPortMalloc+0x188>)
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	4b1b      	ldr	r3, [pc, #108]	; (8005208 <pvPortMalloc+0x190>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d203      	bcs.n	80051aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80051a2:	4b17      	ldr	r3, [pc, #92]	; (8005200 <pvPortMalloc+0x188>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a18      	ldr	r2, [pc, #96]	; (8005208 <pvPortMalloc+0x190>)
 80051a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80051aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ac:	685a      	ldr	r2, [r3, #4]
 80051ae:	4b13      	ldr	r3, [pc, #76]	; (80051fc <pvPortMalloc+0x184>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	431a      	orrs	r2, r3
 80051b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80051b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ba:	2200      	movs	r2, #0
 80051bc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80051be:	4b13      	ldr	r3, [pc, #76]	; (800520c <pvPortMalloc+0x194>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	3301      	adds	r3, #1
 80051c4:	4a11      	ldr	r2, [pc, #68]	; (800520c <pvPortMalloc+0x194>)
 80051c6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80051c8:	f7fe fbfe 	bl	80039c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	f003 0307 	and.w	r3, r3, #7
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d00a      	beq.n	80051ec <pvPortMalloc+0x174>
	__asm volatile
 80051d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051da:	f383 8811 	msr	BASEPRI, r3
 80051de:	f3bf 8f6f 	isb	sy
 80051e2:	f3bf 8f4f 	dsb	sy
 80051e6:	60fb      	str	r3, [r7, #12]
}
 80051e8:	bf00      	nop
 80051ea:	e7fe      	b.n	80051ea <pvPortMalloc+0x172>
	return pvReturn;
 80051ec:	69fb      	ldr	r3, [r7, #28]
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3728      	adds	r7, #40	; 0x28
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	bf00      	nop
 80051f8:	20004b2c 	.word	0x20004b2c
 80051fc:	20004b40 	.word	0x20004b40
 8005200:	20004b30 	.word	0x20004b30
 8005204:	20004b24 	.word	0x20004b24
 8005208:	20004b34 	.word	0x20004b34
 800520c:	20004b38 	.word	0x20004b38

08005210 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b086      	sub	sp, #24
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d04d      	beq.n	80052be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005222:	2308      	movs	r3, #8
 8005224:	425b      	negs	r3, r3
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	4413      	add	r3, r2
 800522a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	685a      	ldr	r2, [r3, #4]
 8005234:	4b24      	ldr	r3, [pc, #144]	; (80052c8 <vPortFree+0xb8>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4013      	ands	r3, r2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d10a      	bne.n	8005254 <vPortFree+0x44>
	__asm volatile
 800523e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005242:	f383 8811 	msr	BASEPRI, r3
 8005246:	f3bf 8f6f 	isb	sy
 800524a:	f3bf 8f4f 	dsb	sy
 800524e:	60fb      	str	r3, [r7, #12]
}
 8005250:	bf00      	nop
 8005252:	e7fe      	b.n	8005252 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d00a      	beq.n	8005272 <vPortFree+0x62>
	__asm volatile
 800525c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005260:	f383 8811 	msr	BASEPRI, r3
 8005264:	f3bf 8f6f 	isb	sy
 8005268:	f3bf 8f4f 	dsb	sy
 800526c:	60bb      	str	r3, [r7, #8]
}
 800526e:	bf00      	nop
 8005270:	e7fe      	b.n	8005270 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	685a      	ldr	r2, [r3, #4]
 8005276:	4b14      	ldr	r3, [pc, #80]	; (80052c8 <vPortFree+0xb8>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4013      	ands	r3, r2
 800527c:	2b00      	cmp	r3, #0
 800527e:	d01e      	beq.n	80052be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d11a      	bne.n	80052be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	685a      	ldr	r2, [r3, #4]
 800528c:	4b0e      	ldr	r3, [pc, #56]	; (80052c8 <vPortFree+0xb8>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	43db      	mvns	r3, r3
 8005292:	401a      	ands	r2, r3
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005298:	f7fe fb88 	bl	80039ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	685a      	ldr	r2, [r3, #4]
 80052a0:	4b0a      	ldr	r3, [pc, #40]	; (80052cc <vPortFree+0xbc>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4413      	add	r3, r2
 80052a6:	4a09      	ldr	r2, [pc, #36]	; (80052cc <vPortFree+0xbc>)
 80052a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80052aa:	6938      	ldr	r0, [r7, #16]
 80052ac:	f000 f874 	bl	8005398 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80052b0:	4b07      	ldr	r3, [pc, #28]	; (80052d0 <vPortFree+0xc0>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	3301      	adds	r3, #1
 80052b6:	4a06      	ldr	r2, [pc, #24]	; (80052d0 <vPortFree+0xc0>)
 80052b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80052ba:	f7fe fb85 	bl	80039c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80052be:	bf00      	nop
 80052c0:	3718      	adds	r7, #24
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	20004b40 	.word	0x20004b40
 80052cc:	20004b30 	.word	0x20004b30
 80052d0:	20004b3c 	.word	0x20004b3c

080052d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80052d4:	b480      	push	{r7}
 80052d6:	b085      	sub	sp, #20
 80052d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80052da:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80052de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80052e0:	4b27      	ldr	r3, [pc, #156]	; (8005380 <prvHeapInit+0xac>)
 80052e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f003 0307 	and.w	r3, r3, #7
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d00c      	beq.n	8005308 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	3307      	adds	r3, #7
 80052f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f023 0307 	bic.w	r3, r3, #7
 80052fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	4a1f      	ldr	r2, [pc, #124]	; (8005380 <prvHeapInit+0xac>)
 8005304:	4413      	add	r3, r2
 8005306:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800530c:	4a1d      	ldr	r2, [pc, #116]	; (8005384 <prvHeapInit+0xb0>)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005312:	4b1c      	ldr	r3, [pc, #112]	; (8005384 <prvHeapInit+0xb0>)
 8005314:	2200      	movs	r2, #0
 8005316:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	68ba      	ldr	r2, [r7, #8]
 800531c:	4413      	add	r3, r2
 800531e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005320:	2208      	movs	r2, #8
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	1a9b      	subs	r3, r3, r2
 8005326:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f023 0307 	bic.w	r3, r3, #7
 800532e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	4a15      	ldr	r2, [pc, #84]	; (8005388 <prvHeapInit+0xb4>)
 8005334:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005336:	4b14      	ldr	r3, [pc, #80]	; (8005388 <prvHeapInit+0xb4>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2200      	movs	r2, #0
 800533c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800533e:	4b12      	ldr	r3, [pc, #72]	; (8005388 <prvHeapInit+0xb4>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	2200      	movs	r2, #0
 8005344:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	1ad2      	subs	r2, r2, r3
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005354:	4b0c      	ldr	r3, [pc, #48]	; (8005388 <prvHeapInit+0xb4>)
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	4a0a      	ldr	r2, [pc, #40]	; (800538c <prvHeapInit+0xb8>)
 8005362:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	4a09      	ldr	r2, [pc, #36]	; (8005390 <prvHeapInit+0xbc>)
 800536a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800536c:	4b09      	ldr	r3, [pc, #36]	; (8005394 <prvHeapInit+0xc0>)
 800536e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005372:	601a      	str	r2, [r3, #0]
}
 8005374:	bf00      	nop
 8005376:	3714      	adds	r7, #20
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr
 8005380:	20000f24 	.word	0x20000f24
 8005384:	20004b24 	.word	0x20004b24
 8005388:	20004b2c 	.word	0x20004b2c
 800538c:	20004b34 	.word	0x20004b34
 8005390:	20004b30 	.word	0x20004b30
 8005394:	20004b40 	.word	0x20004b40

08005398 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005398:	b480      	push	{r7}
 800539a:	b085      	sub	sp, #20
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80053a0:	4b28      	ldr	r3, [pc, #160]	; (8005444 <prvInsertBlockIntoFreeList+0xac>)
 80053a2:	60fb      	str	r3, [r7, #12]
 80053a4:	e002      	b.n	80053ac <prvInsertBlockIntoFreeList+0x14>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	60fb      	str	r3, [r7, #12]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d8f7      	bhi.n	80053a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	4413      	add	r3, r2
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d108      	bne.n	80053da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	685a      	ldr	r2, [r3, #4]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	441a      	add	r2, r3
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	441a      	add	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d118      	bne.n	8005420 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	4b15      	ldr	r3, [pc, #84]	; (8005448 <prvInsertBlockIntoFreeList+0xb0>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d00d      	beq.n	8005416 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685a      	ldr	r2, [r3, #4]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	441a      	add	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	601a      	str	r2, [r3, #0]
 8005414:	e008      	b.n	8005428 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005416:	4b0c      	ldr	r3, [pc, #48]	; (8005448 <prvInsertBlockIntoFreeList+0xb0>)
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	601a      	str	r2, [r3, #0]
 800541e:	e003      	b.n	8005428 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	429a      	cmp	r2, r3
 800542e:	d002      	beq.n	8005436 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005436:	bf00      	nop
 8005438:	3714      	adds	r7, #20
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	20004b24 	.word	0x20004b24
 8005448:	20004b2c 	.word	0x20004b2c

0800544c <siprintf>:
 800544c:	b40e      	push	{r1, r2, r3}
 800544e:	b500      	push	{lr}
 8005450:	b09c      	sub	sp, #112	; 0x70
 8005452:	ab1d      	add	r3, sp, #116	; 0x74
 8005454:	9002      	str	r0, [sp, #8]
 8005456:	9006      	str	r0, [sp, #24]
 8005458:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800545c:	4809      	ldr	r0, [pc, #36]	; (8005484 <siprintf+0x38>)
 800545e:	9107      	str	r1, [sp, #28]
 8005460:	9104      	str	r1, [sp, #16]
 8005462:	4909      	ldr	r1, [pc, #36]	; (8005488 <siprintf+0x3c>)
 8005464:	f853 2b04 	ldr.w	r2, [r3], #4
 8005468:	9105      	str	r1, [sp, #20]
 800546a:	6800      	ldr	r0, [r0, #0]
 800546c:	9301      	str	r3, [sp, #4]
 800546e:	a902      	add	r1, sp, #8
 8005470:	f000 f9f6 	bl	8005860 <_svfiprintf_r>
 8005474:	9b02      	ldr	r3, [sp, #8]
 8005476:	2200      	movs	r2, #0
 8005478:	701a      	strb	r2, [r3, #0]
 800547a:	b01c      	add	sp, #112	; 0x70
 800547c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005480:	b003      	add	sp, #12
 8005482:	4770      	bx	lr
 8005484:	2000005c 	.word	0x2000005c
 8005488:	ffff0208 	.word	0xffff0208

0800548c <memset>:
 800548c:	4402      	add	r2, r0
 800548e:	4603      	mov	r3, r0
 8005490:	4293      	cmp	r3, r2
 8005492:	d100      	bne.n	8005496 <memset+0xa>
 8005494:	4770      	bx	lr
 8005496:	f803 1b01 	strb.w	r1, [r3], #1
 800549a:	e7f9      	b.n	8005490 <memset+0x4>

0800549c <_reclaim_reent>:
 800549c:	4b29      	ldr	r3, [pc, #164]	; (8005544 <_reclaim_reent+0xa8>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4283      	cmp	r3, r0
 80054a2:	b570      	push	{r4, r5, r6, lr}
 80054a4:	4604      	mov	r4, r0
 80054a6:	d04b      	beq.n	8005540 <_reclaim_reent+0xa4>
 80054a8:	69c3      	ldr	r3, [r0, #28]
 80054aa:	b143      	cbz	r3, 80054be <_reclaim_reent+0x22>
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d144      	bne.n	800553c <_reclaim_reent+0xa0>
 80054b2:	69e3      	ldr	r3, [r4, #28]
 80054b4:	6819      	ldr	r1, [r3, #0]
 80054b6:	b111      	cbz	r1, 80054be <_reclaim_reent+0x22>
 80054b8:	4620      	mov	r0, r4
 80054ba:	f000 f87f 	bl	80055bc <_free_r>
 80054be:	6961      	ldr	r1, [r4, #20]
 80054c0:	b111      	cbz	r1, 80054c8 <_reclaim_reent+0x2c>
 80054c2:	4620      	mov	r0, r4
 80054c4:	f000 f87a 	bl	80055bc <_free_r>
 80054c8:	69e1      	ldr	r1, [r4, #28]
 80054ca:	b111      	cbz	r1, 80054d2 <_reclaim_reent+0x36>
 80054cc:	4620      	mov	r0, r4
 80054ce:	f000 f875 	bl	80055bc <_free_r>
 80054d2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80054d4:	b111      	cbz	r1, 80054dc <_reclaim_reent+0x40>
 80054d6:	4620      	mov	r0, r4
 80054d8:	f000 f870 	bl	80055bc <_free_r>
 80054dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80054de:	b111      	cbz	r1, 80054e6 <_reclaim_reent+0x4a>
 80054e0:	4620      	mov	r0, r4
 80054e2:	f000 f86b 	bl	80055bc <_free_r>
 80054e6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80054e8:	b111      	cbz	r1, 80054f0 <_reclaim_reent+0x54>
 80054ea:	4620      	mov	r0, r4
 80054ec:	f000 f866 	bl	80055bc <_free_r>
 80054f0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80054f2:	b111      	cbz	r1, 80054fa <_reclaim_reent+0x5e>
 80054f4:	4620      	mov	r0, r4
 80054f6:	f000 f861 	bl	80055bc <_free_r>
 80054fa:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80054fc:	b111      	cbz	r1, 8005504 <_reclaim_reent+0x68>
 80054fe:	4620      	mov	r0, r4
 8005500:	f000 f85c 	bl	80055bc <_free_r>
 8005504:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005506:	b111      	cbz	r1, 800550e <_reclaim_reent+0x72>
 8005508:	4620      	mov	r0, r4
 800550a:	f000 f857 	bl	80055bc <_free_r>
 800550e:	6a23      	ldr	r3, [r4, #32]
 8005510:	b1b3      	cbz	r3, 8005540 <_reclaim_reent+0xa4>
 8005512:	4620      	mov	r0, r4
 8005514:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005518:	4718      	bx	r3
 800551a:	5949      	ldr	r1, [r1, r5]
 800551c:	b941      	cbnz	r1, 8005530 <_reclaim_reent+0x94>
 800551e:	3504      	adds	r5, #4
 8005520:	69e3      	ldr	r3, [r4, #28]
 8005522:	2d80      	cmp	r5, #128	; 0x80
 8005524:	68d9      	ldr	r1, [r3, #12]
 8005526:	d1f8      	bne.n	800551a <_reclaim_reent+0x7e>
 8005528:	4620      	mov	r0, r4
 800552a:	f000 f847 	bl	80055bc <_free_r>
 800552e:	e7c0      	b.n	80054b2 <_reclaim_reent+0x16>
 8005530:	680e      	ldr	r6, [r1, #0]
 8005532:	4620      	mov	r0, r4
 8005534:	f000 f842 	bl	80055bc <_free_r>
 8005538:	4631      	mov	r1, r6
 800553a:	e7ef      	b.n	800551c <_reclaim_reent+0x80>
 800553c:	2500      	movs	r5, #0
 800553e:	e7ef      	b.n	8005520 <_reclaim_reent+0x84>
 8005540:	bd70      	pop	{r4, r5, r6, pc}
 8005542:	bf00      	nop
 8005544:	2000005c 	.word	0x2000005c

08005548 <__errno>:
 8005548:	4b01      	ldr	r3, [pc, #4]	; (8005550 <__errno+0x8>)
 800554a:	6818      	ldr	r0, [r3, #0]
 800554c:	4770      	bx	lr
 800554e:	bf00      	nop
 8005550:	2000005c 	.word	0x2000005c

08005554 <__libc_init_array>:
 8005554:	b570      	push	{r4, r5, r6, lr}
 8005556:	4d0d      	ldr	r5, [pc, #52]	; (800558c <__libc_init_array+0x38>)
 8005558:	4c0d      	ldr	r4, [pc, #52]	; (8005590 <__libc_init_array+0x3c>)
 800555a:	1b64      	subs	r4, r4, r5
 800555c:	10a4      	asrs	r4, r4, #2
 800555e:	2600      	movs	r6, #0
 8005560:	42a6      	cmp	r6, r4
 8005562:	d109      	bne.n	8005578 <__libc_init_array+0x24>
 8005564:	4d0b      	ldr	r5, [pc, #44]	; (8005594 <__libc_init_array+0x40>)
 8005566:	4c0c      	ldr	r4, [pc, #48]	; (8005598 <__libc_init_array+0x44>)
 8005568:	f000 fc6a 	bl	8005e40 <_init>
 800556c:	1b64      	subs	r4, r4, r5
 800556e:	10a4      	asrs	r4, r4, #2
 8005570:	2600      	movs	r6, #0
 8005572:	42a6      	cmp	r6, r4
 8005574:	d105      	bne.n	8005582 <__libc_init_array+0x2e>
 8005576:	bd70      	pop	{r4, r5, r6, pc}
 8005578:	f855 3b04 	ldr.w	r3, [r5], #4
 800557c:	4798      	blx	r3
 800557e:	3601      	adds	r6, #1
 8005580:	e7ee      	b.n	8005560 <__libc_init_array+0xc>
 8005582:	f855 3b04 	ldr.w	r3, [r5], #4
 8005586:	4798      	blx	r3
 8005588:	3601      	adds	r6, #1
 800558a:	e7f2      	b.n	8005572 <__libc_init_array+0x1e>
 800558c:	08005efc 	.word	0x08005efc
 8005590:	08005efc 	.word	0x08005efc
 8005594:	08005efc 	.word	0x08005efc
 8005598:	08005f00 	.word	0x08005f00

0800559c <__retarget_lock_acquire_recursive>:
 800559c:	4770      	bx	lr

0800559e <__retarget_lock_release_recursive>:
 800559e:	4770      	bx	lr

080055a0 <memcpy>:
 80055a0:	440a      	add	r2, r1
 80055a2:	4291      	cmp	r1, r2
 80055a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80055a8:	d100      	bne.n	80055ac <memcpy+0xc>
 80055aa:	4770      	bx	lr
 80055ac:	b510      	push	{r4, lr}
 80055ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055b6:	4291      	cmp	r1, r2
 80055b8:	d1f9      	bne.n	80055ae <memcpy+0xe>
 80055ba:	bd10      	pop	{r4, pc}

080055bc <_free_r>:
 80055bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80055be:	2900      	cmp	r1, #0
 80055c0:	d044      	beq.n	800564c <_free_r+0x90>
 80055c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055c6:	9001      	str	r0, [sp, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	f1a1 0404 	sub.w	r4, r1, #4
 80055ce:	bfb8      	it	lt
 80055d0:	18e4      	addlt	r4, r4, r3
 80055d2:	f000 f8df 	bl	8005794 <__malloc_lock>
 80055d6:	4a1e      	ldr	r2, [pc, #120]	; (8005650 <_free_r+0x94>)
 80055d8:	9801      	ldr	r0, [sp, #4]
 80055da:	6813      	ldr	r3, [r2, #0]
 80055dc:	b933      	cbnz	r3, 80055ec <_free_r+0x30>
 80055de:	6063      	str	r3, [r4, #4]
 80055e0:	6014      	str	r4, [r2, #0]
 80055e2:	b003      	add	sp, #12
 80055e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80055e8:	f000 b8da 	b.w	80057a0 <__malloc_unlock>
 80055ec:	42a3      	cmp	r3, r4
 80055ee:	d908      	bls.n	8005602 <_free_r+0x46>
 80055f0:	6825      	ldr	r5, [r4, #0]
 80055f2:	1961      	adds	r1, r4, r5
 80055f4:	428b      	cmp	r3, r1
 80055f6:	bf01      	itttt	eq
 80055f8:	6819      	ldreq	r1, [r3, #0]
 80055fa:	685b      	ldreq	r3, [r3, #4]
 80055fc:	1949      	addeq	r1, r1, r5
 80055fe:	6021      	streq	r1, [r4, #0]
 8005600:	e7ed      	b.n	80055de <_free_r+0x22>
 8005602:	461a      	mov	r2, r3
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	b10b      	cbz	r3, 800560c <_free_r+0x50>
 8005608:	42a3      	cmp	r3, r4
 800560a:	d9fa      	bls.n	8005602 <_free_r+0x46>
 800560c:	6811      	ldr	r1, [r2, #0]
 800560e:	1855      	adds	r5, r2, r1
 8005610:	42a5      	cmp	r5, r4
 8005612:	d10b      	bne.n	800562c <_free_r+0x70>
 8005614:	6824      	ldr	r4, [r4, #0]
 8005616:	4421      	add	r1, r4
 8005618:	1854      	adds	r4, r2, r1
 800561a:	42a3      	cmp	r3, r4
 800561c:	6011      	str	r1, [r2, #0]
 800561e:	d1e0      	bne.n	80055e2 <_free_r+0x26>
 8005620:	681c      	ldr	r4, [r3, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	6053      	str	r3, [r2, #4]
 8005626:	440c      	add	r4, r1
 8005628:	6014      	str	r4, [r2, #0]
 800562a:	e7da      	b.n	80055e2 <_free_r+0x26>
 800562c:	d902      	bls.n	8005634 <_free_r+0x78>
 800562e:	230c      	movs	r3, #12
 8005630:	6003      	str	r3, [r0, #0]
 8005632:	e7d6      	b.n	80055e2 <_free_r+0x26>
 8005634:	6825      	ldr	r5, [r4, #0]
 8005636:	1961      	adds	r1, r4, r5
 8005638:	428b      	cmp	r3, r1
 800563a:	bf04      	itt	eq
 800563c:	6819      	ldreq	r1, [r3, #0]
 800563e:	685b      	ldreq	r3, [r3, #4]
 8005640:	6063      	str	r3, [r4, #4]
 8005642:	bf04      	itt	eq
 8005644:	1949      	addeq	r1, r1, r5
 8005646:	6021      	streq	r1, [r4, #0]
 8005648:	6054      	str	r4, [r2, #4]
 800564a:	e7ca      	b.n	80055e2 <_free_r+0x26>
 800564c:	b003      	add	sp, #12
 800564e:	bd30      	pop	{r4, r5, pc}
 8005650:	20004c84 	.word	0x20004c84

08005654 <sbrk_aligned>:
 8005654:	b570      	push	{r4, r5, r6, lr}
 8005656:	4e0e      	ldr	r6, [pc, #56]	; (8005690 <sbrk_aligned+0x3c>)
 8005658:	460c      	mov	r4, r1
 800565a:	6831      	ldr	r1, [r6, #0]
 800565c:	4605      	mov	r5, r0
 800565e:	b911      	cbnz	r1, 8005666 <sbrk_aligned+0x12>
 8005660:	f000 fba6 	bl	8005db0 <_sbrk_r>
 8005664:	6030      	str	r0, [r6, #0]
 8005666:	4621      	mov	r1, r4
 8005668:	4628      	mov	r0, r5
 800566a:	f000 fba1 	bl	8005db0 <_sbrk_r>
 800566e:	1c43      	adds	r3, r0, #1
 8005670:	d00a      	beq.n	8005688 <sbrk_aligned+0x34>
 8005672:	1cc4      	adds	r4, r0, #3
 8005674:	f024 0403 	bic.w	r4, r4, #3
 8005678:	42a0      	cmp	r0, r4
 800567a:	d007      	beq.n	800568c <sbrk_aligned+0x38>
 800567c:	1a21      	subs	r1, r4, r0
 800567e:	4628      	mov	r0, r5
 8005680:	f000 fb96 	bl	8005db0 <_sbrk_r>
 8005684:	3001      	adds	r0, #1
 8005686:	d101      	bne.n	800568c <sbrk_aligned+0x38>
 8005688:	f04f 34ff 	mov.w	r4, #4294967295
 800568c:	4620      	mov	r0, r4
 800568e:	bd70      	pop	{r4, r5, r6, pc}
 8005690:	20004c88 	.word	0x20004c88

08005694 <_malloc_r>:
 8005694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005698:	1ccd      	adds	r5, r1, #3
 800569a:	f025 0503 	bic.w	r5, r5, #3
 800569e:	3508      	adds	r5, #8
 80056a0:	2d0c      	cmp	r5, #12
 80056a2:	bf38      	it	cc
 80056a4:	250c      	movcc	r5, #12
 80056a6:	2d00      	cmp	r5, #0
 80056a8:	4607      	mov	r7, r0
 80056aa:	db01      	blt.n	80056b0 <_malloc_r+0x1c>
 80056ac:	42a9      	cmp	r1, r5
 80056ae:	d905      	bls.n	80056bc <_malloc_r+0x28>
 80056b0:	230c      	movs	r3, #12
 80056b2:	603b      	str	r3, [r7, #0]
 80056b4:	2600      	movs	r6, #0
 80056b6:	4630      	mov	r0, r6
 80056b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056bc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005790 <_malloc_r+0xfc>
 80056c0:	f000 f868 	bl	8005794 <__malloc_lock>
 80056c4:	f8d8 3000 	ldr.w	r3, [r8]
 80056c8:	461c      	mov	r4, r3
 80056ca:	bb5c      	cbnz	r4, 8005724 <_malloc_r+0x90>
 80056cc:	4629      	mov	r1, r5
 80056ce:	4638      	mov	r0, r7
 80056d0:	f7ff ffc0 	bl	8005654 <sbrk_aligned>
 80056d4:	1c43      	adds	r3, r0, #1
 80056d6:	4604      	mov	r4, r0
 80056d8:	d155      	bne.n	8005786 <_malloc_r+0xf2>
 80056da:	f8d8 4000 	ldr.w	r4, [r8]
 80056de:	4626      	mov	r6, r4
 80056e0:	2e00      	cmp	r6, #0
 80056e2:	d145      	bne.n	8005770 <_malloc_r+0xdc>
 80056e4:	2c00      	cmp	r4, #0
 80056e6:	d048      	beq.n	800577a <_malloc_r+0xe6>
 80056e8:	6823      	ldr	r3, [r4, #0]
 80056ea:	4631      	mov	r1, r6
 80056ec:	4638      	mov	r0, r7
 80056ee:	eb04 0903 	add.w	r9, r4, r3
 80056f2:	f000 fb5d 	bl	8005db0 <_sbrk_r>
 80056f6:	4581      	cmp	r9, r0
 80056f8:	d13f      	bne.n	800577a <_malloc_r+0xe6>
 80056fa:	6821      	ldr	r1, [r4, #0]
 80056fc:	1a6d      	subs	r5, r5, r1
 80056fe:	4629      	mov	r1, r5
 8005700:	4638      	mov	r0, r7
 8005702:	f7ff ffa7 	bl	8005654 <sbrk_aligned>
 8005706:	3001      	adds	r0, #1
 8005708:	d037      	beq.n	800577a <_malloc_r+0xe6>
 800570a:	6823      	ldr	r3, [r4, #0]
 800570c:	442b      	add	r3, r5
 800570e:	6023      	str	r3, [r4, #0]
 8005710:	f8d8 3000 	ldr.w	r3, [r8]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d038      	beq.n	800578a <_malloc_r+0xf6>
 8005718:	685a      	ldr	r2, [r3, #4]
 800571a:	42a2      	cmp	r2, r4
 800571c:	d12b      	bne.n	8005776 <_malloc_r+0xe2>
 800571e:	2200      	movs	r2, #0
 8005720:	605a      	str	r2, [r3, #4]
 8005722:	e00f      	b.n	8005744 <_malloc_r+0xb0>
 8005724:	6822      	ldr	r2, [r4, #0]
 8005726:	1b52      	subs	r2, r2, r5
 8005728:	d41f      	bmi.n	800576a <_malloc_r+0xd6>
 800572a:	2a0b      	cmp	r2, #11
 800572c:	d917      	bls.n	800575e <_malloc_r+0xca>
 800572e:	1961      	adds	r1, r4, r5
 8005730:	42a3      	cmp	r3, r4
 8005732:	6025      	str	r5, [r4, #0]
 8005734:	bf18      	it	ne
 8005736:	6059      	strne	r1, [r3, #4]
 8005738:	6863      	ldr	r3, [r4, #4]
 800573a:	bf08      	it	eq
 800573c:	f8c8 1000 	streq.w	r1, [r8]
 8005740:	5162      	str	r2, [r4, r5]
 8005742:	604b      	str	r3, [r1, #4]
 8005744:	4638      	mov	r0, r7
 8005746:	f104 060b 	add.w	r6, r4, #11
 800574a:	f000 f829 	bl	80057a0 <__malloc_unlock>
 800574e:	f026 0607 	bic.w	r6, r6, #7
 8005752:	1d23      	adds	r3, r4, #4
 8005754:	1af2      	subs	r2, r6, r3
 8005756:	d0ae      	beq.n	80056b6 <_malloc_r+0x22>
 8005758:	1b9b      	subs	r3, r3, r6
 800575a:	50a3      	str	r3, [r4, r2]
 800575c:	e7ab      	b.n	80056b6 <_malloc_r+0x22>
 800575e:	42a3      	cmp	r3, r4
 8005760:	6862      	ldr	r2, [r4, #4]
 8005762:	d1dd      	bne.n	8005720 <_malloc_r+0x8c>
 8005764:	f8c8 2000 	str.w	r2, [r8]
 8005768:	e7ec      	b.n	8005744 <_malloc_r+0xb0>
 800576a:	4623      	mov	r3, r4
 800576c:	6864      	ldr	r4, [r4, #4]
 800576e:	e7ac      	b.n	80056ca <_malloc_r+0x36>
 8005770:	4634      	mov	r4, r6
 8005772:	6876      	ldr	r6, [r6, #4]
 8005774:	e7b4      	b.n	80056e0 <_malloc_r+0x4c>
 8005776:	4613      	mov	r3, r2
 8005778:	e7cc      	b.n	8005714 <_malloc_r+0x80>
 800577a:	230c      	movs	r3, #12
 800577c:	603b      	str	r3, [r7, #0]
 800577e:	4638      	mov	r0, r7
 8005780:	f000 f80e 	bl	80057a0 <__malloc_unlock>
 8005784:	e797      	b.n	80056b6 <_malloc_r+0x22>
 8005786:	6025      	str	r5, [r4, #0]
 8005788:	e7dc      	b.n	8005744 <_malloc_r+0xb0>
 800578a:	605b      	str	r3, [r3, #4]
 800578c:	deff      	udf	#255	; 0xff
 800578e:	bf00      	nop
 8005790:	20004c84 	.word	0x20004c84

08005794 <__malloc_lock>:
 8005794:	4801      	ldr	r0, [pc, #4]	; (800579c <__malloc_lock+0x8>)
 8005796:	f7ff bf01 	b.w	800559c <__retarget_lock_acquire_recursive>
 800579a:	bf00      	nop
 800579c:	20004c80 	.word	0x20004c80

080057a0 <__malloc_unlock>:
 80057a0:	4801      	ldr	r0, [pc, #4]	; (80057a8 <__malloc_unlock+0x8>)
 80057a2:	f7ff befc 	b.w	800559e <__retarget_lock_release_recursive>
 80057a6:	bf00      	nop
 80057a8:	20004c80 	.word	0x20004c80

080057ac <__ssputs_r>:
 80057ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057b0:	688e      	ldr	r6, [r1, #8]
 80057b2:	461f      	mov	r7, r3
 80057b4:	42be      	cmp	r6, r7
 80057b6:	680b      	ldr	r3, [r1, #0]
 80057b8:	4682      	mov	sl, r0
 80057ba:	460c      	mov	r4, r1
 80057bc:	4690      	mov	r8, r2
 80057be:	d82c      	bhi.n	800581a <__ssputs_r+0x6e>
 80057c0:	898a      	ldrh	r2, [r1, #12]
 80057c2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80057c6:	d026      	beq.n	8005816 <__ssputs_r+0x6a>
 80057c8:	6965      	ldr	r5, [r4, #20]
 80057ca:	6909      	ldr	r1, [r1, #16]
 80057cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80057d0:	eba3 0901 	sub.w	r9, r3, r1
 80057d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80057d8:	1c7b      	adds	r3, r7, #1
 80057da:	444b      	add	r3, r9
 80057dc:	106d      	asrs	r5, r5, #1
 80057de:	429d      	cmp	r5, r3
 80057e0:	bf38      	it	cc
 80057e2:	461d      	movcc	r5, r3
 80057e4:	0553      	lsls	r3, r2, #21
 80057e6:	d527      	bpl.n	8005838 <__ssputs_r+0x8c>
 80057e8:	4629      	mov	r1, r5
 80057ea:	f7ff ff53 	bl	8005694 <_malloc_r>
 80057ee:	4606      	mov	r6, r0
 80057f0:	b360      	cbz	r0, 800584c <__ssputs_r+0xa0>
 80057f2:	6921      	ldr	r1, [r4, #16]
 80057f4:	464a      	mov	r2, r9
 80057f6:	f7ff fed3 	bl	80055a0 <memcpy>
 80057fa:	89a3      	ldrh	r3, [r4, #12]
 80057fc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005800:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005804:	81a3      	strh	r3, [r4, #12]
 8005806:	6126      	str	r6, [r4, #16]
 8005808:	6165      	str	r5, [r4, #20]
 800580a:	444e      	add	r6, r9
 800580c:	eba5 0509 	sub.w	r5, r5, r9
 8005810:	6026      	str	r6, [r4, #0]
 8005812:	60a5      	str	r5, [r4, #8]
 8005814:	463e      	mov	r6, r7
 8005816:	42be      	cmp	r6, r7
 8005818:	d900      	bls.n	800581c <__ssputs_r+0x70>
 800581a:	463e      	mov	r6, r7
 800581c:	6820      	ldr	r0, [r4, #0]
 800581e:	4632      	mov	r2, r6
 8005820:	4641      	mov	r1, r8
 8005822:	f000 faab 	bl	8005d7c <memmove>
 8005826:	68a3      	ldr	r3, [r4, #8]
 8005828:	1b9b      	subs	r3, r3, r6
 800582a:	60a3      	str	r3, [r4, #8]
 800582c:	6823      	ldr	r3, [r4, #0]
 800582e:	4433      	add	r3, r6
 8005830:	6023      	str	r3, [r4, #0]
 8005832:	2000      	movs	r0, #0
 8005834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005838:	462a      	mov	r2, r5
 800583a:	f000 fac9 	bl	8005dd0 <_realloc_r>
 800583e:	4606      	mov	r6, r0
 8005840:	2800      	cmp	r0, #0
 8005842:	d1e0      	bne.n	8005806 <__ssputs_r+0x5a>
 8005844:	6921      	ldr	r1, [r4, #16]
 8005846:	4650      	mov	r0, sl
 8005848:	f7ff feb8 	bl	80055bc <_free_r>
 800584c:	230c      	movs	r3, #12
 800584e:	f8ca 3000 	str.w	r3, [sl]
 8005852:	89a3      	ldrh	r3, [r4, #12]
 8005854:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005858:	81a3      	strh	r3, [r4, #12]
 800585a:	f04f 30ff 	mov.w	r0, #4294967295
 800585e:	e7e9      	b.n	8005834 <__ssputs_r+0x88>

08005860 <_svfiprintf_r>:
 8005860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005864:	4698      	mov	r8, r3
 8005866:	898b      	ldrh	r3, [r1, #12]
 8005868:	061b      	lsls	r3, r3, #24
 800586a:	b09d      	sub	sp, #116	; 0x74
 800586c:	4607      	mov	r7, r0
 800586e:	460d      	mov	r5, r1
 8005870:	4614      	mov	r4, r2
 8005872:	d50e      	bpl.n	8005892 <_svfiprintf_r+0x32>
 8005874:	690b      	ldr	r3, [r1, #16]
 8005876:	b963      	cbnz	r3, 8005892 <_svfiprintf_r+0x32>
 8005878:	2140      	movs	r1, #64	; 0x40
 800587a:	f7ff ff0b 	bl	8005694 <_malloc_r>
 800587e:	6028      	str	r0, [r5, #0]
 8005880:	6128      	str	r0, [r5, #16]
 8005882:	b920      	cbnz	r0, 800588e <_svfiprintf_r+0x2e>
 8005884:	230c      	movs	r3, #12
 8005886:	603b      	str	r3, [r7, #0]
 8005888:	f04f 30ff 	mov.w	r0, #4294967295
 800588c:	e0d0      	b.n	8005a30 <_svfiprintf_r+0x1d0>
 800588e:	2340      	movs	r3, #64	; 0x40
 8005890:	616b      	str	r3, [r5, #20]
 8005892:	2300      	movs	r3, #0
 8005894:	9309      	str	r3, [sp, #36]	; 0x24
 8005896:	2320      	movs	r3, #32
 8005898:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800589c:	f8cd 800c 	str.w	r8, [sp, #12]
 80058a0:	2330      	movs	r3, #48	; 0x30
 80058a2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005a48 <_svfiprintf_r+0x1e8>
 80058a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80058aa:	f04f 0901 	mov.w	r9, #1
 80058ae:	4623      	mov	r3, r4
 80058b0:	469a      	mov	sl, r3
 80058b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058b6:	b10a      	cbz	r2, 80058bc <_svfiprintf_r+0x5c>
 80058b8:	2a25      	cmp	r2, #37	; 0x25
 80058ba:	d1f9      	bne.n	80058b0 <_svfiprintf_r+0x50>
 80058bc:	ebba 0b04 	subs.w	fp, sl, r4
 80058c0:	d00b      	beq.n	80058da <_svfiprintf_r+0x7a>
 80058c2:	465b      	mov	r3, fp
 80058c4:	4622      	mov	r2, r4
 80058c6:	4629      	mov	r1, r5
 80058c8:	4638      	mov	r0, r7
 80058ca:	f7ff ff6f 	bl	80057ac <__ssputs_r>
 80058ce:	3001      	adds	r0, #1
 80058d0:	f000 80a9 	beq.w	8005a26 <_svfiprintf_r+0x1c6>
 80058d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058d6:	445a      	add	r2, fp
 80058d8:	9209      	str	r2, [sp, #36]	; 0x24
 80058da:	f89a 3000 	ldrb.w	r3, [sl]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	f000 80a1 	beq.w	8005a26 <_svfiprintf_r+0x1c6>
 80058e4:	2300      	movs	r3, #0
 80058e6:	f04f 32ff 	mov.w	r2, #4294967295
 80058ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058ee:	f10a 0a01 	add.w	sl, sl, #1
 80058f2:	9304      	str	r3, [sp, #16]
 80058f4:	9307      	str	r3, [sp, #28]
 80058f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80058fa:	931a      	str	r3, [sp, #104]	; 0x68
 80058fc:	4654      	mov	r4, sl
 80058fe:	2205      	movs	r2, #5
 8005900:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005904:	4850      	ldr	r0, [pc, #320]	; (8005a48 <_svfiprintf_r+0x1e8>)
 8005906:	f7fa fc6b 	bl	80001e0 <memchr>
 800590a:	9a04      	ldr	r2, [sp, #16]
 800590c:	b9d8      	cbnz	r0, 8005946 <_svfiprintf_r+0xe6>
 800590e:	06d0      	lsls	r0, r2, #27
 8005910:	bf44      	itt	mi
 8005912:	2320      	movmi	r3, #32
 8005914:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005918:	0711      	lsls	r1, r2, #28
 800591a:	bf44      	itt	mi
 800591c:	232b      	movmi	r3, #43	; 0x2b
 800591e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005922:	f89a 3000 	ldrb.w	r3, [sl]
 8005926:	2b2a      	cmp	r3, #42	; 0x2a
 8005928:	d015      	beq.n	8005956 <_svfiprintf_r+0xf6>
 800592a:	9a07      	ldr	r2, [sp, #28]
 800592c:	4654      	mov	r4, sl
 800592e:	2000      	movs	r0, #0
 8005930:	f04f 0c0a 	mov.w	ip, #10
 8005934:	4621      	mov	r1, r4
 8005936:	f811 3b01 	ldrb.w	r3, [r1], #1
 800593a:	3b30      	subs	r3, #48	; 0x30
 800593c:	2b09      	cmp	r3, #9
 800593e:	d94d      	bls.n	80059dc <_svfiprintf_r+0x17c>
 8005940:	b1b0      	cbz	r0, 8005970 <_svfiprintf_r+0x110>
 8005942:	9207      	str	r2, [sp, #28]
 8005944:	e014      	b.n	8005970 <_svfiprintf_r+0x110>
 8005946:	eba0 0308 	sub.w	r3, r0, r8
 800594a:	fa09 f303 	lsl.w	r3, r9, r3
 800594e:	4313      	orrs	r3, r2
 8005950:	9304      	str	r3, [sp, #16]
 8005952:	46a2      	mov	sl, r4
 8005954:	e7d2      	b.n	80058fc <_svfiprintf_r+0x9c>
 8005956:	9b03      	ldr	r3, [sp, #12]
 8005958:	1d19      	adds	r1, r3, #4
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	9103      	str	r1, [sp, #12]
 800595e:	2b00      	cmp	r3, #0
 8005960:	bfbb      	ittet	lt
 8005962:	425b      	neglt	r3, r3
 8005964:	f042 0202 	orrlt.w	r2, r2, #2
 8005968:	9307      	strge	r3, [sp, #28]
 800596a:	9307      	strlt	r3, [sp, #28]
 800596c:	bfb8      	it	lt
 800596e:	9204      	strlt	r2, [sp, #16]
 8005970:	7823      	ldrb	r3, [r4, #0]
 8005972:	2b2e      	cmp	r3, #46	; 0x2e
 8005974:	d10c      	bne.n	8005990 <_svfiprintf_r+0x130>
 8005976:	7863      	ldrb	r3, [r4, #1]
 8005978:	2b2a      	cmp	r3, #42	; 0x2a
 800597a:	d134      	bne.n	80059e6 <_svfiprintf_r+0x186>
 800597c:	9b03      	ldr	r3, [sp, #12]
 800597e:	1d1a      	adds	r2, r3, #4
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	9203      	str	r2, [sp, #12]
 8005984:	2b00      	cmp	r3, #0
 8005986:	bfb8      	it	lt
 8005988:	f04f 33ff 	movlt.w	r3, #4294967295
 800598c:	3402      	adds	r4, #2
 800598e:	9305      	str	r3, [sp, #20]
 8005990:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8005a58 <_svfiprintf_r+0x1f8>
 8005994:	7821      	ldrb	r1, [r4, #0]
 8005996:	2203      	movs	r2, #3
 8005998:	4650      	mov	r0, sl
 800599a:	f7fa fc21 	bl	80001e0 <memchr>
 800599e:	b138      	cbz	r0, 80059b0 <_svfiprintf_r+0x150>
 80059a0:	9b04      	ldr	r3, [sp, #16]
 80059a2:	eba0 000a 	sub.w	r0, r0, sl
 80059a6:	2240      	movs	r2, #64	; 0x40
 80059a8:	4082      	lsls	r2, r0
 80059aa:	4313      	orrs	r3, r2
 80059ac:	3401      	adds	r4, #1
 80059ae:	9304      	str	r3, [sp, #16]
 80059b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059b4:	4825      	ldr	r0, [pc, #148]	; (8005a4c <_svfiprintf_r+0x1ec>)
 80059b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80059ba:	2206      	movs	r2, #6
 80059bc:	f7fa fc10 	bl	80001e0 <memchr>
 80059c0:	2800      	cmp	r0, #0
 80059c2:	d038      	beq.n	8005a36 <_svfiprintf_r+0x1d6>
 80059c4:	4b22      	ldr	r3, [pc, #136]	; (8005a50 <_svfiprintf_r+0x1f0>)
 80059c6:	bb1b      	cbnz	r3, 8005a10 <_svfiprintf_r+0x1b0>
 80059c8:	9b03      	ldr	r3, [sp, #12]
 80059ca:	3307      	adds	r3, #7
 80059cc:	f023 0307 	bic.w	r3, r3, #7
 80059d0:	3308      	adds	r3, #8
 80059d2:	9303      	str	r3, [sp, #12]
 80059d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059d6:	4433      	add	r3, r6
 80059d8:	9309      	str	r3, [sp, #36]	; 0x24
 80059da:	e768      	b.n	80058ae <_svfiprintf_r+0x4e>
 80059dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80059e0:	460c      	mov	r4, r1
 80059e2:	2001      	movs	r0, #1
 80059e4:	e7a6      	b.n	8005934 <_svfiprintf_r+0xd4>
 80059e6:	2300      	movs	r3, #0
 80059e8:	3401      	adds	r4, #1
 80059ea:	9305      	str	r3, [sp, #20]
 80059ec:	4619      	mov	r1, r3
 80059ee:	f04f 0c0a 	mov.w	ip, #10
 80059f2:	4620      	mov	r0, r4
 80059f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059f8:	3a30      	subs	r2, #48	; 0x30
 80059fa:	2a09      	cmp	r2, #9
 80059fc:	d903      	bls.n	8005a06 <_svfiprintf_r+0x1a6>
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d0c6      	beq.n	8005990 <_svfiprintf_r+0x130>
 8005a02:	9105      	str	r1, [sp, #20]
 8005a04:	e7c4      	b.n	8005990 <_svfiprintf_r+0x130>
 8005a06:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a0a:	4604      	mov	r4, r0
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e7f0      	b.n	80059f2 <_svfiprintf_r+0x192>
 8005a10:	ab03      	add	r3, sp, #12
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	462a      	mov	r2, r5
 8005a16:	4b0f      	ldr	r3, [pc, #60]	; (8005a54 <_svfiprintf_r+0x1f4>)
 8005a18:	a904      	add	r1, sp, #16
 8005a1a:	4638      	mov	r0, r7
 8005a1c:	f3af 8000 	nop.w
 8005a20:	1c42      	adds	r2, r0, #1
 8005a22:	4606      	mov	r6, r0
 8005a24:	d1d6      	bne.n	80059d4 <_svfiprintf_r+0x174>
 8005a26:	89ab      	ldrh	r3, [r5, #12]
 8005a28:	065b      	lsls	r3, r3, #25
 8005a2a:	f53f af2d 	bmi.w	8005888 <_svfiprintf_r+0x28>
 8005a2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a30:	b01d      	add	sp, #116	; 0x74
 8005a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a36:	ab03      	add	r3, sp, #12
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	462a      	mov	r2, r5
 8005a3c:	4b05      	ldr	r3, [pc, #20]	; (8005a54 <_svfiprintf_r+0x1f4>)
 8005a3e:	a904      	add	r1, sp, #16
 8005a40:	4638      	mov	r0, r7
 8005a42:	f000 f879 	bl	8005b38 <_printf_i>
 8005a46:	e7eb      	b.n	8005a20 <_svfiprintf_r+0x1c0>
 8005a48:	08005ec0 	.word	0x08005ec0
 8005a4c:	08005eca 	.word	0x08005eca
 8005a50:	00000000 	.word	0x00000000
 8005a54:	080057ad 	.word	0x080057ad
 8005a58:	08005ec6 	.word	0x08005ec6

08005a5c <_printf_common>:
 8005a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a60:	4616      	mov	r6, r2
 8005a62:	4699      	mov	r9, r3
 8005a64:	688a      	ldr	r2, [r1, #8]
 8005a66:	690b      	ldr	r3, [r1, #16]
 8005a68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	bfb8      	it	lt
 8005a70:	4613      	movlt	r3, r2
 8005a72:	6033      	str	r3, [r6, #0]
 8005a74:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a78:	4607      	mov	r7, r0
 8005a7a:	460c      	mov	r4, r1
 8005a7c:	b10a      	cbz	r2, 8005a82 <_printf_common+0x26>
 8005a7e:	3301      	adds	r3, #1
 8005a80:	6033      	str	r3, [r6, #0]
 8005a82:	6823      	ldr	r3, [r4, #0]
 8005a84:	0699      	lsls	r1, r3, #26
 8005a86:	bf42      	ittt	mi
 8005a88:	6833      	ldrmi	r3, [r6, #0]
 8005a8a:	3302      	addmi	r3, #2
 8005a8c:	6033      	strmi	r3, [r6, #0]
 8005a8e:	6825      	ldr	r5, [r4, #0]
 8005a90:	f015 0506 	ands.w	r5, r5, #6
 8005a94:	d106      	bne.n	8005aa4 <_printf_common+0x48>
 8005a96:	f104 0a19 	add.w	sl, r4, #25
 8005a9a:	68e3      	ldr	r3, [r4, #12]
 8005a9c:	6832      	ldr	r2, [r6, #0]
 8005a9e:	1a9b      	subs	r3, r3, r2
 8005aa0:	42ab      	cmp	r3, r5
 8005aa2:	dc26      	bgt.n	8005af2 <_printf_common+0x96>
 8005aa4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005aa8:	1e13      	subs	r3, r2, #0
 8005aaa:	6822      	ldr	r2, [r4, #0]
 8005aac:	bf18      	it	ne
 8005aae:	2301      	movne	r3, #1
 8005ab0:	0692      	lsls	r2, r2, #26
 8005ab2:	d42b      	bmi.n	8005b0c <_printf_common+0xb0>
 8005ab4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ab8:	4649      	mov	r1, r9
 8005aba:	4638      	mov	r0, r7
 8005abc:	47c0      	blx	r8
 8005abe:	3001      	adds	r0, #1
 8005ac0:	d01e      	beq.n	8005b00 <_printf_common+0xa4>
 8005ac2:	6823      	ldr	r3, [r4, #0]
 8005ac4:	6922      	ldr	r2, [r4, #16]
 8005ac6:	f003 0306 	and.w	r3, r3, #6
 8005aca:	2b04      	cmp	r3, #4
 8005acc:	bf02      	ittt	eq
 8005ace:	68e5      	ldreq	r5, [r4, #12]
 8005ad0:	6833      	ldreq	r3, [r6, #0]
 8005ad2:	1aed      	subeq	r5, r5, r3
 8005ad4:	68a3      	ldr	r3, [r4, #8]
 8005ad6:	bf0c      	ite	eq
 8005ad8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005adc:	2500      	movne	r5, #0
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	bfc4      	itt	gt
 8005ae2:	1a9b      	subgt	r3, r3, r2
 8005ae4:	18ed      	addgt	r5, r5, r3
 8005ae6:	2600      	movs	r6, #0
 8005ae8:	341a      	adds	r4, #26
 8005aea:	42b5      	cmp	r5, r6
 8005aec:	d11a      	bne.n	8005b24 <_printf_common+0xc8>
 8005aee:	2000      	movs	r0, #0
 8005af0:	e008      	b.n	8005b04 <_printf_common+0xa8>
 8005af2:	2301      	movs	r3, #1
 8005af4:	4652      	mov	r2, sl
 8005af6:	4649      	mov	r1, r9
 8005af8:	4638      	mov	r0, r7
 8005afa:	47c0      	blx	r8
 8005afc:	3001      	adds	r0, #1
 8005afe:	d103      	bne.n	8005b08 <_printf_common+0xac>
 8005b00:	f04f 30ff 	mov.w	r0, #4294967295
 8005b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b08:	3501      	adds	r5, #1
 8005b0a:	e7c6      	b.n	8005a9a <_printf_common+0x3e>
 8005b0c:	18e1      	adds	r1, r4, r3
 8005b0e:	1c5a      	adds	r2, r3, #1
 8005b10:	2030      	movs	r0, #48	; 0x30
 8005b12:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005b16:	4422      	add	r2, r4
 8005b18:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b1c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b20:	3302      	adds	r3, #2
 8005b22:	e7c7      	b.n	8005ab4 <_printf_common+0x58>
 8005b24:	2301      	movs	r3, #1
 8005b26:	4622      	mov	r2, r4
 8005b28:	4649      	mov	r1, r9
 8005b2a:	4638      	mov	r0, r7
 8005b2c:	47c0      	blx	r8
 8005b2e:	3001      	adds	r0, #1
 8005b30:	d0e6      	beq.n	8005b00 <_printf_common+0xa4>
 8005b32:	3601      	adds	r6, #1
 8005b34:	e7d9      	b.n	8005aea <_printf_common+0x8e>
	...

08005b38 <_printf_i>:
 8005b38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b3c:	7e0f      	ldrb	r7, [r1, #24]
 8005b3e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005b40:	2f78      	cmp	r7, #120	; 0x78
 8005b42:	4691      	mov	r9, r2
 8005b44:	4680      	mov	r8, r0
 8005b46:	460c      	mov	r4, r1
 8005b48:	469a      	mov	sl, r3
 8005b4a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005b4e:	d807      	bhi.n	8005b60 <_printf_i+0x28>
 8005b50:	2f62      	cmp	r7, #98	; 0x62
 8005b52:	d80a      	bhi.n	8005b6a <_printf_i+0x32>
 8005b54:	2f00      	cmp	r7, #0
 8005b56:	f000 80d4 	beq.w	8005d02 <_printf_i+0x1ca>
 8005b5a:	2f58      	cmp	r7, #88	; 0x58
 8005b5c:	f000 80c0 	beq.w	8005ce0 <_printf_i+0x1a8>
 8005b60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b68:	e03a      	b.n	8005be0 <_printf_i+0xa8>
 8005b6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b6e:	2b15      	cmp	r3, #21
 8005b70:	d8f6      	bhi.n	8005b60 <_printf_i+0x28>
 8005b72:	a101      	add	r1, pc, #4	; (adr r1, 8005b78 <_printf_i+0x40>)
 8005b74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b78:	08005bd1 	.word	0x08005bd1
 8005b7c:	08005be5 	.word	0x08005be5
 8005b80:	08005b61 	.word	0x08005b61
 8005b84:	08005b61 	.word	0x08005b61
 8005b88:	08005b61 	.word	0x08005b61
 8005b8c:	08005b61 	.word	0x08005b61
 8005b90:	08005be5 	.word	0x08005be5
 8005b94:	08005b61 	.word	0x08005b61
 8005b98:	08005b61 	.word	0x08005b61
 8005b9c:	08005b61 	.word	0x08005b61
 8005ba0:	08005b61 	.word	0x08005b61
 8005ba4:	08005ce9 	.word	0x08005ce9
 8005ba8:	08005c11 	.word	0x08005c11
 8005bac:	08005ca3 	.word	0x08005ca3
 8005bb0:	08005b61 	.word	0x08005b61
 8005bb4:	08005b61 	.word	0x08005b61
 8005bb8:	08005d0b 	.word	0x08005d0b
 8005bbc:	08005b61 	.word	0x08005b61
 8005bc0:	08005c11 	.word	0x08005c11
 8005bc4:	08005b61 	.word	0x08005b61
 8005bc8:	08005b61 	.word	0x08005b61
 8005bcc:	08005cab 	.word	0x08005cab
 8005bd0:	682b      	ldr	r3, [r5, #0]
 8005bd2:	1d1a      	adds	r2, r3, #4
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	602a      	str	r2, [r5, #0]
 8005bd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bdc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005be0:	2301      	movs	r3, #1
 8005be2:	e09f      	b.n	8005d24 <_printf_i+0x1ec>
 8005be4:	6820      	ldr	r0, [r4, #0]
 8005be6:	682b      	ldr	r3, [r5, #0]
 8005be8:	0607      	lsls	r7, r0, #24
 8005bea:	f103 0104 	add.w	r1, r3, #4
 8005bee:	6029      	str	r1, [r5, #0]
 8005bf0:	d501      	bpl.n	8005bf6 <_printf_i+0xbe>
 8005bf2:	681e      	ldr	r6, [r3, #0]
 8005bf4:	e003      	b.n	8005bfe <_printf_i+0xc6>
 8005bf6:	0646      	lsls	r6, r0, #25
 8005bf8:	d5fb      	bpl.n	8005bf2 <_printf_i+0xba>
 8005bfa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005bfe:	2e00      	cmp	r6, #0
 8005c00:	da03      	bge.n	8005c0a <_printf_i+0xd2>
 8005c02:	232d      	movs	r3, #45	; 0x2d
 8005c04:	4276      	negs	r6, r6
 8005c06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c0a:	485a      	ldr	r0, [pc, #360]	; (8005d74 <_printf_i+0x23c>)
 8005c0c:	230a      	movs	r3, #10
 8005c0e:	e012      	b.n	8005c36 <_printf_i+0xfe>
 8005c10:	682b      	ldr	r3, [r5, #0]
 8005c12:	6820      	ldr	r0, [r4, #0]
 8005c14:	1d19      	adds	r1, r3, #4
 8005c16:	6029      	str	r1, [r5, #0]
 8005c18:	0605      	lsls	r5, r0, #24
 8005c1a:	d501      	bpl.n	8005c20 <_printf_i+0xe8>
 8005c1c:	681e      	ldr	r6, [r3, #0]
 8005c1e:	e002      	b.n	8005c26 <_printf_i+0xee>
 8005c20:	0641      	lsls	r1, r0, #25
 8005c22:	d5fb      	bpl.n	8005c1c <_printf_i+0xe4>
 8005c24:	881e      	ldrh	r6, [r3, #0]
 8005c26:	4853      	ldr	r0, [pc, #332]	; (8005d74 <_printf_i+0x23c>)
 8005c28:	2f6f      	cmp	r7, #111	; 0x6f
 8005c2a:	bf0c      	ite	eq
 8005c2c:	2308      	moveq	r3, #8
 8005c2e:	230a      	movne	r3, #10
 8005c30:	2100      	movs	r1, #0
 8005c32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c36:	6865      	ldr	r5, [r4, #4]
 8005c38:	60a5      	str	r5, [r4, #8]
 8005c3a:	2d00      	cmp	r5, #0
 8005c3c:	bfa2      	ittt	ge
 8005c3e:	6821      	ldrge	r1, [r4, #0]
 8005c40:	f021 0104 	bicge.w	r1, r1, #4
 8005c44:	6021      	strge	r1, [r4, #0]
 8005c46:	b90e      	cbnz	r6, 8005c4c <_printf_i+0x114>
 8005c48:	2d00      	cmp	r5, #0
 8005c4a:	d04b      	beq.n	8005ce4 <_printf_i+0x1ac>
 8005c4c:	4615      	mov	r5, r2
 8005c4e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005c52:	fb03 6711 	mls	r7, r3, r1, r6
 8005c56:	5dc7      	ldrb	r7, [r0, r7]
 8005c58:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005c5c:	4637      	mov	r7, r6
 8005c5e:	42bb      	cmp	r3, r7
 8005c60:	460e      	mov	r6, r1
 8005c62:	d9f4      	bls.n	8005c4e <_printf_i+0x116>
 8005c64:	2b08      	cmp	r3, #8
 8005c66:	d10b      	bne.n	8005c80 <_printf_i+0x148>
 8005c68:	6823      	ldr	r3, [r4, #0]
 8005c6a:	07de      	lsls	r6, r3, #31
 8005c6c:	d508      	bpl.n	8005c80 <_printf_i+0x148>
 8005c6e:	6923      	ldr	r3, [r4, #16]
 8005c70:	6861      	ldr	r1, [r4, #4]
 8005c72:	4299      	cmp	r1, r3
 8005c74:	bfde      	ittt	le
 8005c76:	2330      	movle	r3, #48	; 0x30
 8005c78:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c7c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c80:	1b52      	subs	r2, r2, r5
 8005c82:	6122      	str	r2, [r4, #16]
 8005c84:	f8cd a000 	str.w	sl, [sp]
 8005c88:	464b      	mov	r3, r9
 8005c8a:	aa03      	add	r2, sp, #12
 8005c8c:	4621      	mov	r1, r4
 8005c8e:	4640      	mov	r0, r8
 8005c90:	f7ff fee4 	bl	8005a5c <_printf_common>
 8005c94:	3001      	adds	r0, #1
 8005c96:	d14a      	bne.n	8005d2e <_printf_i+0x1f6>
 8005c98:	f04f 30ff 	mov.w	r0, #4294967295
 8005c9c:	b004      	add	sp, #16
 8005c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ca2:	6823      	ldr	r3, [r4, #0]
 8005ca4:	f043 0320 	orr.w	r3, r3, #32
 8005ca8:	6023      	str	r3, [r4, #0]
 8005caa:	4833      	ldr	r0, [pc, #204]	; (8005d78 <_printf_i+0x240>)
 8005cac:	2778      	movs	r7, #120	; 0x78
 8005cae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005cb2:	6823      	ldr	r3, [r4, #0]
 8005cb4:	6829      	ldr	r1, [r5, #0]
 8005cb6:	061f      	lsls	r7, r3, #24
 8005cb8:	f851 6b04 	ldr.w	r6, [r1], #4
 8005cbc:	d402      	bmi.n	8005cc4 <_printf_i+0x18c>
 8005cbe:	065f      	lsls	r7, r3, #25
 8005cc0:	bf48      	it	mi
 8005cc2:	b2b6      	uxthmi	r6, r6
 8005cc4:	07df      	lsls	r7, r3, #31
 8005cc6:	bf48      	it	mi
 8005cc8:	f043 0320 	orrmi.w	r3, r3, #32
 8005ccc:	6029      	str	r1, [r5, #0]
 8005cce:	bf48      	it	mi
 8005cd0:	6023      	strmi	r3, [r4, #0]
 8005cd2:	b91e      	cbnz	r6, 8005cdc <_printf_i+0x1a4>
 8005cd4:	6823      	ldr	r3, [r4, #0]
 8005cd6:	f023 0320 	bic.w	r3, r3, #32
 8005cda:	6023      	str	r3, [r4, #0]
 8005cdc:	2310      	movs	r3, #16
 8005cde:	e7a7      	b.n	8005c30 <_printf_i+0xf8>
 8005ce0:	4824      	ldr	r0, [pc, #144]	; (8005d74 <_printf_i+0x23c>)
 8005ce2:	e7e4      	b.n	8005cae <_printf_i+0x176>
 8005ce4:	4615      	mov	r5, r2
 8005ce6:	e7bd      	b.n	8005c64 <_printf_i+0x12c>
 8005ce8:	682b      	ldr	r3, [r5, #0]
 8005cea:	6826      	ldr	r6, [r4, #0]
 8005cec:	6961      	ldr	r1, [r4, #20]
 8005cee:	1d18      	adds	r0, r3, #4
 8005cf0:	6028      	str	r0, [r5, #0]
 8005cf2:	0635      	lsls	r5, r6, #24
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	d501      	bpl.n	8005cfc <_printf_i+0x1c4>
 8005cf8:	6019      	str	r1, [r3, #0]
 8005cfa:	e002      	b.n	8005d02 <_printf_i+0x1ca>
 8005cfc:	0670      	lsls	r0, r6, #25
 8005cfe:	d5fb      	bpl.n	8005cf8 <_printf_i+0x1c0>
 8005d00:	8019      	strh	r1, [r3, #0]
 8005d02:	2300      	movs	r3, #0
 8005d04:	6123      	str	r3, [r4, #16]
 8005d06:	4615      	mov	r5, r2
 8005d08:	e7bc      	b.n	8005c84 <_printf_i+0x14c>
 8005d0a:	682b      	ldr	r3, [r5, #0]
 8005d0c:	1d1a      	adds	r2, r3, #4
 8005d0e:	602a      	str	r2, [r5, #0]
 8005d10:	681d      	ldr	r5, [r3, #0]
 8005d12:	6862      	ldr	r2, [r4, #4]
 8005d14:	2100      	movs	r1, #0
 8005d16:	4628      	mov	r0, r5
 8005d18:	f7fa fa62 	bl	80001e0 <memchr>
 8005d1c:	b108      	cbz	r0, 8005d22 <_printf_i+0x1ea>
 8005d1e:	1b40      	subs	r0, r0, r5
 8005d20:	6060      	str	r0, [r4, #4]
 8005d22:	6863      	ldr	r3, [r4, #4]
 8005d24:	6123      	str	r3, [r4, #16]
 8005d26:	2300      	movs	r3, #0
 8005d28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d2c:	e7aa      	b.n	8005c84 <_printf_i+0x14c>
 8005d2e:	6923      	ldr	r3, [r4, #16]
 8005d30:	462a      	mov	r2, r5
 8005d32:	4649      	mov	r1, r9
 8005d34:	4640      	mov	r0, r8
 8005d36:	47d0      	blx	sl
 8005d38:	3001      	adds	r0, #1
 8005d3a:	d0ad      	beq.n	8005c98 <_printf_i+0x160>
 8005d3c:	6823      	ldr	r3, [r4, #0]
 8005d3e:	079b      	lsls	r3, r3, #30
 8005d40:	d413      	bmi.n	8005d6a <_printf_i+0x232>
 8005d42:	68e0      	ldr	r0, [r4, #12]
 8005d44:	9b03      	ldr	r3, [sp, #12]
 8005d46:	4298      	cmp	r0, r3
 8005d48:	bfb8      	it	lt
 8005d4a:	4618      	movlt	r0, r3
 8005d4c:	e7a6      	b.n	8005c9c <_printf_i+0x164>
 8005d4e:	2301      	movs	r3, #1
 8005d50:	4632      	mov	r2, r6
 8005d52:	4649      	mov	r1, r9
 8005d54:	4640      	mov	r0, r8
 8005d56:	47d0      	blx	sl
 8005d58:	3001      	adds	r0, #1
 8005d5a:	d09d      	beq.n	8005c98 <_printf_i+0x160>
 8005d5c:	3501      	adds	r5, #1
 8005d5e:	68e3      	ldr	r3, [r4, #12]
 8005d60:	9903      	ldr	r1, [sp, #12]
 8005d62:	1a5b      	subs	r3, r3, r1
 8005d64:	42ab      	cmp	r3, r5
 8005d66:	dcf2      	bgt.n	8005d4e <_printf_i+0x216>
 8005d68:	e7eb      	b.n	8005d42 <_printf_i+0x20a>
 8005d6a:	2500      	movs	r5, #0
 8005d6c:	f104 0619 	add.w	r6, r4, #25
 8005d70:	e7f5      	b.n	8005d5e <_printf_i+0x226>
 8005d72:	bf00      	nop
 8005d74:	08005ed1 	.word	0x08005ed1
 8005d78:	08005ee2 	.word	0x08005ee2

08005d7c <memmove>:
 8005d7c:	4288      	cmp	r0, r1
 8005d7e:	b510      	push	{r4, lr}
 8005d80:	eb01 0402 	add.w	r4, r1, r2
 8005d84:	d902      	bls.n	8005d8c <memmove+0x10>
 8005d86:	4284      	cmp	r4, r0
 8005d88:	4623      	mov	r3, r4
 8005d8a:	d807      	bhi.n	8005d9c <memmove+0x20>
 8005d8c:	1e43      	subs	r3, r0, #1
 8005d8e:	42a1      	cmp	r1, r4
 8005d90:	d008      	beq.n	8005da4 <memmove+0x28>
 8005d92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005d9a:	e7f8      	b.n	8005d8e <memmove+0x12>
 8005d9c:	4402      	add	r2, r0
 8005d9e:	4601      	mov	r1, r0
 8005da0:	428a      	cmp	r2, r1
 8005da2:	d100      	bne.n	8005da6 <memmove+0x2a>
 8005da4:	bd10      	pop	{r4, pc}
 8005da6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005daa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005dae:	e7f7      	b.n	8005da0 <memmove+0x24>

08005db0 <_sbrk_r>:
 8005db0:	b538      	push	{r3, r4, r5, lr}
 8005db2:	4d06      	ldr	r5, [pc, #24]	; (8005dcc <_sbrk_r+0x1c>)
 8005db4:	2300      	movs	r3, #0
 8005db6:	4604      	mov	r4, r0
 8005db8:	4608      	mov	r0, r1
 8005dba:	602b      	str	r3, [r5, #0]
 8005dbc:	f7fa feb6 	bl	8000b2c <_sbrk>
 8005dc0:	1c43      	adds	r3, r0, #1
 8005dc2:	d102      	bne.n	8005dca <_sbrk_r+0x1a>
 8005dc4:	682b      	ldr	r3, [r5, #0]
 8005dc6:	b103      	cbz	r3, 8005dca <_sbrk_r+0x1a>
 8005dc8:	6023      	str	r3, [r4, #0]
 8005dca:	bd38      	pop	{r3, r4, r5, pc}
 8005dcc:	20004c7c 	.word	0x20004c7c

08005dd0 <_realloc_r>:
 8005dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dd4:	4680      	mov	r8, r0
 8005dd6:	4614      	mov	r4, r2
 8005dd8:	460e      	mov	r6, r1
 8005dda:	b921      	cbnz	r1, 8005de6 <_realloc_r+0x16>
 8005ddc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005de0:	4611      	mov	r1, r2
 8005de2:	f7ff bc57 	b.w	8005694 <_malloc_r>
 8005de6:	b92a      	cbnz	r2, 8005df4 <_realloc_r+0x24>
 8005de8:	f7ff fbe8 	bl	80055bc <_free_r>
 8005dec:	4625      	mov	r5, r4
 8005dee:	4628      	mov	r0, r5
 8005df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005df4:	f000 f81b 	bl	8005e2e <_malloc_usable_size_r>
 8005df8:	4284      	cmp	r4, r0
 8005dfa:	4607      	mov	r7, r0
 8005dfc:	d802      	bhi.n	8005e04 <_realloc_r+0x34>
 8005dfe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005e02:	d812      	bhi.n	8005e2a <_realloc_r+0x5a>
 8005e04:	4621      	mov	r1, r4
 8005e06:	4640      	mov	r0, r8
 8005e08:	f7ff fc44 	bl	8005694 <_malloc_r>
 8005e0c:	4605      	mov	r5, r0
 8005e0e:	2800      	cmp	r0, #0
 8005e10:	d0ed      	beq.n	8005dee <_realloc_r+0x1e>
 8005e12:	42bc      	cmp	r4, r7
 8005e14:	4622      	mov	r2, r4
 8005e16:	4631      	mov	r1, r6
 8005e18:	bf28      	it	cs
 8005e1a:	463a      	movcs	r2, r7
 8005e1c:	f7ff fbc0 	bl	80055a0 <memcpy>
 8005e20:	4631      	mov	r1, r6
 8005e22:	4640      	mov	r0, r8
 8005e24:	f7ff fbca 	bl	80055bc <_free_r>
 8005e28:	e7e1      	b.n	8005dee <_realloc_r+0x1e>
 8005e2a:	4635      	mov	r5, r6
 8005e2c:	e7df      	b.n	8005dee <_realloc_r+0x1e>

08005e2e <_malloc_usable_size_r>:
 8005e2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e32:	1f18      	subs	r0, r3, #4
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	bfbc      	itt	lt
 8005e38:	580b      	ldrlt	r3, [r1, r0]
 8005e3a:	18c0      	addlt	r0, r0, r3
 8005e3c:	4770      	bx	lr
	...

08005e40 <_init>:
 8005e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e42:	bf00      	nop
 8005e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e46:	bc08      	pop	{r3}
 8005e48:	469e      	mov	lr, r3
 8005e4a:	4770      	bx	lr

08005e4c <_fini>:
 8005e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e4e:	bf00      	nop
 8005e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e52:	bc08      	pop	{r3}
 8005e54:	469e      	mov	lr, r3
 8005e56:	4770      	bx	lr
