

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_qFEp2C
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_64T3J0"
Running: cat _ptx_64T3J0 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6AVsRo
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6AVsRo --output-file  /dev/null 2> _ptx_64T3J0info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_64T3J0 _ptx2_6AVsRo _ptx_64T3J0info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:34:40 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 472936 (ipc=315.3) sim_rate=157645 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:34:41 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 740209 (ipc=370.1) sim_rate=185052 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:34:42 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7fb2e40f43b0 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1476 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=255912 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:34:43 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=274542 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:34:44 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7404  inst.: 1835108 (ipc=611.6) sim_rate=262158 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:34:45 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5427,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 126, Miss_rate = 0.325, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1265
	L1D_total_cache_miss_rate = 0.2752
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38331	W0_Scoreboard:47601	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	59 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2577         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         182       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       262       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02883
n_activity=1522 dram_eff=0.2943
bk0: 8a 15435i bk1: 2a 15512i bk2: 4a 15501i bk3: 2a 15515i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15524i bk8: 4a 15494i bk9: 4a 15504i bk10: 42a 15389i bk11: 46a 15334i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02754
n_activity=1310 dram_eff=0.3267
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15518i bk5: 2a 15516i bk6: 0a 15542i bk7: 6a 15464i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15396i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02806
n_activity=1535 dram_eff=0.284
bk0: 0a 15539i bk1: 2a 15518i bk2: 2a 15516i bk3: 4a 15501i bk4: 0a 15539i bk5: 4a 15489i bk6: 0a 15541i bk7: 2a 15521i bk8: 0a 15542i bk9: 12a 15412i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15314i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1509 dram_eff=0.3022
bk0: 2a 15520i bk1: 2a 15516i bk2: 4a 15503i bk3: 4a 15501i bk4: 0a 15539i bk5: 2a 15520i bk6: 2a 15519i bk7: 4a 15506i bk8: 2a 15520i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7fb2e4398dd0 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11771), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03076
n_activity=1456 dram_eff=0.3283
bk0: 2a 15511i bk1: 2a 15514i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15506i bk6: 4a 15507i bk7: 0a 15545i bk8: 4a 15481i bk9: 2a 15508i bk10: 50a 15334i bk11: 48a 15311i bk12: 44a 15403i bk13: 46a 15337i bk14: 16a 15481i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1418 dram_eff=0.3202
bk0: 2a 15519i bk1: 6a 15485i bk2: 2a 15515i bk3: 2a 15522i bk4: 4a 15500i bk5: 2a 15518i bk6: 2a 15519i bk7: 2a 15525i bk8: 2a 15519i bk9: 2a 15521i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93378
	minimum = 6
	maximum = 32
Network latency average = 8.47095
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29571
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21911 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09422 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1682 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2197008 (ipc=720.5) sim_rate=244112 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:34:47 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(118,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,11774), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(576,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(119,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (812,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (812,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(813,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(813,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(143,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (849,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(850,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (861,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(862,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (864,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(865,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (869,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(870,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (875,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(876,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(903,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (916,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(917,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(919,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(205,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (951,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(952,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (956,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(957,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (959,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(960,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (976,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(977,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2551272 (ipc=714.5) sim_rate=255127 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:34:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1009,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1010,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1027,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1028,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1030,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1031,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1036,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1037,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1039,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1040,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1043,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1044,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1056,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1066,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1067,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1075,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(212,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1081,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1085,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1086,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1123,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1124,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1128,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1129,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1129,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1130,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1133,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1134,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1136,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1137,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1142,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1143,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1157,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1158,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1175,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1176,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1176,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1177,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1177,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1180,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1185,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1199,11774), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(246,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1215,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1217,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1219,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1222,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1222,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1223,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1224,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1228,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1242,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1253,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1253,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1259,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1275,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1278,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1281,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1282,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1292,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1295,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1300,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1302,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1302,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1317,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1320,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1320,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1326,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1349,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1352,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1380,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1385,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1389,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1394,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1399,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1418,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1430,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1433,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1437,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1456,11774), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 14274  inst.: 2755660 (ipc=367.6) sim_rate=250514 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:34:49 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2661,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2727,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2750,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3083,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3206,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3277,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3295,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3505,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3625,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3630,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3753,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3840,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3904,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3922,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4068,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4096,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4174,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4331,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4400,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4402,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4579,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4658,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4684,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4738,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4748,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4765,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4835,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4949,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4981,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5059,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5204,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5309,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5460,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5587,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5892,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5894,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5920,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6003,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6016,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6020,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6132,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6378,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6704,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6705
gpu_sim_insn = 926846
gpu_ipc =     138.2321
gpu_tot_sim_cycle = 18479
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     149.5534
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 886
gpu_total_sim_rate=251236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 654, Miss = 225, Miss_rate = 0.344, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 199, Miss_rate = 0.327, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 630, Miss = 216, Miss_rate = 0.343, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 674, Miss = 236, Miss_rate = 0.350, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 548, Miss = 161, Miss_rate = 0.294, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 750, Miss = 287, Miss_rate = 0.383, Pending_hits = 295, Reservation_fails = 0
	L1D_cache_core[6]: Access = 654, Miss = 232, Miss_rate = 0.355, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[7]: Access = 708, Miss = 260, Miss_rate = 0.367, Pending_hits = 307, Reservation_fails = 0
	L1D_cache_core[8]: Access = 570, Miss = 188, Miss_rate = 0.330, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 199, Miss_rate = 0.331, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 522, Miss = 156, Miss_rate = 0.299, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 210, Miss_rate = 0.331, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[12]: Access = 554, Miss = 165, Miss_rate = 0.298, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 626, Miss = 212, Miss_rate = 0.339, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[14]: Access = 562, Miss = 175, Miss_rate = 0.311, Pending_hits = 288, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3121
	L1D_total_cache_miss_rate = 0.3357
	L1D_total_cache_pending_hits = 4445
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1069
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 234, 120, 120, 120, 120, 120, 150, 150, 150, 150, 264, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 361, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2052
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8952	W0_Idle:80264	W0_Scoreboard:129704	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416 {8:2052,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279072 {136:2052,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18478 
mrq_lat_table:1232 	57 	81 	119 	40 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2254 	980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3273 	18 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1484 	543 	38 	2 	0 	0 	0 	2 	9 	38 	938 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2221      2769      1525      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2291      2724      1404      3507      4194      3022      2126      2706       928      3259      1692      2634      1774      1749      2338      3946 
dram[2]:      1116      4838      4001      3069      3015      2577      2640      5116      2322      4281      2784       907      1738      2028      2147      3860 
dram[3]:      1959      3229      2296      5079      1841      4679      2554      3174      4435      4213      2157       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3101      1360      1046      5478      2804      1459      4500      2775      1250      4410      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1577      3449      3504      1164       916      1853      1785      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 15.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/263 = 5.836502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         8         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 58/46 = 1.26
average mf latency per bank:
dram[0]:        411       149       169       183       123       139       157       185       155       175       528       547       661       629       360       326
dram[1]:        112       126       157       126       162       138       126       184       187       123       510       595       600       592       328       498
dram[2]:        147       153       148       172       177       179       124       174       135       189       511       681       629       613       311       342
dram[3]:        188       142       176       174       190       186       141       184       181       132       557       638       597       545       361       332
dram[4]:        142       187       127       166       156       166       152       137       192       155      2432       512       556       618       478       347
dram[5]:        152       198       167       183       187       141       168       143       134       174       578       645       516       598       424       314
maximum mf latency per bank:
dram[0]:        282       281       289       278       252       259       271       283       268       283       294       284       321       301       268       277
dram[1]:        277       264       268       252       274       252       267       278       277       252       290       284       288       292       271       278
dram[2]:        268       251       288       279       272       278       252       301       257       282       277       282       313       288       268       268
dram[3]:        280       251       278       279       297       277       251       277       282       268       289       287       282       280       268       268
dram[4]:        257       280       260       277       278       278       251       269       277       265       281       285       317       319       277       294
dram[5]:        270       277       282       277       279       272       253       278       252       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23862 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03788
n_activity=3704 dram_eff=0.2495
bk0: 18a 24156i bk1: 14a 24207i bk2: 16a 24157i bk3: 10a 24252i bk4: 12a 24265i bk5: 10a 24278i bk6: 10a 24300i bk7: 10a 24260i bk8: 14a 24242i bk9: 12a 24240i bk10: 46a 24208i bk11: 56a 24062i bk12: 54a 24211i bk13: 48a 24207i bk14: 34a 24300i bk15: 40a 24232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0280443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23867 n_act=41 n_pre=25 n_req=256 n_rd=402 n_write=55 bw_util=0.03747
n_activity=3655 dram_eff=0.2501
bk0: 10a 24288i bk1: 6a 24314i bk2: 10a 24262i bk3: 2a 24366i bk4: 14a 24255i bk5: 10a 24309i bk6: 10a 24279i bk7: 32a 24011i bk8: 20a 24207i bk9: 14a 24271i bk10: 50a 24145i bk11: 50a 24107i bk12: 64a 24166i bk13: 56a 24114i bk14: 26a 24288i bk15: 28a 24264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0240262
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23881 n_act=42 n_pre=26 n_req=248 n_rd=386 n_write=55 bw_util=0.03616
n_activity=3656 dram_eff=0.2412
bk0: 8a 24307i bk1: 8a 24324i bk2: 14a 24239i bk3: 16a 24217i bk4: 4a 24337i bk5: 14a 24230i bk6: 6a 24324i bk7: 16a 24178i bk8: 12a 24256i bk9: 32a 24049i bk10: 44a 24199i bk11: 46a 24178i bk12: 56a 24162i bk13: 50a 24153i bk14: 28a 24302i bk15: 32a 24314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0224272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23884 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03526
n_activity=3747 dram_eff=0.2295
bk0: 16a 24180i bk1: 8a 24310i bk2: 10a 24261i bk3: 10a 24272i bk4: 6a 24275i bk5: 6a 24300i bk6: 8a 24323i bk7: 12a 24251i bk8: 20a 24185i bk9: 20a 24203i bk10: 50a 24173i bk11: 50a 24127i bk12: 54a 24250i bk13: 60a 24085i bk14: 30a 24307i bk15: 24a 24330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0224682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23825 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03944
n_activity=3930 dram_eff=0.2448
bk0: 14a 24265i bk1: 12a 24224i bk2: 4a 24333i bk3: 16a 24228i bk4: 18a 24180i bk5: 20a 24157i bk6: 10a 24303i bk7: 14a 24245i bk8: 12a 24237i bk9: 10a 24276i bk10: 52a 24159i bk11: 52a 24102i bk12: 58a 24101i bk13: 54a 24121i bk14: 40a 24228i bk15: 38a 24214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0330463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23850 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03854
n_activity=3678 dram_eff=0.2556
bk0: 12a 24284i bk1: 20a 24146i bk2: 20a 24189i bk3: 14a 24238i bk4: 16a 24211i bk5: 10a 24279i bk6: 10a 24302i bk7: 18a 24212i bk8: 14a 24256i bk9: 10a 24270i bk10: 50a 24184i bk11: 44a 24195i bk12: 52a 24214i bk13: 50a 24173i bk14: 34a 24233i bk15: 38a 24247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0259943

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287, Miss = 102, Miss_rate = 0.355, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 244, Miss = 100, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[3]: Access = 246, Miss = 99, Miss_rate = 0.402, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 86, Miss_rate = 0.417, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 258, Miss = 107, Miss_rate = 0.415, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 229, Miss = 97, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 228, Miss = 95, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 607, Miss = 104, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 246, Miss = 108, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 239, Miss = 104, Miss_rate = 0.435, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 231, Miss = 102, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3294
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3661
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11772
icnt_total_pkts_simt_to_mem=4461
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.00485
	minimum = 6
	maximum = 26
Network latency average = 7.76379
	minimum = 6
	maximum = 22
Slowest packet = 2883
Flit latency average = 6.75945
	minimum = 6
	maximum = 18
Slowest flit = 10469
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216312
	minimum = 0.011484 (at node 10)
	maximum = 0.0663684 (at node 23)
Accepted packet rate average = 0.0216312
	minimum = 0.011484 (at node 10)
	maximum = 0.0663684 (at node 23)
Injected flit rate average = 0.048637
	minimum = 0.01566 (at node 10)
	maximum = 0.122446 (at node 23)
Accepted flit rate average= 0.048637
	minimum = 0.0252051 (at node 19)
	maximum = 0.118717 (at node 23)
Injected packet length average = 2.24847
Accepted packet length average = 2.24847
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.22199 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.73401 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Flit latency average = 7.6493 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0128157 (3 samples)
	minimum = 0.00750763 (3 samples)
	maximum = 0.0324894 (3 samples)
Accepted packet rate average = 0.0128157 (3 samples)
	minimum = 0.00750763 (3 samples)
	maximum = 0.0324894 (3 samples)
Injected flit rate average = 0.0317928 (3 samples)
	minimum = 0.00889962 (3 samples)
	maximum = 0.0775572 (3 samples)
Accepted flit rate average = 0.0317928 (3 samples)
	minimum = 0.0135555 (3 samples)
	maximum = 0.0725355 (3 samples)
Injected packet size average = 2.48078 (3 samples)
Accepted packet size average = 2.48078 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 251236 (inst/sec)
gpgpu_simulation_rate = 1679 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18479)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(3,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(11,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(85,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (397,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(398,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (398,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(399,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (400,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(401,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (404,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(405,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (416,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(417,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (421,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(422,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (422,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(423,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (425,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(426,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (436,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(437,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (440,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(441,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (442,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(443,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (446,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(447,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (447,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(448,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (451,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(452,18479)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(92,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (461,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(462,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(464,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(473,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (486,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(487,18479)
GPGPU-Sim uArch: cycles simulated: 18979  inst.: 3102347 (ipc=677.5) sim_rate=258528 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:34:50 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (508,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(509,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (513,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(514,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (516,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(517,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (524,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(525,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (525,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(526,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (528,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(529,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (532,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(533,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (533,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(534,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (534,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(535,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (536,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(537,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (538,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(539,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (547,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(548,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(593,18479)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(90,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (663,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(664,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (683,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(684,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (692,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(693,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (703,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(704,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (767,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(768,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (789,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(790,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (798,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(799,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (803,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(804,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (814,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(815,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (815,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(816,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (821,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(822,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (869,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(870,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (963,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(964,18479)
GPGPU-Sim uArch: cycles simulated: 19479  inst.: 3238861 (ipc=475.3) sim_rate=249143 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:34:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1030,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1031,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1064,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1065,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1089,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1090,18479)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(26,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2339,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2340,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2370,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2371,18479)
GPGPU-Sim uArch: cycles simulated: 20979  inst.: 3275416 (ipc=204.7) sim_rate=233958 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:34:52 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2643,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2644,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2676,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2677,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2756,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2757,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2792,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2793,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2798,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2799,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2927,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2928,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2935,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2936,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2978,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2979,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3056,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3057,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3094,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3095,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3135,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(3136,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3219,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3220,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3284,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3285,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3290,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3291,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3308,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3309,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3403,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3404,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3409,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3410,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3411,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3412,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3502,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3503,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3567,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3568,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3711,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3712,18479)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(161,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3810,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3811,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3816,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3817,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3836,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3837,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3848,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3849,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3914,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(3915,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3923,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3924,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3947,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3948,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3976,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(3977,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4019,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4020,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4074,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4075,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4162,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4163,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4208,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4209,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4212,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4213,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4308,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4309,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4354,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4355,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4411,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4412,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4426,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4427,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4429,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4430,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4431,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4432,18479)
GPGPU-Sim uArch: cycles simulated: 22979  inst.: 3426602 (ipc=147.3) sim_rate=228440 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:34:53 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4506,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4507,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4548,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4549,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4566,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4567,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4612,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4613,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4663,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4664,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4671,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4672,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4703,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4704,18479)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(185,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4769,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4770,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4840,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4841,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4892,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4893,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4987,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4988,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4993,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4994,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5106,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5107,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5151,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5152,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5194,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5195,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5261,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5262,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5270,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5271,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5422,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5423,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5516,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5517,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5586,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5587,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5600,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5601,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5669,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5670,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5673,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5674,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5722,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5723,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5724,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5725,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5779,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5780,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5785,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5786,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5799,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5800,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5857,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5858,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5888,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5889,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5941,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5942,18479)
GPGPU-Sim uArch: cycles simulated: 24479  inst.: 3543701 (ipc=130.0) sim_rate=221481 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:34:54 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(205,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6203,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6204,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6205,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6206,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6348,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6349,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6425,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6426,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6477,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6478,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6500,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6501,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6547,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6548,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6582,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6583,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6590,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6591,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6866,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6867,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6872,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6873,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6994,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6995,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7000,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7001,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7113,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7114,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7200,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7201,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7287,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7288,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7417,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7418,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7480,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7481,18479)
GPGPU-Sim uArch: cycles simulated: 25979  inst.: 3616147 (ipc=113.7) sim_rate=212714 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:34:55 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7820,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7821,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8241,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(8242,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8342,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8343,18479)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(232,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9166,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9167,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9321,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9322,18479)
GPGPU-Sim uArch: cycles simulated: 27979  inst.: 3658386 (ipc=94.2) sim_rate=203243 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:34:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9535,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9536,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9567,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9568,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9722,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9723,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9734,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9735,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9862,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9863,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10031,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10032,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10150,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10151,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10410,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(10411,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10438,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(10439,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10969,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10970,18479)
GPGPU-Sim uArch: cycles simulated: 29479  inst.: 3696714 (ipc=84.8) sim_rate=194563 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:34:57 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (11564,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(11565,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12056,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12057,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12067,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(12068,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12320,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12321,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12456,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(12457,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12532,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12533,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12600,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12601,18479)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(246,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 31479  inst.: 3740258 (ipc=75.1) sim_rate=187012 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:34:58 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13275,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13276,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13570,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13571,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13590,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13591,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14367,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(14368,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14536,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14774,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14794,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14998,18479), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 33479  inst.: 3772559 (ipc=67.3) sim_rate=179645 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:34:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15073,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15129,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15340,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15409,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15450,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15473,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15485,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15487,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15664,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15712,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15972,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16016,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16048,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16133,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16344,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16361,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16763,18479), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 35479  inst.: 3789414 (ipc=60.3) sim_rate=172246 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:35:00 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17045,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17124,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17148,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17295,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17327,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17445,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17455,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17703,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17925,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17984,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18106,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18307,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18354,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18442,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18493,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18640,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18641,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18661,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18867,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18877,18479), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37479  inst.: 3806461 (ipc=54.9) sim_rate=165498 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:35:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19110,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19204,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19263,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19340,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19584,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19695,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19762,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20115,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20330,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (20502,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20575,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (20641,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20665,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20698,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (20776,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21038,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21101,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21209,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (21264,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21266,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21315,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21374,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21394,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21478,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (21685,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21730,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21736,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21810,18479), 1 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(248,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21890,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21938,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21977,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21982,18479), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 40479  inst.: 3831129 (ipc=48.5) sim_rate=159630 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:35:02 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22023,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22273,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22492,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22506,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22581,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22727,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22728,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (22868,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23126,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23169,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23758,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24044,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24127,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24150,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24170,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24241,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24929,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 24930
gpu_sim_insn = 1073691
gpu_ipc =      43.0682
gpu_tot_sim_cycle = 43409
gpu_tot_sim_insn = 3837289
gpu_tot_ipc =      88.3985
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6164
gpu_stall_icnt2sh    = 20718
gpu_total_sim_rate=159887

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 147807
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0068
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3648, Miss = 1940, Miss_rate = 0.532, Pending_hits = 469, Reservation_fails = 11093
	L1D_cache_core[1]: Access = 3518, Miss = 1794, Miss_rate = 0.510, Pending_hits = 399, Reservation_fails = 10471
	L1D_cache_core[2]: Access = 3154, Miss = 1604, Miss_rate = 0.509, Pending_hits = 424, Reservation_fails = 7662
	L1D_cache_core[3]: Access = 3480, Miss = 1916, Miss_rate = 0.551, Pending_hits = 475, Reservation_fails = 9501
	L1D_cache_core[4]: Access = 3801, Miss = 2044, Miss_rate = 0.538, Pending_hits = 494, Reservation_fails = 11237
	L1D_cache_core[5]: Access = 3122, Miss = 1550, Miss_rate = 0.496, Pending_hits = 420, Reservation_fails = 6142
	L1D_cache_core[6]: Access = 3408, Miss = 1730, Miss_rate = 0.508, Pending_hits = 420, Reservation_fails = 7946
	L1D_cache_core[7]: Access = 3671, Miss = 1965, Miss_rate = 0.535, Pending_hits = 450, Reservation_fails = 10481
	L1D_cache_core[8]: Access = 3312, Miss = 1696, Miss_rate = 0.512, Pending_hits = 405, Reservation_fails = 9160
	L1D_cache_core[9]: Access = 3735, Miss = 2014, Miss_rate = 0.539, Pending_hits = 468, Reservation_fails = 9886
	L1D_cache_core[10]: Access = 3668, Miss = 1897, Miss_rate = 0.517, Pending_hits = 395, Reservation_fails = 10117
	L1D_cache_core[11]: Access = 3391, Miss = 1745, Miss_rate = 0.515, Pending_hits = 427, Reservation_fails = 8626
	L1D_cache_core[12]: Access = 3007, Miss = 1594, Miss_rate = 0.530, Pending_hits = 452, Reservation_fails = 9323
	L1D_cache_core[13]: Access = 3865, Miss = 2062, Miss_rate = 0.534, Pending_hits = 484, Reservation_fails = 11826
	L1D_cache_core[14]: Access = 3378, Miss = 1720, Miss_rate = 0.509, Pending_hits = 423, Reservation_fails = 8436
	L1D_total_cache_accesses = 52158
	L1D_total_cache_misses = 27271
	L1D_total_cache_miss_rate = 0.5229
	L1D_total_cache_pending_hits = 6605
	L1D_total_cache_reservation_fails = 141907
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27059
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90941
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26579
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50966
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 146809
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
180, 492, 294, 180, 266, 434, 434, 350, 798, 421, 393, 647, 677, 195, 410, 365, 307, 165, 701, 165, 165, 363, 165, 419, 180, 180, 548, 462, 180, 395, 180, 180, 464, 408, 352, 606, 634, 210, 632, 436, 770, 150, 490, 628, 318, 503, 262, 419, 
gpgpu_n_tot_thrd_icount = 8436768
gpgpu_n_tot_w_icount = 263649
gpgpu_n_stall_shd_mem = 150394
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11550
gpgpu_n_mem_write_global = 16263
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292240
gpgpu_n_store_insn = 17658
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537525
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 147237
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:231952	W0_Idle:102522	W0_Scoreboard:407101	W1:112855	W2:22626	W3:4271	W4:892	W5:28	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92400 {8:11550,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 650520 {40:16263,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1570800 {136:11550,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 130104 {8:16263,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 154 
maxdqlatency = 0 
maxmflatency = 825 
averagemflatency = 320 
max_icnt2mem_latency = 564 
max_icnt2sh_latency = 43408 
mrq_lat_table:4968 	178 	229 	638 	436 	86 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9180 	16030 	2618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7113 	1055 	1470 	3906 	8165 	6157 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5119 	4676 	1701 	69 	0 	0 	0 	2 	9 	38 	938 	9267 	6009 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        11        16        25        18        20        26        28        26        20        22        27        24        17        17 
dram[1]:        14        10        24        14        22        12        22        14        18        20        20        22        25        23        16        11 
dram[2]:        14        20        16        16        18        18        23        16        24        18        20        22        22        22        14        16 
dram[3]:        22        11        16        18        18        23        25        15        28        18        20        22        27        20        15        12 
dram[4]:        15        18        14        18        14        14        13        15        24        26        22        22        22        23        11        14 
dram[5]:         8        10        12        24        18        22        14        18        16        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      3827      3572      5885      3991      4953      7468      5009      5119      6500      4275      6854      3733      4884      4681      2575      5874 
dram[1]:      2853      2841      4472      3507      4194      4216      3786      9032      6342      4069      7552      6277      5175      5384      5508      3946 
dram[2]:      3066      7457      4001      4830      3750      3713      4384      5116      4052      4443      6472      7331     10553      2802      2838      6017 
dram[3]:      3395      3229      4407      5079      3143      4679      4540      3878      4435      4672      4659      5871      2788      2410      3303      3226 
dram[4]:      3623      4156      3437     11244      3619      5478      3500      3630      4500      4040      3720      7019      2330      3287      3138      2841 
dram[5]:      2586      2397      2988      2945      4391      3128      4247      6211      4097      4000      6052      6660      2836      1990      5928      3217 
average row accesses per activate:
dram[0]:  7.444445  5.076923  4.812500  3.857143  3.950000  4.611111  4.764706  3.772727  3.952381  3.416667  4.700000  3.470588  6.285714  4.888889  3.000000  5.750000 
dram[1]:  4.312500  3.812500  6.500000  4.176471  7.545455  3.458333  3.809524  3.680000  3.826087  4.764706  3.588235  3.588235  6.166667  4.625000  6.000000  3.833333 
dram[2]:  4.105263  6.181818  3.500000  4.250000  3.600000  3.416667  3.772727  4.823529  4.450000  3.520000  7.125000  4.416667  3.461539  4.363636  4.300000  6.000000 
dram[3]:  4.210526  4.117647  2.656250  4.263158  8.250000  4.000000  5.000000  3.708333  4.227273  3.448276  4.538462  4.000000  5.285714  3.384615  3.750000  4.555555 
dram[4]:  4.687500  3.320000  6.363636  4.882353  3.500000  5.000000  4.190476  4.277778  3.576923  3.666667  3.473684  3.666667  3.461539  3.142857  3.727273  4.500000 
dram[5]:  3.842105  3.842105  3.772727  5.428571  3.391304  5.312500  3.791667  4.611111  3.909091  3.034483  3.705882  4.166667  4.333333  3.909091  5.375000  3.384615 
average row locality = 6538/1584 = 4.127525
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        38        47        52        49        53        51        54        53        51        38        51        44        44        39        46 
dram[1]:        40        36        45        44        53        53        50        61        57        54        49        50        37        37        42        46 
dram[2]:        44        37        49        53        44        53        49        53        56        57        45        46        45        47        43        42 
dram[3]:        47        39        54        51        37        55        50        55        63        68        48        47        37        44        45        41 
dram[4]:        43        53        40        51        55        47        58        47        62        57        55        45        45        44        41        36 
dram[5]:        45        47        51        46        48        52        63        51        56        60        52        42        39        43        43        44 
total reads: 4608
bank skew: 68/36 = 1.89
chip skew: 782/749 = 1.04
number of total write accesses:
dram[0]:        28        28        30        29        30        30        30        29        30        31         9         8         0         0         0         0 
dram[1]:        29        25        33        27        30        30        30        31        31        27        12        11         0         0         0         0 
dram[2]:        34        31        28        32        28        29        34        29        33        31        12         7         0         1         0         0 
dram[3]:        33        31        31        30        29        33        30        34        30        32        11         9         0         0         0         0 
dram[4]:        32        30        30        32        29        28        30        30        31        31        11        10         0         0         0         0 
dram[5]:        28        26        32        30        30        33        28        32        30        28        11         8         0         0         0         0 
total reads: 1930
min_bank_accesses = 0!
chip skew: 333/312 = 1.07
average mf latency per bank:
dram[0]:        533       455       561       509       565       577       558       615       726       796      1804      1869      2872      3130      3489      2857
dram[1]:        478       492       485       510       598       578       623       580       644       728      1638      1720      3991      3571      2610      2917
dram[2]:        516       589       526       481       542       533       688       608       723       694      1748      1829      3098      3236      2595      3122
dram[3]:        482       467       525       528       439       500       614       598       714       610      1649      1780      3539      2698      2917      2720
dram[4]:        669       521       653       548       687       493       703       646       863       663     26998      1707      3663      3009      3996      3357
dram[5]:        472       446       486       479       543       461       768       662       759       661      1609      1968      3111      3370      2999      2793
maximum mf latency per bank:
dram[0]:        757       622       658       762       719       638       668       690       760       758       649       724       698       649       727       624
dram[1]:        577       603       709       744       680       654       750       751       656       659       613       720       555       688       688       682
dram[2]:        712       735       677       708       633       667       747       660       654       735       609       741       660       668       653       626
dram[3]:        714       722       670       647       692       692       719       724       690       658       640       572       640       629       639       663
dram[4]:        825       653       742       627       781       651       818       611       776       724       814       684       720       663       733       674
dram[5]:        717       709       660       738       659       679       771       696       716       658       777       603       609       760       624       740

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=55013 n_act=245 n_pre=229 n_req=1061 n_rd=1498 n_write=312 bw_util=0.06318
n_activity=15100 dram_eff=0.2397
bk0: 78a 56451i bk1: 76a 56402i bk2: 94a 56265i bk3: 104a 56006i bk4: 98a 56029i bk5: 106a 55965i bk6: 102a 56218i bk7: 108a 55982i bk8: 106a 56071i bk9: 102a 55940i bk10: 76a 56720i bk11: 102a 56435i bk12: 88a 56836i bk13: 88a 56759i bk14: 78a 56763i bk15: 92a 56789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0806674
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54991 n_act=249 n_pre=233 n_req=1070 n_rd=1508 n_write=316 bw_util=0.06367
n_activity=15482 dram_eff=0.2356
bk0: 80a 56361i bk1: 72a 56326i bk2: 90a 56204i bk3: 88a 56233i bk4: 106a 56306i bk5: 106a 56041i bk6: 100a 56099i bk7: 122a 55900i bk8: 114a 56016i bk9: 108a 56222i bk10: 98a 56481i bk11: 100a 56419i bk12: 74a 56948i bk13: 74a 56858i bk14: 84a 56906i bk15: 92a 56799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0758155
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54936 n_act=261 n_pre=245 n_req=1092 n_rd=1526 n_write=329 bw_util=0.06475
n_activity=15808 dram_eff=0.2347
bk0: 88a 56183i bk1: 74a 56393i bk2: 98a 56050i bk3: 106a 56066i bk4: 88a 56155i bk5: 106a 55917i bk6: 98a 55949i bk7: 106a 56047i bk8: 112a 56042i bk9: 114a 55903i bk10: 90a 56596i bk11: 92a 56588i bk12: 90a 56711i bk13: 94a 56646i bk14: 86a 56768i bk15: 84a 56947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0796377
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54866 n_act=276 n_pre=260 n_req=1114 n_rd=1562 n_write=333 bw_util=0.06615
n_activity=16363 dram_eff=0.2316
bk0: 94a 56091i bk1: 78a 56326i bk2: 108a 55710i bk3: 102a 56058i bk4: 74a 56394i bk5: 110a 55950i bk6: 100a 56204i bk7: 110a 55910i bk8: 126a 55982i bk9: 136a 55807i bk10: 96a 56512i bk11: 94a 56550i bk12: 74a 56903i bk13: 88a 56714i bk14: 90a 56758i bk15: 82a 56926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0912788
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54877 n_act=277 n_pre=261 n_req=1103 n_rd=1558 n_write=324 bw_util=0.06569
n_activity=16251 dram_eff=0.2316
bk0: 86a 56229i bk1: 106a 55934i bk2: 80a 56369i bk3: 102a 56154i bk4: 110a 55988i bk5: 94a 56233i bk6: 116a 56039i bk7: 94a 56197i bk8: 124a 55937i bk9: 114a 55879i bk10: 110a 56285i bk11: 90a 56508i bk12: 90a 56745i bk13: 88a 56672i bk14: 82a 56831i bk15: 72a 56874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0914708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54881 n_act=276 n_pre=260 n_req=1098 n_rd=1564 n_write=316 bw_util=0.06562
n_activity=16047 dram_eff=0.2343
bk0: 90a 56237i bk1: 94a 56200i bk2: 102a 56082i bk3: 92a 56309i bk4: 96a 56011i bk5: 104a 56151i bk6: 126a 55900i bk7: 102a 56036i bk8: 112a 56105i bk9: 120a 55924i bk10: 104a 56440i bk11: 84a 56562i bk12: 78a 56854i bk13: 86a 56751i bk14: 86a 56861i bk15: 88a 56742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0839311

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1960, Miss = 360, Miss_rate = 0.184, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 2023, Miss = 389, Miss_rate = 0.192, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1960, Miss = 373, Miss_rate = 0.190, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 1940, Miss = 381, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1937, Miss = 375, Miss_rate = 0.194, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 2005, Miss = 388, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 1929, Miss = 381, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1883, Miss = 400, Miss_rate = 0.212, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 6352, Miss = 399, Miss_rate = 0.063, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 1960, Miss = 380, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[10]: Access = 2003, Miss = 397, Miss_rate = 0.198, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1936, Miss = 385, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 27888
L2_total_cache_misses = 4608
L2_total_cache_miss_rate = 0.1652
L2_total_cache_pending_hits = 85
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14333
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 54
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1876
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=74358
icnt_total_pkts_simt_to_mem=44151
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.2982
	minimum = 6
	maximum = 427
Network latency average = 36.0395
	minimum = 6
	maximum = 396
Slowest packet = 10809
Flit latency average = 28.9508
	minimum = 6
	maximum = 396
Slowest flit = 78397
Fragmentation average = 0.0357201
	minimum = 0
	maximum = 204
Injected packet rate average = 0.0730757
	minimum = 0.0516245 (at node 5)
	maximum = 0.230445 (at node 23)
Accepted packet rate average = 0.0730757
	minimum = 0.0516245 (at node 5)
	maximum = 0.230445 (at node 23)
Injected flit rate average = 0.151945
	minimum = 0.0845969 (at node 5)
	maximum = 0.352868 (at node 23)
Accepted flit rate average= 0.151945
	minimum = 0.102086 (at node 22)
	maximum = 0.430285 (at node 23)
Injected packet length average = 2.07929
Accepted packet length average = 2.07929
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4911 (4 samples)
	minimum = 6 (4 samples)
	maximum = 136.75 (4 samples)
Network latency average = 15.5604 (4 samples)
	minimum = 6 (4 samples)
	maximum = 121.25 (4 samples)
Flit latency average = 12.9747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 118.25 (4 samples)
Fragmentation average = 0.00893002 (4 samples)
	minimum = 0 (4 samples)
	maximum = 51 (4 samples)
Injected packet rate average = 0.0278807 (4 samples)
	minimum = 0.0185369 (4 samples)
	maximum = 0.0819784 (4 samples)
Accepted packet rate average = 0.0278807 (4 samples)
	minimum = 0.0185369 (4 samples)
	maximum = 0.0819784 (4 samples)
Injected flit rate average = 0.0618309 (4 samples)
	minimum = 0.0278239 (4 samples)
	maximum = 0.146385 (4 samples)
Accepted flit rate average = 0.0618309 (4 samples)
	minimum = 0.0356881 (4 samples)
	maximum = 0.161973 (4 samples)
Injected packet size average = 2.2177 (4 samples)
Accepted packet size average = 2.2177 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 159887 (inst/sec)
gpgpu_simulation_rate = 1808 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,43409)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(40,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(56,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(40,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 43909  inst.: 4140655 (ipc=606.7) sim_rate=165626 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:35:03 2016
GPGPU-Sim uArch: cycles simulated: 44909  inst.: 4157060 (ipc=213.2) sim_rate=159886 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:35:04 2016
GPGPU-Sim uArch: cycles simulated: 46409  inst.: 4171065 (ipc=111.3) sim_rate=154483 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:35:05 2016
GPGPU-Sim uArch: cycles simulated: 47909  inst.: 4180164 (ipc=76.2) sim_rate=149291 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:35:06 2016
GPGPU-Sim uArch: cycles simulated: 49409  inst.: 4190797 (ipc=58.9) sim_rate=144510 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:35:07 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(49,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 51409  inst.: 4205939 (ipc=46.1) sim_rate=140197 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:35:08 2016
GPGPU-Sim uArch: cycles simulated: 52909  inst.: 4217611 (ipc=40.0) sim_rate=136051 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:35:09 2016
GPGPU-Sim uArch: cycles simulated: 54409  inst.: 4228878 (ipc=35.6) sim_rate=132152 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:35:10 2016
GPGPU-Sim uArch: cycles simulated: 56409  inst.: 4243446 (ipc=31.2) sim_rate=128589 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:35:11 2016
GPGPU-Sim uArch: cycles simulated: 57909  inst.: 4254534 (ipc=28.8) sim_rate=125133 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:35:12 2016
GPGPU-Sim uArch: cycles simulated: 59409  inst.: 4264913 (ipc=26.7) sim_rate=121854 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:35:13 2016
GPGPU-Sim uArch: cycles simulated: 61409  inst.: 4280711 (ipc=24.6) sim_rate=118908 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:35:14 2016
GPGPU-Sim uArch: cycles simulated: 62909  inst.: 4291936 (ipc=23.3) sim_rate=115998 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:35:15 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(76,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 64409  inst.: 4302751 (ipc=22.2) sim_rate=113230 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:35:16 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21931,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21932,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22241,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22242,43409)
GPGPU-Sim uArch: cycles simulated: 66409  inst.: 4321765 (ipc=21.1) sim_rate=110814 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:35:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24394,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24395,43409)
GPGPU-Sim uArch: cycles simulated: 67909  inst.: 4337656 (ipc=20.4) sim_rate=108441 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:35:18 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25039,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25040,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25232,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25233,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26256,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26257,43409)
GPGPU-Sim uArch: cycles simulated: 69909  inst.: 4358221 (ipc=19.7) sim_rate=106298 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:35:19 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26535,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(26536,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27087,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27088,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27499,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27500,43409)
GPGPU-Sim uArch: cycles simulated: 71409  inst.: 4379674 (ipc=19.4) sim_rate=104277 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:35:20 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28978,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28979,43409)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(90,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 73409  inst.: 4400694 (ipc=18.8) sim_rate=102341 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:35:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30100,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30101,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31054,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31055,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31109,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31110,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31455,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(31456,43409)
GPGPU-Sim uArch: cycles simulated: 74909  inst.: 4420572 (ipc=18.5) sim_rate=100467 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:35:22 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32484,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(32485,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32623,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(32624,43409)
GPGPU-Sim uArch: cycles simulated: 76409  inst.: 4442795 (ipc=18.3) sim_rate=98728 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:35:23 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33092,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33093,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33267,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(33268,43409)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33755,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33756,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33948,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(33949,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33983,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(33984,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34574,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34575,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34613,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34614,43409)
GPGPU-Sim uArch: cycles simulated: 78409  inst.: 4480318 (ipc=18.4) sim_rate=97398 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:35:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35015,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35016,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35246,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35247,43409)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(114,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35864,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35865,43409)
GPGPU-Sim uArch: cycles simulated: 79909  inst.: 4502826 (ipc=18.2) sim_rate=95804 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:35:25 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36882,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36883,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37450,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37451,43409)
GPGPU-Sim uArch: cycles simulated: 81409  inst.: 4522597 (ipc=18.0) sim_rate=94220 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:35:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38316,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38317,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38942,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38943,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39068,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39069,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39171,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39172,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39419,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39420,43409)
GPGPU-Sim uArch: cycles simulated: 83409  inst.: 4553097 (ipc=17.9) sim_rate=92920 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:35:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40133,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(40134,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40746,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(40747,43409)
GPGPU-Sim uArch: cycles simulated: 84909  inst.: 4576717 (ipc=17.8) sim_rate=91534 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:35:28 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41876,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(41877,43409)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(122,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 86909  inst.: 4601348 (ipc=17.6) sim_rate=90222 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:35:29 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (44169,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(44170,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (44262,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(44263,43409)
GPGPU-Sim uArch: cycles simulated: 88909  inst.: 4625090 (ipc=17.3) sim_rate=88944 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:35:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46498,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(46499,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46502,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(46503,43409)
GPGPU-Sim uArch: cycles simulated: 90409  inst.: 4642263 (ipc=17.1) sim_rate=87589 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:35:31 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (47411,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(47412,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (48052,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(48053,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (48077,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(48078,43409)
GPGPU-Sim uArch: cycles simulated: 92409  inst.: 4671513 (ipc=17.0) sim_rate=86509 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:35:32 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(72,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (49567,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(49568,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (49629,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(49630,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (50420,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(50421,43409)
GPGPU-Sim uArch: cycles simulated: 93909  inst.: 4690812 (ipc=16.9) sim_rate=85287 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:35:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (51294,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(51295,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (51431,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(51432,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51825,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(51826,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (52453,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(52454,43409)
GPGPU-Sim uArch: cycles simulated: 95909  inst.: 4717345 (ipc=16.8) sim_rate=84238 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:35:34 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (52712,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(52713,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (53999,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(54000,43409)
GPGPU-Sim uArch: cycles simulated: 97409  inst.: 4743380 (ipc=16.8) sim_rate=83217 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:35:35 2016
GPGPU-Sim uArch: cycles simulated: 99409  inst.: 4766790 (ipc=16.6) sim_rate=82186 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:35:36 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(124,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (57296,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(57297,43409)
GPGPU-Sim uArch: cycles simulated: 100909  inst.: 4783111 (ipc=16.4) sim_rate=81069 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:35:37 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (57558,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(57559,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (58253,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(58254,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (58416,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(58417,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (58460,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(58461,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (58482,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(58483,43409)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (58608,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(58609,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (59029,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(59030,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (59303,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(59304,43409)
GPGPU-Sim uArch: cycles simulated: 102909  inst.: 4825856 (ipc=16.6) sim_rate=80430 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:35:38 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (59664,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(59665,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (60086,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(60087,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (60923,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(60924,43409)
GPGPU-Sim uArch: cycles simulated: 104409  inst.: 4853744 (ipc=16.7) sim_rate=79569 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:35:39 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (61559,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(61560,43409)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(127,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 105909  inst.: 4873580 (ipc=16.6) sim_rate=78606 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:35:40 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (62546,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(62547,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (63608,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(63609,43409)
GPGPU-Sim uArch: cycles simulated: 107909  inst.: 4901705 (ipc=16.5) sim_rate=77804 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:35:41 2016
GPGPU-Sim uArch: cycles simulated: 109409  inst.: 4917460 (ipc=16.4) sim_rate=76835 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:35:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (66662,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(66663,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (66853,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(66854,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (67360,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(67361,43409)
GPGPU-Sim uArch: cycles simulated: 111409  inst.: 4943936 (ipc=16.3) sim_rate=76060 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:35:43 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (68019,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(68020,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (69083,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(69084,43409)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(161,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (69128,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(69129,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (69472,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(69473,43409)
GPGPU-Sim uArch: cycles simulated: 113409  inst.: 4978761 (ipc=16.3) sim_rate=75435 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:35:44 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (70228,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(70229,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (71277,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(71278,43409)
GPGPU-Sim uArch: cycles simulated: 114909  inst.: 5001599 (ipc=16.3) sim_rate=74650 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:35:45 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (71587,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(71588,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (72284,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(72285,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (72547,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(72548,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (72764,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(72765,43409)
GPGPU-Sim uArch: cycles simulated: 116909  inst.: 5033326 (ipc=16.3) sim_rate=74019 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:35:46 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (73529,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(73530,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (74030,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(74031,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (74636,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(74637,43409)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(172,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 118409  inst.: 5061271 (ipc=16.3) sim_rate=73351 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:35:47 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (75363,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(75364,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (76340,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(76341,43409)
GPGPU-Sim uArch: cycles simulated: 120409  inst.: 5087019 (ipc=16.2) sim_rate=72671 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:35:48 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (77178,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(77179,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (77513,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(77514,43409)
GPGPU-Sim uArch: cycles simulated: 122409  inst.: 5115254 (ipc=16.2) sim_rate=72045 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:35:49 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (80057,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(80058,43409)
GPGPU-Sim uArch: cycles simulated: 124409  inst.: 5140667 (ipc=16.1) sim_rate=71398 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:35:50 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(143,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 125909  inst.: 5158912 (ipc=16.0) sim_rate=70670 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:35:51 2016
GPGPU-Sim uArch: cycles simulated: 127909  inst.: 5184271 (ipc=15.9) sim_rate=70057 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:35:52 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (85242,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(85243,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (85585,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(85586,43409)
GPGPU-Sim uArch: cycles simulated: 129909  inst.: 5207907 (ipc=15.8) sim_rate=69438 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:35:53 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (87509,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(87510,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (87636,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(87637,43409)
GPGPU-Sim uArch: cycles simulated: 131909  inst.: 5235520 (ipc=15.8) sim_rate=68888 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:35:54 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(141,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 133409  inst.: 5251689 (ipc=15.7) sim_rate=68203 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:35:55 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (90673,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(90674,43409)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (90730,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(90731,43409)
GPGPU-Sim uArch: cycles simulated: 135409  inst.: 5280432 (ipc=15.7) sim_rate=67697 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:35:56 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (93631,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(93632,43409)
GPGPU-Sim uArch: cycles simulated: 137409  inst.: 5303156 (ipc=15.6) sim_rate=67128 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:35:57 2016
GPGPU-Sim uArch: cycles simulated: 139409  inst.: 5331791 (ipc=15.6) sim_rate=66647 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:35:58 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(182,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (97835,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(97836,43409)
GPGPU-Sim uArch: cycles simulated: 141409  inst.: 5354168 (ipc=15.5) sim_rate=66100 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:35:59 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (98075,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(98076,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (99725,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(99726,43409)
GPGPU-Sim uArch: cycles simulated: 143409  inst.: 5384611 (ipc=15.5) sim_rate=65665 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:36:00 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (101922,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(101923,43409)
GPGPU-Sim uArch: cycles simulated: 145409  inst.: 5408962 (ipc=15.4) sim_rate=65168 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:36:01 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (103346,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(103347,43409)
GPGPU-Sim uArch: cycles simulated: 146909  inst.: 5433211 (ipc=15.4) sim_rate=64681 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:36:02 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (103581,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(103582,43409)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(190,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 148909  inst.: 5460792 (ipc=15.4) sim_rate=64244 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:36:03 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (106239,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(106240,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (106524,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(106525,43409)
GPGPU-Sim uArch: cycles simulated: 150909  inst.: 5486827 (ipc=15.3) sim_rate=63800 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:36:04 2016
GPGPU-Sim uArch: cycles simulated: 152909  inst.: 5511685 (ipc=15.3) sim_rate=63352 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:36:05 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (110120,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(110121,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (110287,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(110288,43409)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(168,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (111489,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(111490,43409)
GPGPU-Sim uArch: cycles simulated: 154909  inst.: 5539237 (ipc=15.3) sim_rate=62945 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:36:06 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (111526,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(111527,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (112588,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(112589,43409)
GPGPU-Sim uArch: cycles simulated: 156909  inst.: 5569475 (ipc=15.3) sim_rate=62578 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:36:07 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (114943,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(114944,43409)
GPGPU-Sim uArch: cycles simulated: 158909  inst.: 5597440 (ipc=15.2) sim_rate=62193 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:36:08 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (116310,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(116311,43409)
GPGPU-Sim uArch: cycles simulated: 160409  inst.: 5616657 (ipc=15.2) sim_rate=61721 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:36:09 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (117339,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(117340,43409)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(142,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (118933,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(118934,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (118952,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(118953,43409)
GPGPU-Sim uArch: cycles simulated: 162409  inst.: 5646634 (ipc=15.2) sim_rate=61376 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:36:10 2016
GPGPU-Sim uArch: cycles simulated: 164409  inst.: 5671862 (ipc=15.2) sim_rate=60987 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:36:11 2016
GPGPU-Sim uArch: cycles simulated: 165909  inst.: 5687128 (ipc=15.1) sim_rate=60501 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:36:12 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (123676,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(123677,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (123987,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(123988,43409)
GPGPU-Sim uArch: cycles simulated: 167909  inst.: 5712491 (ipc=15.1) sim_rate=60131 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:36:13 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(175,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 169909  inst.: 5738678 (ipc=15.0) sim_rate=59777 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:36:14 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (127848,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(127849,43409)
GPGPU-Sim uArch: cycles simulated: 171409  inst.: 5756825 (ipc=15.0) sim_rate=59348 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:36:15 2016
GPGPU-Sim uArch: cycles simulated: 173409  inst.: 5780131 (ipc=14.9) sim_rate=58980 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:36:16 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (130429,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(130430,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (130671,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(130672,43409)
GPGPU-Sim uArch: cycles simulated: 174909  inst.: 5805463 (ipc=15.0) sim_rate=58641 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:36:17 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(207,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (132541,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(132542,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (132547,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(132548,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (133329,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(133330,43409)
GPGPU-Sim uArch: cycles simulated: 176909  inst.: 5836303 (ipc=15.0) sim_rate=58363 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:36:18 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (133887,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(133888,43409)
GPGPU-Sim uArch: cycles simulated: 178409  inst.: 5859401 (ipc=15.0) sim_rate=58013 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:36:19 2016
GPGPU-Sim uArch: cycles simulated: 180409  inst.: 5880869 (ipc=14.9) sim_rate=57655 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:36:20 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (137605,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(137606,43409)
GPGPU-Sim uArch: cycles simulated: 181909  inst.: 5901142 (ipc=14.9) sim_rate=57292 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:36:21 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (139448,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(139449,43409)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(213,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (139584,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(139585,43409)
GPGPU-Sim uArch: cycles simulated: 183909  inst.: 5929914 (ipc=14.9) sim_rate=57018 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:36:22 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (140857,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(140858,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (140964,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(140965,43409)
GPGPU-Sim uArch: cycles simulated: 185409  inst.: 5954155 (ipc=14.9) sim_rate=56706 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:36:23 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (143791,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(143792,43409)
GPGPU-Sim uArch: cycles simulated: 187409  inst.: 5981246 (ipc=14.9) sim_rate=56426 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:36:24 2016
GPGPU-Sim uArch: cycles simulated: 188909  inst.: 5999082 (ipc=14.9) sim_rate=56066 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:36:25 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(180,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 190909  inst.: 6025982 (ipc=14.8) sim_rate=55796 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:36:26 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (149464,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(149465,43409)
GPGPU-Sim uArch: cycles simulated: 192909  inst.: 6047497 (ipc=14.8) sim_rate=55481 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:36:27 2016
GPGPU-Sim uArch: cycles simulated: 194409  inst.: 6068387 (ipc=14.8) sim_rate=55167 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:36:28 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(211,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 196409  inst.: 6100402 (ipc=14.8) sim_rate=54958 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:36:29 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (153107,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(153108,43409)
GPGPU-Sim uArch: cycles simulated: 197909  inst.: 6121966 (ipc=14.8) sim_rate=54660 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:36:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (154887,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(154888,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (156391,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(156392,43409)
GPGPU-Sim uArch: cycles simulated: 199909  inst.: 6150319 (ipc=14.8) sim_rate=54427 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:36:31 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (156589,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(156590,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (157141,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(157142,43409)
GPGPU-Sim uArch: cycles simulated: 201409  inst.: 6178016 (ipc=14.8) sim_rate=54193 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:36:32 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(154,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 203409  inst.: 6206427 (ipc=14.8) sim_rate=53968 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:36:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (160982,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(160983,43409)
GPGPU-Sim uArch: cycles simulated: 205409  inst.: 6235733 (ipc=14.8) sim_rate=53756 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:36:34 2016
GPGPU-Sim uArch: cycles simulated: 206909  inst.: 6253333 (ipc=14.8) sim_rate=53447 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:36:35 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (164534,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(164535,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (165069,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(165070,43409)
GPGPU-Sim uArch: cycles simulated: 208909  inst.: 6281969 (ipc=14.8) sim_rate=53237 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:36:36 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(222,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (166617,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(166618,43409)
GPGPU-Sim uArch: cycles simulated: 210409  inst.: 6304711 (ipc=14.8) sim_rate=52980 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:36:37 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (167457,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(167458,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (168910,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(168911,43409)
GPGPU-Sim uArch: cycles simulated: 212409  inst.: 6334345 (ipc=14.8) sim_rate=52786 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:36:38 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (169645,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(169646,43409)
GPGPU-Sim uArch: cycles simulated: 213909  inst.: 6359921 (ipc=14.8) sim_rate=52561 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:36:39 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(217,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 215909  inst.: 6393661 (ipc=14.8) sim_rate=52407 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:36:40 2016
GPGPU-Sim uArch: cycles simulated: 217409  inst.: 6414621 (ipc=14.8) sim_rate=52151 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:36:41 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (174724,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(174725,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (174968,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(174969,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (175332,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(175333,43409)
GPGPU-Sim uArch: cycles simulated: 219409  inst.: 6452694 (ipc=14.9) sim_rate=52037 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:36:42 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (176602,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(176603,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (176977,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(176978,43409)
GPGPU-Sim uArch: cycles simulated: 220909  inst.: 6478444 (ipc=14.9) sim_rate=51827 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:36:43 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(230,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 222409  inst.: 6498883 (ipc=14.9) sim_rate=51578 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:36:44 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (180212,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(180213,43409)
GPGPU-Sim uArch: cycles simulated: 224409  inst.: 6529942 (ipc=14.9) sim_rate=51416 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:36:45 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (182301,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(182302,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (182455,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(182456,43409)
GPGPU-Sim uArch: cycles simulated: 225909  inst.: 6551766 (ipc=14.9) sim_rate=51185 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:36:46 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(191,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (183969,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(183970,43409)
GPGPU-Sim uArch: cycles simulated: 227909  inst.: 6586423 (ipc=14.9) sim_rate=51057 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:36:47 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (184513,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(184514,43409)
GPGPU-Sim uArch: cycles simulated: 229409  inst.: 6608296 (ipc=14.9) sim_rate=50833 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:36:48 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (186583,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(186584,43409)
GPGPU-Sim uArch: cycles simulated: 230909  inst.: 6633040 (ipc=14.9) sim_rate=50633 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:36:49 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (188857,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(188858,43409)
GPGPU-Sim uArch: cycles simulated: 232909  inst.: 6660634 (ipc=14.9) sim_rate=50459 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:36:50 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(207,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (190465,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(190466,43409)
GPGPU-Sim uArch: cycles simulated: 234409  inst.: 6685554 (ipc=14.9) sim_rate=50267 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:36:51 2016
GPGPU-Sim uArch: cycles simulated: 236409  inst.: 6712212 (ipc=14.9) sim_rate=50091 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:36:52 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (193726,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(193727,43409)
GPGPU-Sim uArch: cycles simulated: 237909  inst.: 6733203 (ipc=14.9) sim_rate=49875 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:36:53 2016
GPGPU-Sim uArch: cycles simulated: 239909  inst.: 6760453 (ipc=14.9) sim_rate=49709 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:36:54 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (196594,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(196595,43409)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(233,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 241409  inst.: 6783531 (ipc=14.9) sim_rate=49514 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:36:55 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (199369,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(199370,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (199509,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(199510,43409)
GPGPU-Sim uArch: cycles simulated: 243409  inst.: 6813372 (ipc=14.9) sim_rate=49372 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:36:56 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (200401,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(200402,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (200425,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(200426,43409)
GPGPU-Sim uArch: cycles simulated: 244909  inst.: 6839540 (ipc=14.9) sim_rate=49205 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 21:36:57 2016
GPGPU-Sim uArch: cycles simulated: 246409  inst.: 6861072 (ipc=14.9) sim_rate=49007 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:36:58 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(199,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (203314,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(203315,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (204723,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(204724,43409)
GPGPU-Sim uArch: cycles simulated: 248409  inst.: 6892416 (ipc=14.9) sim_rate=48882 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:36:59 2016
GPGPU-Sim uArch: cycles simulated: 249909  inst.: 6913184 (ipc=14.9) sim_rate=48684 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:37:00 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (208090,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(208091,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (208465,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(208466,43409)
GPGPU-Sim uArch: cycles simulated: 251909  inst.: 6939567 (ipc=14.9) sim_rate=48528 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 21:37:01 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(191,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 253409  inst.: 6962837 (ipc=14.9) sim_rate=48353 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 21:37:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (210405,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(210406,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (210773,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(210774,43409)
GPGPU-Sim uArch: cycles simulated: 254909  inst.: 6988593 (ipc=14.9) sim_rate=48197 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 21:37:03 2016
GPGPU-Sim uArch: cycles simulated: 256909  inst.: 7017458 (ipc=14.9) sim_rate=48064 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 21:37:04 2016
GPGPU-Sim uArch: cycles simulated: 258409  inst.: 7034690 (ipc=14.9) sim_rate=47855 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 21:37:05 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(211,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (216518,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 260409  inst.: 7064406 (ipc=14.9) sim_rate=47732 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 21:37:06 2016
GPGPU-Sim uArch: cycles simulated: 262409  inst.: 7091199 (ipc=14.9) sim_rate=47591 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 21:37:07 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (219681,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 263909  inst.: 7114949 (ipc=14.9) sim_rate=47432 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 21:37:08 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (220586,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (221308,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 265909  inst.: 7144592 (ipc=14.9) sim_rate=47315 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 21:37:09 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(201,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (222621,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (223334,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (223711,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 267909  inst.: 7171077 (ipc=14.8) sim_rate=47178 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 21:37:10 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (226346,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 269909  inst.: 7199754 (ipc=14.8) sim_rate=47057 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 21:37:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (227176,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (227559,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 271909  inst.: 7231418 (ipc=14.9) sim_rate=46957 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 21:37:12 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (228941,43409), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(222,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (230363,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 273909  inst.: 7254163 (ipc=14.8) sim_rate=46801 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 21:37:13 2016
GPGPU-Sim uArch: cycles simulated: 275909  inst.: 7284392 (ipc=14.8) sim_rate=46694 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 21:37:14 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (233718,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (233930,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 277409  inst.: 7308551 (ipc=14.8) sim_rate=46551 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 21:37:15 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (234251,43409), 4 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(213,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 279409  inst.: 7339641 (ipc=14.8) sim_rate=46453 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 21:37:16 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (236142,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 281409  inst.: 7371247 (ipc=14.8) sim_rate=46360 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 21:37:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (239440,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (239705,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 283909  inst.: 7405694 (ipc=14.8) sim_rate=46285 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 21:37:18 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(201,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 285909  inst.: 7433444 (ipc=14.8) sim_rate=46170 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 21:37:19 2016
GPGPU-Sim uArch: cycles simulated: 287909  inst.: 7459695 (ipc=14.8) sim_rate=46047 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 21:37:20 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (244968,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (245674,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 289909  inst.: 7485630 (ipc=14.8) sim_rate=45924 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 21:37:21 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (246511,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (247046,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (247225,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 291909  inst.: 7510833 (ipc=14.8) sim_rate=45797 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 21:37:22 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (248608,43409), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(203,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (250206,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (250728,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 294409  inst.: 7547524 (ipc=14.8) sim_rate=45742 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 21:37:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (251582,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (251810,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (252313,43409), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 296409  inst.: 7574298 (ipc=14.8) sim_rate=45628 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 21:37:24 2016
GPGPU-Sim uArch: cycles simulated: 298409  inst.: 7600859 (ipc=14.8) sim_rate=45514 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 21:37:25 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (256340,43409), 4 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(205,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 300909  inst.: 7631331 (ipc=14.7) sim_rate=45424 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 21:37:26 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (257507,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (257564,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (258745,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 302909  inst.: 7656416 (ipc=14.7) sim_rate=45304 (inst/sec) elapsed = 0:0:02:49 / Sun Feb 28 21:37:27 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (260484,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 304909  inst.: 7680252 (ipc=14.7) sim_rate=45177 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 21:37:28 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (261546,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (262024,43409), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 307409  inst.: 7710605 (ipc=14.7) sim_rate=45091 (inst/sec) elapsed = 0:0:02:51 / Sun Feb 28 21:37:29 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(240,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (264943,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (265594,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (265897,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (266004,43409), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 309909  inst.: 7741431 (ipc=14.6) sim_rate=45008 (inst/sec) elapsed = 0:0:02:52 / Sun Feb 28 21:37:30 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (267035,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (267869,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (268188,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (268480,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 311909  inst.: 7766628 (ipc=14.6) sim_rate=44893 (inst/sec) elapsed = 0:0:02:53 / Sun Feb 28 21:37:31 2016
GPGPU-Sim uArch: cycles simulated: 314409  inst.: 7797715 (ipc=14.6) sim_rate=44814 (inst/sec) elapsed = 0:0:02:54 / Sun Feb 28 21:37:32 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (271047,43409), 1 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(255,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (272567,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (272632,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (272674,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (273051,43409), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 316909  inst.: 7829213 (ipc=14.6) sim_rate=44738 (inst/sec) elapsed = 0:0:02:55 / Sun Feb 28 21:37:33 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (274348,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (274981,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 319409  inst.: 7856087 (ipc=14.6) sim_rate=44636 (inst/sec) elapsed = 0:0:02:56 / Sun Feb 28 21:37:34 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (276083,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (277007,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (277511,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (277878,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (278822,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (278824,43409), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 322409  inst.: 7889963 (ipc=14.5) sim_rate=44576 (inst/sec) elapsed = 0:0:02:57 / Sun Feb 28 21:37:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (279187,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (279734,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (279809,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (279847,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (279857,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (279899,43409), 3 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(255,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (281665,43409), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 325909  inst.: 7924643 (ipc=14.5) sim_rate=44520 (inst/sec) elapsed = 0:0:02:58 / Sun Feb 28 21:37:36 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (282531,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (282703,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (283012,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (283519,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (283789,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (283847,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (284699,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (285875,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (286256,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (286398,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (286466,43409), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 329909  inst.: 7958590 (ipc=14.4) sim_rate=44461 (inst/sec) elapsed = 0:0:02:59 / Sun Feb 28 21:37:37 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (286674,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (287199,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (287704,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (287790,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (287919,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (288135,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (288457,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (289082,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (290452,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (291183,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (291892,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (292859,43409), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 336909  inst.: 7984634 (ipc=14.1) sim_rate=44359 (inst/sec) elapsed = 0:0:03:00 / Sun Feb 28 21:37:38 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (293539,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (293817,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (294000,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 294001
gpu_sim_insn = 4147540
gpu_ipc =      14.1072
gpu_tot_sim_cycle = 337410
gpu_tot_sim_insn = 7984829
gpu_tot_ipc =      23.6651
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 593148
gpu_stall_icnt2sh    = 1677424
gpu_total_sim_rate=44360

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 475090
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 37759, Miss = 30786, Miss_rate = 0.815, Pending_hits = 2308, Reservation_fails = 254860
	L1D_cache_core[1]: Access = 35573, Miss = 28626, Miss_rate = 0.805, Pending_hits = 2067, Reservation_fails = 246993
	L1D_cache_core[2]: Access = 34853, Miss = 27978, Miss_rate = 0.803, Pending_hits = 2094, Reservation_fails = 237527
	L1D_cache_core[3]: Access = 39701, Miss = 32787, Miss_rate = 0.826, Pending_hits = 2458, Reservation_fails = 258129
	L1D_cache_core[4]: Access = 35471, Miss = 28725, Miss_rate = 0.810, Pending_hits = 2203, Reservation_fails = 248456
	L1D_cache_core[5]: Access = 36267, Miss = 29489, Miss_rate = 0.813, Pending_hits = 2236, Reservation_fails = 249146
	L1D_cache_core[6]: Access = 35960, Miss = 29106, Miss_rate = 0.809, Pending_hits = 2198, Reservation_fails = 245631
	L1D_cache_core[7]: Access = 37789, Miss = 30708, Miss_rate = 0.813, Pending_hits = 2262, Reservation_fails = 256052
	L1D_cache_core[8]: Access = 37450, Miss = 30360, Miss_rate = 0.811, Pending_hits = 2233, Reservation_fails = 255153
	L1D_cache_core[9]: Access = 39425, Miss = 32090, Miss_rate = 0.814, Pending_hits = 2446, Reservation_fails = 258620
	L1D_cache_core[10]: Access = 36877, Miss = 30189, Miss_rate = 0.819, Pending_hits = 2217, Reservation_fails = 256202
	L1D_cache_core[11]: Access = 37289, Miss = 30297, Miss_rate = 0.812, Pending_hits = 2239, Reservation_fails = 254007
	L1D_cache_core[12]: Access = 35439, Miss = 28686, Miss_rate = 0.809, Pending_hits = 2200, Reservation_fails = 240939
	L1D_cache_core[13]: Access = 37005, Miss = 30035, Miss_rate = 0.812, Pending_hits = 2198, Reservation_fails = 251021
	L1D_cache_core[14]: Access = 36770, Miss = 29667, Miss_rate = 0.807, Pending_hits = 2152, Reservation_fails = 248297
	L1D_total_cache_accesses = 553628
	L1D_total_cache_misses = 449529
	L1D_total_cache_miss_rate = 0.8120
	L1D_total_cache_pending_hits = 33511
	L1D_total_cache_reservation_fails = 3761033
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75386
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2360823
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74906
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 89
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 225046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1400210
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 474092
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
993, 1230, 937, 1172, 909, 1230, 1320, 1275, 1790, 1525, 1267, 1589, 1680, 1114, 1335, 1223, 1282, 1342, 1710, 1107, 1129, 1372, 1453, 1512, 1021, 1066, 1708, 1398, 1200, 1309, 836, 1088, 1344, 1118, 1316, 1615, 1288, 892, 1697, 1456, 1336, 479, 1062, 1295, 647, 1097, 940, 1075, 
gpgpu_n_tot_thrd_icount = 28168096
gpgpu_n_tot_w_icount = 880253
gpgpu_n_stall_shd_mem = 4105592
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 224483
gpgpu_n_mem_write_global = 226700
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 935938
gpgpu_n_store_insn = 338004
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 914516
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4102435
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6563171	W0_Idle:716256	W0_Scoreboard:1393162	W1:250273	W2:109561	W3:66235	W4:45365	W5:31734	W6:29382	W7:25834	W8:23126	W9:20142	W10:17406	W11:16761	W12:15066	W13:13056	W14:10202	W15:9817	W16:7925	W17:6368	W18:5668	W19:5195	W20:4234	W21:3178	W22:3190	W23:2755	W24:1583	W25:1163	W26:561	W27:427	W28:312	W29:41	W30:93	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1795864 {8:224483,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9077216 {40:226580,72:36,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30529688 {136:224483,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1813600 {8:226700,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 284 
maxdqlatency = 0 
maxmflatency = 1037 
averagemflatency = 386 
max_icnt2mem_latency = 796 
max_icnt2sh_latency = 337409 
mrq_lat_table:14231 	1466 	431 	974 	1208 	230 	103 	41 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61184 	319923 	70089 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21031 	9373 	31483 	154244 	103725 	129627 	1775 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19707 	98046 	99046 	7633 	66 	0 	0 	2 	9 	38 	938 	9267 	18920 	44727 	99577 	53222 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        23        24        20        25        28        22        26        28        26        31        27        27        27        31        28 
dram[1]:        19        28        24        19        22        24        25        21        31        31        30        31        25        23        20        15 
dram[2]:        24        20        21        16        22        20        28        26        25        22        28        29        26        24        27        25 
dram[3]:        22        16        25        24        34        26        25        22        28        26        25        22        27        21        20        12 
dram[4]:        29        27        22        18        24        21        21        23        28        28        22        22        23        23        30        24 
dram[5]:        30        18        21        24        25        22        18        30        29        26        22        24        25        21        16        17 
maximum service time to same row:
dram[0]:     71536     79122     50115     45437     60317     56377     36572     40113     64601     70542     96179     94270     66404     66372     74022     74021 
dram[1]:     54025     61084     39556     39716     48657     78968     45660     40664     61056    113268    119953     98934     61869     46840     58787     58617 
dram[2]:     74855     76615     59669     58107     49369     49091     43209     64095     61144     47565     92638     92713     63933     62879     88708     79749 
dram[3]:     37766     35190     46313     51744     75143     56000     67916     95756    108244     53797     45031     44925     44958     50727     53294     28412 
dram[4]:     51135     60663     75557     62504     52505     54144     39475     43623     70550     52373     67246     88766     63930     50712     70647     51587 
dram[5]:     43782     56408     42831     75027     51454     42547     87641     94609    111084    109443     98516     56720     61305     57733     85045     28390 
average row accesses per activate:
dram[0]:  7.625000  6.448276  5.857143  4.545455  6.171429  6.393939  5.595238  4.787234  6.000000  5.511628  6.333333  5.600000  5.958333  5.214286  7.300000  9.800000 
dram[1]:  6.064516  7.071429  5.567567  4.785714  5.400000  4.230769  5.042553  5.021276  5.744186  7.058824  5.342857  5.058824  5.960000  5.629630  5.032258  4.750000 
dram[2]:  6.000000  6.062500  4.333333  4.974359  5.914286  5.783784  6.628572  7.758621  5.282609  5.148936  7.625000  5.257143  4.870968  5.206897  7.850000  7.947369 
dram[3]:  4.181818  4.871795  4.511111  5.823529  5.794117  5.722222  6.131579  5.512195  5.478261  5.145833  4.348837  3.911111  6.500000  4.965517  5.275862  4.352941 
dram[4]:  7.481482  5.583333  6.419355  5.000000  5.675676  6.933333  4.979167  5.743590  6.750000  6.666667  4.585366  5.272727  4.733333  4.242424  6.625000  5.692307 
dram[5]:  4.850000  3.938776  4.340425  5.594594  4.955555  5.769231  5.619048  7.625000  6.394737  4.938776  4.414634  4.567567  4.866667  5.640000  4.393939  4.314286 
average row locality = 18687/3411 = 5.478452
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       152       154       172       167       183       179       203       192       200       202       159       158       143       146       146       147 
dram[1]:       156       166       171       168       183       188       205       203       214       208       175       161       149       152       156       152 
dram[2]:       158       160       176       160       175       182       198       192       210       210       171       173       151       150       157       151 
dram[3]:       150       156       171       165       165       173       200       191       220       214       175       166       143       144       153       148 
dram[4]:       168       169       167       165       178       176       206       190       211       206       177       164       142       140       159       148 
dram[5]:       162       161       171       174       190       192       204       211       211       210       170       159       146       141       145       151 
total reads: 16582
bank skew: 220/140 = 1.57
chip skew: 2807/2703 = 1.04
number of total write accesses:
dram[0]:        31        33        33        33        33        32        32        33        34        35        12        10         0         0         0         0 
dram[1]:        32        32        35        33        33        32        32        33        33        32        12        11         0         0         0         0 
dram[2]:        34        34        32        34        32        32        34        33        33        32        12        11         0         1         0         0 
dram[3]:        34        34        32        33        32        33        33        35        32        33        12        10         0         0         0         0 
dram[4]:        34        32        32        35        32        32        33        34        32        34        11        10         0         0         0         0 
dram[5]:        32        32        33        33        33        33        32        33        32        32        11        10         0         0         0         0 
total reads: 2105
min_bank_accesses = 0!
chip skew: 354/346 = 1.02
average mf latency per bank:
dram[0]:       5400      5329      5604      5271      4891      4812      4441      4441      4417      4469     12418     12764     17718     17163     20627     19677
dram[1]:       5496      5351      5399      5732      5144      5315      4756      4830      4502      4635     11761     13444     17463     17586     19604     20555
dram[2]:       5301      5397      5037      5359      5025      4903      4504      4522      4520      4504     11679     12335     17119     17394     18929     19924
dram[3]:       5654      5461      5450      5496      5365      5043      4593      4532      4380      4381     11906     12968     18279     18274     20095     20644
dram[4]:       6586      5182      7096      5464      6753      5199      6121      4588      5844      4395     76424     13200     24080     18171     25647     20431
dram[5]:       5497      5433      5424      5540      4802      4987      4403      4488      4414      4546     12657     13435     17700     19289     20597     20325
maximum mf latency per bank:
dram[0]:        832       868       909       882       758       819       818       797       760       791       796       786       821       877       833       848
dram[1]:        789       874       854       790       843       920       801       825       856       782       853       819       812       835       854       835
dram[2]:        867       889       824       848       828       863       873       835       758       785       801       824       874      1033       895       863
dram[3]:        774       856       866       826       944       806       854       896       823       801       827       871       901       951       804       866
dram[4]:        959       925      1005       889      1002       780       987       865       922       800      1011       874      1037       901      1019       874
dram[5]:        834       840       857       857       825       955       884       860       769       821       806       893       893       844       801       920

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=445377 n_nop=438606 n_act=515 n_pre=499 n_req=3054 n_rd=5406 n_write=351 bw_util=0.02585
n_activity=43864 dram_eff=0.2625
bk0: 304a 443588i bk1: 308a 443498i bk2: 344a 443266i bk3: 334a 442974i bk4: 366a 443039i bk5: 358a 442906i bk6: 406a 442912i bk7: 384a 442583i bk8: 400a 442907i bk9: 404a 442766i bk10: 318a 443620i bk11: 316a 443515i bk12: 286a 443787i bk13: 292a 443552i bk14: 292a 443920i bk15: 294a 443859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0340588
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=445377 n_nop=438259 n_act=585 n_pre=569 n_req=3157 n_rd=5614 n_write=350 bw_util=0.02678
n_activity=47849 dram_eff=0.2493
bk0: 312a 443466i bk1: 332a 443430i bk2: 342a 442994i bk3: 336a 443005i bk4: 366a 442866i bk5: 376a 442595i bk6: 410a 442690i bk7: 406a 442608i bk8: 428a 442805i bk9: 416a 443042i bk10: 350a 443416i bk11: 322a 443497i bk12: 298a 443918i bk13: 304a 443689i bk14: 312a 443667i bk15: 304a 443621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0255559
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=445377 n_nop=438415 n_act=538 n_pre=522 n_req=3128 n_rd=5548 n_write=354 bw_util=0.0265
n_activity=44959 dram_eff=0.2626
bk0: 316a 443330i bk1: 320a 443378i bk2: 352a 442773i bk3: 320a 443108i bk4: 350a 443172i bk5: 364a 442922i bk6: 396a 442800i bk7: 384a 442875i bk8: 420a 442747i bk9: 420a 442625i bk10: 342a 443529i bk11: 346a 443255i bk12: 302a 443538i bk13: 300a 443378i bk14: 314a 443737i bk15: 302a 443925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.04467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=445377 n_nop=438358 n_act=607 n_pre=591 n_req=3087 n_rd=5468 n_write=353 bw_util=0.02614
n_activity=47152 dram_eff=0.2469
bk0: 300a 443032i bk1: 312a 443208i bk2: 342a 442859i bk3: 330a 443193i bk4: 330a 443199i bk5: 346a 443085i bk6: 400a 442976i bk7: 382a 442818i bk8: 440a 442732i bk9: 428a 442712i bk10: 350a 443209i bk11: 332a 443220i bk12: 286a 444014i bk13: 288a 443794i bk14: 306a 443842i bk15: 296a 443779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0233645
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=445377 n_nop=438416 n_act=547 n_pre=531 n_req=3117 n_rd=5532 n_write=351 bw_util=0.02642
n_activity=47091 dram_eff=0.2499
bk0: 336a 443439i bk1: 338a 443054i bk2: 334a 443291i bk3: 330a 443138i bk4: 356a 443132i bk5: 352a 443228i bk6: 412a 442625i bk7: 380a 442763i bk8: 422a 443027i bk9: 412a 442816i bk10: 354a 443169i bk11: 328a 443369i bk12: 284a 443639i bk13: 280a 443458i bk14: 318a 443590i bk15: 296a 443530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0436551
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=445377 n_nop=438213 n_act=619 n_pre=603 n_req=3144 n_rd=5596 n_write=346 bw_util=0.02668
n_activity=48303 dram_eff=0.246
bk0: 324a 443192i bk1: 322a 442926i bk2: 342a 442934i bk3: 348a 443135i bk4: 380a 442819i bk5: 384a 442945i bk6: 408a 442726i bk7: 422a 442856i bk8: 422a 443070i bk9: 420a 442764i bk10: 340a 443348i bk11: 318a 443393i bk12: 292a 443852i bk13: 282a 443842i bk14: 290a 443763i bk15: 302a 443614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0255402

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35181, Miss = 1358, Miss_rate = 0.039, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 35315, Miss = 1345, Miss_rate = 0.038, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 35490, Miss = 1409, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 36192, Miss = 1398, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 35096, Miss = 1396, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 64
L2_cache_bank[5]: Access = 35465, Miss = 1378, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 129
L2_cache_bank[6]: Access = 35701, Miss = 1377, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 35646, Miss = 1357, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 59128, Miss = 1408, Miss_rate = 0.024, Pending_hits = 5, Reservation_fails = 104
L2_cache_bank[9]: Access = 35734, Miss = 1358, Miss_rate = 0.038, Pending_hits = 10, Reservation_fails = 157
L2_cache_bank[10]: Access = 36273, Miss = 1399, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 36037, Miss = 1399, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 451258
L2_total_cache_misses = 16582
L2_total_cache_miss_rate = 0.0367
L2_total_cache_pending_hits = 87
L2_total_cache_reservation_fails = 787
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 209933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2049
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.263
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1349460
icnt_total_pkts_simt_to_mem=678246
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.3767
	minimum = 6
	maximum = 708
Network latency average = 39.1836
	minimum = 6
	maximum = 457
Slowest packet = 58421
Flit latency average = 29.6148
	minimum = 6
	maximum = 456
Slowest flit = 215122
Fragmentation average = 0.0870704
	minimum = 0
	maximum = 335
Injected packet rate average = 0.106669
	minimum = 0.0899351 (at node 2)
	maximum = 0.17951 (at node 23)
Accepted packet rate average = 0.106669
	minimum = 0.0899351 (at node 2)
	maximum = 0.17951 (at node 23)
Injected flit rate average = 0.240513
	minimum = 0.134932 (at node 2)
	maximum = 0.42008 (at node 23)
Accepted flit rate average= 0.240513
	minimum = 0.166319 (at node 19)
	maximum = 0.318897 (at node 3)
Injected packet length average = 2.25476
Accepted packet length average = 2.25476
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.8682 (5 samples)
	minimum = 6 (5 samples)
	maximum = 251 (5 samples)
Network latency average = 20.285 (5 samples)
	minimum = 6 (5 samples)
	maximum = 188.4 (5 samples)
Flit latency average = 16.3027 (5 samples)
	minimum = 6 (5 samples)
	maximum = 185.8 (5 samples)
Fragmentation average = 0.0245581 (5 samples)
	minimum = 0 (5 samples)
	maximum = 107.8 (5 samples)
Injected packet rate average = 0.0436383 (5 samples)
	minimum = 0.0328165 (5 samples)
	maximum = 0.101485 (5 samples)
Accepted packet rate average = 0.0436383 (5 samples)
	minimum = 0.0328165 (5 samples)
	maximum = 0.101485 (5 samples)
Injected flit rate average = 0.0975673 (5 samples)
	minimum = 0.0492455 (5 samples)
	maximum = 0.201124 (5 samples)
Accepted flit rate average = 0.0975673 (5 samples)
	minimum = 0.0618143 (5 samples)
	maximum = 0.193358 (5 samples)
Injected packet size average = 2.23582 (5 samples)
Accepted packet size average = 2.23582 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 0 sec (180 sec)
gpgpu_simulation_rate = 44360 (inst/sec)
gpgpu_simulation_rate = 1874 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,337410)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,337410)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,337410)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,337410)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,337410)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,337410)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,337410)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(65,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(37,0,0) tid=(178,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(83,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(20,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 337910  inst.: 8321886 (ipc=674.1) sim_rate=45977 (inst/sec) elapsed = 0:0:03:01 / Sun Feb 28 21:37:39 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(38,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 338910  inst.: 8411794 (ipc=284.6) sim_rate=46218 (inst/sec) elapsed = 0:0:03:02 / Sun Feb 28 21:37:40 2016
GPGPU-Sim uArch: cycles simulated: 340410  inst.: 8441227 (ipc=152.1) sim_rate=46126 (inst/sec) elapsed = 0:0:03:03 / Sun Feb 28 21:37:41 2016
GPGPU-Sim uArch: cycles simulated: 341910  inst.: 8458098 (ipc=105.2) sim_rate=45967 (inst/sec) elapsed = 0:0:03:04 / Sun Feb 28 21:37:42 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(31,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 343910  inst.: 8484428 (ipc=76.9) sim_rate=45861 (inst/sec) elapsed = 0:0:03:05 / Sun Feb 28 21:37:43 2016
GPGPU-Sim uArch: cycles simulated: 345410  inst.: 8503247 (ipc=64.8) sim_rate=45716 (inst/sec) elapsed = 0:0:03:06 / Sun Feb 28 21:37:44 2016
GPGPU-Sim uArch: cycles simulated: 346910  inst.: 8521675 (ipc=56.5) sim_rate=45570 (inst/sec) elapsed = 0:0:03:07 / Sun Feb 28 21:37:45 2016
GPGPU-Sim uArch: cycles simulated: 348910  inst.: 8550203 (ipc=49.2) sim_rate=45479 (inst/sec) elapsed = 0:0:03:08 / Sun Feb 28 21:37:46 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(33,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 350410  inst.: 8571505 (ipc=45.1) sim_rate=45351 (inst/sec) elapsed = 0:0:03:09 / Sun Feb 28 21:37:47 2016
GPGPU-Sim uArch: cycles simulated: 351910  inst.: 8591866 (ipc=41.9) sim_rate=45220 (inst/sec) elapsed = 0:0:03:10 / Sun Feb 28 21:37:48 2016
GPGPU-Sim uArch: cycles simulated: 353410  inst.: 8613190 (ipc=39.3) sim_rate=45095 (inst/sec) elapsed = 0:0:03:11 / Sun Feb 28 21:37:49 2016
GPGPU-Sim uArch: cycles simulated: 355410  inst.: 8639424 (ipc=36.4) sim_rate=44997 (inst/sec) elapsed = 0:0:03:12 / Sun Feb 28 21:37:50 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(26,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 356910  inst.: 8659320 (ipc=34.6) sim_rate=44866 (inst/sec) elapsed = 0:0:03:13 / Sun Feb 28 21:37:51 2016
GPGPU-Sim uArch: cycles simulated: 358410  inst.: 8675897 (ipc=32.9) sim_rate=44721 (inst/sec) elapsed = 0:0:03:14 / Sun Feb 28 21:37:52 2016
GPGPU-Sim uArch: cycles simulated: 360410  inst.: 8701669 (ipc=31.2) sim_rate=44623 (inst/sec) elapsed = 0:0:03:15 / Sun Feb 28 21:37:53 2016
GPGPU-Sim uArch: cycles simulated: 361910  inst.: 8719877 (ipc=30.0) sim_rate=44489 (inst/sec) elapsed = 0:0:03:16 / Sun Feb 28 21:37:54 2016
GPGPU-Sim uArch: cycles simulated: 363910  inst.: 8743851 (ipc=28.6) sim_rate=44385 (inst/sec) elapsed = 0:0:03:17 / Sun Feb 28 21:37:55 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(20,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 365410  inst.: 8760602 (ipc=27.7) sim_rate=44245 (inst/sec) elapsed = 0:0:03:18 / Sun Feb 28 21:37:56 2016
GPGPU-Sim uArch: cycles simulated: 366910  inst.: 8780109 (ipc=27.0) sim_rate=44121 (inst/sec) elapsed = 0:0:03:19 / Sun Feb 28 21:37:57 2016
GPGPU-Sim uArch: cycles simulated: 368910  inst.: 8803042 (ipc=26.0) sim_rate=44015 (inst/sec) elapsed = 0:0:03:20 / Sun Feb 28 21:37:58 2016
GPGPU-Sim uArch: cycles simulated: 370410  inst.: 8821136 (ipc=25.3) sim_rate=43886 (inst/sec) elapsed = 0:0:03:21 / Sun Feb 28 21:37:59 2016
GPGPU-Sim uArch: cycles simulated: 371910  inst.: 8841218 (ipc=24.8) sim_rate=43768 (inst/sec) elapsed = 0:0:03:22 / Sun Feb 28 21:38:00 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(31,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 373910  inst.: 8862807 (ipc=24.1) sim_rate=43659 (inst/sec) elapsed = 0:0:03:23 / Sun Feb 28 21:38:01 2016
GPGPU-Sim uArch: cycles simulated: 375410  inst.: 8881587 (ipc=23.6) sim_rate=43537 (inst/sec) elapsed = 0:0:03:24 / Sun Feb 28 21:38:02 2016
GPGPU-Sim uArch: cycles simulated: 376910  inst.: 8898595 (ipc=23.1) sim_rate=43407 (inst/sec) elapsed = 0:0:03:25 / Sun Feb 28 21:38:03 2016
GPGPU-Sim uArch: cycles simulated: 378410  inst.: 8916574 (ipc=22.7) sim_rate=43284 (inst/sec) elapsed = 0:0:03:26 / Sun Feb 28 21:38:04 2016
GPGPU-Sim uArch: cycles simulated: 379910  inst.: 8933846 (ipc=22.3) sim_rate=43158 (inst/sec) elapsed = 0:0:03:27 / Sun Feb 28 21:38:05 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(33,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 381910  inst.: 8957684 (ipc=21.9) sim_rate=43065 (inst/sec) elapsed = 0:0:03:28 / Sun Feb 28 21:38:06 2016
GPGPU-Sim uArch: cycles simulated: 383410  inst.: 8975342 (ipc=21.5) sim_rate=42944 (inst/sec) elapsed = 0:0:03:29 / Sun Feb 28 21:38:07 2016
GPGPU-Sim uArch: cycles simulated: 384910  inst.: 8995232 (ipc=21.3) sim_rate=42834 (inst/sec) elapsed = 0:0:03:30 / Sun Feb 28 21:38:08 2016
GPGPU-Sim uArch: cycles simulated: 386410  inst.: 9011856 (ipc=21.0) sim_rate=42710 (inst/sec) elapsed = 0:0:03:31 / Sun Feb 28 21:38:09 2016
GPGPU-Sim uArch: cycles simulated: 387910  inst.: 9030203 (ipc=20.7) sim_rate=42595 (inst/sec) elapsed = 0:0:03:32 / Sun Feb 28 21:38:10 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(24,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 389910  inst.: 9056453 (ipc=20.4) sim_rate=42518 (inst/sec) elapsed = 0:0:03:33 / Sun Feb 28 21:38:11 2016
GPGPU-Sim uArch: cycles simulated: 391410  inst.: 9076289 (ipc=20.2) sim_rate=42412 (inst/sec) elapsed = 0:0:03:34 / Sun Feb 28 21:38:12 2016
GPGPU-Sim uArch: cycles simulated: 392910  inst.: 9094134 (ipc=20.0) sim_rate=42298 (inst/sec) elapsed = 0:0:03:35 / Sun Feb 28 21:38:13 2016
GPGPU-Sim uArch: cycles simulated: 394410  inst.: 9114755 (ipc=19.8) sim_rate=42197 (inst/sec) elapsed = 0:0:03:36 / Sun Feb 28 21:38:14 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(4,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 396410  inst.: 9142778 (ipc=19.6) sim_rate=42132 (inst/sec) elapsed = 0:0:03:37 / Sun Feb 28 21:38:15 2016
GPGPU-Sim uArch: cycles simulated: 397910  inst.: 9166398 (ipc=19.5) sim_rate=42047 (inst/sec) elapsed = 0:0:03:38 / Sun Feb 28 21:38:16 2016
GPGPU-Sim uArch: cycles simulated: 399410  inst.: 9184589 (ipc=19.4) sim_rate=41938 (inst/sec) elapsed = 0:0:03:39 / Sun Feb 28 21:38:17 2016
GPGPU-Sim uArch: cycles simulated: 401410  inst.: 9209859 (ipc=19.1) sim_rate=41862 (inst/sec) elapsed = 0:0:03:40 / Sun Feb 28 21:38:18 2016
GPGPU-Sim uArch: cycles simulated: 402910  inst.: 9230229 (ipc=19.0) sim_rate=41765 (inst/sec) elapsed = 0:0:03:41 / Sun Feb 28 21:38:19 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(77,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 404410  inst.: 9248681 (ipc=18.9) sim_rate=41660 (inst/sec) elapsed = 0:0:03:42 / Sun Feb 28 21:38:20 2016
GPGPU-Sim uArch: cycles simulated: 406410  inst.: 9276464 (ipc=18.7) sim_rate=41598 (inst/sec) elapsed = 0:0:03:43 / Sun Feb 28 21:38:21 2016
GPGPU-Sim uArch: cycles simulated: 407910  inst.: 9297843 (ipc=18.6) sim_rate=41508 (inst/sec) elapsed = 0:0:03:44 / Sun Feb 28 21:38:22 2016
GPGPU-Sim uArch: cycles simulated: 409910  inst.: 9320919 (ipc=18.4) sim_rate=41426 (inst/sec) elapsed = 0:0:03:45 / Sun Feb 28 21:38:23 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(72,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 411410  inst.: 9339862 (ipc=18.3) sim_rate=41326 (inst/sec) elapsed = 0:0:03:46 / Sun Feb 28 21:38:24 2016
GPGPU-Sim uArch: cycles simulated: 413410  inst.: 9366186 (ipc=18.2) sim_rate=41260 (inst/sec) elapsed = 0:0:03:47 / Sun Feb 28 21:38:25 2016
GPGPU-Sim uArch: cycles simulated: 414910  inst.: 9385904 (ipc=18.1) sim_rate=41166 (inst/sec) elapsed = 0:0:03:48 / Sun Feb 28 21:38:26 2016
GPGPU-Sim uArch: cycles simulated: 416410  inst.: 9405712 (ipc=18.0) sim_rate=41072 (inst/sec) elapsed = 0:0:03:49 / Sun Feb 28 21:38:27 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(81,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 418410  inst.: 9430871 (ipc=17.9) sim_rate=41003 (inst/sec) elapsed = 0:0:03:50 / Sun Feb 28 21:38:28 2016
GPGPU-Sim uArch: cycles simulated: 419910  inst.: 9449991 (ipc=17.8) sim_rate=40909 (inst/sec) elapsed = 0:0:03:51 / Sun Feb 28 21:38:29 2016
GPGPU-Sim uArch: cycles simulated: 421410  inst.: 9466506 (ipc=17.6) sim_rate=40803 (inst/sec) elapsed = 0:0:03:52 / Sun Feb 28 21:38:30 2016
GPGPU-Sim uArch: cycles simulated: 423410  inst.: 9491342 (ipc=17.5) sim_rate=40735 (inst/sec) elapsed = 0:0:03:53 / Sun Feb 28 21:38:31 2016
GPGPU-Sim uArch: cycles simulated: 424910  inst.: 9509509 (ipc=17.4) sim_rate=40638 (inst/sec) elapsed = 0:0:03:54 / Sun Feb 28 21:38:32 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(19,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 426410  inst.: 9526222 (ipc=17.3) sim_rate=40537 (inst/sec) elapsed = 0:0:03:55 / Sun Feb 28 21:38:33 2016
GPGPU-Sim uArch: cycles simulated: 428410  inst.: 9550982 (ipc=17.2) sim_rate=40470 (inst/sec) elapsed = 0:0:03:56 / Sun Feb 28 21:38:34 2016
GPGPU-Sim uArch: cycles simulated: 429910  inst.: 9568023 (ipc=17.1) sim_rate=40371 (inst/sec) elapsed = 0:0:03:57 / Sun Feb 28 21:38:35 2016
GPGPU-Sim uArch: cycles simulated: 431410  inst.: 9586256 (ipc=17.0) sim_rate=40278 (inst/sec) elapsed = 0:0:03:58 / Sun Feb 28 21:38:36 2016
GPGPU-Sim uArch: cycles simulated: 433410  inst.: 9610396 (ipc=16.9) sim_rate=40210 (inst/sec) elapsed = 0:0:03:59 / Sun Feb 28 21:38:37 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(60,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 434910  inst.: 9630216 (ipc=16.9) sim_rate=40125 (inst/sec) elapsed = 0:0:04:00 / Sun Feb 28 21:38:38 2016
GPGPU-Sim uArch: cycles simulated: 436910  inst.: 9653072 (ipc=16.8) sim_rate=40054 (inst/sec) elapsed = 0:0:04:01 / Sun Feb 28 21:38:39 2016
GPGPU-Sim uArch: cycles simulated: 438410  inst.: 9672250 (ipc=16.7) sim_rate=39967 (inst/sec) elapsed = 0:0:04:02 / Sun Feb 28 21:38:40 2016
GPGPU-Sim uArch: cycles simulated: 440410  inst.: 9695911 (ipc=16.6) sim_rate=39900 (inst/sec) elapsed = 0:0:04:03 / Sun Feb 28 21:38:41 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (104564,337410), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(104565,337410)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(90,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 442410  inst.: 9721003 (ipc=16.5) sim_rate=39840 (inst/sec) elapsed = 0:0:04:04 / Sun Feb 28 21:38:42 2016
GPGPU-Sim uArch: cycles simulated: 443910  inst.: 9738821 (ipc=16.5) sim_rate=39750 (inst/sec) elapsed = 0:0:04:05 / Sun Feb 28 21:38:43 2016
GPGPU-Sim uArch: cycles simulated: 445910  inst.: 9769845 (ipc=16.5) sim_rate=39714 (inst/sec) elapsed = 0:0:04:06 / Sun Feb 28 21:38:44 2016
GPGPU-Sim uArch: cycles simulated: 447410  inst.: 9789405 (ipc=16.4) sim_rate=39633 (inst/sec) elapsed = 0:0:04:07 / Sun Feb 28 21:38:45 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (110405,337410), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(110406,337410)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(65,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (111732,337410), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(111733,337410)
GPGPU-Sim uArch: cycles simulated: 449410  inst.: 9816921 (ipc=16.4) sim_rate=39584 (inst/sec) elapsed = 0:0:04:08 / Sun Feb 28 21:38:46 2016
GPGPU-Sim uArch: cycles simulated: 450910  inst.: 9840751 (ipc=16.4) sim_rate=39521 (inst/sec) elapsed = 0:0:04:09 / Sun Feb 28 21:38:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (115138,337410), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(115139,337410)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (115356,337410), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(115357,337410)
GPGPU-Sim uArch: cycles simulated: 452910  inst.: 9868456 (ipc=16.3) sim_rate=39473 (inst/sec) elapsed = 0:0:04:10 / Sun Feb 28 21:38:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (116927,337410), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(116928,337410)
GPGPU-Sim uArch: cycles simulated: 454410  inst.: 9888810 (ipc=16.3) sim_rate=39397 (inst/sec) elapsed = 0:0:04:11 / Sun Feb 28 21:38:49 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(90,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 455910  inst.: 9914610 (ipc=16.3) sim_rate=39343 (inst/sec) elapsed = 0:0:04:12 / Sun Feb 28 21:38:50 2016
GPGPU-Sim uArch: cycles simulated: 457910  inst.: 9942628 (ipc=16.2) sim_rate=39298 (inst/sec) elapsed = 0:0:04:13 / Sun Feb 28 21:38:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (121904,337410), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(121905,337410)
GPGPU-Sim uArch: cycles simulated: 459910  inst.: 9967430 (ipc=16.2) sim_rate=39241 (inst/sec) elapsed = 0:0:04:14 / Sun Feb 28 21:38:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (123145,337410), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(123146,337410)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (123800,337410), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(123801,337410)
GPGPU-Sim uArch: cycles simulated: 461410  inst.: 9988631 (ipc=16.2) sim_rate=39171 (inst/sec) elapsed = 0:0:04:15 / Sun Feb 28 21:38:53 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (124540,337410), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(124541,337410)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (124607,337410), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(124608,337410)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(99,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (124971,337410), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(124972,337410)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (125238,337410), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(125239,337410)
GPGPU-Sim uArch: cycles simulated: 462910  inst.: 10022275 (ipc=16.2) sim_rate=39149 (inst/sec) elapsed = 0:0:04:16 / Sun Feb 28 21:38:54 2016
GPGPU-Sim uArch: cycles simulated: 464410  inst.: 10049853 (ipc=16.3) sim_rate=39104 (inst/sec) elapsed = 0:0:04:17 / Sun Feb 28 21:38:55 2016
GPGPU-Sim uArch: cycles simulated: 466410  inst.: 10077183 (ipc=16.2) sim_rate=39058 (inst/sec) elapsed = 0:0:04:18 / Sun Feb 28 21:38:56 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (129323,337410), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(129324,337410)
GPGPU-Sim uArch: cycles simulated: 467910  inst.: 10098674 (ipc=16.2) sim_rate=38991 (inst/sec) elapsed = 0:0:04:19 / Sun Feb 28 21:38:57 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(103,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 469910  inst.: 10126659 (ipc=16.2) sim_rate=38948 (inst/sec) elapsed = 0:0:04:20 / Sun Feb 28 21:38:58 2016
GPGPU-Sim uArch: cycles simulated: 471410  inst.: 10146128 (ipc=16.1) sim_rate=38874 (inst/sec) elapsed = 0:0:04:21 / Sun Feb 28 21:38:59 2016
GPGPU-Sim uArch: cycles simulated: 473410  inst.: 10175128 (ipc=16.1) sim_rate=38836 (inst/sec) elapsed = 0:0:04:22 / Sun Feb 28 21:39:00 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (136466,337410), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(136467,337410)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(104,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 474910  inst.: 10195652 (ipc=16.1) sim_rate=38766 (inst/sec) elapsed = 0:0:04:23 / Sun Feb 28 21:39:01 2016
GPGPU-Sim uArch: cycles simulated: 476910  inst.: 10223472 (ipc=16.0) sim_rate=38725 (inst/sec) elapsed = 0:0:04:24 / Sun Feb 28 21:39:02 2016
GPGPU-Sim uArch: cycles simulated: 478910  inst.: 10249693 (ipc=16.0) sim_rate=38678 (inst/sec) elapsed = 0:0:04:25 / Sun Feb 28 21:39:03 2016
GPGPU-Sim uArch: cycles simulated: 480410  inst.: 10270804 (ipc=16.0) sim_rate=38612 (inst/sec) elapsed = 0:0:04:26 / Sun Feb 28 21:39:04 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(48,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 482410  inst.: 10293917 (ipc=15.9) sim_rate=38553 (inst/sec) elapsed = 0:0:04:27 / Sun Feb 28 21:39:05 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (145451,337410), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(145452,337410)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (146207,337410), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(146208,337410)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (146946,337410), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(146947,337410)
GPGPU-Sim uArch: cycles simulated: 484410  inst.: 10325205 (ipc=15.9) sim_rate=38526 (inst/sec) elapsed = 0:0:04:28 / Sun Feb 28 21:39:06 2016
GPGPU-Sim uArch: cycles simulated: 485910  inst.: 10348069 (ipc=15.9) sim_rate=38468 (inst/sec) elapsed = 0:0:04:29 / Sun Feb 28 21:39:07 2016
GPGPU-Sim uArch: cycles simulated: 487910  inst.: 10373772 (ipc=15.9) sim_rate=38421 (inst/sec) elapsed = 0:0:04:30 / Sun Feb 28 21:39:08 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (151183,337410), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(151184,337410)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(108,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (151568,337410), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(151569,337410)
GPGPU-Sim uArch: cycles simulated: 489410  inst.: 10398558 (ipc=15.9) sim_rate=38371 (inst/sec) elapsed = 0:0:04:31 / Sun Feb 28 21:39:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (152537,337410), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(152538,337410)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (152591,337410), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(152592,337410)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (153877,337410), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(153878,337410)
GPGPU-Sim uArch: cycles simulated: 491410  inst.: 10437650 (ipc=15.9) sim_rate=38373 (inst/sec) elapsed = 0:0:04:32 / Sun Feb 28 21:39:10 2016
GPGPU-Sim uArch: cycles simulated: 492910  inst.: 10454904 (ipc=15.9) sim_rate=38296 (inst/sec) elapsed = 0:0:04:33 / Sun Feb 28 21:39:11 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (156401,337410), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(156402,337410)
GPGPU-Sim uArch: cycles simulated: 494410  inst.: 10477680 (ipc=15.9) sim_rate=38239 (inst/sec) elapsed = 0:0:04:34 / Sun Feb 28 21:39:12 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (157231,337410), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(157232,337410)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(102,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (157841,337410), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(157842,337410)
GPGPU-Sim uArch: cycles simulated: 496410  inst.: 10510428 (ipc=15.9) sim_rate=38219 (inst/sec) elapsed = 0:0:04:35 / Sun Feb 28 21:39:13 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (160460,337410), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(160461,337410)
GPGPU-Sim uArch: cycles simulated: 497910  inst.: 10531502 (ipc=15.9) sim_rate=38157 (inst/sec) elapsed = 0:0:04:36 / Sun Feb 28 21:39:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (161968,337410), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(161969,337410)
GPGPU-Sim uArch: cycles simulated: 499910  inst.: 10560916 (ipc=15.9) sim_rate=38126 (inst/sec) elapsed = 0:0:04:37 / Sun Feb 28 21:39:15 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(112,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 501410  inst.: 10581252 (ipc=15.8) sim_rate=38062 (inst/sec) elapsed = 0:0:04:38 / Sun Feb 28 21:39:16 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (164090,337410), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(164091,337410)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (164600,337410), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(164601,337410)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (164680,337410), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(164681,337410)
GPGPU-Sim uArch: cycles simulated: 503410  inst.: 10612757 (ipc=15.8) sim_rate=38038 (inst/sec) elapsed = 0:0:04:39 / Sun Feb 28 21:39:17 2016
GPGPU-Sim uArch: cycles simulated: 504910  inst.: 10632514 (ipc=15.8) sim_rate=37973 (inst/sec) elapsed = 0:0:04:40 / Sun Feb 28 21:39:18 2016
GPGPU-Sim uArch: cycles simulated: 506410  inst.: 10652763 (ipc=15.8) sim_rate=37910 (inst/sec) elapsed = 0:0:04:41 / Sun Feb 28 21:39:19 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (170247,337410), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(170248,337410)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(110,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 508410  inst.: 10679375 (ipc=15.8) sim_rate=37870 (inst/sec) elapsed = 0:0:04:42 / Sun Feb 28 21:39:20 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (171664,337410), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(171665,337410)
GPGPU-Sim uArch: cycles simulated: 510410  inst.: 10705814 (ipc=15.7) sim_rate=37829 (inst/sec) elapsed = 0:0:04:43 / Sun Feb 28 21:39:21 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (174218,337410), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(174219,337410)
GPGPU-Sim uArch: cycles simulated: 511910  inst.: 10729424 (ipc=15.7) sim_rate=37779 (inst/sec) elapsed = 0:0:04:44 / Sun Feb 28 21:39:22 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (175844,337410), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(175845,337410)
GPGPU-Sim uArch: cycles simulated: 513410  inst.: 10749485 (ipc=15.7) sim_rate=37717 (inst/sec) elapsed = 0:0:04:45 / Sun Feb 28 21:39:23 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(56,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (177436,337410), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(177437,337410)
GPGPU-Sim uArch: cycles simulated: 515410  inst.: 10779069 (ipc=15.7) sim_rate=37689 (inst/sec) elapsed = 0:0:04:46 / Sun Feb 28 21:39:24 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (179271,337410), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(179272,337410)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (179469,337410), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(179470,337410)
GPGPU-Sim uArch: cycles simulated: 516910  inst.: 10799791 (ipc=15.7) sim_rate=37629 (inst/sec) elapsed = 0:0:04:47 / Sun Feb 28 21:39:25 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (179748,337410), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(179749,337410)
GPGPU-Sim uArch: cycles simulated: 518410  inst.: 10824614 (ipc=15.7) sim_rate=37585 (inst/sec) elapsed = 0:0:04:48 / Sun Feb 28 21:39:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (181173,337410), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(181174,337410)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (181600,337410), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(181601,337410)
GPGPU-Sim uArch: cycles simulated: 519910  inst.: 10852730 (ipc=15.7) sim_rate=37552 (inst/sec) elapsed = 0:0:04:49 / Sun Feb 28 21:39:27 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(87,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 521910  inst.: 10878092 (ipc=15.7) sim_rate=37510 (inst/sec) elapsed = 0:0:04:50 / Sun Feb 28 21:39:28 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (185605,337410), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(185606,337410)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (185979,337410), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(185980,337410)
GPGPU-Sim uArch: cycles simulated: 523410  inst.: 10899654 (ipc=15.7) sim_rate=37455 (inst/sec) elapsed = 0:0:04:51 / Sun Feb 28 21:39:29 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (187210,337410), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(187211,337410)
GPGPU-Sim uArch: cycles simulated: 524910  inst.: 10921758 (ipc=15.7) sim_rate=37403 (inst/sec) elapsed = 0:0:04:52 / Sun Feb 28 21:39:30 2016
GPGPU-Sim uArch: cycles simulated: 526910  inst.: 10949340 (ipc=15.6) sim_rate=37369 (inst/sec) elapsed = 0:0:04:53 / Sun Feb 28 21:39:31 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (190067,337410), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(190068,337410)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(134,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (190786,337410), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(190787,337410)
GPGPU-Sim uArch: cycles simulated: 528410  inst.: 10974970 (ipc=15.7) sim_rate=37329 (inst/sec) elapsed = 0:0:04:54 / Sun Feb 28 21:39:32 2016
GPGPU-Sim uArch: cycles simulated: 529910  inst.: 10994214 (ipc=15.6) sim_rate=37268 (inst/sec) elapsed = 0:0:04:55 / Sun Feb 28 21:39:33 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (193712,337410), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(193713,337410)
GPGPU-Sim uArch: cycles simulated: 531410  inst.: 11013868 (ipc=15.6) sim_rate=37209 (inst/sec) elapsed = 0:0:04:56 / Sun Feb 28 21:39:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (195165,337410), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(195166,337410)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (195172,337410), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(195173,337410)
GPGPU-Sim uArch: cycles simulated: 533410  inst.: 11045145 (ipc=15.6) sim_rate=37189 (inst/sec) elapsed = 0:0:04:57 / Sun Feb 28 21:39:35 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(66,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 534910  inst.: 11068764 (ipc=15.6) sim_rate=37143 (inst/sec) elapsed = 0:0:04:58 / Sun Feb 28 21:39:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (197746,337410), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(197747,337410)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (198450,337410), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(198451,337410)
GPGPU-Sim uArch: cycles simulated: 536410  inst.: 11092210 (ipc=15.6) sim_rate=37097 (inst/sec) elapsed = 0:0:04:59 / Sun Feb 28 21:39:37 2016
GPGPU-Sim uArch: cycles simulated: 537910  inst.: 11120262 (ipc=15.6) sim_rate=37067 (inst/sec) elapsed = 0:0:05:00 / Sun Feb 28 21:39:38 2016
GPGPU-Sim uArch: cycles simulated: 539910  inst.: 11146618 (ipc=15.6) sim_rate=37031 (inst/sec) elapsed = 0:0:05:01 / Sun Feb 28 21:39:39 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(91,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 541410  inst.: 11168354 (ipc=15.6) sim_rate=36981 (inst/sec) elapsed = 0:0:05:02 / Sun Feb 28 21:39:40 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (205396,337410), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(205397,337410)
GPGPU-Sim uArch: cycles simulated: 543410  inst.: 11196925 (ipc=15.6) sim_rate=36953 (inst/sec) elapsed = 0:0:05:03 / Sun Feb 28 21:39:41 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (207108,337410), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(207109,337410)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (207261,337410), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(207262,337410)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (207314,337410), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(207315,337410)
GPGPU-Sim uArch: cycles simulated: 544910  inst.: 11224009 (ipc=15.6) sim_rate=36921 (inst/sec) elapsed = 0:0:05:04 / Sun Feb 28 21:39:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (207598,337410), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(207599,337410)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (208446,337410), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(208447,337410)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(146,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 546410  inst.: 11255759 (ipc=15.7) sim_rate=36904 (inst/sec) elapsed = 0:0:05:05 / Sun Feb 28 21:39:43 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (209594,337410), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(209595,337410)
GPGPU-Sim uArch: cycles simulated: 547910  inst.: 11279611 (ipc=15.7) sim_rate=36861 (inst/sec) elapsed = 0:0:05:06 / Sun Feb 28 21:39:44 2016
GPGPU-Sim uArch: cycles simulated: 549410  inst.: 11298901 (ipc=15.6) sim_rate=36804 (inst/sec) elapsed = 0:0:05:07 / Sun Feb 28 21:39:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (212542,337410), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(212543,337410)
GPGPU-Sim uArch: cycles simulated: 550910  inst.: 11323156 (ipc=15.6) sim_rate=36763 (inst/sec) elapsed = 0:0:05:08 / Sun Feb 28 21:39:46 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (214506,337410), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(214507,337410)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(131,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 552910  inst.: 11354073 (ipc=15.6) sim_rate=36744 (inst/sec) elapsed = 0:0:05:09 / Sun Feb 28 21:39:47 2016
GPGPU-Sim uArch: cycles simulated: 554410  inst.: 11375565 (ipc=15.6) sim_rate=36695 (inst/sec) elapsed = 0:0:05:10 / Sun Feb 28 21:39:48 2016
GPGPU-Sim uArch: cycles simulated: 555910  inst.: 11398078 (ipc=15.6) sim_rate=36649 (inst/sec) elapsed = 0:0:05:11 / Sun Feb 28 21:39:49 2016
GPGPU-Sim uArch: cycles simulated: 557910  inst.: 11426136 (ipc=15.6) sim_rate=36622 (inst/sec) elapsed = 0:0:05:12 / Sun Feb 28 21:39:50 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(89,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (221994,337410), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(221995,337410)
GPGPU-Sim uArch: cycles simulated: 559910  inst.: 11452776 (ipc=15.6) sim_rate=36590 (inst/sec) elapsed = 0:0:05:13 / Sun Feb 28 21:39:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (223646,337410), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(223647,337410)
GPGPU-Sim uArch: cycles simulated: 561410  inst.: 11474751 (ipc=15.6) sim_rate=36543 (inst/sec) elapsed = 0:0:05:14 / Sun Feb 28 21:39:52 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (224062,337410), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(224063,337410)
GPGPU-Sim uArch: cycles simulated: 562910  inst.: 11499536 (ipc=15.6) sim_rate=36506 (inst/sec) elapsed = 0:0:05:15 / Sun Feb 28 21:39:53 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (225889,337410), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(225890,337410)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (227053,337410), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(227054,337410)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(87,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 564910  inst.: 11533985 (ipc=15.6) sim_rate=36499 (inst/sec) elapsed = 0:0:05:16 / Sun Feb 28 21:39:54 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (228630,337410), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(228631,337410)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (228836,337410), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(228837,337410)
GPGPU-Sim uArch: cycles simulated: 566410  inst.: 11557661 (ipc=15.6) sim_rate=36459 (inst/sec) elapsed = 0:0:05:17 / Sun Feb 28 21:39:55 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (230149,337410), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(230150,337410)
GPGPU-Sim uArch: cycles simulated: 567910  inst.: 11583574 (ipc=15.6) sim_rate=36426 (inst/sec) elapsed = 0:0:05:18 / Sun Feb 28 21:39:56 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (232192,337410), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(232193,337410)
GPGPU-Sim uArch: cycles simulated: 569910  inst.: 11619115 (ipc=15.6) sim_rate=36423 (inst/sec) elapsed = 0:0:05:19 / Sun Feb 28 21:39:57 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (232521,337410), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(232522,337410)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(149,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (233547,337410), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(233548,337410)
GPGPU-Sim uArch: cycles simulated: 571410  inst.: 11645191 (ipc=15.6) sim_rate=36391 (inst/sec) elapsed = 0:0:05:20 / Sun Feb 28 21:39:58 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (234265,337410), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(234266,337410)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (234307,337410), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(234308,337410)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (234391,337410), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(234392,337410)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (235463,337410), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(235464,337410)
GPGPU-Sim uArch: cycles simulated: 572910  inst.: 11674185 (ipc=15.7) sim_rate=36368 (inst/sec) elapsed = 0:0:05:21 / Sun Feb 28 21:39:59 2016
GPGPU-Sim uArch: cycles simulated: 574410  inst.: 11700490 (ipc=15.7) sim_rate=36336 (inst/sec) elapsed = 0:0:05:22 / Sun Feb 28 21:40:00 2016
GPGPU-Sim uArch: cycles simulated: 575910  inst.: 11721994 (ipc=15.7) sim_rate=36291 (inst/sec) elapsed = 0:0:05:23 / Sun Feb 28 21:40:01 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(156,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (239540,337410), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(239541,337410)
GPGPU-Sim uArch: cycles simulated: 577910  inst.: 11750743 (ipc=15.7) sim_rate=36267 (inst/sec) elapsed = 0:0:05:24 / Sun Feb 28 21:40:02 2016
GPGPU-Sim uArch: cycles simulated: 579410  inst.: 11771177 (ipc=15.6) sim_rate=36219 (inst/sec) elapsed = 0:0:05:25 / Sun Feb 28 21:40:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (243178,337410), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(243179,337410)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (243999,337410), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(244000,337410)
GPGPU-Sim uArch: cycles simulated: 581410  inst.: 11799291 (ipc=15.6) sim_rate=36194 (inst/sec) elapsed = 0:0:05:26 / Sun Feb 28 21:40:04 2016
GPGPU-Sim uArch: cycles simulated: 582910  inst.: 11818572 (ipc=15.6) sim_rate=36142 (inst/sec) elapsed = 0:0:05:27 / Sun Feb 28 21:40:05 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(96,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (245712,337410), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(245713,337410)
GPGPU-Sim uArch: cycles simulated: 584410  inst.: 11843453 (ipc=15.6) sim_rate=36108 (inst/sec) elapsed = 0:0:05:28 / Sun Feb 28 21:40:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (248190,337410), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(248191,337410)
GPGPU-Sim uArch: cycles simulated: 586410  inst.: 11870651 (ipc=15.6) sim_rate=36081 (inst/sec) elapsed = 0:0:05:29 / Sun Feb 28 21:40:07 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (250281,337410), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(250282,337410)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (250385,337410), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(250386,337410)
GPGPU-Sim uArch: cycles simulated: 587910  inst.: 11894498 (ipc=15.6) sim_rate=36043 (inst/sec) elapsed = 0:0:05:30 / Sun Feb 28 21:40:08 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (251045,337410), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(251046,337410)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (251653,337410), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(251654,337410)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (251691,337410), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(251692,337410)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(174,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 589410  inst.: 11921224 (ipc=15.6) sim_rate=36015 (inst/sec) elapsed = 0:0:05:31 / Sun Feb 28 21:40:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (252123,337410), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(252124,337410)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (252698,337410), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(252699,337410)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (253083,337410), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(253084,337410)
GPGPU-Sim uArch: cycles simulated: 590910  inst.: 11952156 (ipc=15.7) sim_rate=36000 (inst/sec) elapsed = 0:0:05:32 / Sun Feb 28 21:40:10 2016
GPGPU-Sim uArch: cycles simulated: 592410  inst.: 11976348 (ipc=15.7) sim_rate=35965 (inst/sec) elapsed = 0:0:05:33 / Sun Feb 28 21:40:11 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (255330,337410), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(255331,337410)
GPGPU-Sim uArch: cycles simulated: 593910  inst.: 11996186 (ipc=15.6) sim_rate=35916 (inst/sec) elapsed = 0:0:05:34 / Sun Feb 28 21:40:12 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (257266,337410), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(257267,337410)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(122,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 595910  inst.: 12024307 (ipc=15.6) sim_rate=35893 (inst/sec) elapsed = 0:0:05:35 / Sun Feb 28 21:40:13 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (259850,337410), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(259851,337410)
GPGPU-Sim uArch: cycles simulated: 597410  inst.: 12043822 (ipc=15.6) sim_rate=35844 (inst/sec) elapsed = 0:0:05:36 / Sun Feb 28 21:40:14 2016
GPGPU-Sim uArch: cycles simulated: 598910  inst.: 12062058 (ipc=15.6) sim_rate=35792 (inst/sec) elapsed = 0:0:05:37 / Sun Feb 28 21:40:15 2016
GPGPU-Sim uArch: cycles simulated: 600910  inst.: 12087695 (ipc=15.6) sim_rate=35762 (inst/sec) elapsed = 0:0:05:38 / Sun Feb 28 21:40:16 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(177,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 602410  inst.: 12106883 (ipc=15.6) sim_rate=35713 (inst/sec) elapsed = 0:0:05:39 / Sun Feb 28 21:40:17 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (266440,337410), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(266441,337410)
GPGPU-Sim uArch: cycles simulated: 604410  inst.: 12133851 (ipc=15.5) sim_rate=35687 (inst/sec) elapsed = 0:0:05:40 / Sun Feb 28 21:40:18 2016
GPGPU-Sim uArch: cycles simulated: 605910  inst.: 12151511 (ipc=15.5) sim_rate=35634 (inst/sec) elapsed = 0:0:05:41 / Sun Feb 28 21:40:19 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (269514,337410), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(269515,337410)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (269799,337410), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(269800,337410)
GPGPU-Sim uArch: cycles simulated: 607910  inst.: 12184696 (ipc=15.5) sim_rate=35627 (inst/sec) elapsed = 0:0:05:42 / Sun Feb 28 21:40:20 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (271318,337410), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(271319,337410)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(123,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (271744,337410), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(271745,337410)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (271880,337410), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(271881,337410)
GPGPU-Sim uArch: cycles simulated: 609410  inst.: 12211766 (ipc=15.5) sim_rate=35602 (inst/sec) elapsed = 0:0:05:43 / Sun Feb 28 21:40:21 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (272190,337410), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(272191,337410)
GPGPU-Sim uArch: cycles simulated: 610910  inst.: 12237390 (ipc=15.5) sim_rate=35573 (inst/sec) elapsed = 0:0:05:44 / Sun Feb 28 21:40:22 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (273876,337410), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(273877,337410)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (274650,337410), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(274651,337410)
GPGPU-Sim uArch: cycles simulated: 612410  inst.: 12262802 (ipc=15.6) sim_rate=35544 (inst/sec) elapsed = 0:0:05:45 / Sun Feb 28 21:40:23 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (275399,337410), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(275400,337410)
GPGPU-Sim uArch: cycles simulated: 613910  inst.: 12286068 (ipc=15.6) sim_rate=35508 (inst/sec) elapsed = 0:0:05:46 / Sun Feb 28 21:40:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (276598,337410), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(276599,337410)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(165,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 615410  inst.: 12303143 (ipc=15.5) sim_rate=35455 (inst/sec) elapsed = 0:0:05:47 / Sun Feb 28 21:40:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (279255,337410), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(279256,337410)
GPGPU-Sim uArch: cycles simulated: 616910  inst.: 12322463 (ipc=15.5) sim_rate=35409 (inst/sec) elapsed = 0:0:05:48 / Sun Feb 28 21:40:26 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (279529,337410), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(279530,337410)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (280630,337410), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(280631,337410)
GPGPU-Sim uArch: cycles simulated: 618410  inst.: 12344978 (ipc=15.5) sim_rate=35372 (inst/sec) elapsed = 0:0:05:49 / Sun Feb 28 21:40:27 2016
GPGPU-Sim uArch: cycles simulated: 619910  inst.: 12361206 (ipc=15.5) sim_rate=35317 (inst/sec) elapsed = 0:0:05:50 / Sun Feb 28 21:40:28 2016
GPGPU-Sim uArch: cycles simulated: 621410  inst.: 12376110 (ipc=15.5) sim_rate=35259 (inst/sec) elapsed = 0:0:05:51 / Sun Feb 28 21:40:29 2016
GPGPU-Sim uArch: cycles simulated: 622910  inst.: 12392810 (ipc=15.4) sim_rate=35206 (inst/sec) elapsed = 0:0:05:52 / Sun Feb 28 21:40:30 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(190,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (286544,337410), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(286545,337410)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (286664,337410), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(286665,337410)
GPGPU-Sim uArch: cycles simulated: 624410  inst.: 12411438 (ipc=15.4) sim_rate=35159 (inst/sec) elapsed = 0:0:05:53 / Sun Feb 28 21:40:31 2016
GPGPU-Sim uArch: cycles simulated: 626410  inst.: 12434193 (ipc=15.4) sim_rate=35124 (inst/sec) elapsed = 0:0:05:54 / Sun Feb 28 21:40:32 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (289004,337410), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(289005,337410)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (289482,337410), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(289483,337410)
GPGPU-Sim uArch: cycles simulated: 627910  inst.: 12458242 (ipc=15.4) sim_rate=35093 (inst/sec) elapsed = 0:0:05:55 / Sun Feb 28 21:40:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (291902,337410), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(291903,337410)
GPGPU-Sim uArch: cycles simulated: 629410  inst.: 12480350 (ipc=15.4) sim_rate=35057 (inst/sec) elapsed = 0:0:05:56 / Sun Feb 28 21:40:34 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(190,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (292718,337410), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(292719,337410)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (293217,337410), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(293218,337410)
GPGPU-Sim uArch: cycles simulated: 630910  inst.: 12505769 (ipc=15.4) sim_rate=35030 (inst/sec) elapsed = 0:0:05:57 / Sun Feb 28 21:40:35 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (293707,337410), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(293708,337410)
GPGPU-Sim uArch: cycles simulated: 632410  inst.: 12524743 (ipc=15.4) sim_rate=34985 (inst/sec) elapsed = 0:0:05:58 / Sun Feb 28 21:40:36 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (295089,337410), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(295090,337410)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (296393,337410), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(296394,337410)
GPGPU-Sim uArch: cycles simulated: 633910  inst.: 12545065 (ipc=15.4) sim_rate=34944 (inst/sec) elapsed = 0:0:05:59 / Sun Feb 28 21:40:37 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (297475,337410), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(297476,337410)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (298432,337410), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(298433,337410)
GPGPU-Sim uArch: cycles simulated: 635910  inst.: 12569667 (ipc=15.4) sim_rate=34915 (inst/sec) elapsed = 0:0:06:00 / Sun Feb 28 21:40:38 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(196,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (299602,337410), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(299603,337410)
GPGPU-Sim uArch: cycles simulated: 637410  inst.: 12590061 (ipc=15.4) sim_rate=34875 (inst/sec) elapsed = 0:0:06:01 / Sun Feb 28 21:40:39 2016
GPGPU-Sim uArch: cycles simulated: 638910  inst.: 12605988 (ipc=15.3) sim_rate=34823 (inst/sec) elapsed = 0:0:06:02 / Sun Feb 28 21:40:40 2016
GPGPU-Sim uArch: cycles simulated: 640410  inst.: 12620789 (ipc=15.3) sim_rate=34768 (inst/sec) elapsed = 0:0:06:03 / Sun Feb 28 21:40:41 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (303554,337410), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(303555,337410)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (303883,337410), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(303884,337410)
GPGPU-Sim uArch: cycles simulated: 641910  inst.: 12640413 (ipc=15.3) sim_rate=34726 (inst/sec) elapsed = 0:0:06:04 / Sun Feb 28 21:40:42 2016
GPGPU-Sim uArch: cycles simulated: 643410  inst.: 12655663 (ipc=15.3) sim_rate=34673 (inst/sec) elapsed = 0:0:06:05 / Sun Feb 28 21:40:43 2016
GPGPU-Sim uArch: cycles simulated: 644910  inst.: 12670708 (ipc=15.2) sim_rate=34619 (inst/sec) elapsed = 0:0:06:06 / Sun Feb 28 21:40:44 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(138,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 646910  inst.: 12694537 (ipc=15.2) sim_rate=34590 (inst/sec) elapsed = 0:0:06:07 / Sun Feb 28 21:40:45 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (310026,337410), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(310027,337410)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (310261,337410), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(310262,337410)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (310735,337410), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(310736,337410)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (310753,337410), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(310754,337410)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (310891,337410), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(310892,337410)
GPGPU-Sim uArch: cycles simulated: 648410  inst.: 12720694 (ipc=15.2) sim_rate=34567 (inst/sec) elapsed = 0:0:06:08 / Sun Feb 28 21:40:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (311477,337410), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(311478,337410)
GPGPU-Sim uArch: cycles simulated: 649910  inst.: 12746768 (ipc=15.2) sim_rate=34544 (inst/sec) elapsed = 0:0:06:09 / Sun Feb 28 21:40:47 2016
GPGPU-Sim uArch: cycles simulated: 651410  inst.: 12769567 (ipc=15.2) sim_rate=34512 (inst/sec) elapsed = 0:0:06:10 / Sun Feb 28 21:40:48 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(201,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (315050,337410), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(315051,337410)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (315771,337410), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(315772,337410)
GPGPU-Sim uArch: cycles simulated: 653410  inst.: 12796558 (ipc=15.2) sim_rate=34492 (inst/sec) elapsed = 0:0:06:11 / Sun Feb 28 21:40:49 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (316005,337410), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(316006,337410)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (316480,337410), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(316481,337410)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (316506,337410), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(316507,337410)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (316543,337410), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(316544,337410)
GPGPU-Sim uArch: cycles simulated: 654910  inst.: 12825757 (ipc=15.2) sim_rate=34477 (inst/sec) elapsed = 0:0:06:12 / Sun Feb 28 21:40:50 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (318259,337410), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(318260,337410)
GPGPU-Sim uArch: cycles simulated: 656910  inst.: 12853896 (ipc=15.2) sim_rate=34460 (inst/sec) elapsed = 0:0:06:13 / Sun Feb 28 21:40:51 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(144,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 658410  inst.: 12873346 (ipc=15.2) sim_rate=34420 (inst/sec) elapsed = 0:0:06:14 / Sun Feb 28 21:40:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (321099,337410), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(321100,337410)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (321370,337410), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(321371,337410)
GPGPU-Sim uArch: cycles simulated: 659910  inst.: 12897415 (ipc=15.2) sim_rate=34393 (inst/sec) elapsed = 0:0:06:15 / Sun Feb 28 21:40:53 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (323984,337410), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(323985,337410)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (324440,337410), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(324441,337410)
GPGPU-Sim uArch: cycles simulated: 661910  inst.: 12926958 (ipc=15.2) sim_rate=34380 (inst/sec) elapsed = 0:0:06:16 / Sun Feb 28 21:40:54 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (325776,337410), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(325777,337410)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (325885,337410), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(325886,337410)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (325886,337410), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(325887,337410)
GPGPU-Sim uArch: cycles simulated: 663410  inst.: 12947731 (ipc=15.2) sim_rate=34344 (inst/sec) elapsed = 0:0:06:17 / Sun Feb 28 21:40:55 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (326694,337410), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(326695,337410)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (327083,337410), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(327084,337410)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(214,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 664910  inst.: 12972489 (ipc=15.2) sim_rate=34318 (inst/sec) elapsed = 0:0:06:18 / Sun Feb 28 21:40:56 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (328469,337410), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(328470,337410)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (329249,337410), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(329250,337410)
GPGPU-Sim uArch: cycles simulated: 666910  inst.: 13004382 (ipc=15.2) sim_rate=34312 (inst/sec) elapsed = 0:0:06:19 / Sun Feb 28 21:40:57 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (330135,337410), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(330136,337410)
GPGPU-Sim uArch: cycles simulated: 668410  inst.: 13025906 (ipc=15.2) sim_rate=34278 (inst/sec) elapsed = 0:0:06:20 / Sun Feb 28 21:40:58 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (331439,337410), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(331440,337410)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (332047,337410), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(332048,337410)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (332372,337410), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(332373,337410)
GPGPU-Sim uArch: cycles simulated: 669910  inst.: 13050365 (ipc=15.2) sim_rate=34252 (inst/sec) elapsed = 0:0:06:21 / Sun Feb 28 21:40:59 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (332617,337410), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(332618,337410)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (333229,337410), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(333230,337410)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(226,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 671910  inst.: 13080403 (ipc=15.2) sim_rate=34241 (inst/sec) elapsed = 0:0:06:22 / Sun Feb 28 21:41:00 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (334827,337410), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(334828,337410)
GPGPU-Sim uArch: cycles simulated: 673410  inst.: 13106559 (ipc=15.2) sim_rate=34220 (inst/sec) elapsed = 0:0:06:23 / Sun Feb 28 21:41:01 2016
GPGPU-Sim uArch: cycles simulated: 674410  inst.: 13118377 (ipc=15.2) sim_rate=34162 (inst/sec) elapsed = 0:0:06:24 / Sun Feb 28 21:41:02 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (337078,337410), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(337079,337410)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (337849,337410), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(337850,337410)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (338043,337410), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(338044,337410)
GPGPU-Sim uArch: cycles simulated: 676410  inst.: 13150448 (ipc=15.2) sim_rate=34157 (inst/sec) elapsed = 0:0:06:25 / Sun Feb 28 21:41:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (339003,337410), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(339004,337410)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(174,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (340168,337410), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(340169,337410)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (340257,337410), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(340258,337410)
GPGPU-Sim uArch: cycles simulated: 677910  inst.: 13177816 (ipc=15.3) sim_rate=34139 (inst/sec) elapsed = 0:0:06:26 / Sun Feb 28 21:41:04 2016
GPGPU-Sim uArch: cycles simulated: 679410  inst.: 13198546 (ipc=15.2) sim_rate=34104 (inst/sec) elapsed = 0:0:06:27 / Sun Feb 28 21:41:05 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (342131,337410), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(342132,337410)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (343032,337410), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(343033,337410)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (343383,337410), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(343384,337410)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (343425,337410), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(343426,337410)
GPGPU-Sim uArch: cycles simulated: 681410  inst.: 13231735 (ipc=15.3) sim_rate=34102 (inst/sec) elapsed = 0:0:06:28 / Sun Feb 28 21:41:06 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (344001,337410), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(344002,337410)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (344946,337410), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(344947,337410)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (345257,337410), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(345258,337410)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(253,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 682910  inst.: 13256424 (ipc=15.3) sim_rate=34078 (inst/sec) elapsed = 0:0:06:29 / Sun Feb 28 21:41:07 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (345590,337410), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(345591,337410)
GPGPU-Sim uArch: cycles simulated: 684410  inst.: 13282427 (ipc=15.3) sim_rate=34057 (inst/sec) elapsed = 0:0:06:30 / Sun Feb 28 21:41:08 2016
GPGPU-Sim uArch: cycles simulated: 685910  inst.: 13300170 (ipc=15.3) sim_rate=34015 (inst/sec) elapsed = 0:0:06:31 / Sun Feb 28 21:41:09 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (348506,337410), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(348507,337410)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (348539,337410), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (349676,337410), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 687910  inst.: 13331908 (ipc=15.3) sim_rate=34009 (inst/sec) elapsed = 0:0:06:32 / Sun Feb 28 21:41:10 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(203,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 689410  inst.: 13354791 (ipc=15.3) sim_rate=33981 (inst/sec) elapsed = 0:0:06:33 / Sun Feb 28 21:41:11 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (353274,337410), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 691410  inst.: 13379110 (ipc=15.2) sim_rate=33957 (inst/sec) elapsed = 0:0:06:34 / Sun Feb 28 21:41:12 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (354103,337410), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (354348,337410), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (354498,337410), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (355204,337410), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (355456,337410), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (355698,337410), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 693410  inst.: 13401122 (ipc=15.2) sim_rate=33926 (inst/sec) elapsed = 0:0:06:35 / Sun Feb 28 21:41:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (356290,337410), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (356323,337410), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (356939,337410), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (357190,337410), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 695410  inst.: 13429061 (ipc=15.2) sim_rate=33911 (inst/sec) elapsed = 0:0:06:36 / Sun Feb 28 21:41:14 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (358825,337410), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (358989,337410), 4 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(199,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (359279,337410), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (359525,337410), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (359535,337410), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (359857,337410), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 697410  inst.: 13453609 (ipc=15.2) sim_rate=33888 (inst/sec) elapsed = 0:0:06:37 / Sun Feb 28 21:41:15 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (360326,337410), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (360371,337410), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (360621,337410), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 699410  inst.: 13477639 (ipc=15.2) sim_rate=33863 (inst/sec) elapsed = 0:0:06:38 / Sun Feb 28 21:41:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (362145,337410), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (362905,337410), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (363123,337410), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (363308,337410), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (363890,337410), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 701410  inst.: 13499498 (ipc=15.2) sim_rate=33833 (inst/sec) elapsed = 0:0:06:39 / Sun Feb 28 21:41:17 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (364136,337410), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (364192,337410), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (364698,337410), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (364721,337410), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (365019,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (365196,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (365903,337410), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (366106,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (366357,337410), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 703910  inst.: 13522869 (ipc=15.1) sim_rate=33807 (inst/sec) elapsed = 0:0:06:40 / Sun Feb 28 21:41:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (366660,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (366883,337410), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (367119,337410), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (367218,337410), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (367410,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (367417,337410), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (367609,337410), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (367879,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (367970,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (368052,337410), 1 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(254,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (368542,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (368882,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (368916,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (369014,337410), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (369035,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (369094,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (369232,337410), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (369351,337410), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 706910  inst.: 13549769 (ipc=15.1) sim_rate=33789 (inst/sec) elapsed = 0:0:06:41 / Sun Feb 28 21:41:19 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (369708,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (369873,337410), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (369874,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (369874,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (369994,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (370048,337410), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (370384,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (370522,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (370686,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (370712,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (370740,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (370792,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (370991,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (371005,337410), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (371012,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (371246,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (371264,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (371280,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (371591,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (371683,337410), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (371833,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (371848,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (371909,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (371982,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (372015,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (372055,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (372227,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (372382,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (372446,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (372599,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (372601,337410), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (372825,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (373302,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (373373,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (373464,337410), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (374207,337410), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 374208
gpu_sim_insn = 5583059
gpu_ipc =      14.9197
gpu_tot_sim_cycle = 711618
gpu_tot_sim_insn = 13567888
gpu_tot_ipc =      19.0663
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1811356
gpu_stall_icnt2sh    = 4454459
gpu_total_sim_rate=33835

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 788957
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 77451, Miss = 65506, Miss_rate = 0.846, Pending_hits = 4459, Reservation_fails = 575740
	L1D_cache_core[1]: Access = 75657, Miss = 63490, Miss_rate = 0.839, Pending_hits = 4205, Reservation_fails = 569257
	L1D_cache_core[2]: Access = 75307, Miss = 63119, Miss_rate = 0.838, Pending_hits = 4269, Reservation_fails = 561412
	L1D_cache_core[3]: Access = 80264, Miss = 67901, Miss_rate = 0.846, Pending_hits = 4665, Reservation_fails = 581266
	L1D_cache_core[4]: Access = 76465, Miss = 64355, Miss_rate = 0.842, Pending_hits = 4480, Reservation_fails = 574885
	L1D_cache_core[5]: Access = 76909, Miss = 64881, Miss_rate = 0.844, Pending_hits = 4441, Reservation_fails = 573123
	L1D_cache_core[6]: Access = 75748, Miss = 63682, Miss_rate = 0.841, Pending_hits = 4323, Reservation_fails = 568264
	L1D_cache_core[7]: Access = 78017, Miss = 65739, Miss_rate = 0.843, Pending_hits = 4439, Reservation_fails = 579983
	L1D_cache_core[8]: Access = 78052, Miss = 65711, Miss_rate = 0.842, Pending_hits = 4488, Reservation_fails = 574440
	L1D_cache_core[9]: Access = 80325, Miss = 67538, Miss_rate = 0.841, Pending_hits = 4666, Reservation_fails = 583266
	L1D_cache_core[10]: Access = 77793, Miss = 65702, Miss_rate = 0.845, Pending_hits = 4487, Reservation_fails = 579709
	L1D_cache_core[11]: Access = 77535, Miss = 65293, Miss_rate = 0.842, Pending_hits = 4384, Reservation_fails = 575663
	L1D_cache_core[12]: Access = 75589, Miss = 63622, Miss_rate = 0.842, Pending_hits = 4378, Reservation_fails = 564647
	L1D_cache_core[13]: Access = 76980, Miss = 64789, Miss_rate = 0.842, Pending_hits = 4383, Reservation_fails = 568596
	L1D_cache_core[14]: Access = 78402, Miss = 65808, Miss_rate = 0.839, Pending_hits = 4419, Reservation_fails = 572487
	L1D_total_cache_accesses = 1160494
	L1D_total_cache_misses = 977136
	L1D_total_cache_miss_rate = 0.8420
	L1D_total_cache_pending_hits = 66486
	L1D_total_cache_reservation_fails = 8602738
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117538
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 571485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6167688
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117058
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2435050
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 787959
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2068, 2058, 1822, 2039, 1738, 2092, 2366, 2125, 2775, 2353, 2236, 2450, 2542, 1970, 2165, 2017, 2122, 2097, 2594, 1935, 1992, 2105, 2348, 2385, 1844, 1838, 2699, 2209, 2068, 2020, 1642, 1822, 1977, 1740, 1938, 2186, 1999, 1530, 2312, 2066, 1935, 1134, 1633, 1847, 1196, 1640, 1573, 1584, 
gpgpu_n_tot_thrd_icount = 46784480
gpgpu_n_tot_w_icount = 1462015
gpgpu_n_stall_shd_mem = 9404391
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 571485
gpgpu_n_mem_write_global = 408212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1819138
gpgpu_n_store_insn = 664354
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332778
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9401234
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15634919	W0_Idle:849126	W0_Scoreboard:2745398	W1:351442	W2:164917	W3:106901	W4:78742	W5:58891	W6:54076	W7:48011	W8:44397	W9:41799	W10:36427	W11:34788	W12:31310	W13:26876	W14:21321	W15:20420	W16:17528	W17:13719	W18:12633	W19:13630	W20:12594	W21:12209	W22:13220	W23:14682	W24:13398	W25:11260	W26:9029	W27:6839	W28:3819	W29:1964	W30:678	W31:123	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4571880 {8:571485,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16349056 {40:407939,72:88,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77721960 {136:571485,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265696 {8:408212,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 284 
maxdqlatency = 0 
maxmflatency = 1225 
averagemflatency = 397 
max_icnt2mem_latency = 904 
max_icnt2sh_latency = 710781 
mrq_lat_table:26173 	3652 	740 	1342 	2099 	420 	298 	139 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	116807 	685951 	176921 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	63278 	26168 	74279 	316496 	232342 	263121 	4088 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33260 	266632 	254647 	16867 	94 	0 	0 	2 	9 	38 	938 	9267 	18920 	44727 	99577 	169526 	65208 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	1346 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        30        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        31        30        32        32        32        32        32        32        31        31        32        32        32        32        32        28 
dram[2]:        31        30        32        32        32        32        32        32        32        32        29        32        32        32        32        32 
dram[3]:        29        31        32        31        34        32        32        32        32        32        32        32        32        32        30        31 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        29        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     89059     87635    125593    125255    126281    126188    130576    124809    111675    118594    112740    103922    105099    103770     90928     90943 
dram[1]:    101991    102449    125284    124614    126050    126107    105879     99096    100431    145440    119953    103726     91371     79688     82533    102033 
dram[2]:     89039     87803    116480    117826    126058    126009    153164    145969    122670    163570     92638    103377     93019    102857    136576    146305 
dram[3]:    100778    135087    115506    115280    126006    123439    100225     99139    108244     92795     95621     94427     81276     77387     70290     70587 
dram[4]:    120467    117749    115331    114642    144800    146484    153001    139035    159086    128615     96124     94344    100031     94264    111040     90325 
dram[5]:    157312    159451    118112    115038    146090    147058     99430     99411    111084    109443     98516     70234     79293     79686    137502    140199 
average row accesses per activate:
dram[0]:  6.333333  6.566038  6.961538  6.735849  8.125000  7.734694  6.983606  6.149254  7.981132  7.220339  5.947369  6.127273  7.973684  7.650000 10.166667 12.120000 
dram[1]:  6.862745  9.153846  6.943396  6.315790  5.287671  5.089744  6.887097  6.569231  6.333333  7.625000  7.039216  6.938776  6.866667  6.346939  7.279070  7.380952 
dram[2]:  7.060000  6.901961  5.671875  6.000000  8.422222  7.396226 10.071428 11.828571  6.734375  6.746032  7.224490  5.866667  7.232558  7.948718  8.486486  9.029411 
dram[3]:  5.307693  5.948276  6.464286  7.595745  6.962264  7.111111  7.421052  6.257576  7.233333  7.166667  5.328358  5.196970  7.550000  6.586957  7.800000  6.531915 
dram[4]: 10.558824  8.756098  7.673913  5.819672  7.653061  8.127660  6.918033  7.436364 10.095238  9.260870  6.375000  6.860000  6.863636  6.666667 10.225806  9.242424 
dram[5]:  6.788462  5.208955  5.806452  5.809524  5.794117  6.030303  7.241379  9.704545  7.362069  5.944445  6.051724  6.358490  6.224490  6.250000  6.863636  7.068182 
average row locality = 34872/4993 = 6.984178
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       311       313       326       324       351       342       393       378       389       391       327       327       303       306       305       303 
dram[1]:       314       325       331       327       345       357       393       392       402       395       345       328       309       311       313       310 
dram[2]:       317       318       331       318       343       353       388       381       398       393       341       341       311       309       314       307 
dram[3]:       309       311       328       323       332       345       389       377       402       397       345       333       302       303       312       307 
dram[4]:       325       327       320       319       340       346       389       374       392       392       346       333       302       300       317       305 
dram[5]:       320       316       327       331       356       358       386       393       395       396       340       327       305       300       302       311 
total reads: 32654
bank skew: 402/300 = 1.34
chip skew: 5497/5389 = 1.02
number of total write accesses:
dram[0]:        31        35        36        33        39        37        33        34        34        35        12        10         0         0         0         0 
dram[1]:        36        32        37        33        41        40        34        35        35        32        14        12         0         0         0         0 
dram[2]:        36        34        32        36        36        39        35        33        33        32        13        11         0         1         0         0 
dram[3]:        36        34        34        34        37        39        34        36        32        33        12        10         0         0         0         0 
dram[4]:        34        32        33        36        35        36        33        35        32        34        11        10         0         0         0         0 
dram[5]:        33        33        33        35        38        40        34        34        32        32        11        10         0         0         0         0 
total reads: 2218
min_bank_accesses = 0!
chip skew: 381/361 = 1.06
average mf latency per bank:
dram[0]:       5644      5595      6084      6156      5703      5762      5497      5621      4983      5054     11806     12192     20506     20507     27667     28013
dram[1]:       5533      5739      6038      6457      5996      6057      5682      5996      5149      5362     11220     12753     20152     20881     27282     29025
dram[2]:       5619      5577      5985      5991      6022      5816      5556      5639      5154      5267     11306     12208     19822     21009     26573     28124
dram[3]:       5796      5678      5872      6121      6041      5961      5525      5738      5064      5089     11264     12197     20311     21112     27084     28245
dram[4]:       7020      5547      8010      6116      7990      6128      7558      5686      6941      5057     71051     12528     27411     21300     35691     28257
dram[5]:       5511      5716      5923      6142      5513      5766      5316      5600      4899      5153     11867     12624     20112     21784     27332     27858
maximum mf latency per bank:
dram[0]:        985       966       938       913       889       896       846       921       908       811       901      1027       945       879       899      1029
dram[1]:        880      1016       934       899       925      1067       858      1108       938       905       901       955       897       940       997       994
dram[2]:        867       889      1043       884       891       895       901       996       786       851       927       891       874      1033       954       909
dram[3]:        980       871       873       852       944       857       859       957       873       893       944      1050       914       953      1020       978
dram[4]:       1057       925      1005       889      1101       892      1003       997      1053       983      1138      1114      1136      1003      1225      1059
dram[5]:        962       938       857       957       941       955       884       924       781       923       842       906       948       910       865       969

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939331 n_nop=926597 n_act=794 n_pre=778 n_req=5758 n_rd=10778 n_write=384 bw_util=0.02377
n_activity=80329 dram_eff=0.2779
bk0: 622a 936061i bk1: 626a 936025i bk2: 652a 935987i bk3: 648a 935934i bk4: 702a 935756i bk5: 684a 935567i bk6: 786a 935357i bk7: 756a 934801i bk8: 778a 935557i bk9: 782a 935274i bk10: 654a 935815i bk11: 654a 935738i bk12: 606a 936207i bk13: 612a 935917i bk14: 610a 936452i bk15: 606a 936441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0411048
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939331 n_nop=926181 n_act=882 n_pre=866 n_req=5878 n_rd=10994 n_write=408 bw_util=0.02428
n_activity=86326 dram_eff=0.2642
bk0: 628a 936152i bk1: 650a 936374i bk2: 662a 935803i bk3: 654a 935856i bk4: 690a 935229i bk5: 714a 934868i bk6: 786a 935176i bk7: 784a 934987i bk8: 804a 935217i bk9: 790a 935539i bk10: 690a 936087i bk11: 656a 936173i bk12: 618a 936494i bk13: 622a 936153i bk14: 626a 936476i bk15: 620a 936458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0205529
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939331 n_nop=926460 n_act=788 n_pre=772 n_req=5834 n_rd=10926 n_write=385 bw_util=0.02408
n_activity=81460 dram_eff=0.2777
bk0: 634a 936107i bk1: 636a 936090i bk2: 662a 935557i bk3: 636a 935769i bk4: 686a 935958i bk5: 706a 935512i bk6: 776a 935468i bk7: 762a 935428i bk8: 796a 935328i bk9: 786a 935156i bk10: 682a 935875i bk11: 682a 935436i bk12: 622a 936014i bk13: 618a 935863i bk14: 628a 936551i bk15: 614a 936750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0420246
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939331 n_nop=926365 n_act=882 n_pre=866 n_req=5786 n_rd=10830 n_write=388 bw_util=0.02389
n_activity=84787 dram_eff=0.2646
bk0: 618a 935655i bk1: 622a 935920i bk2: 656a 935814i bk3: 646a 936082i bk4: 664a 935823i bk5: 690a 935641i bk6: 778a 935410i bk7: 754a 935010i bk8: 804a 935471i bk9: 794a 935510i bk10: 690a 935746i bk11: 666a 935775i bk12: 604a 936596i bk13: 606a 936309i bk14: 624a 936722i bk15: 614a 936546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0196225
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939331 n_nop=926641 n_act=741 n_pre=725 n_req=5788 n_rd=10854 n_write=370 bw_util=0.0239
n_activity=82997 dram_eff=0.2705
bk0: 650a 936506i bk1: 654a 936157i bk2: 640a 936230i bk3: 638a 935850i bk4: 680a 936001i bk5: 692a 935835i bk6: 778a 935262i bk7: 748a 935070i bk8: 784a 935943i bk9: 784a 935540i bk10: 692a 935858i bk11: 666a 935776i bk12: 604a 935988i bk13: 600a 935696i bk14: 634a 936299i bk15: 610a 936011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0480672
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939331 n_nop=926225 n_act=906 n_pre=890 n_req=5828 n_rd=10926 n_write=384 bw_util=0.02408
n_activity=85096 dram_eff=0.2658
bk0: 640a 936063i bk1: 632a 935675i bk2: 654a 935789i bk3: 662a 935663i bk4: 712a 935378i bk5: 716a 935291i bk6: 772a 935266i bk7: 786a 935398i bk8: 790a 935679i bk9: 792a 935228i bk10: 680a 936036i bk11: 654a 936114i bk12: 610a 936350i bk13: 600a 936136i bk14: 604a 936532i bk15: 622a 936282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0237467

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77698, Miss = 2705, Miss_rate = 0.035, Pending_hits = 11, Reservation_fails = 246
L2_cache_bank[1]: Access = 78356, Miss = 2684, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 378
L2_cache_bank[2]: Access = 77689, Miss = 2752, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 79045, Miss = 2745, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 77357, Miss = 2743, Miss_rate = 0.035, Pending_hits = 7, Reservation_fails = 64
L2_cache_bank[5]: Access = 78505, Miss = 2720, Miss_rate = 0.035, Pending_hits = 9, Reservation_fails = 328
L2_cache_bank[6]: Access = 78018, Miss = 2719, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 78611, Miss = 2696, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 117586, Miss = 2731, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 222
L2_cache_bank[9]: Access = 78837, Miss = 2696, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 658
L2_cache_bank[10]: Access = 78713, Miss = 2731, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 79357, Miss = 2732, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 979772
L2_total_cache_misses = 32654
L2_total_cache_miss_rate = 0.0333
L2_total_cache_pending_hits = 87
L2_total_cache_reservation_fails = 2005
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 540875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30588
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1672
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406095
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2061
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=3265982
icnt_total_pkts_simt_to_mem=1388627
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.4204
	minimum = 6
	maximum = 794
Network latency average = 40.4109
	minimum = 6
	maximum = 515
Slowest packet = 949197
Flit latency average = 27.731
	minimum = 6
	maximum = 514
Slowest flit = 3528976
Fragmentation average = 0.097602
	minimum = 0
	maximum = 400
Injected packet rate average = 0.104619
	minimum = 0.0925608 (at node 6)
	maximum = 0.156218 (at node 23)
Accepted packet rate average = 0.104619
	minimum = 0.0925608 (at node 6)
	maximum = 0.156218 (at node 23)
Injected flit rate average = 0.259996
	minimum = 0.124599 (at node 6)
	maximum = 0.458777 (at node 23)
Accepted flit rate average= 0.259996
	minimum = 0.149609 (at node 19)
	maximum = 0.351852 (at node 14)
Injected packet length average = 2.48518
Accepted packet length average = 2.48518
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.9602 (6 samples)
	minimum = 6 (6 samples)
	maximum = 341.5 (6 samples)
Network latency average = 23.6393 (6 samples)
	minimum = 6 (6 samples)
	maximum = 242.833 (6 samples)
Flit latency average = 18.2074 (6 samples)
	minimum = 6 (6 samples)
	maximum = 240.5 (6 samples)
Fragmentation average = 0.0367321 (6 samples)
	minimum = 0 (6 samples)
	maximum = 156.5 (6 samples)
Injected packet rate average = 0.0538017 (6 samples)
	minimum = 0.0427739 (6 samples)
	maximum = 0.110607 (6 samples)
Accepted packet rate average = 0.0538017 (6 samples)
	minimum = 0.0427739 (6 samples)
	maximum = 0.110607 (6 samples)
Injected flit rate average = 0.124639 (6 samples)
	minimum = 0.0618044 (6 samples)
	maximum = 0.244066 (6 samples)
Accepted flit rate average = 0.124639 (6 samples)
	minimum = 0.0764468 (6 samples)
	maximum = 0.219773 (6 samples)
Injected packet size average = 2.31663 (6 samples)
Accepted packet size average = 2.31663 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 41 sec (401 sec)
gpgpu_simulation_rate = 33835 (inst/sec)
gpgpu_simulation_rate = 1774 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,711618)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,711618)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,711618)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,711618)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,711618)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,711618)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,711618)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(60,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(83,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 712118  inst.: 13873530 (ipc=611.3) sim_rate=34511 (inst/sec) elapsed = 0:0:06:42 / Sun Feb 28 21:41:20 2016
GPGPU-Sim uArch: cycles simulated: 712618  inst.: 13890256 (ipc=322.4) sim_rate=34467 (inst/sec) elapsed = 0:0:06:43 / Sun Feb 28 21:41:21 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(44,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 714118  inst.: 13910704 (ipc=137.1) sim_rate=34432 (inst/sec) elapsed = 0:0:06:44 / Sun Feb 28 21:41:22 2016
GPGPU-Sim uArch: cycles simulated: 715618  inst.: 13926120 (ipc=89.6) sim_rate=34385 (inst/sec) elapsed = 0:0:06:45 / Sun Feb 28 21:41:23 2016
GPGPU-Sim uArch: cycles simulated: 717118  inst.: 13942416 (ipc=68.1) sim_rate=34340 (inst/sec) elapsed = 0:0:06:46 / Sun Feb 28 21:41:24 2016
GPGPU-Sim uArch: cycles simulated: 719118  inst.: 13964269 (ipc=52.9) sim_rate=34310 (inst/sec) elapsed = 0:0:06:47 / Sun Feb 28 21:41:25 2016
GPGPU-Sim uArch: cycles simulated: 720618  inst.: 13981535 (ipc=46.0) sim_rate=34268 (inst/sec) elapsed = 0:0:06:48 / Sun Feb 28 21:41:26 2016
GPGPU-Sim uArch: cycles simulated: 722118  inst.: 13999274 (ipc=41.1) sim_rate=34228 (inst/sec) elapsed = 0:0:06:49 / Sun Feb 28 21:41:27 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(80,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 723618  inst.: 14017778 (ipc=37.5) sim_rate=34189 (inst/sec) elapsed = 0:0:06:50 / Sun Feb 28 21:41:28 2016
GPGPU-Sim uArch: cycles simulated: 725118  inst.: 14038731 (ipc=34.9) sim_rate=34157 (inst/sec) elapsed = 0:0:06:51 / Sun Feb 28 21:41:29 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13986,711618), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13987,711618)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14119,711618), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14120,711618)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14384,711618), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14385,711618)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14558,711618), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14559,711618)
GPGPU-Sim uArch: cycles simulated: 726618  inst.: 14063233 (ipc=33.0) sim_rate=34134 (inst/sec) elapsed = 0:0:06:52 / Sun Feb 28 21:41:30 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15079,711618), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15080,711618)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15451,711618), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15452,711618)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15929,711618), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15930,711618)
GPGPU-Sim uArch: cycles simulated: 728118  inst.: 14090605 (ipc=31.7) sim_rate=34117 (inst/sec) elapsed = 0:0:06:53 / Sun Feb 28 21:41:31 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16707,711618), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16708,711618)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16801,711618), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16802,711618)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17117,711618), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17118,711618)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(35,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17226,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17227,711618)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17552,711618), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17553,711618)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17811,711618), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17812,711618)
GPGPU-Sim uArch: cycles simulated: 729618  inst.: 14122161 (ipc=30.8) sim_rate=34111 (inst/sec) elapsed = 0:0:06:54 / Sun Feb 28 21:41:32 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18005,711618), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18006,711618)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18278,711618), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18279,711618)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18555,711618), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18556,711618)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18669,711618), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18670,711618)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18745,711618), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18746,711618)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19389,711618), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19390,711618)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19477,711618), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19478,711618)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19480,711618), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19481,711618)
GPGPU-Sim uArch: cycles simulated: 731118  inst.: 14154163 (ipc=30.1) sim_rate=34106 (inst/sec) elapsed = 0:0:06:55 / Sun Feb 28 21:41:33 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20305,711618), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(20306,711618)
GPGPU-Sim uArch: cycles simulated: 732618  inst.: 14181626 (ipc=29.2) sim_rate=34090 (inst/sec) elapsed = 0:0:06:56 / Sun Feb 28 21:41:34 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22214,711618), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22215,711618)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(112,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22712,711618), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(22713,711618)
GPGPU-Sim uArch: cycles simulated: 734618  inst.: 14211973 (ipc=28.0) sim_rate=34081 (inst/sec) elapsed = 0:0:06:57 / Sun Feb 28 21:41:35 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23466,711618), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23467,711618)
GPGPU-Sim uArch: cycles simulated: 736118  inst.: 14235928 (ipc=27.3) sim_rate=34057 (inst/sec) elapsed = 0:0:06:58 / Sun Feb 28 21:41:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24772,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24773,711618)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25646,711618), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(25647,711618)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25877,711618), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(25878,711618)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26389,711618), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26390,711618)
GPGPU-Sim uArch: cycles simulated: 738118  inst.: 14285722 (ipc=27.1) sim_rate=34094 (inst/sec) elapsed = 0:0:06:59 / Sun Feb 28 21:41:37 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (26780,711618), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(26781,711618)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(91,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26860,711618), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(26861,711618)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27722,711618), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(27723,711618)
GPGPU-Sim uArch: cycles simulated: 739618  inst.: 14323120 (ipc=27.0) sim_rate=34102 (inst/sec) elapsed = 0:0:07:00 / Sun Feb 28 21:41:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28816,711618), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(28817,711618)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28904,711618), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28905,711618)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (29390,711618), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(29391,711618)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (29470,711618), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(29471,711618)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (29610,711618), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(29611,711618)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29770,711618), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29771,711618)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (29774,711618), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(29775,711618)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29982,711618), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29983,711618)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (29992,711618), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(29993,711618)
GPGPU-Sim uArch: cycles simulated: 741618  inst.: 14374537 (ipc=26.9) sim_rate=34143 (inst/sec) elapsed = 0:0:07:01 / Sun Feb 28 21:41:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (30280,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(30281,711618)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30316,711618), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30317,711618)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(132,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (30344,711618), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(30345,711618)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30418,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30419,711618)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (30516,711618), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(30517,711618)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (30750,711618), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(30751,711618)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30928,711618), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30929,711618)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (30936,711618), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(30937,711618)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30962,711618), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30963,711618)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31286,711618), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31287,711618)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31426,711618), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(31427,711618)
GPGPU-Sim uArch: cycles simulated: 743118  inst.: 14435226 (ipc=27.5) sim_rate=34206 (inst/sec) elapsed = 0:0:07:02 / Sun Feb 28 21:41:40 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (31541,711618), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(31542,711618)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (31598,711618), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(31599,711618)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31602,711618), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31603,711618)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (31963,711618), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(31964,711618)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32105,711618), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(32106,711618)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32167,711618), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(32168,711618)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (32237,711618), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(32238,711618)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (32245,711618), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(32246,711618)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(107,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (32662,711618), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(32663,711618)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32665,711618), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(32666,711618)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (32692,711618), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(32693,711618)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (32754,711618), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(32755,711618)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32950,711618), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(32951,711618)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33155,711618), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(33156,711618)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33295,711618), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33296,711618)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33369,711618), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(33370,711618)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (33381,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(33382,711618)
GPGPU-Sim uArch: cycles simulated: 745118  inst.: 14523116 (ipc=28.5) sim_rate=34333 (inst/sec) elapsed = 0:0:07:03 / Sun Feb 28 21:41:41 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33549,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(33550,711618)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33564,711618), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(33565,711618)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (33592,711618), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(33593,711618)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (33745,711618), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(33746,711618)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (33788,711618), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(33789,711618)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (34065,711618), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(34066,711618)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (34200,711618), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(34201,711618)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34262,711618), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34263,711618)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (34356,711618), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(34357,711618)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34382,711618), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34383,711618)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34662,711618), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(34663,711618)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(169,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (34680,711618), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(34681,711618)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34700,711618), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(34701,711618)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (34724,711618), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(34725,711618)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (34772,711618), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(34773,711618)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (34912,711618), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(34913,711618)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34994,711618), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34995,711618)
GPGPU-Sim uArch: cycles simulated: 746618  inst.: 14603470 (ipc=29.6) sim_rate=34442 (inst/sec) elapsed = 0:0:07:04 / Sun Feb 28 21:41:42 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (35030,711618), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(35031,711618)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35098,711618), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35099,711618)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (35182,711618), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(35183,711618)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (35194,711618), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(35195,711618)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35345,711618), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35346,711618)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (35353,711618), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(35354,711618)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (35392,711618), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(35393,711618)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (35406,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(35407,711618)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (35419,711618), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(35420,711618)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (35437,711618), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(35438,711618)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35471,711618), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(35472,711618)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (35516,711618), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(35517,711618)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (35533,711618), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(35534,711618)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (35621,711618), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(35622,711618)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (35647,711618), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(35648,711618)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35724,711618), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35725,711618)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(191,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35817,711618), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35818,711618)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35895,711618), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35896,711618)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35912,711618), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35913,711618)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (36191,711618), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(36192,711618)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36198,711618), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36199,711618)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (36329,711618), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(36330,711618)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (36381,711618), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(36382,711618)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36438,711618), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36439,711618)
GPGPU-Sim uArch: cycles simulated: 748118  inst.: 14706513 (ipc=31.2) sim_rate=34603 (inst/sec) elapsed = 0:0:07:05 / Sun Feb 28 21:41:43 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (36572,711618), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(36573,711618)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (36690,711618), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(36691,711618)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36720,711618), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36721,711618)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36743,711618), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36744,711618)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (36909,711618), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(36910,711618)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (37064,711618), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(37065,711618)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (37130,711618), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(37131,711618)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (37249,711618), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(37250,711618)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (37402,711618), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(37403,711618)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37424,711618), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37425,711618)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37461,711618), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37462,711618)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (37499,711618), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(37500,711618)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(204,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37728,711618), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37729,711618)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (37843,711618), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(37844,711618)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37856,711618), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37857,711618)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (37902,711618), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(37903,711618)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37926,711618), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37927,711618)
GPGPU-Sim uArch: cycles simulated: 749618  inst.: 14786698 (ipc=32.1) sim_rate=34710 (inst/sec) elapsed = 0:0:07:06 / Sun Feb 28 21:41:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (38045,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(38046,711618)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38188,711618), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(38189,711618)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38194,711618), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38195,711618)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38264,711618), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38265,711618)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (38319,711618), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(38320,711618)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38345,711618), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(38346,711618)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38363,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38364,711618)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38407,711618), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(38408,711618)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (38429,711618), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(38430,711618)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38431,711618), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38432,711618)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38449,711618), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38450,711618)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (38500,711618), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(38501,711618)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38510,711618), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(38511,711618)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (38646,711618), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(38647,711618)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38691,711618), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38692,711618)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38717,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(38718,711618)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38727,711618), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38728,711618)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38730,711618), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38731,711618)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38741,711618), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(38742,711618)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(234,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38778,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38779,711618)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38780,711618), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38781,711618)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38815,711618), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(38816,711618)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38835,711618), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(38836,711618)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (38876,711618), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(38877,711618)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38952,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38952,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38953,711618)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(38953,711618)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (38965,711618), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(38966,711618)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38969,711618), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38970,711618)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38998,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(38999,711618)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39014,711618), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(39015,711618)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (39032,711618), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(39033,711618)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39062,711618), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(39063,711618)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (39070,711618), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(39071,711618)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39087,711618), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(39088,711618)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39133,711618), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(39134,711618)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39149,711618), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(39150,711618)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39215,711618), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39216,711618)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39246,711618), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(39247,711618)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39286,711618), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(39287,711618)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39360,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39431,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (39490,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (39494,711618), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 751118  inst.: 14950184 (ipc=35.0) sim_rate=35012 (inst/sec) elapsed = 0:0:07:07 / Sun Feb 28 21:41:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39580,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (39649,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39654,711618), 4 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(217,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39698,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (39704,711618), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (39710,711618), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39721,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (39727,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (39736,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39764,711618), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39780,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39795,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39836,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39902,711618), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39902,711618), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39909,711618), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39911,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39924,711618), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39930,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39980,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39992,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39995,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40001,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40035,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40043,711618), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40080,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (40092,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40100,711618), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40129,711618), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40162,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40196,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (40255,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40258,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40267,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40268,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40273,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (40338,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40361,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (40410,711618), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40423,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (40424,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40429,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40456,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (40487,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40497,711618), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40502,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40529,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40631,711618), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40646,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40659,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40684,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40684,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40696,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40716,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40728,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40746,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40773,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (40837,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (40842,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40844,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40959,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41014,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41030,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (41047,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (41080,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41091,711618), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41202,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41220,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (41231,711618), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (41240,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (41248,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (41361,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41394,711618), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41408,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41435,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41439,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41510,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (41591,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41658,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41674,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (41699,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41721,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41786,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (41806,711618), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41990,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (42053,711618), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 42054
gpu_sim_insn = 1401980
gpu_ipc =      33.3376
gpu_tot_sim_cycle = 753672
gpu_tot_sim_insn = 14969868
gpu_tot_ipc =      19.8626
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1944090
gpu_stall_icnt2sh    = 4784481
gpu_total_sim_rate=34976

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 898907
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82097, Miss = 68896, Miss_rate = 0.839, Pending_hits = 4645, Reservation_fails = 607088
	L1D_cache_core[1]: Access = 80540, Miss = 66961, Miss_rate = 0.831, Pending_hits = 4424, Reservation_fails = 597035
	L1D_cache_core[2]: Access = 80089, Miss = 66593, Miss_rate = 0.831, Pending_hits = 4484, Reservation_fails = 591199
	L1D_cache_core[3]: Access = 85019, Miss = 71277, Miss_rate = 0.838, Pending_hits = 4870, Reservation_fails = 609309
	L1D_cache_core[4]: Access = 81359, Miss = 67814, Miss_rate = 0.834, Pending_hits = 4731, Reservation_fails = 601996
	L1D_cache_core[5]: Access = 81694, Miss = 68334, Miss_rate = 0.836, Pending_hits = 4635, Reservation_fails = 603515
	L1D_cache_core[6]: Access = 80338, Miss = 66949, Miss_rate = 0.833, Pending_hits = 4547, Reservation_fails = 597829
	L1D_cache_core[7]: Access = 82757, Miss = 69085, Miss_rate = 0.835, Pending_hits = 4670, Reservation_fails = 606715
	L1D_cache_core[8]: Access = 82768, Miss = 69111, Miss_rate = 0.835, Pending_hits = 4717, Reservation_fails = 604473
	L1D_cache_core[9]: Access = 84977, Miss = 70779, Miss_rate = 0.833, Pending_hits = 4881, Reservation_fails = 607947
	L1D_cache_core[10]: Access = 82636, Miss = 69119, Miss_rate = 0.836, Pending_hits = 4671, Reservation_fails = 608482
	L1D_cache_core[11]: Access = 82359, Miss = 68743, Miss_rate = 0.835, Pending_hits = 4598, Reservation_fails = 605962
	L1D_cache_core[12]: Access = 80270, Miss = 66979, Miss_rate = 0.834, Pending_hits = 4598, Reservation_fails = 591935
	L1D_cache_core[13]: Access = 81974, Miss = 68334, Miss_rate = 0.834, Pending_hits = 4617, Reservation_fails = 597295
	L1D_cache_core[14]: Access = 83317, Miss = 69298, Miss_rate = 0.832, Pending_hits = 4632, Reservation_fails = 600793
	L1D_total_cache_accesses = 1232194
	L1D_total_cache_misses = 1028272
	L1D_total_cache_miss_rate = 0.8345
	L1D_total_cache_pending_hits = 69720
	L1D_total_cache_reservation_fails = 9031573
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127286
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6591213
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126806
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2440360
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897909
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2419, 2284, 2139, 2221, 2003, 2368, 2411, 2428, 3001, 2802, 2553, 2767, 2713, 2224, 2391, 2367, 2355, 2331, 2861, 2223, 2242, 2264, 2665, 2607, 1970, 2110, 2877, 2335, 2329, 2286, 1796, 2050, 2194, 2023, 2141, 2345, 2148, 1796, 2449, 2321, 2091, 1256, 1844, 1953, 1313, 1729, 1723, 1822, 
gpgpu_n_tot_thrd_icount = 52765728
gpgpu_n_tot_w_icount = 1648929
gpgpu_n_stall_shd_mem = 9872138
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618573
gpgpu_n_mem_write_global = 412906
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1966875
gpgpu_n_store_insn = 679059
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484535
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9868981
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16358485	W0_Idle:859076	W0_Scoreboard:3064210	W1:416555	W2:192429	W3:123145	W4:90054	W5:69081	W6:61787	W7:52808	W8:47608	W9:43952	W10:38010	W11:35599	W12:32168	W13:27630	W14:21853	W15:20867	W16:17961	W17:14259	W18:13148	W19:14183	W20:12977	W21:12354	W22:13431	W23:14775	W24:13461	W25:11290	W26:9029	W27:6839	W28:3819	W29:1964	W30:678	W31:123	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4948584 {8:618573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16536816 {40:412633,72:88,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84125928 {136:618573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303248 {8:412906,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 429 
maxdqlatency = 0 
maxmflatency = 1225 
averagemflatency = 395 
max_icnt2mem_latency = 904 
max_icnt2sh_latency = 751496 
mrq_lat_table:31429 	4135 	964 	1608 	2645 	619 	505 	220 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130169 	716244 	185042 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	81829 	29641 	79191 	325760 	243048 	267886 	4199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35408 	293957 	271797 	17329 	97 	0 	0 	2 	9 	38 	938 	9267 	18920 	44727 	99577 	169526 	69902 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	1421 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        30        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        31        31        32        32        32        32        32        32        31        31        32        32        32        32        32        31 
dram[2]:        31        30        32        32        32        32        32        32        32        32        29        32        32        32        32        32 
dram[3]:        29        31        32        31        34        32        32        32        32        32        32        32        32        32        32        31 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        30        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     89059     87635    125593    125255    126281    126188    130576    124809    111675    118594    112740    103922    105099    103770     90928     90943 
dram[1]:    101991    102449    125284    124614    126050    126107    105879     99096    100431    145440    119953    103726     91371     79688     82533    102033 
dram[2]:     89039     87803    116480    117826    126058    126009    153164    145969    122670    163570     92638    103377     93019    102857    136576    146305 
dram[3]:    100778    135087    115506    115280    126006    123439    100225     99139    108244     92795     95621     94427     81276     77387     70290     70587 
dram[4]:    120467    117749    115331    114642    144800    146484    153001    139035    159086    128615     96124     94344    100031     94264    111040     90325 
dram[5]:    157312    159451    118112    115038    146090    147058     99430     99411    111084    109443     98516     70234     79293     79686    137502    140199 
average row accesses per activate:
dram[0]:  6.059701  6.672131  6.130435  6.460318  6.746479  6.189189  6.313253  5.326316  7.646154  6.539474  5.200000  5.294872  6.533333  6.295082  8.666667 10.194445 
dram[1]:  6.268657  8.169811  5.915493  6.044776  4.620000  4.539216  5.738636  5.268041  6.216867  6.706666  7.063492  6.870968  5.695652  5.704226  6.300000  7.018868 
dram[2]:  6.838710  6.246154  5.493506  5.480000  6.772727  5.829268  7.952381  7.846154  6.592105  6.985714  5.571429  5.301205  6.029851  7.333333  6.875000  7.612245 
dram[3]:  5.024692  5.500000  6.086957  6.375000  5.407407  5.469880  6.035294  5.397850  7.055555  6.756757  5.057471  5.035294  6.104477  4.795181  6.550000  7.036364 
dram[4]: 10.390244  8.770833  6.949152  5.262500  6.216216  6.105263  6.107143  6.539474  8.877193  7.968254  5.531646  6.013889  5.547945  6.300000 10.289474  8.813953 
dram[5]:  6.424242  5.121951  5.394737  5.560000  4.917526  5.042553  5.860465  6.792208  6.192771  5.430108  5.610390  6.132353  5.555555  5.528572  7.428571  7.918367 
average row locality = 42151/6802 = 6.196854
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       373       370       382       372       420       403       472       450       455       453       399       403       384       382       390       367 
dram[1]:       381       398       379       368       404       408       453       455       470       458       430       413       390       400       378       372 
dram[2]:       384       369       389       370       391       421       452       454       461       453       415       425       398       390       385       373 
dram[3]:       369       369       381       368       382       397       460       446       463       457       427       417       402       388       393       387 
dram[4]:       390       387       374       382       403       408       459       438       462       456       425       420       399       375       391       379 
dram[5]:       384       384       373       378       417       412       450       463       468       462       419       406       391       384       364       388 
total reads: 39159
bank skew: 472/364 = 1.30
chip skew: 6557/6475 = 1.01
number of total write accesses:
dram[0]:        33        37        41        35        59        55        52        56        42        44        17        10         8         2         0         0 
dram[1]:        39        35        41        37        58        55        52        56        46        45        15        13         3         5         0         0 
dram[2]:        40        37        34        41        56        57        49        56        40        36        14        15         6         6         0         0 
dram[3]:        38        38        39        40        56        57        53        56        45        43        13        11         7        10         0         0 
dram[4]:        36        34        36        39        57        56        54        59        44        46        12        13         6         3         0         0 
dram[5]:        40        36        37        39        60        62        54        60        46        43        13        11         9         3         0         0 
total reads: 2992
min_bank_accesses = 0!
chip skew: 513/487 = 1.05
average mf latency per bank:
dram[0]:       4910      4944      5377      5545      4770      4919      4612      4703      4383      4448      9946     10262     16673     17114     23286     24645
dram[1]:       4804      4917      5440      5864      5159      5320      4907      5124      4480      4663      9342     10502     16658     16803     24319     25843
dram[2]:       4877      4974      5313      5310      5234      4921      4796      4706      4571      4712      9599     10101     16052     17381     23436     24861
dram[3]:       5103      4992      5234      5550      5225      5229      4683      4834      4439      4496      9407     10121     15823     17188     23144     24407
dram[4]:       6179      4947      7151      5424      6710      5244      6392      4827      6011      4435     59060     10277     21633     18133     31188     24944
dram[5]:       4742      4954      5376      5632      4680      4975      4569      4739      4214      4516      9914     10516     16113     17915     24277     24103
maximum mf latency per bank:
dram[0]:        985       966       938       913       889       922       846       921       908       811       901      1027       945       906       899      1029
dram[1]:        880      1016       934       899       925      1067       858      1108       938       905       915       955       897       940       997       994
dram[2]:        867       889      1043       884       891       905       901       996       786       851       927       891       874      1033       954       909
dram[3]:        980       871       873       852       944       899       859       957       873       893       944      1050       914       953      1020       978
dram[4]:       1057       925      1079       889      1101       892      1003       997      1053       983      1186      1114      1136      1003      1225      1059
dram[5]:        962       938       857       957       941       955       884       939       789       926       842       983       948       910       865       969

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=994841 n_nop=979122 n_act=1084 n_pre=1068 n_req=6966 n_rd=12950 n_write=617 bw_util=0.02727
n_activity=98008 dram_eff=0.2769
bk0: 746a 990876i bk1: 740a 990998i bk2: 764a 990087i bk3: 744a 990900i bk4: 840a 989527i bk5: 806a 989529i bk6: 944a 989271i bk7: 900a 988005i bk8: 910a 990307i bk9: 906a 989868i bk10: 798a 990108i bk11: 806a 989891i bk12: 768a 990292i bk13: 764a 990001i bk14: 780a 990688i bk15: 734a 990921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0585732
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=994841 n_nop=978739 n_act=1181 n_pre=1165 n_req=7057 n_rd=13114 n_write=642 bw_util=0.02765
n_activity=104297 dram_eff=0.2638
bk0: 762a 990890i bk1: 796a 991170i bk2: 758a 990565i bk3: 736a 990843i bk4: 808a 989479i bk5: 816a 989064i bk6: 906a 989473i bk7: 910a 988875i bk8: 940a 989879i bk9: 916a 990036i bk10: 860a 990832i bk11: 826a 990784i bk12: 780a 990844i bk13: 800a 990452i bk14: 756a 991089i bk15: 744a 991117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0254493
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=994841 n_nop=979013 n_act=1087 n_pre=1071 n_req=7017 n_rd=13060 n_write=610 bw_util=0.02748
n_activity=98843 dram_eff=0.2766
bk0: 768a 990914i bk1: 738a 990989i bk2: 778a 990231i bk3: 740a 990193i bk4: 782a 989822i bk5: 842a 989246i bk6: 904a 989662i bk7: 908a 989110i bk8: 922a 990052i bk9: 906a 989996i bk10: 830a 990220i bk11: 850a 989665i bk12: 796a 990129i bk13: 780a 990124i bk14: 770a 990974i bk15: 746a 991191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0576997
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=994841 n_nop=978768 n_act=1213 n_pre=1197 n_req=7012 n_rd=13012 n_write=651 bw_util=0.02747
n_activity=103169 dram_eff=0.2649
bk0: 738a 990409i bk1: 738a 990522i bk2: 762a 990588i bk3: 736a 990817i bk4: 764a 989799i bk5: 794a 989726i bk6: 920a 989369i bk7: 892a 988980i bk8: 926a 990180i bk9: 914a 990224i bk10: 854a 990194i bk11: 834a 990327i bk12: 804a 990671i bk13: 776a 990009i bk14: 786a 991123i bk15: 774a 991148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0248592
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=994841 n_nop=979083 n_act=1023 n_pre=1007 n_req=7043 n_rd=13096 n_write=632 bw_util=0.0276
n_activity=100194 dram_eff=0.274
bk0: 780a 991472i bk1: 774a 991069i bk2: 748a 991146i bk3: 764a 990571i bk4: 806a 989238i bk5: 816a 989194i bk6: 918a 988948i bk7: 876a 988713i bk8: 924a 990583i bk9: 912a 989972i bk10: 850a 990130i bk11: 840a 989976i bk12: 798a 989725i bk13: 750a 989891i bk14: 782a 990883i bk15: 758a 990438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0677827
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=994841 n_nop=978670 n_act=1214 n_pre=1198 n_req=7056 n_rd=13086 n_write=673 bw_util=0.02766
n_activity=103799 dram_eff=0.2651
bk0: 768a 990801i bk1: 768a 990383i bk2: 746a 990641i bk3: 756a 990582i bk4: 834a 989202i bk5: 824a 989335i bk6: 900a 988990i bk7: 926a 988978i bk8: 936a 989978i bk9: 924a 989713i bk10: 838a 990481i bk11: 812a 990823i bk12: 782a 990657i bk13: 768a 990559i bk14: 728a 991407i bk15: 776a 991066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0319458

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81926, Miss = 3275, Miss_rate = 0.040, Pending_hits = 11, Reservation_fails = 274
L2_cache_bank[1]: Access = 82481, Miss = 3200, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 632
L2_cache_bank[2]: Access = 81964, Miss = 3285, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 83184, Miss = 3272, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 81521, Miss = 3275, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 75
L2_cache_bank[5]: Access = 82728, Miss = 3255, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 552
L2_cache_bank[6]: Access = 82285, Miss = 3277, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 83046, Miss = 3229, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 122425, Miss = 3303, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 575
L2_cache_bank[9]: Access = 83348, Miss = 3245, Miss_rate = 0.039, Pending_hits = 10, Reservation_fails = 788
L2_cache_bank[10]: Access = 82897, Miss = 3266, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 83749, Miss = 3277, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1031554
L2_total_cache_misses = 39159
L2_total_cache_miss_rate = 0.0380
L2_total_cache_pending_hits = 87
L2_total_cache_reservation_fails = 3005
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 581500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2672
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 410747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2103
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3506116
icnt_total_pkts_simt_to_mem=1445103
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 44.6884
	minimum = 6
	maximum = 526
Network latency average = 31.0219
	minimum = 6
	maximum = 506
Slowest packet = 1972312
Flit latency average = 20.2441
	minimum = 6
	maximum = 506
Slowest flit = 4799759
Fragmentation average = 0.0326851
	minimum = 0
	maximum = 421
Injected packet rate average = 0.091209
	minimum = 0.0781139 (at node 9)
	maximum = 0.115066 (at node 23)
Accepted packet rate average = 0.091209
	minimum = 0.0781139 (at node 9)
	maximum = 0.115066 (at node 23)
Injected flit rate average = 0.261225
	minimum = 0.0860322 (at node 6)
	maximum = 0.501997 (at node 24)
Accepted flit rate average= 0.261225
	minimum = 0.106863 (at node 16)
	maximum = 0.395349 (at node 13)
Injected packet length average = 2.86403
Accepted packet length average = 2.86403
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.9214 (7 samples)
	minimum = 6 (7 samples)
	maximum = 367.857 (7 samples)
Network latency average = 24.694 (7 samples)
	minimum = 6 (7 samples)
	maximum = 280.429 (7 samples)
Flit latency average = 18.4984 (7 samples)
	minimum = 6 (7 samples)
	maximum = 278.429 (7 samples)
Fragmentation average = 0.0361539 (7 samples)
	minimum = 0 (7 samples)
	maximum = 194.286 (7 samples)
Injected packet rate average = 0.0591456 (7 samples)
	minimum = 0.0478225 (7 samples)
	maximum = 0.111244 (7 samples)
Accepted packet rate average = 0.0591456 (7 samples)
	minimum = 0.0478225 (7 samples)
	maximum = 0.111244 (7 samples)
Injected flit rate average = 0.144151 (7 samples)
	minimum = 0.0652655 (7 samples)
	maximum = 0.280913 (7 samples)
Accepted flit rate average = 0.144151 (7 samples)
	minimum = 0.0807919 (7 samples)
	maximum = 0.244856 (7 samples)
Injected packet size average = 2.43722 (7 samples)
Accepted packet size average = 2.43722 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 8 sec (428 sec)
gpgpu_simulation_rate = 34976 (inst/sec)
gpgpu_simulation_rate = 1760 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,753672)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,753672)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,753672)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,753672)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,753672)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,753672)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,753672)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(22,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(42,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (373,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (373,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (373,753672), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(374,753672)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(374,753672)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(374,753672)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,753672)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (376,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (376,753672), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(377,753672)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(377,753672)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (378,753672), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(379,753672)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (381,753672), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(382,753672)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (385,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(386,753672)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,753672), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,753672)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (390,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (390,753672), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(391,753672)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(391,753672)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (391,753672), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(392,753672)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (394,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(395,753672)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (396,753672), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(397,753672)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (397,753672), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(398,753672)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (400,753672), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(401,753672)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (403,753672), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(404,753672)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (404,753672), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(405,753672)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (405,753672), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(406,753672)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (410,753672), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(411,753672)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (416,753672), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(417,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (417,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(418,753672)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (422,753672), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(423,753672)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (423,753672), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(424,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,753672)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (435,753672), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(436,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (440,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(441,753672)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (441,753672), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(442,753672)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (448,753672), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(449,753672)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (450,753672), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(451,753672)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (452,753672), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(453,753672)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (464,753672), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(465,753672)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (473,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(474,753672)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (478,753672), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(479,753672)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(91,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 754172  inst.: 15324354 (ipc=709.0) sim_rate=35721 (inst/sec) elapsed = 0:0:07:09 / Sun Feb 28 21:41:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (518,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(519,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (537,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(538,753672)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (674,753672), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(675,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (681,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(682,753672)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (682,753672), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(683,753672)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (692,753672), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(693,753672)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (695,753672), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(696,753672)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (698,753672), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(699,753672)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (701,753672), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(702,753672)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (704,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(705,753672)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (705,753672), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(706,753672)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (725,753672), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(726,753672)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(134,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (739,753672), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(740,753672)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (741,753672), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(742,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (744,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(745,753672)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (764,753672), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(765,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (769,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(770,753672)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (772,753672), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(773,753672)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (776,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(777,753672)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (786,753672), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(787,753672)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (789,753672), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(790,753672)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (790,753672), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(791,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (797,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(798,753672)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (804,753672), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(805,753672)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (814,753672), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(815,753672)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (816,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (816,753672), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(817,753672)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(817,753672)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (825,753672), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(826,753672)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (832,753672), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(833,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (853,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(854,753672)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (869,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(870,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (873,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(874,753672)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (897,753672), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(898,753672)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (937,753672), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(938,753672)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (948,753672), 5 CTAs running
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(134,0,0) tid=(188,0,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(949,753672)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (949,753672), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(950,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (950,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (950,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(951,753672)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(951,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (960,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (960,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(961,753672)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(961,753672)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (965,753672), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(966,753672)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (984,753672), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(985,753672)
GPGPU-Sim uArch: cycles simulated: 754672  inst.: 15524323 (ipc=554.5) sim_rate=36103 (inst/sec) elapsed = 0:0:07:10 / Sun Feb 28 21:41:48 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1015,753672), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1016,753672)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1040,753672), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1041,753672)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1041,753672), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1042,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1053,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1054,753672)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1054,753672), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1055,753672)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1058,753672), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1059,753672)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1059,753672), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1060,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1060,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1061,753672)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1062,753672), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1063,753672)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1066,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1067,753672)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1068,753672), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1069,753672)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1082,753672), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1083,753672)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1084,753672), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1085,753672)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1089,753672), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1090,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1095,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1096,753672)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1104,753672), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1105,753672)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1119,753672), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1120,753672)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1139,753672), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1140,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1140,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1140,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1141,753672)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1141,753672)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1145,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1146,753672)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1147,753672), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1148,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1156,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1157,753672)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(182,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1195,753672), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1196,753672)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1201,753672), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1202,753672)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1207,753672), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1208,753672)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1220,753672), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1221,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1221,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1222,753672)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1227,753672), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1228,753672)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1229,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1230,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1238,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1239,753672)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1249,753672), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1250,753672)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1250,753672), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1251,753672)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1252,753672), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1253,753672)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1256,753672), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1257,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1284,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1285,753672)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1290,753672), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1291,753672)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1295,753672), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1296,753672)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1298,753672), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1299,753672)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1301,753672), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1302,753672)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1315,753672), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1316,753672)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1317,753672), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1318,753672)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1318,753672), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1319,753672)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1322,753672), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1323,753672)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1326,753672), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1327,753672)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1332,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1333,753672)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1342,753672), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1343,753672)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1350,753672), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1351,753672)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1352,753672), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1353,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1353,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1354,753672)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1357,753672), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1358,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1361,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1362,753672)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(188,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1400,753672), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1401,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1406,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1407,753672)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1416,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1417,753672)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1418,753672), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1419,753672)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1421,753672), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1422,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1430,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1431,753672)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1437,753672), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1438,753672)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1460,753672), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1461,753672)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1480,753672), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1481,753672)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1489,753672), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1490,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1491,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1492,753672)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1497,753672), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1498,753672)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1498,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1498,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1498,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1498,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1499,753672)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1499,753672)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1499,753672)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1500,753672)
GPGPU-Sim uArch: cycles simulated: 755172  inst.: 15751131 (ipc=520.8) sim_rate=36545 (inst/sec) elapsed = 0:0:07:11 / Sun Feb 28 21:41:49 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1504,753672), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1505,753672)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1516,753672), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1517,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1536,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1537,753672)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1541,753672), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1542,753672)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1545,753672), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1546,753672)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1549,753672), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1550,753672)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1550,753672), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1551,753672)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1553,753672), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1554,753672)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1557,753672), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1558,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1560,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1561,753672)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(242,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1588,753672), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1589,753672)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1590,753672), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1591,753672)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1591,753672), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1592,753672)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1600,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1600,753672), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1601,753672)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1601,753672)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1603,753672), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1604,753672)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1616,753672), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1617,753672)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1622,753672), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1623,753672)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1623,753672), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1624,753672)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1636,753672), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1637,753672)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1642,753672), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1643,753672)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1653,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1659,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1660,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1661,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1685,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1690,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1694,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1698,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1701,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1706,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1710,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1715,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1719,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1743,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1748,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1749,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1751,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1758,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1760,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1763,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1766,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1774,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1785,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1789,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1792,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1799,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1799,753672), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1801,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1801,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1808,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1814,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1829,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1830,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1833,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1833,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1839,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1849,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1849,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1854,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1858,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1862,753672), 3 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(251,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1866,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1873,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1878,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1883,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1890,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1890,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1900,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1901,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1908,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1926,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1926,753672), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1955,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1982,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2011,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2017,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2024,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2053,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2053,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2102,753672), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2111,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2121,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2139,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2166,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2243,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2257,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2271,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2299,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2317,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2346,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2347,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2349,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2365,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2377,753672), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2382,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2395,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2423,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2462,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2477,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2486,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2530,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2536,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2545,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2579,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2630,753672), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2715,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2724,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2959,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2981,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 756672  inst.: 15895474 (ipc=308.5) sim_rate=36795 (inst/sec) elapsed = 0:0:07:12 / Sun Feb 28 21:41:50 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3204,753672), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3205
gpu_sim_insn = 925648
gpu_ipc =     288.8137
gpu_tot_sim_cycle = 756877
gpu_tot_sim_insn = 15895516
gpu_tot_ipc =      21.0015
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1944090
gpu_stall_icnt2sh    = 4785159
gpu_total_sim_rate=36795

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 921594
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82355, Miss = 68990, Miss_rate = 0.838, Pending_hits = 4765, Reservation_fails = 607088
	L1D_cache_core[1]: Access = 80764, Miss = 67032, Miss_rate = 0.830, Pending_hits = 4556, Reservation_fails = 597035
	L1D_cache_core[2]: Access = 80297, Miss = 66657, Miss_rate = 0.830, Pending_hits = 4604, Reservation_fails = 591199
	L1D_cache_core[3]: Access = 85270, Miss = 71380, Miss_rate = 0.837, Pending_hits = 4966, Reservation_fails = 609309
	L1D_cache_core[4]: Access = 81659, Miss = 67937, Miss_rate = 0.832, Pending_hits = 4839, Reservation_fails = 601996
	L1D_cache_core[5]: Access = 81902, Miss = 68410, Miss_rate = 0.835, Pending_hits = 4726, Reservation_fails = 603515
	L1D_cache_core[6]: Access = 80538, Miss = 67020, Miss_rate = 0.832, Pending_hits = 4640, Reservation_fails = 597829
	L1D_cache_core[7]: Access = 82969, Miss = 69151, Miss_rate = 0.833, Pending_hits = 4796, Reservation_fails = 606715
	L1D_cache_core[8]: Access = 83053, Miss = 69229, Miss_rate = 0.834, Pending_hits = 4814, Reservation_fails = 604473
	L1D_cache_core[9]: Access = 85185, Miss = 70855, Miss_rate = 0.832, Pending_hits = 4971, Reservation_fails = 607947
	L1D_cache_core[10]: Access = 82886, Miss = 69225, Miss_rate = 0.835, Pending_hits = 4750, Reservation_fails = 608482
	L1D_cache_core[11]: Access = 82609, Miss = 68831, Miss_rate = 0.833, Pending_hits = 4724, Reservation_fails = 605962
	L1D_cache_core[12]: Access = 80508, Miss = 67071, Miss_rate = 0.833, Pending_hits = 4670, Reservation_fails = 591935
	L1D_cache_core[13]: Access = 82180, Miss = 68406, Miss_rate = 0.832, Pending_hits = 4719, Reservation_fails = 597295
	L1D_cache_core[14]: Access = 83599, Miss = 69421, Miss_rate = 0.830, Pending_hits = 4716, Reservation_fails = 600793
	L1D_total_cache_accesses = 1235774
	L1D_total_cache_misses = 1029615
	L1D_total_cache_miss_rate = 0.8332
	L1D_total_cache_pending_hits = 71256
	L1D_total_cache_reservation_fails = 9031573
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131696
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6591213
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131216
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2440360
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 920596
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2509, 2374, 2229, 2311, 2123, 2458, 2501, 2518, 3091, 2892, 2643, 2857, 2803, 2314, 2481, 2457, 2370, 2346, 2876, 2238, 2257, 2342, 2680, 2685, 2045, 2185, 2952, 2410, 2404, 2361, 1871, 2125, 2209, 2038, 2156, 2423, 2163, 1811, 2464, 2421, 2106, 1334, 1859, 1968, 1328, 1744, 1790, 1933, 
gpgpu_n_tot_thrd_icount = 53984320
gpgpu_n_tot_w_icount = 1687010
gpgpu_n_stall_shd_mem = 9872272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619798
gpgpu_n_mem_write_global = 413117
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2033780
gpgpu_n_store_insn = 679308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615978
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9869115
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16359338	W0_Idle:865696	W0_Scoreboard:3095652	W1:422878	W2:193352	W3:123260	W4:90054	W5:69081	W6:61787	W7:52808	W8:47608	W9:43952	W10:38010	W11:35599	W12:32168	W13:27630	W14:21853	W15:20867	W16:17961	W17:14259	W18:13148	W19:14183	W20:12977	W21:12354	W22:13431	W23:14775	W24:13461	W25:11290	W26:9029	W27:6839	W28:3819	W29:1964	W30:678	W31:123	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4958384 {8:619798,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16545256 {40:412844,72:88,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84292528 {136:619798,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3304936 {8:413117,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 429 
maxdqlatency = 0 
maxmflatency = 1225 
averagemflatency = 395 
max_icnt2mem_latency = 904 
max_icnt2sh_latency = 755619 
mrq_lat_table:31436 	4135 	964 	1609 	2645 	619 	505 	220 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	131599 	716250 	185042 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83235 	29671 	79191 	325760 	243048 	267886 	4199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36098 	294433 	271856 	17329 	97 	0 	0 	2 	9 	38 	938 	9267 	18920 	44727 	99577 	169526 	70113 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	1421 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        30        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        31        31        32        32        32        32        32        32        31        31        32        32        32        32        32        31 
dram[2]:        31        30        32        32        32        32        32        32        32        32        29        32        32        32        32        32 
dram[3]:        29        31        32        31        34        32        32        32        32        32        32        32        32        32        32        31 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        30        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     89059     87635    125593    125255    126281    126188    130576    124809    111675    118594    112740    103922    105099    103770     90928     90943 
dram[1]:    101991    102449    125284    124614    126050    126107    105879     99096    100431    145440    119953    103726     91371     79688     82533    102033 
dram[2]:     89039     87803    116480    117826    126058    126009    153164    145969    122670    163570     92638    103377     93019    102857    136576    146305 
dram[3]:    100778    135087    115506    115280    126006    123439    100225     99139    108244     92795     95621     94427     81276     77387     70290     70587 
dram[4]:    120467    117749    115331    114642    144800    146484    153001    139035    159086    128615     96124     94344    100031     94264    111040     90325 
dram[5]:    157312    159451    118112    115038    146090    147058     99430     99411    111084    109443     98516     70234     79293     79686    137502    140199 
average row accesses per activate:
dram[0]:  6.059701  6.672131  6.130435  6.460318  6.746479  6.189189  6.313253  5.326316  7.646154  6.480519  5.200000  5.294872  6.533333  6.295082  8.666667 10.194445 
dram[1]:  6.268657  8.169811  5.915493  6.044776  4.620000  4.539216  5.738636  5.268041  6.216867  6.706666  7.063492  6.870968  5.695652  5.704226  6.300000  7.018868 
dram[2]:  6.838710  6.166667  5.493506  5.480000  6.772727  5.829268  7.843750  7.846154  6.592105  6.985714  5.571429  5.301205  6.029851  7.333333  6.875000  7.480000 
dram[3]:  5.024692  5.500000  6.086957  6.375000  5.407407  5.469880  5.976744  5.397850  7.055555  6.756757  5.011364  4.988372  6.104477  4.795181  6.550000  7.036364 
dram[4]: 10.390244  8.770833  6.949152  5.262500  6.216216  6.105263  6.107143  6.539474  8.877193  7.968254  5.531646  6.013889  5.547945  6.300000 10.289474  8.813953 
dram[5]:  6.424242  5.121951  5.394737  5.560000  4.917526  5.042553  5.860465  6.792208  6.192771  5.430108  5.610390  6.132353  5.555555  5.528572  7.428571  7.918367 
average row locality = 42159/6809 = 6.191658
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       373       370       382       372       420       403       472       450       455       454       399       403       384       382       390       367 
dram[1]:       381       398       379       368       404       408       453       455       470       458       430       413       390       400       378       372 
dram[2]:       384       370       389       370       391       421       453       454       461       453       415       425       398       390       385       374 
dram[3]:       369       369       381       368       382       397       460       446       463       457       428       418       402       388       393       387 
dram[4]:       390       387       374       382       403       408       459       438       462       456       425       420       399       375       391       379 
dram[5]:       384       384       373       378       417       412       450       463       468       462       419       406       391       384       364       388 
total reads: 39165
bank skew: 472/364 = 1.30
chip skew: 6557/6476 = 1.01
number of total write accesses:
dram[0]:        33        37        41        35        59        55        52        56        42        45        17        10         8         2         0         0 
dram[1]:        39        35        41        37        58        55        52        56        46        45        15        13         3         5         0         0 
dram[2]:        40        37        34        41        56        57        49        56        40        36        14        15         6         6         0         0 
dram[3]:        38        38        39        40        56        57        54        56        45        43        13        11         7        10         0         0 
dram[4]:        36        34        36        39        57        56        54        59        44        46        12        13         6         3         0         0 
dram[5]:        40        36        37        39        60        62        54        60        46        43        13        11         9         3         0         0 
total reads: 2994
min_bank_accesses = 0!
chip skew: 513/487 = 1.05
average mf latency per bank:
dram[0]:       4911      4945      5377      5546      4770      4920      4613      4704      4383      4432      9959     10274     16690     17129     23301     24658
dram[1]:       4806      4918      5440      5865      5159      5321      4908      5124      4482      4664      9353     10515     16672     16820     24334     25855
dram[2]:       4878      4963      5313      5310      5234      4921      4787      4706      4572      4713      9608     10114     16068     17397     23448     24808
dram[3]:       5104      4992      5234      5551      5226      5230      4674      4835      4440      4497      9399     10110     15839     17206     23155     24418
dram[4]:       6179      4947      7153      5424      6710      5244      6392      4828      6012      4435     59073     10291     21651     18152     31201     24954
dram[5]:       4743      4954      5376      5633      4680      4975      4569      4739      4215      4517      9927     10529     16128     17930     24291     24114
maximum mf latency per bank:
dram[0]:        985       966       938       913       889       922       846       921       908       811       901      1027       945       906       899      1029
dram[1]:        880      1016       934       899       925      1067       858      1108       938       905       915       955       897       940       997       994
dram[2]:        867       889      1043       884       891       905       901       996       786       851       927       891       874      1033       954       909
dram[3]:        980       871       873       852       944       899       859       957       873       893       944      1050       914       953      1020       978
dram[4]:       1057       925      1079       889      1101       892      1003       997      1053       983      1186      1114      1136      1003      1225      1059
dram[5]:        962       938       857       957       941       955       884       939       789       926       842       983       948       910       865       969

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999071 n_nop=983347 n_act=1085 n_pre=1069 n_req=6968 n_rd=12952 n_write=618 bw_util=0.02717
n_activity=98060 dram_eff=0.2768
bk0: 746a 995106i bk1: 740a 995228i bk2: 764a 994317i bk3: 744a 995130i bk4: 840a 993757i bk5: 806a 993759i bk6: 944a 993501i bk7: 900a 992235i bk8: 910a 994537i bk9: 908a 994064i bk10: 798a 994337i bk11: 806a 994121i bk12: 768a 994522i bk13: 764a 994231i bk14: 780a 994918i bk15: 734a 995151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0583442
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999071 n_nop=982969 n_act=1181 n_pre=1165 n_req=7057 n_rd=13114 n_write=642 bw_util=0.02754
n_activity=104297 dram_eff=0.2638
bk0: 762a 995120i bk1: 796a 995400i bk2: 758a 994795i bk3: 736a 995073i bk4: 808a 993709i bk5: 816a 993294i bk6: 906a 993703i bk7: 910a 993105i bk8: 940a 994109i bk9: 916a 994266i bk10: 860a 995062i bk11: 826a 995014i bk12: 780a 995074i bk13: 800a 994682i bk14: 756a 995319i bk15: 744a 995347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0253415
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999071 n_nop=983231 n_act=1090 n_pre=1074 n_req=7020 n_rd=13066 n_write=610 bw_util=0.02738
n_activity=98968 dram_eff=0.2764
bk0: 768a 995144i bk1: 740a 995192i bk2: 778a 994460i bk3: 740a 994423i bk4: 782a 994052i bk5: 842a 993476i bk6: 906a 993863i bk7: 908a 993338i bk8: 922a 994281i bk9: 906a 994225i bk10: 830a 994449i bk11: 850a 993894i bk12: 796a 994359i bk13: 780a 994356i bk14: 770a 995206i bk15: 748a 995394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0574554
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999071 n_nop=982986 n_act=1216 n_pre=1200 n_req=7015 n_rd=13016 n_write=653 bw_util=0.02736
n_activity=103279 dram_eff=0.2647
bk0: 738a 994639i bk1: 738a 994752i bk2: 762a 994819i bk3: 736a 995049i bk4: 764a 994031i bk5: 794a 993958i bk6: 920a 993557i bk7: 892a 993209i bk8: 926a 994409i bk9: 914a 994454i bk10: 856a 994397i bk11: 836a 994526i bk12: 804a 994898i bk13: 776a 994237i bk14: 786a 995352i bk15: 774a 995378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.024754
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999071 n_nop=983313 n_act=1023 n_pre=1007 n_req=7043 n_rd=13096 n_write=632 bw_util=0.02748
n_activity=100194 dram_eff=0.274
bk0: 780a 995702i bk1: 774a 995299i bk2: 748a 995376i bk3: 764a 994801i bk4: 806a 993468i bk5: 816a 993424i bk6: 918a 993178i bk7: 876a 992943i bk8: 924a 994813i bk9: 912a 994202i bk10: 850a 994360i bk11: 840a 994206i bk12: 798a 993955i bk13: 750a 994121i bk14: 782a 995113i bk15: 758a 994668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0674957
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999071 n_nop=982900 n_act=1214 n_pre=1198 n_req=7056 n_rd=13086 n_write=673 bw_util=0.02754
n_activity=103799 dram_eff=0.2651
bk0: 768a 995031i bk1: 768a 994613i bk2: 746a 994871i bk3: 756a 994812i bk4: 834a 993432i bk5: 824a 993565i bk6: 900a 993220i bk7: 926a 993208i bk8: 936a 994208i bk9: 924a 993943i bk10: 838a 994711i bk11: 812a 995053i bk12: 782a 994887i bk13: 768a 994789i bk14: 728a 995637i bk15: 776a 995296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0318106

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82050, Miss = 3275, Miss_rate = 0.040, Pending_hits = 11, Reservation_fails = 274
L2_cache_bank[1]: Access = 82600, Miss = 3201, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 632
L2_cache_bank[2]: Access = 82086, Miss = 3285, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 83303, Miss = 3272, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 81625, Miss = 3276, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 75
L2_cache_bank[5]: Access = 82852, Miss = 3257, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 552
L2_cache_bank[6]: Access = 82401, Miss = 3278, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 83164, Miss = 3230, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 122556, Miss = 3303, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 575
L2_cache_bank[9]: Access = 83471, Miss = 3245, Miss_rate = 0.039, Pending_hits = 10, Reservation_fails = 788
L2_cache_bank[10]: Access = 83017, Miss = 3266, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 83865, Miss = 3277, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1032990
L2_total_cache_misses = 39165
L2_total_cache_miss_rate = 0.0379
L2_total_cache_pending_hits = 87
L2_total_cache_reservation_fails = 3005
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 582720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2672
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 410957
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3512452
icnt_total_pkts_simt_to_mem=1446750
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4948
	minimum = 6
	maximum = 56
Network latency average = 9.81964
	minimum = 6
	maximum = 49
Slowest packet = 2064138
Flit latency average = 8.65815
	minimum = 6
	maximum = 45
Slowest flit = 4953574
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0331889
	minimum = 0.0215289 (at node 2)
	maximum = 0.0411856 (at node 14)
Accepted packet rate average = 0.0331889
	minimum = 0.0215289 (at node 2)
	maximum = 0.0411856 (at node 14)
Injected flit rate average = 0.0922517
	minimum = 0.0234009 (at node 2)
	maximum = 0.174415 (at node 23)
Accepted flit rate average= 0.0922517
	minimum = 0.0368175 (at node 19)
	maximum = 0.177847 (at node 4)
Injected packet length average = 2.7796
Accepted packet length average = 2.7796
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.3681 (8 samples)
	minimum = 6 (8 samples)
	maximum = 328.875 (8 samples)
Network latency average = 22.8347 (8 samples)
	minimum = 6 (8 samples)
	maximum = 251.5 (8 samples)
Flit latency average = 17.2683 (8 samples)
	minimum = 6 (8 samples)
	maximum = 249.25 (8 samples)
Fragmentation average = 0.0316347 (8 samples)
	minimum = 0 (8 samples)
	maximum = 170 (8 samples)
Injected packet rate average = 0.055901 (8 samples)
	minimum = 0.0445358 (8 samples)
	maximum = 0.102487 (8 samples)
Accepted packet rate average = 0.055901 (8 samples)
	minimum = 0.0445358 (8 samples)
	maximum = 0.102487 (8 samples)
Injected flit rate average = 0.137664 (8 samples)
	minimum = 0.0600324 (8 samples)
	maximum = 0.267601 (8 samples)
Accepted flit rate average = 0.137664 (8 samples)
	minimum = 0.0752951 (8 samples)
	maximum = 0.23648 (8 samples)
Injected packet size average = 2.46263 (8 samples)
Accepted packet size average = 2.46263 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 12 sec (432 sec)
gpgpu_simulation_rate = 36795 (inst/sec)
gpgpu_simulation_rate = 1752 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,756877)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,756877)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,756877)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,756877)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,756877)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,756877)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,756877)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(30,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(48,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(33,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (373,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,756877), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,756877)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(374,756877)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,756877)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,756877)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (374,756877), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(375,756877)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,756877), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,756877)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,756877)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (378,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,756877), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(379,756877)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,756877)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (385,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,756877), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(386,756877)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,756877)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,756877), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,756877)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,756877), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,756877)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,756877)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (391,756877), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(392,756877)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (394,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (394,756877), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(395,756877)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(395,756877)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (397,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (397,756877), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(398,756877)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(398,756877)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (400,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,756877), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(401,756877)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,756877)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (407,756877), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(408,756877)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (413,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (413,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (413,756877), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(414,756877)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(414,756877)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(415,756877)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (417,756877), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(418,756877)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (420,756877), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(421,756877)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (423,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,756877), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(424,756877)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,756877)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (424,756877), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(425,756877)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (429,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (429,756877), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(430,756877)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,756877)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (439,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (439,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (439,756877), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(440,756877)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (440,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (440,756877), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(441,756877)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(441,756877)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(442,756877)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(442,756877)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (443,756877), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(444,756877)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,756877), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451,756877)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,756877)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (452,756877), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(453,756877)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (457,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (457,756877), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,756877)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(458,756877)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,756877)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(459,756877)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (462,756877), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,756877)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (463,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (463,756877), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(464,756877)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(465,756877)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (471,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (471,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,756877), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(472,756877)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(472,756877)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (472,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (472,756877), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(473,756877)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(473,756877)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(473,756877)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (475,756877), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(476,756877)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (480,756877), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(481,756877)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (481,756877), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(482,756877)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (484,756877), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(485,756877)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (486,756877), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(487,756877)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (488,756877), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(489,756877)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (489,756877), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(490,756877)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(98,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 757377  inst.: 16257724 (ipc=724.4) sim_rate=37546 (inst/sec) elapsed = 0:0:07:13 / Sun Feb 28 21:41:51 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (557,756877), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(558,756877)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (560,756877), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(561,756877)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (571,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (571,756877), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(572,756877)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,756877)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(573,756877)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (573,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (573,756877), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(574,756877)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(575,756877)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,756877), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,756877)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,756877)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (578,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (578,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (578,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (578,756877), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(579,756877)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(579,756877)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (579,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (579,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (579,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (579,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (579,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (579,756877), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(580,756877)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(580,756877)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(580,756877)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(580,756877)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(580,756877)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (580,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (580,756877), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(581,756877)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(581,756877)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(581,756877)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(581,756877)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(582,756877)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (584,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (584,756877), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(585,756877)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(586,756877)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (593,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (593,756877), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(594,756877)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (594,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (594,756877), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(595,756877)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(595,756877)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(596,756877)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (601,756877), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(602,756877)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (604,756877), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(605,756877)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (608,756877), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(609,756877)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(152,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (721,756877), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(722,756877)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (726,756877), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(727,756877)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(107,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (763,756877), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(764,756877)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (771,756877), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(772,756877)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (775,756877), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(776,756877)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (778,756877), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(779,756877)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (779,756877), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(780,756877)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (781,756877), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(782,756877)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (783,756877), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(784,756877)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (787,756877), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(788,756877)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (788,756877), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(789,756877)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (791,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,756877), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(792,756877)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,756877)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (793,756877), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(794,756877)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (808,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (808,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (808,756877), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(809,756877)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(810,756877)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (810,756877), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(811,756877)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(811,756877)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (819,756877), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(820,756877)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (823,756877), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(824,756877)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (826,756877), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(827,756877)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (831,756877), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(832,756877)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (835,756877), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(836,756877)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (841,756877), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(842,756877)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (843,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (843,756877), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(844,756877)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(845,756877)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (849,756877), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(850,756877)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (856,756877), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(857,756877)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (859,756877), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(860,756877)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (861,756877), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(862,756877)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (864,756877), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(865,756877)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (866,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (866,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (866,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (866,756877), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(867,756877)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(867,756877)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(868,756877)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(868,756877)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (868,756877), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(869,756877)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (871,756877), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(872,756877)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(204,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (876,756877), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(877,756877)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (877,756877), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(878,756877)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (880,756877), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(881,756877)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (890,756877), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(891,756877)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (902,756877), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(903,756877)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (904,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (904,756877), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(905,756877)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(906,756877)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (909,756877), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(910,756877)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (912,756877), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(913,756877)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (913,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (913,756877), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(914,756877)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(915,756877)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (918,756877), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(919,756877)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (919,756877), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(920,756877)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (922,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (922,756877), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(923,756877)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(924,756877)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (924,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (924,756877), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(925,756877)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(925,756877)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (925,756877), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(926,756877)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (933,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (933,756877), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(934,756877)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(934,756877)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (942,756877), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(943,756877)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (953,756877), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(954,756877)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (958,756877), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(959,756877)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (973,756877), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(974,756877)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (981,756877), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(982,756877)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(210,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 757877  inst.: 16630236 (ipc=734.7) sim_rate=38318 (inst/sec) elapsed = 0:0:07:14 / Sun Feb 28 21:41:52 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,756877), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,756877)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1015,756877), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1016,756877)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1017,756877), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1018,756877)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1021,756877), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1022,756877)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1028,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1028,756877), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1029,756877)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1029,756877)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1031,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1031,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1031,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1031,756877), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1032,756877)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1032,756877)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1033,756877)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1033,756877)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1039,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1039,756877), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1040,756877)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1041,756877)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1048,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1048,756877), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1049,756877)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1049,756877)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1049,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1049,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1050,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1050,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1053,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1053,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1059,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1059,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1061,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1062,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1073,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1073,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1076,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1085,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1098,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1118,756877), 3 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(187,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1136,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1137,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1140,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1143,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1144,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1150,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1161,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1166,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1170,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1179,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1181,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1181,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1181,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1182,756877), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1183,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1190,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1192,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1193,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1195,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1204,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1204,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1206,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1207,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1209,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1217,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1223,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1230,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1230,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1237,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1241,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1245,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1251,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1253,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1255,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1260,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1266,756877), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1270,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1274,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1275,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1277,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1278,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1280,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1282,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1285,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1286,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1288,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1290,756877), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1292,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1293,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1294,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1298,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1305,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1306,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1310,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1313,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1319,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1319,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1331,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1334,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1334,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1339,756877), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1347,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1349,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1351,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1355,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1356,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1365,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1390,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1396,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1396,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1403,756877), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1409,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1416,756877), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1417
gpu_sim_insn = 917504
gpu_ipc =     647.4976
gpu_tot_sim_cycle = 758294
gpu_tot_sim_insn = 16813020
gpu_tot_ipc =      22.1722
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 1944090
gpu_stall_icnt2sh    = 4785435
gpu_total_sim_rate=38739

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 940026
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82499, Miss = 69024, Miss_rate = 0.837, Pending_hits = 4867, Reservation_fails = 607088
	L1D_cache_core[1]: Access = 80900, Miss = 67064, Miss_rate = 0.829, Pending_hits = 4652, Reservation_fails = 597035
	L1D_cache_core[2]: Access = 80433, Miss = 66689, Miss_rate = 0.829, Pending_hits = 4700, Reservation_fails = 591199
	L1D_cache_core[3]: Access = 85406, Miss = 71414, Miss_rate = 0.836, Pending_hits = 5068, Reservation_fails = 609309
	L1D_cache_core[4]: Access = 81795, Miss = 67967, Miss_rate = 0.831, Pending_hits = 4929, Reservation_fails = 601996
	L1D_cache_core[5]: Access = 82030, Miss = 68438, Miss_rate = 0.834, Pending_hits = 4810, Reservation_fails = 603515
	L1D_cache_core[6]: Access = 80682, Miss = 67054, Miss_rate = 0.831, Pending_hits = 4742, Reservation_fails = 597829
	L1D_cache_core[7]: Access = 83105, Miss = 69181, Miss_rate = 0.832, Pending_hits = 4886, Reservation_fails = 606715
	L1D_cache_core[8]: Access = 83197, Miss = 69265, Miss_rate = 0.833, Pending_hits = 4922, Reservation_fails = 604473
	L1D_cache_core[9]: Access = 85321, Miss = 70889, Miss_rate = 0.831, Pending_hits = 5073, Reservation_fails = 607947
	L1D_cache_core[10]: Access = 83030, Miss = 69261, Miss_rate = 0.834, Pending_hits = 4858, Reservation_fails = 608482
	L1D_cache_core[11]: Access = 82745, Miss = 68865, Miss_rate = 0.832, Pending_hits = 4826, Reservation_fails = 605962
	L1D_cache_core[12]: Access = 80636, Miss = 67100, Miss_rate = 0.832, Pending_hits = 4757, Reservation_fails = 591935
	L1D_cache_core[13]: Access = 82308, Miss = 68436, Miss_rate = 0.831, Pending_hits = 4809, Reservation_fails = 597295
	L1D_cache_core[14]: Access = 83735, Miss = 69453, Miss_rate = 0.829, Pending_hits = 4812, Reservation_fails = 600793
	L1D_total_cache_accesses = 1237822
	L1D_total_cache_misses = 1030100
	L1D_total_cache_miss_rate = 0.8322
	L1D_total_cache_pending_hits = 72711
	L1D_total_cache_reservation_fails = 9031573
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 135792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6591213
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2440360
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 939028
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2554, 2419, 2274, 2356, 2168, 2503, 2546, 2563, 3136, 2937, 2688, 2902, 2848, 2359, 2526, 2502, 2415, 2391, 2921, 2283, 2302, 2387, 2725, 2730, 2090, 2230, 2997, 2455, 2449, 2406, 1916, 2170, 2254, 2083, 2201, 2468, 2208, 1856, 2509, 2466, 2151, 1379, 1904, 2013, 1373, 1789, 1835, 1978, 
gpgpu_n_tot_thrd_icount = 54967360
gpgpu_n_tot_w_icount = 1717730
gpgpu_n_stall_shd_mem = 9872272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620283
gpgpu_n_mem_write_global = 413117
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2099316
gpgpu_n_store_insn = 679308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1747050
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9869115
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16360197	W0_Idle:866189	W0_Scoreboard:3104104	W1:422878	W2:193352	W3:123260	W4:90054	W5:69081	W6:61787	W7:52808	W8:47608	W9:43952	W10:38010	W11:35599	W12:32168	W13:27630	W14:21853	W15:20867	W16:17961	W17:14259	W18:13148	W19:14183	W20:12977	W21:12354	W22:13431	W23:14775	W24:13461	W25:11290	W26:9029	W27:6839	W28:3819	W29:1964	W30:678	W31:123	W32:276532
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4962264 {8:620283,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16545256 {40:412844,72:88,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84358488 {136:620283,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3304936 {8:413117,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 429 
maxdqlatency = 0 
maxmflatency = 1225 
averagemflatency = 395 
max_icnt2mem_latency = 904 
max_icnt2sh_latency = 755619 
mrq_lat_table:31436 	4135 	964 	1609 	2645 	619 	505 	220 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	132084 	716250 	185042 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83720 	29671 	79191 	325760 	243048 	267886 	4199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36418 	294592 	271862 	17329 	97 	0 	0 	2 	9 	38 	938 	9267 	18920 	44727 	99577 	169526 	70113 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	1421 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        30        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        31        31        32        32        32        32        32        32        31        31        32        32        32        32        32        31 
dram[2]:        31        30        32        32        32        32        32        32        32        32        29        32        32        32        32        32 
dram[3]:        29        31        32        31        34        32        32        32        32        32        32        32        32        32        32        31 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        30        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     89059     87635    125593    125255    126281    126188    130576    124809    111675    118594    112740    103922    105099    103770     90928     90943 
dram[1]:    101991    102449    125284    124614    126050    126107    105879     99096    100431    145440    119953    103726     91371     79688     82533    102033 
dram[2]:     89039     87803    116480    117826    126058    126009    153164    145969    122670    163570     92638    103377     93019    102857    136576    146305 
dram[3]:    100778    135087    115506    115280    126006    123439    100225     99139    108244     92795     95621     94427     81276     77387     70290     70587 
dram[4]:    120467    117749    115331    114642    144800    146484    153001    139035    159086    128615     96124     94344    100031     94264    111040     90325 
dram[5]:    157312    159451    118112    115038    146090    147058     99430     99411    111084    109443     98516     70234     79293     79686    137502    140199 
average row accesses per activate:
dram[0]:  6.059701  6.672131  6.130435  6.460318  6.746479  6.189189  6.313253  5.326316  7.646154  6.480519  5.200000  5.294872  6.533333  6.295082  8.666667 10.194445 
dram[1]:  6.268657  8.169811  5.915493  6.044776  4.620000  4.539216  5.738636  5.268041  6.216867  6.706666  7.063492  6.870968  5.695652  5.704226  6.300000  7.018868 
dram[2]:  6.838710  6.166667  5.493506  5.480000  6.772727  5.829268  7.843750  7.846154  6.592105  6.985714  5.571429  5.301205  6.029851  7.333333  6.875000  7.480000 
dram[3]:  5.024692  5.500000  6.086957  6.375000  5.407407  5.469880  5.976744  5.397850  7.055555  6.756757  5.011364  4.988372  6.104477  4.795181  6.550000  7.036364 
dram[4]: 10.390244  8.770833  6.949152  5.262500  6.216216  6.105263  6.107143  6.539474  8.877193  7.968254  5.531646  6.013889  5.547945  6.300000 10.289474  8.813953 
dram[5]:  6.424242  5.121951  5.394737  5.560000  4.917526  5.042553  5.860465  6.792208  6.192771  5.430108  5.610390  6.132353  5.555555  5.528572  7.428571  7.918367 
average row locality = 42159/6809 = 6.191658
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       373       370       382       372       420       403       472       450       455       454       399       403       384       382       390       367 
dram[1]:       381       398       379       368       404       408       453       455       470       458       430       413       390       400       378       372 
dram[2]:       384       370       389       370       391       421       453       454       461       453       415       425       398       390       385       374 
dram[3]:       369       369       381       368       382       397       460       446       463       457       428       418       402       388       393       387 
dram[4]:       390       387       374       382       403       408       459       438       462       456       425       420       399       375       391       379 
dram[5]:       384       384       373       378       417       412       450       463       468       462       419       406       391       384       364       388 
total reads: 39165
bank skew: 472/364 = 1.30
chip skew: 6557/6476 = 1.01
number of total write accesses:
dram[0]:        33        37        41        35        59        55        52        56        42        45        17        10         8         2         0         0 
dram[1]:        39        35        41        37        58        55        52        56        46        45        15        13         3         5         0         0 
dram[2]:        40        37        34        41        56        57        49        56        40        36        14        15         6         6         0         0 
dram[3]:        38        38        39        40        56        57        54        56        45        43        13        11         7        10         0         0 
dram[4]:        36        34        36        39        57        56        54        59        44        46        12        13         6         3         0         0 
dram[5]:        40        36        37        39        60        62        54        60        46        43        13        11         9         3         0         0 
total reads: 2994
min_bank_accesses = 0!
chip skew: 513/487 = 1.05
average mf latency per bank:
dram[0]:       4911      4945      5377      5546      4770      4920      4613      4704      4383      4432      9965     10282     16698     17137     23301     24658
dram[1]:       4806      4918      5440      5865      5159      5321      4908      5124      4482      4664      9360     10523     16680     16827     24334     25855
dram[2]:       4878      4963      5313      5310      5234      4921      4787      4706      4572      4713      9615     10121     16076     17404     23448     24808
dram[3]:       5104      4992      5234      5551      5226      5230      4674      4835      4440      4497      9405     10117     15847     17211     23155     24418
dram[4]:       6179      4947      7153      5424      6710      5244      6392      4828      6012      4435     59080     10299     21658     18158     31201     24954
dram[5]:       4743      4954      5376      5633      4680      4975      4569      4739      4215      4517      9935     10537     16135     17937     24291     24114
maximum mf latency per bank:
dram[0]:        985       966       938       913       889       922       846       921       908       811       901      1027       945       906       899      1029
dram[1]:        880      1016       934       899       925      1067       858      1108       938       905       915       955       897       940       997       994
dram[2]:        867       889      1043       884       891       905       901       996       786       851       927       891       874      1033       954       909
dram[3]:        980       871       873       852       944       899       859       957       873       893       944      1050       914       953      1020       978
dram[4]:       1057       925      1079       889      1101       892      1003       997      1053       983      1186      1114      1136      1003      1225      1059
dram[5]:        962       938       857       957       941       955       884       939       789       926       842       983       948       910       865       969

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000941 n_nop=985217 n_act=1085 n_pre=1069 n_req=6968 n_rd=12952 n_write=618 bw_util=0.02711
n_activity=98060 dram_eff=0.2768
bk0: 746a 996976i bk1: 740a 997098i bk2: 764a 996187i bk3: 744a 997000i bk4: 840a 995627i bk5: 806a 995629i bk6: 944a 995371i bk7: 900a 994105i bk8: 910a 996407i bk9: 908a 995934i bk10: 798a 996207i bk11: 806a 995991i bk12: 768a 996392i bk13: 764a 996101i bk14: 780a 996788i bk15: 734a 997021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0582352
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000941 n_nop=984839 n_act=1181 n_pre=1165 n_req=7057 n_rd=13114 n_write=642 bw_util=0.02749
n_activity=104297 dram_eff=0.2638
bk0: 762a 996990i bk1: 796a 997270i bk2: 758a 996665i bk3: 736a 996943i bk4: 808a 995579i bk5: 816a 995164i bk6: 906a 995573i bk7: 910a 994975i bk8: 940a 995979i bk9: 916a 996136i bk10: 860a 996932i bk11: 826a 996884i bk12: 780a 996944i bk13: 800a 996552i bk14: 756a 997189i bk15: 744a 997217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0252942
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000941 n_nop=985101 n_act=1090 n_pre=1074 n_req=7020 n_rd=13066 n_write=610 bw_util=0.02733
n_activity=98968 dram_eff=0.2764
bk0: 768a 997014i bk1: 740a 997062i bk2: 778a 996330i bk3: 740a 996293i bk4: 782a 995922i bk5: 842a 995346i bk6: 906a 995733i bk7: 908a 995208i bk8: 922a 996151i bk9: 906a 996095i bk10: 830a 996319i bk11: 850a 995764i bk12: 796a 996229i bk13: 780a 996226i bk14: 770a 997076i bk15: 748a 997264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.057348
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000941 n_nop=984856 n_act=1216 n_pre=1200 n_req=7015 n_rd=13016 n_write=653 bw_util=0.02731
n_activity=103279 dram_eff=0.2647
bk0: 738a 996509i bk1: 738a 996622i bk2: 762a 996689i bk3: 736a 996919i bk4: 764a 995901i bk5: 794a 995828i bk6: 920a 995427i bk7: 892a 995079i bk8: 926a 996279i bk9: 914a 996324i bk10: 856a 996267i bk11: 836a 996396i bk12: 804a 996768i bk13: 776a 996107i bk14: 786a 997222i bk15: 774a 997248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0247077
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000941 n_nop=985183 n_act=1023 n_pre=1007 n_req=7043 n_rd=13096 n_write=632 bw_util=0.02743
n_activity=100194 dram_eff=0.274
bk0: 780a 997572i bk1: 774a 997169i bk2: 748a 997246i bk3: 764a 996671i bk4: 806a 995338i bk5: 816a 995294i bk6: 918a 995048i bk7: 876a 994813i bk8: 924a 996683i bk9: 912a 996072i bk10: 850a 996230i bk11: 840a 996076i bk12: 798a 995825i bk13: 750a 995991i bk14: 782a 996983i bk15: 758a 996538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0673696
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000941 n_nop=984770 n_act=1214 n_pre=1198 n_req=7056 n_rd=13086 n_write=673 bw_util=0.02749
n_activity=103799 dram_eff=0.2651
bk0: 768a 996901i bk1: 768a 996483i bk2: 746a 996741i bk3: 756a 996682i bk4: 834a 995302i bk5: 824a 995435i bk6: 900a 995090i bk7: 926a 995078i bk8: 936a 996078i bk9: 924a 995813i bk10: 838a 996581i bk11: 812a 996923i bk12: 782a 996757i bk13: 768a 996659i bk14: 728a 997507i bk15: 776a 997166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0317511

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82090, Miss = 3275, Miss_rate = 0.040, Pending_hits = 11, Reservation_fails = 274
L2_cache_bank[1]: Access = 82642, Miss = 3201, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 632
L2_cache_bank[2]: Access = 82126, Miss = 3285, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 83347, Miss = 3272, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 81667, Miss = 3276, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 75
L2_cache_bank[5]: Access = 82892, Miss = 3257, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 552
L2_cache_bank[6]: Access = 82443, Miss = 3278, Miss_rate = 0.040, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 83200, Miss = 3230, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 122597, Miss = 3303, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 575
L2_cache_bank[9]: Access = 83509, Miss = 3245, Miss_rate = 0.039, Pending_hits = 10, Reservation_fails = 788
L2_cache_bank[10]: Access = 83057, Miss = 3266, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 83905, Miss = 3277, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1033475
L2_total_cache_misses = 39165
L2_total_cache_miss_rate = 0.0379
L2_total_cache_pending_hits = 87
L2_total_cache_reservation_fails = 3005
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 583205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2672
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 410957
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3514877
icnt_total_pkts_simt_to_mem=1447235
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.83814
	minimum = 6
	maximum = 32
Network latency average = 9.14227
	minimum = 6
	maximum = 27
Slowest packet = 2066224
Flit latency average = 7.66392
	minimum = 6
	maximum = 23
Slowest flit = 4959702
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0253535
	minimum = 0.0197601 (at node 5)
	maximum = 0.0310515 (at node 18)
Accepted packet rate average = 0.0253535
	minimum = 0.0197601 (at node 5)
	maximum = 0.0310515 (at node 18)
Injected flit rate average = 0.0760605
	minimum = 0.0197601 (at node 5)
	maximum = 0.155258 (at node 18)
Accepted flit rate average= 0.0760605
	minimum = 0.0254058 (at node 22)
	maximum = 0.127029 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.5314 (9 samples)
	minimum = 6 (9 samples)
	maximum = 295.889 (9 samples)
Network latency average = 21.3133 (9 samples)
	minimum = 6 (9 samples)
	maximum = 226.556 (9 samples)
Flit latency average = 16.2012 (9 samples)
	minimum = 6 (9 samples)
	maximum = 224.111 (9 samples)
Fragmentation average = 0.0281197 (9 samples)
	minimum = 0 (9 samples)
	maximum = 151.111 (9 samples)
Injected packet rate average = 0.0525069 (9 samples)
	minimum = 0.0417829 (9 samples)
	maximum = 0.0945494 (9 samples)
Accepted packet rate average = 0.0525069 (9 samples)
	minimum = 0.0417829 (9 samples)
	maximum = 0.0945494 (9 samples)
Injected flit rate average = 0.130819 (9 samples)
	minimum = 0.0555577 (9 samples)
	maximum = 0.255119 (9 samples)
Accepted flit rate average = 0.130819 (9 samples)
	minimum = 0.0697518 (9 samples)
	maximum = 0.224318 (9 samples)
Injected packet size average = 2.49146 (9 samples)
Accepted packet size average = 2.49146 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 14 sec (434 sec)
gpgpu_simulation_rate = 38739 (inst/sec)
gpgpu_simulation_rate = 1747 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 432713.093750 (ms)
Result stored in result.txt
