#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55fc3193af50 .scope module, "DUT" "DUT" 2 1;
 .timescale 0 0;
v0x55fc319a5150_0 .net "AccessMem", 0 0, v0x55fc31966a60_0;  1 drivers
v0x55fc319a5260_0 .net "Busy", 0 0, v0x55fc31966b00_0;  1 drivers
v0x55fc319a5370_0 .var "RW", 0 0;
v0x55fc319a5460_0 .net "RWMem", 0 0, v0x55fc319a3110_0;  1 drivers
v0x55fc319a5550_0 .net "SampleData", 0 0, v0x55fc319a31d0_0;  1 drivers
v0x55fc319a5690_0 .net "TxData", 0 0, v0x55fc319a32e0_0;  1 drivers
v0x55fc319a5780_0 .net "active", 0 0, v0x55fc319a3e90_0;  1 drivers
v0x55fc319a5870_0 .var "clk", 0 0;
v0x55fc319a5910_0 .var "inputKey", 0 0;
v0x55fc319a5a40_0 .net "mode", 0 0, v0x55fc319a4280_0;  1 drivers
v0x55fc319a5b30_0 .var "reset", 0 0;
v0x55fc319a5bd0_0 .var "txDone", 0 0;
v0x55fc319a5cc0_0 .var "validCmd", 0 0;
S_0x55fc31980200 .scope module, "controller_dut" "Controller" 2 6, 3 111 0, S_0x55fc3193af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inputKey";
    .port_info 1 /INPUT 1 "validCmd";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "RW";
    .port_info 5 /INPUT 1 "txDone";
    .port_info 6 /OUTPUT 1 "active";
    .port_info 7 /OUTPUT 1 "mode";
    .port_info 8 /OUTPUT 1 "AccessMem";
    .port_info 9 /OUTPUT 1 "RWMem";
    .port_info 10 /OUTPUT 1 "SampleData";
    .port_info 11 /OUTPUT 1 "TxData";
    .port_info 12 /OUTPUT 1 "Busy";
L_0x55fc31966940 .functor BUFZ 1, v0x55fc319a3e90_0, C4<0>, C4<0>, C4<0>;
L_0x55fc31964890 .functor BUFZ 1, v0x55fc319a4280_0, C4<0>, C4<0>, C4<0>;
v0x55fc319a4500_0 .net "AccessMem", 0 0, v0x55fc31966a60_0;  alias, 1 drivers
v0x55fc319a45f0_0 .net "Busy", 0 0, v0x55fc31966b00_0;  alias, 1 drivers
v0x55fc319a46c0_0 .net "RW", 0 0, v0x55fc319a5370_0;  1 drivers
v0x55fc319a47c0_0 .net "RWMem", 0 0, v0x55fc319a3110_0;  alias, 1 drivers
v0x55fc319a4890_0 .net "SampleData", 0 0, v0x55fc319a31d0_0;  alias, 1 drivers
v0x55fc319a4980_0 .net "TxData", 0 0, v0x55fc319a32e0_0;  alias, 1 drivers
v0x55fc319a4a50_0 .net "active", 0 0, v0x55fc319a3e90_0;  alias, 1 drivers
v0x55fc319a4b20_0 .net "activeOut", 0 0, L_0x55fc31966940;  1 drivers
v0x55fc319a4bf0_0 .net "clk", 0 0, v0x55fc319a5870_0;  1 drivers
v0x55fc319a4c90_0 .net "inputKey", 0 0, v0x55fc319a5910_0;  1 drivers
v0x55fc319a4d30_0 .net "mode", 0 0, v0x55fc319a4280_0;  alias, 1 drivers
v0x55fc319a4e00_0 .net "modeOut", 0 0, L_0x55fc31964890;  1 drivers
v0x55fc319a4ed0_0 .net "reset", 0 0, v0x55fc319a5b30_0;  1 drivers
v0x55fc319a4fc0_0 .net "txDone", 0 0, v0x55fc319a5bd0_0;  1 drivers
v0x55fc319a5060_0 .net "validCmd", 0 0, v0x55fc319a5cc0_0;  1 drivers
S_0x55fc31980520 .scope module, "crwf" "Control_RW_Flow" 3 134, 3 40 0, S_0x55fc31980200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "validCmd";
    .port_info 1 /INPUT 1 "RW";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "txDone";
    .port_info 5 /INPUT 1 "active";
    .port_info 6 /INPUT 1 "mode";
    .port_info 7 /OUTPUT 1 "AccessMem";
    .port_info 8 /OUTPUT 1 "RWMem";
    .port_info 9 /OUTPUT 1 "SampleData";
    .port_info 10 /OUTPUT 1 "TxData";
    .port_info 11 /OUTPUT 1 "Busy";
P_0x55fc319841b0 .param/l "s0" 0 3 60, C4<000>;
P_0x55fc319841f0 .param/l "s1" 0 3 61, C4<001>;
P_0x55fc31984230 .param/l "s2" 0 3 62, C4<010>;
P_0x55fc31984270 .param/l "s3" 0 3 63, C4<011>;
P_0x55fc319842b0 .param/l "s4" 0 3 64, C4<100>;
P_0x55fc319842f0 .param/l "s5" 0 3 65, C4<101>;
P_0x55fc31984330 .param/l "s6" 0 3 66, C4<110>;
v0x55fc31966a60_0 .var "AccessMem", 0 0;
v0x55fc31966b00_0 .var "Busy", 0 0;
v0x55fc319a3070_0 .net "RW", 0 0, v0x55fc319a5370_0;  alias, 1 drivers
v0x55fc319a3110_0 .var "RWMem", 0 0;
v0x55fc319a31d0_0 .var "SampleData", 0 0;
v0x55fc319a32e0_0 .var "TxData", 0 0;
v0x55fc319a33a0_0 .net "active", 0 0, L_0x55fc31966940;  alias, 1 drivers
v0x55fc319a3460_0 .net "clk", 0 0, v0x55fc319a5870_0;  alias, 1 drivers
v0x55fc319a3520_0 .var "cs", 2 0;
v0x55fc319a3600_0 .net "in", 4 0, L_0x55fc319a5e20;  1 drivers
v0x55fc319a36e0_0 .net "mode", 0 0, L_0x55fc31964890;  alias, 1 drivers
v0x55fc319a37a0_0 .var "ns", 2 0;
v0x55fc319a3880_0 .net "reset", 0 0, v0x55fc319a5b30_0;  alias, 1 drivers
v0x55fc319a3940_0 .net "txDone", 0 0, v0x55fc319a5bd0_0;  alias, 1 drivers
v0x55fc319a3a00_0 .net "validCmd", 0 0, v0x55fc319a5cc0_0;  alias, 1 drivers
E_0x55fc319771f0 .event edge, v0x55fc319a3520_0;
E_0x55fc319776a0 .event edge, v0x55fc319a3600_0, v0x55fc319a3520_0;
E_0x55fc31976d10 .event posedge, v0x55fc319a3880_0, v0x55fc319a3460_0;
LS_0x55fc319a5e20_0_0 .concat [ 1 1 1 1], v0x55fc319a5bd0_0, v0x55fc319a5370_0, L_0x55fc31964890, L_0x55fc31966940;
LS_0x55fc319a5e20_0_4 .concat [ 1 0 0 0], v0x55fc319a5cc0_0;
L_0x55fc319a5e20 .concat [ 4 1 0 0], LS_0x55fc319a5e20_0_0, LS_0x55fc319a5e20_0_4;
S_0x55fc319a3c40 .scope module, "decInKey" "DecInputKey" 3 131, 3 1 0, S_0x55fc31980200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inputKey";
    .port_info 1 /INPUT 1 "validCmd";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "active";
    .port_info 5 /OUTPUT 1 "mode";
v0x55fc319a3e90_0 .var "active", 0 0;
v0x55fc319a3f50_0 .net "clk", 0 0, v0x55fc319a5870_0;  alias, 1 drivers
v0x55fc319a4010_0 .var "i", 2 0;
v0x55fc319a40b0_0 .net "inputKey", 0 0, v0x55fc319a5910_0;  alias, 1 drivers
v0x55fc319a4150_0 .var "mem", 4 0;
v0x55fc319a4280_0 .var "mode", 0 0;
v0x55fc319a4340_0 .net "reset", 0 0, v0x55fc319a5b30_0;  alias, 1 drivers
v0x55fc319a43e0_0 .net "validCmd", 0 0, v0x55fc319a5cc0_0;  alias, 1 drivers
    .scope S_0x55fc319a3c40;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fc319a4010_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x55fc319a3c40;
T_1 ;
    %wait E_0x55fc31976d10;
    %load/vec4 v0x55fc319a4340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fc319a4150_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fc319a4010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc319a3e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc319a4280_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55fc319a43e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55fc319a4010_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x55fc319a40b0_0;
    %ix/getv 4, v0x55fc319a4010_0;
    %store/vec4 v0x55fc319a4150_0, 4, 1;
    %load/vec4 v0x55fc319a4010_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55fc319a4010_0, 0, 3;
T_1.4 ;
T_1.2 ;
    %load/vec4 v0x55fc319a4010_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x55fc319a4150_0;
    %parti/s 4, 0, 2;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fc319a3e90_0, 0;
    %load/vec4 v0x55fc319a4150_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55fc319a4280_0, 0;
    %load/vec4 v0x55fc319a43e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x55fc319a40b0_0;
    %assign/vec4 v0x55fc319a4280_0, 0;
T_1.10 ;
T_1.8 ;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fc31980520;
T_2 ;
    %wait E_0x55fc31976d10;
    %load/vec4 v0x55fc319a3880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc319a3520_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55fc319a37a0_0;
    %assign/vec4 v0x55fc319a3520_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fc31980520;
T_3 ;
    %wait E_0x55fc319776a0;
    %load/vec4 v0x55fc319a3520_0;
    %load/vec4 v0x55fc319a3600_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 15, 15, 8;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 29, 1, 8;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 60, 16, 8;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 92, 20, 8;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 124, 20, 8;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 125, 20, 8;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 31, 1, 8;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 159, 1, 8;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 27, 3, 8;
    %cmp/x;
    %jmp/1 T_3.9, 4;
    %dup/vec4;
    %pushi/vec4 184, 16, 8;
    %cmp/x;
    %jmp/1 T_3.10, 4;
    %dup/vec4;
    %pushi/vec4 216, 16, 8;
    %cmp/x;
    %jmp/1 T_3.11, 4;
    %dup/vec4;
    %pushi/vec4 217, 16, 8;
    %cmp/x;
    %jmp/1 T_3.12, 4;
    %jmp T_3.13;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc319a37a0_0, 0;
    %jmp T_3.13;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55fc319a37a0_0, 0;
    %jmp T_3.13;
T_3.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55fc319a37a0_0, 0;
    %jmp T_3.13;
T_3.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55fc319a37a0_0, 0;
    %jmp T_3.13;
T_3.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55fc319a37a0_0, 0;
    %jmp T_3.13;
T_3.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc319a37a0_0, 0;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55fc319a37a0_0, 0;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55fc319a37a0_0, 0;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc319a37a0_0, 0;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55fc319a37a0_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55fc319a37a0_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55fc319a37a0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fc319a37a0_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55fc31980520;
T_4 ;
    %wait E_0x55fc319771f0;
    %load/vec4 v0x55fc319a3520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %assign/vec4 v0x55fc31966b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a32e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a31d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a3110_0, 0;
    %assign/vec4 v0x55fc31966a60_0, 0;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 17, 0, 5;
    %split/vec4 1;
    %assign/vec4 v0x55fc31966b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a32e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a31d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a3110_0, 0;
    %assign/vec4 v0x55fc31966a60_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 5, 0, 5;
    %split/vec4 1;
    %assign/vec4 v0x55fc31966b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a32e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a31d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a3110_0, 0;
    %assign/vec4 v0x55fc31966a60_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 3, 0, 5;
    %split/vec4 1;
    %assign/vec4 v0x55fc31966b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a32e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a31d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a3110_0, 0;
    %assign/vec4 v0x55fc31966a60_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 25, 0, 5;
    %split/vec4 1;
    %assign/vec4 v0x55fc31966b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a32e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a31d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a3110_0, 0;
    %assign/vec4 v0x55fc31966a60_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 5, 0, 5;
    %split/vec4 1;
    %assign/vec4 v0x55fc31966b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a32e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a31d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a3110_0, 0;
    %assign/vec4 v0x55fc31966a60_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 3, 0, 5;
    %split/vec4 1;
    %assign/vec4 v0x55fc31966b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a32e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a31d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55fc319a3110_0, 0;
    %assign/vec4 v0x55fc31966a60_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55fc3193af50;
T_5 ;
    %vpi_call 2 10 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fc31980200 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55fc3193af50;
T_6 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc319a5870_0, 0, 1;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x55fc319a5870_0;
    %inv;
    %store/vec4 v0x55fc319a5870_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x55fc3193af50;
T_7 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc319a5b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc319a5910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc319a5cc0_0, 0, 1;
    %delay 13, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc319a5b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc319a5cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc319a5910_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc319a5910_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc319a5910_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc319a5910_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc319a5910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc319a5370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc319a5bd0_0, 0, 1;
    %delay 47, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fc319a5cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fc319a5bd0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_controller.sv";
    "Controller.sv";
