Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o J:/EE 320/Lab5_EE320_Taylor_Cowley/tb_vga_timing_isim_beh.exe -prj J:/EE 320/Lab5_EE320_Taylor_Cowley/tb_vga_timing_beh.prj work.tb_vga_timing 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "J:/EE 320/Lab5_EE320_Taylor_Cowley/vga_timing.vhd" into library work
Parsing VHDL file "J:/EE 320/Lab5_EE320_Taylor_Cowley/tb_vga_timing.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling architecture behavioral of entity vga_timing [vga_timing_default]
Compiling architecture testbench of entity tb_vga_timing
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable J:/EE 320/Lab5_EE320_Taylor_Cowley/tb_vga_timing_isim_beh.exe
Fuse Memory Usage: 35768 KB
Fuse CPU Usage: 702 ms
