dma_data_direction	,	V_39
IO_SYNC_BARRIER_CTL_OFFSET	,	V_34
dma_addr_t	,	T_3
XOR_INIT_VALUE_LOW	,	V_30
mvebu_mbus_get_pcie_mem_aperture	,	F_42
for_each_compatible_node	,	F_45
mtype	,	V_59
XOR_DEST_POINTER	,	F_29
bus_register_notifier	,	F_55
dev	,	V_36
dram	,	V_6
"arm,io-coherent"	,	L_8
pr_warn	,	F_2
property	,	V_9
dma_attrs	,	V_41
phys_addr	,	V_58
DMA_TO_DEVICE	,	V_43
mvebu_hwcc_nb	,	V_78
coherency_wa_enabled	,	V_32
clk	,	V_11
"disabled"	,	L_5
mvebu_hwcc_dma_ops	,	V_51
armada_375_380_coherency_init	,	F_44
pci_bus_type	,	V_79
attrs	,	V_42
coherency_wa_buf	,	V_3
xor_node	,	V_8
size	,	V_26
WINDOW_BAR_ENABLE	,	F_24
PAGE_SIZE	,	V_28
coherency_init	,	F_51
GFP_KERNEL	,	V_15
mvebu_hwcc_dma_sync	,	F_35
device	,	V_35
of_clk_get_by_name	,	F_18
of_address_to_resource	,	F_39
kstrdup	,	F_15
mbus_dram_target_info	,	V_5
device_node	,	V_7
cache_dn	,	V_64
__dev	,	V_48
coherency_available	,	F_50
event	,	V_47
WINDOW_OVERRIDE_CTRL	,	F_25
clk_prepare_enable	,	F_19
xor_high_base	,	V_19
coherency_wa_buf_phys	,	V_29
ARMADA_375_Z1_REV	,	V_76
xor_base	,	V_4
CONFIG_NR_CPUS	,	V_27
COHERENCY_FABRIC_TYPE_NONE	,	V_74
"enabling coherency workaround for Armada 375 Z1, one XOR engine disabled\n"	,	L_3
XOR_INIT_VALUE_HIGH	,	V_31
i	,	V_14
"Coherency fabric is not initialized\n"	,	L_2
WINDOW_REMAP_HIGH	,	F_23
virt_to_phys	,	F_26
mvebu_get_soc_id	,	F_54
is_smp	,	F_49
cs	,	V_22
p	,	V_66
coherency_base	,	V_1
armada_pcie_wa_ioremap_caller	,	F_41
__init	,	T_1
of_iomap	,	F_17
XOR_CONFIG	,	F_27
phys_addr_t	,	T_6
smp_processor_id	,	F_6
notifier_block	,	V_45
COHERENCY_FABRIC_TYPE_ARMADA_370_XP	,	V_71
mvebu_hwcc_sync_io_barrier	,	F_30
"arm,pl310-cache"	,	L_7
BUS_NOTIFY_ADD_DEVICE	,	V_49
set_cpu_coherent	,	F_1
data	,	V_70
__iomem	,	T_5
mbus_attr	,	V_24
NOTIFY_DONE	,	V_50
size_t	,	T_4
of_find_matching_node	,	F_52
dir	,	V_40
of_update_property	,	F_16
pcie_mem	,	V_61
num_cs	,	V_20
u32	,	T_2
coherency_late_init	,	F_53
XOR_ACTIVATION	,	F_9
mvebu_hwcc_pci_nb	,	V_80
armada_370_coherency_init	,	F_38
mvebu_hwcc_dma_unmap_page	,	F_34
res	,	V_55
rev	,	V_75
offset	,	V_38
ll_add_cpu_to_smp_group	,	F_3
resource	,	V_54
MT_UNCACHED	,	V_63
platform_bus_type	,	V_77
"marvell,orion-xor"	,	L_4
of_add_property	,	F_46
nb	,	V_46
set_dma_ops	,	F_37
name	,	V_18
page	,	V_37
idx	,	V_2
win_enable	,	V_13
of_find_matching_node_and_match	,	F_48
mvebu_hwcc_dma_map_page	,	F_31
np	,	V_53
coherency_phys_base	,	V_56
BUG_ON	,	F_13
coherency_cpu_base	,	V_33
WINDOW_SIZE	,	F_22
page_to_pfn	,	F_33
mvebu_hwcc_armada375_sync_io_barrier_wa	,	F_5
pfn_to_dma	,	F_32
xor_status	,	V_10
coherency_pci_init	,	F_56
arch_ioremap_caller	,	V_65
kzalloc	,	F_14
COHERENCY_FABRIC_TYPE_ARMADA_380	,	V_73
of_find_compatible_node	,	F_12
dma_handle	,	V_44
mbus_dram_target_id	,	V_25
"status"	,	L_6
mbus_dram_window	,	V_21
XOR_BLOCK_SIZE	,	F_28
end	,	V_62
of_device_id	,	V_67
value	,	V_16
of_coherency_table	,	V_69
"Can't make current CPU cache coherent.\n"	,	L_1
readl	,	F_8
mvebu_hwcc_notifier	,	F_36
writel	,	F_7
length	,	V_17
start	,	V_57
match	,	V_68
NOTIFY_OK	,	V_52
WINDOW_BASE	,	F_21
__arm_ioremap_caller	,	F_43
ll_enable_coherency	,	F_4
caller	,	V_60
COHERENCY_FABRIC_TYPE_ARMADA_375	,	V_72
coherency_type	,	F_47
xor_clk	,	V_12
mv_mbus_dram_info	,	F_20
dmb	,	F_10
sync_cache_w	,	F_40
armada_375_coherency_init_wa	,	F_11
base	,	V_23
