============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  06:52:57 pm
  Module:                 carry_select_adder_68810_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[23]
       Endpoint: (R) S[31]

                   Capture    Launch  
      Path Delay:+    2750         -  
      Drv Adjust:+       0         0  
         Arrival:=    2750            
                                      
   Required Time:=    2750            
       Data Path:-    2750            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2750            constraints.sdc_line_1 

#-------------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags     Arc     Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------
  B[23]                                                     -       -         F     (arrival)                       1  3.3  1000     0       0    (-,-) 
  g370/X                                                    -       A->X      F     sky130_fd_sc_hd__buf_1          4 16.1   111   377     377    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g106/Y         -       A->Y      R     sky130_fd_sc_hd__inv_2          2  8.9    58    88     465    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g99__6161/Y    -       B->Y      F     sky130_fd_sc_hd__nand2_1        1  3.5    37    55     520    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g97__7482/Y    -       B->Y      R     sky130_fd_sc_hd__nand2_1        1  3.7    52    63     584    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g95__1881/Y    -       A->Y      F     sky130_fd_sc_hd__nand2_1        2  8.4    68    76     659    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g62__2346/Y    -       A->Y      R     sky130_fd_sc_hd__nand2_1        1  3.7    53    69     729    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g60__9945/Y    -       A->Y      F     sky130_fd_sc_hd__nand2_1        2  9.0    73    79     808    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g61/Y          -       A->Y      R     sky130_fd_sc_hd__clkinv_1       1  5.9    46    65     873    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g57__5477/Y    -       B2->Y     F     sky130_fd_sc_hd__o2bb2ai_2      2  8.4    58    63     936    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g59__5526/Y    -       A->Y      R     sky130_fd_sc_hd__nand2_1        1  3.7    53    65    1001    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g57__4319/Y    -       A->Y      F     sky130_fd_sc_hd__nand2_1        2  9.0    72    79    1080    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g61/Y          -       A->Y      R     sky130_fd_sc_hd__clkinv_1       1  5.9    45    65    1145    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g57__2802/Y    -       B2->Y     F     sky130_fd_sc_hd__o2bb2ai_2      2  8.1    56    62    1207    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g59__1881/Y    -       B1->Y     R     sky130_fd_sc_hd__o21ai_1        1  3.8   119    82    1289    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g57__7098/Y    -       B->Y      F     sky130_fd_sc_hd__nand2b_1       1  3.6    48    73    1362    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g57__7482/COUT -       CI->COUT  F     sky130_fd_sc_hd__fah_1          1  5.8    73   257    1620    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g57__4733/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1           1  5.8    94   388    2008    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g57__6161/SUM  -       CIN->SUM  R     sky130_fd_sc_hd__fa_1           1  3.7    63   497    2505    (-,-) 
  g9__2398/Y                                                -       A->Y      F     sky130_fd_sc_hd__nand2_1        1  9.6    83    86    2590    (-,-) 
  g8__5477/Y                                                -       A->Y      R     sky130_fd_sc_hd__nand2_4        1 51.3   165   159    2749    (-,-) 
  S[31]                                                     <<<     -         R     (port)                          -    -     -     0    2750    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------

