INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /scratch/spouget/3mm_bit_gem2/_x/reports/link
	Log files: /scratch/spouget/3mm_bit_gem2/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/spouget/3mm_bit_gem2/src/bin/workload-hw.xclbin.link_summary, at Mon Aug 19 20:30:25 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/scratch/spouget/3mm_bit_gem2/_x/reports/link/v++_link_workload-hw_guidance.html', at Mon Aug 19 20:30:25 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [20:30:29] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /scratch/spouget/3mm_bit_gem2/src/bin/workload-kernel_nlp-hw.xo -keep --config /scratch/spouget/3mm_bit_gem2/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /scratch/spouget/3mm_bit_gem2/_x/link/int --temp_dir /scratch/spouget/3mm_bit_gem2/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm_bit_gem2/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /scratch/spouget/3mm_bit_gem2/src/bin/workload-kernel_nlp-hw.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /scratch/spouget/3mm_bit_gem2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [20:30:31] build_xd_ip_db started: /mnt/software/xilinx/Vitis/2023.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /scratch/spouget/3mm_bit_gem2/_x/link/sys_link/hw.hpfm -clkid 0 -ip /scratch/spouget/3mm_bit_gem2/_x/link/sys_link/iprepo/xilinx_com_hls_kernel_nlp_1_0,kernel_nlp -o /scratch/spouget/3mm_bit_gem2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [20:30:35] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 456.000 ; gain = 0.000 ; free physical = 291946 ; free virtual = 452771
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /scratch/spouget/3mm_bit_gem2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [20:30:35] cfgen started: /mnt/software/xilinx/Vitis/2023.2/bin/cfgen  -sp kernel_nlp_1.vE:HBM[0] -sp kernel_nlp_1.vA:HBM[3] -sp kernel_nlp_1.vB:HBM[7] -sp kernel_nlp_1.vF:HBM[11] -sp kernel_nlp_1.vC:HBM[15] -sp kernel_nlp_1.vD:HBM[19] -sp kernel_nlp_1.vG:HBM[22] -dpa_mem_offload false -dmclkid 0 -r /scratch/spouget/3mm_bit_gem2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /scratch/spouget/3mm_bit_gem2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: kernel_nlp, num: 1  {kernel_nlp_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: vE, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: vA, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: vB, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: vF, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: vC, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: vD, sptag: HBM[19]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: vG, sptag: HBM[22]
INFO: [SYSTEM_LINK 82-37] [20:30:43] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 456.000 ; gain = 0.000 ; free physical = 291605 ; free virtual = 452430
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [20:30:43] cf2bd started: /mnt/software/xilinx/Vitis/2023.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /scratch/spouget/3mm_bit_gem2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /scratch/spouget/3mm_bit_gem2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /scratch/spouget/3mm_bit_gem2/_x/link/sys_link/_sysl/.xsd --temp_dir /scratch/spouget/3mm_bit_gem2/_x/link/sys_link --output_dir /scratch/spouget/3mm_bit_gem2/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /scratch/spouget/3mm_bit_gem2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /scratch/spouget/3mm_bit_gem2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /scratch/spouget/3mm_bit_gem2/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [20:30:47] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 456.000 ; gain = 0.000 ; free physical = 291585 ; free virtual = 452415
INFO: [v++ 60-1441] [20:30:47] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 523.312 ; gain = 0.000 ; free physical = 291649 ; free virtual = 452479
INFO: [v++ 60-1443] [20:30:47] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /scratch/spouget/3mm_bit_gem2/_x/link/int/sdsl.dat -rtd /scratch/spouget/3mm_bit_gem2/_x/link/int/cf2sw.rtd -nofilter /scratch/spouget/3mm_bit_gem2/_x/link/int/cf2sw_full.rtd -xclbin /scratch/spouget/3mm_bit_gem2/_x/link/int/xclbin_orig.xml -o /scratch/spouget/3mm_bit_gem2/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm_bit_gem2/_x/link/run_link
INFO: [v++ 60-1441] [20:30:51] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 523.312 ; gain = 0.000 ; free physical = 291194 ; free virtual = 452032
INFO: [v++ 60-1443] [20:30:51] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm_bit_gem2/_x/link/run_link
INFO: [v++ 60-1441] [20:30:52] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 523.312 ; gain = 0.000 ; free physical = 291071 ; free virtual = 451908
INFO: [v++ 60-1443] [20:30:52] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s --kernel_frequency 220 --remote_ip_cache /scratch/spouget/3mm_bit_gem2/.ipcache --output_dir /scratch/spouget/3mm_bit_gem2/_x/link/int --log_dir /scratch/spouget/3mm_bit_gem2/_x/logs/link --report_dir /scratch/spouget/3mm_bit_gem2/_x/reports/link --config /scratch/spouget/3mm_bit_gem2/_x/link/int/vplConfig.ini -k /scratch/spouget/3mm_bit_gem2/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/spouget/3mm_bit_gem2/_x/link --no-info --iprepo /scratch/spouget/3mm_bit_gem2/_x/link/int/xo/ip_repo/xilinx_com_hls_kernel_nlp_1_0 --messageDb /scratch/spouget/3mm_bit_gem2/_x/link/run_link/vpl.pb /scratch/spouget/3mm_bit_gem2/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm_bit_gem2/_x/link/run_link

****** vpl v2023.2 (64-bit)
  **** SW Build 4026344 on 2023-10-11-15:42:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/scratch/spouget/3mm_bit_gem2/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.2
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /scratch/spouget/3mm_bit_gem2/_x/link/vivado/vpl/.local/hw_platform
[20:31:03] Run vpl: Step create_project: Started
Creating Vivado project.
[20:31:08] Run vpl: Step create_project: Completed
[20:31:08] Run vpl: Step create_bd: Started
[20:31:33] Run vpl: Step create_bd: Completed
[20:31:33] Run vpl: Step update_bd: Started
[20:31:33] Run vpl: Step update_bd: Completed
[20:31:33] Run vpl: Step generate_target: Started
[20:32:48] Run vpl: Step generate_target: Completed
[20:32:48] Run vpl: Step config_hw_runs: Started
[20:33:37] Run vpl: Step config_hw_runs: Completed
[20:33:37] Run vpl: Step synth: Started
[20:34:08] Block-level synthesis in progress, 0 of 153 jobs complete, 8 jobs running.
[20:34:38] Block-level synthesis in progress, 7 of 153 jobs complete, 1 job running.
[20:35:08] Block-level synthesis in progress, 11 of 153 jobs complete, 6 jobs running.
[20:35:38] Block-level synthesis in progress, 14 of 153 jobs complete, 5 jobs running.
[20:36:08] Block-level synthesis in progress, 18 of 153 jobs complete, 6 jobs running.
[20:36:38] Block-level synthesis in progress, 21 of 153 jobs complete, 7 jobs running.
[20:37:08] Block-level synthesis in progress, 25 of 153 jobs complete, 6 jobs running.
[20:37:38] Block-level synthesis in progress, 29 of 153 jobs complete, 6 jobs running.
[20:38:09] Block-level synthesis in progress, 32 of 153 jobs complete, 7 jobs running.
[20:38:39] Block-level synthesis in progress, 36 of 153 jobs complete, 6 jobs running.
[20:39:09] Block-level synthesis in progress, 40 of 153 jobs complete, 6 jobs running.
[20:39:39] Block-level synthesis in progress, 46 of 153 jobs complete, 3 jobs running.
[20:40:09] Block-level synthesis in progress, 50 of 153 jobs complete, 7 jobs running.
[20:40:39] Block-level synthesis in progress, 56 of 153 jobs complete, 4 jobs running.
[20:41:10] Block-level synthesis in progress, 63 of 153 jobs complete, 7 jobs running.
[20:41:40] Block-level synthesis in progress, 67 of 153 jobs complete, 5 jobs running.
[20:42:10] Block-level synthesis in progress, 77 of 153 jobs complete, 3 jobs running.
[20:42:40] Block-level synthesis in progress, 85 of 153 jobs complete, 3 jobs running.
[20:43:10] Block-level synthesis in progress, 95 of 153 jobs complete, 5 jobs running.
[20:43:41] Block-level synthesis in progress, 103 of 153 jobs complete, 3 jobs running.
[20:44:11] Block-level synthesis in progress, 105 of 153 jobs complete, 7 jobs running.
[20:44:41] Block-level synthesis in progress, 109 of 153 jobs complete, 5 jobs running.
[20:45:11] Block-level synthesis in progress, 112 of 153 jobs complete, 7 jobs running.
[20:45:42] Block-level synthesis in progress, 115 of 153 jobs complete, 6 jobs running.
[20:46:12] Block-level synthesis in progress, 120 of 153 jobs complete, 5 jobs running.
[20:46:42] Block-level synthesis in progress, 125 of 153 jobs complete, 6 jobs running.
[20:47:12] Block-level synthesis in progress, 129 of 153 jobs complete, 6 jobs running.
[20:47:43] Block-level synthesis in progress, 131 of 153 jobs complete, 7 jobs running.
[20:48:13] Block-level synthesis in progress, 140 of 153 jobs complete, 2 jobs running.
[20:48:43] Block-level synthesis in progress, 143 of 153 jobs complete, 7 jobs running.
[20:49:13] Block-level synthesis in progress, 146 of 153 jobs complete, 4 jobs running.
[20:49:44] Block-level synthesis in progress, 151 of 153 jobs complete, 2 jobs running.
[20:50:14] Block-level synthesis in progress, 151 of 153 jobs complete, 2 jobs running.
[20:50:44] Block-level synthesis in progress, 152 of 153 jobs complete, 1 job running.
[20:51:14] Block-level synthesis in progress, 152 of 153 jobs complete, 1 job running.
[20:51:45] Block-level synthesis in progress, 153 of 153 jobs complete, 0 jobs running.
[20:52:15] Top-level synthesis in progress.
[20:52:56] Run vpl: Step synth: Completed
[20:52:56] Run vpl: Step impl: Started
[21:07:36] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 36m 43s 

[21:07:36] Starting logic optimization..
[21:07:36] Phase 1 Initialization
[21:07:36] Phase 1.1 Core Generation And Design Setup
[21:08:07] Phase 1.2 Setup Constraints And Sort Netlist
[21:08:07] Phase 2 Timer Update And Timing Data Collection
[21:08:07] Phase 2.1 Timer Update
[21:08:07] Phase 2.2 Timing Data Collection
[21:08:37] Phase 3 Retarget
[21:09:07] Phase 4 Constant propagation
[21:09:07] Phase 5 Sweep
[21:10:08] Phase 6 BUFG optimization
[21:10:38] Phase 7 Shift Register Optimization
[21:10:38] Phase 8 Post Processing Netlist
[21:10:38] Phase 9 Finalization
[21:10:38] Phase 9.1 Finalizing Design Cores and Updating Shapes
[21:11:08] Phase 9.2 Verifying Netlist Connectivity
[21:17:12] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 09m 35s 

[21:17:12] Starting logic placement..
[21:17:42] Phase 1 Placer Initialization
[21:17:42] Phase 1.1 Placer Initialization Netlist Sorting
[21:19:43] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[21:20:14] Phase 1.3 Build Placer Netlist Model
[21:22:15] Phase 1.4 Constrain Clocks/Macros
[21:22:45] Phase 2 Global Placement
[21:22:45] Phase 2.1 Floorplanning
[21:23:16] Phase 2.1.1 Partition Driven Placement
[21:23:16] Phase 2.1.1.1 PBP: Partition Driven Placement
[21:24:47] Phase 2.1.1.2 PBP: Clock Region Placement
[21:25:17] Phase 2.1.1.3 PBP: Compute Congestion
[21:25:17] Phase 2.1.1.4 PBP: UpdateTiming
[21:25:47] Phase 2.1.1.5 PBP: Add part constraints
[21:25:47] Phase 2.2 Physical Synthesis After Floorplan
[21:26:18] Phase 2.3 Update Timing before SLR Path Opt
[21:26:48] Phase 2.4 Post-Processing in Floorplanning
[21:26:48] Phase 2.5 Global Placement Core
[21:33:53] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[21:33:53] Phase 2.5.2 Physical Synthesis In Placer
[21:36:56] Phase 3 Detail Placement
[21:37:26] Phase 3.1 Commit Multi Column Macros
[21:37:26] Phase 3.2 Commit Most Macros & LUTRAMs
[21:40:58] Phase 3.3 Small Shape DP
[21:40:58] Phase 3.3.1 Small Shape Clustering
[21:41:29] Phase 3.3.2 Slice Area Swap
[21:41:29] Phase 3.3.2.1 Slice Area Swap Initial
[21:43:00] Phase 3.4 Place Remaining
[21:43:00] Phase 3.5 Re-assign LUT pins
[21:43:30] Phase 3.6 Pipeline Register Optimization
[21:43:30] Phase 3.7 Fast Optimization
[21:44:31] Phase 4 Post Placement Optimization and Clean-Up
[21:44:31] Phase 4.1 Post Commit Optimization
[21:46:02] Phase 4.1.1 Post Placement Optimization
[21:46:32] Phase 4.1.1.1 BUFG Insertion
[21:46:32] Phase 1 Physical Synthesis Initialization
[21:47:03] Phase 4.1.1.2 BUFG Replication
[21:47:33] Phase 4.1.1.3 Post Placement Timing Optimization
[21:50:05] Phase 4.1.1.4 Replication
[21:51:06] Phase 4.2 Post Placement Cleanup
[21:51:36] Phase 4.3 Placer Reporting
[21:51:36] Phase 4.3.1 Print Estimated Congestion
[21:51:36] Phase 4.4 Final Placement Cleanup
[21:59:11] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 41m 59s 

[21:59:11] Starting logic routing..
[21:59:42] Phase 1 Build RT Design
[22:01:13] Phase 2 Router Initialization
[22:01:13] Phase 2.1 Fix Topology Constraints
[22:01:13] Phase 2.2 Pre Route Cleanup
[22:01:13] Phase 2.3 Global Clock Net Routing
[22:01:43] Phase 2.4 Update Timing
[22:03:45] Phase 2.5 Update Timing for Bus Skew
[22:03:45] Phase 2.5.1 Update Timing
[22:04:45] Phase 3 Initial Routing
[22:04:45] Phase 3.1 Global Routing
[22:04:45] Phase 3.2 Initial Net Routing
[22:06:16] Phase 4 Rip-up And Reroute
[22:06:16] Phase 4.1 Global Iteration 0
[22:12:51] Phase 4.2 Global Iteration 1
[22:14:22] Phase 4.3 Global Iteration 2
[22:15:23] Phase 5 Delay and Skew Optimization
[22:15:23] Phase 5.1 Delay CleanUp
[22:15:23] Phase 5.1.1 Update Timing
[22:15:53] Phase 5.1.2 Update Timing
[22:16:24] Phase 5.2 Clock Skew Optimization
[22:16:54] Phase 6 Post Hold Fix
[22:16:54] Phase 6.1 Hold Fix Iter
[22:16:54] Phase 6.1.1 Update Timing
[22:17:24] Phase 6.2 Non Free Resource Hold Fix Iter
[22:17:24] Phase 7 Route finalize
[22:17:24] Phase 8 Verifying routed nets
[22:17:24] Phase 9 Depositing Routes
[22:17:55] Phase 10 Leaf Clock Prog Delay Opt
[22:18:56] Phase 10.1 Optimize Skews
[22:18:56] Phase 10.1.1 Leaf ClockOpt Init
[22:19:26] Phase 10.2 Post SkewOpt Delay Cleanup
[22:19:26] Phase 10.2.1 Delay CleanUp
[22:19:26] Phase 10.2.1.1 Update Timing
[22:19:56] Phase 10.2.1.2 Update Timing
[22:20:57] Phase 10.3 Post SkewOpt Hold Fix
[22:20:57] Phase 10.3.1 Hold Fix Iter
[22:20:57] Phase 10.3.1.1 Update Timing
[22:22:28] Phase 11 Depositing Routes
[22:22:59] Phase 12 Resolve XTalk
[22:22:59] Phase 13 Post Router Timing
[22:24:30] Phase 14 Route finalize
[22:24:30] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 25m 18s 

[22:24:30] Starting bitstream generation..
[22:24:30] Phase 15 Post-Route Event Processing
[22:34:07] Creating bitmap...
[22:37:39] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[22:37:39] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 13m 09s 
Check VPL, containing 12 checks, has run: 0 errors, 2 advisory violations
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 460.4 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock clk_kernel_00_unbuffered_net, the auto scaled frequency 221.6 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 220.0 MHz.
[22:38:11] Run vpl: Step impl: Completed
[22:38:12] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [22:38:12] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:09 ; elapsed = 02:07:20 . Memory (MB): peak = 523.312 ; gain = 0.000 ; free physical = 260273 ; free virtual = 450197
INFO: [v++ 60-1443] [22:38:12] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm_bit_gem2/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 220
INFO: [v++ 60-1453] Command Line: cf2sw -a /scratch/spouget/3mm_bit_gem2/_x/link/int/address_map.xml -sdsl /scratch/spouget/3mm_bit_gem2/_x/link/int/sdsl.dat -xclbin /scratch/spouget/3mm_bit_gem2/_x/link/int/xclbin_orig.xml -rtd /scratch/spouget/3mm_bit_gem2/_x/link/int/workload-hw.rtd -o /scratch/spouget/3mm_bit_gem2/_x/link/int/workload-hw.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [22:38:15] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 523.312 ; gain = 0.000 ; free physical = 260268 ; free virtual = 450193
INFO: [v++ 60-1443] [22:38:15] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/scratch/spouget/3mm_bit_gem2/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/scratch/spouget/3mm_bit_gem2/_x/link/int/workload-hw.rtd --append-section :JSON:/scratch/spouget/3mm_bit_gem2/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/scratch/spouget/3mm_bit_gem2/_x/link/int/workload-hw_xml.rtd --add-section BUILD_METADATA:JSON:/scratch/spouget/3mm_bit_gem2/_x/link/int/workload-hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/scratch/spouget/3mm_bit_gem2/_x/link/int/workload-hw.xml --add-section SYSTEM_METADATA:RAW:/scratch/spouget/3mm_bit_gem2/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /scratch/spouget/3mm_bit_gem2/src/bin/workload-hw.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm_bit_gem2/_x/link/run_link
XRT Build Version: 2.14.384 (2022.2)
       Build Date: 2022-12-09 00:55:08
          Hash ID: 090bb050d570d2b668477c3bd0f979dc3a34b9db
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 52888514 bytes
Format : RAW
File   : '/scratch/spouget/3mm_bit_gem2/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/scratch/spouget/3mm_bit_gem2/_x/link/int/workload-hw_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4168 bytes
Format : JSON
File   : '/scratch/spouget/3mm_bit_gem2/_x/link/int/workload-hw_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 299568 bytes
Format : RAW
File   : '/scratch/spouget/3mm_bit_gem2/_x/link/int/workload-hw.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 32286 bytes
Format : RAW
File   : '/scratch/spouget/3mm_bit_gem2/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (53254755 bytes) to the output file: /scratch/spouget/3mm_bit_gem2/src/bin/workload-hw.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [22:38:16] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.21 . Memory (MB): peak = 523.312 ; gain = 0.000 ; free physical = 260214 ; free virtual = 450189
INFO: [v++ 60-1443] [22:38:16] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /scratch/spouget/3mm_bit_gem2/src/bin/workload-hw.xclbin.info --input /scratch/spouget/3mm_bit_gem2/src/bin/workload-hw.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm_bit_gem2/_x/link/run_link
INFO: [v++ 60-1441] [22:38:16] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.52 . Memory (MB): peak = 523.312 ; gain = 0.000 ; free physical = 260212 ; free virtual = 450187
INFO: [v++ 60-1443] [22:38:16] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm_bit_gem2/_x/link/run_link
INFO: [v++ 60-1441] [22:38:16] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 523.312 ; gain = 0.000 ; free physical = 260212 ; free virtual = 450187
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /scratch/spouget/3mm_bit_gem2/_x/reports/link/system_estimate_workload-hw.xtxt
INFO: [v++ 60-586] Created /scratch/spouget/3mm_bit_gem2/src/bin/workload-hw.ltx
INFO: [v++ 60-586] Created src/bin/workload-hw.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /scratch/spouget/3mm_bit_gem2/_x/reports/link/v++_link_workload-hw_guidance.html
	Timing Report: /scratch/spouget/3mm_bit_gem2/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /scratch/spouget/3mm_bit_gem2/_x/logs/link/vivado.log
	Steps Log File: /scratch/spouget/3mm_bit_gem2/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /scratch/spouget/3mm_bit_gem2/src/bin/workload-hw.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 7m 54s
INFO: [v++ 60-1653] Closing dispatch client.
