Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/farhad/Desktop/Lab8/ram_dual_port/ram_tb_isim_beh.exe -prj C:/Users/farhad/Desktop/Lab8/ram_dual_port/ram_tb_beh.prj work.ram_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/farhad/Desktop/Lab8/ram_dual_port/single_port_ram.vhd" into library work
Parsing VHDL file "C:/Users/farhad/Desktop/Lab8/ram_dual_port/ram.vhd" into library work
Parsing VHDL file "C:/Users/farhad/Desktop/Lab8/ram_dual_port/ram_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 104600 KB
Fuse CPU Usage: 311 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture rtl of entity single_port_ram [single_port_ram_default]
Compiling architecture rtl of entity ram [ram_default]
Compiling architecture behavior of entity ram_tb
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/Users/farhad/Desktop/Lab8/ram_dual_port/ram_tb_isim_beh.exe
Fuse Memory Usage: 122440 KB
Fuse CPU Usage: 483 ms
