\doxysection{ARM/src/00\+\_\+\+COTS/01\+\_\+\+MCAL/07\+\_\+\+ADC/\+ADC\+\_\+cfg.h File Reference}
\label{_a_d_c__cfg_8h}\index{ARM/src/00\_COTS/01\_MCAL/07\_ADC/ADC\_cfg.h@{ARM/src/00\_COTS/01\_MCAL/07\_ADC/ADC\_cfg.h}}


Configuration file for ADC driver for stm32f401cc.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\label{_a_d_c__cfg_8h_a1ed48789261836ae5b44ff6e7c3068a4}} 
\#define {\bfseries ADC\+\_\+\+CONVERSION}~ADC\+\_\+\+ENABLE
\item 
\mbox{\label{_a_d_c__cfg_8h_a00978ca9e8220475258dcbbbb7d29129}} 
\#define {\bfseries ADC\+\_\+\+RESOLUTION}~ADC\+\_\+\+RESOLUTION\+\_\+10\+BIT
\item 
\mbox{\label{_a_d_c__cfg_8h_add6822f2cd3494ceed4d501ca10bfde6}} 
\#define {\bfseries ADC\+\_\+\+SCAN\+\_\+\+MODE}~ADC\+\_\+\+ENABLE
\item 
\mbox{\label{_a_d_c__cfg_8h_ab6d57f92b20202b9451382efc4a692f8}} 
\#define {\bfseries ADC\+\_\+\+DATAD\+\_\+\+ALLIGNMENT}~ADC\+\_\+\+RIGHT\+\_\+\+ALLIGNMENT
\item 
\mbox{\label{_a_d_c__cfg_8h_aed9430c94d940311e3ee6711e1f86a12}} 
\#define {\bfseries ADC\+\_\+\+EOC\+\_\+\+SELECTION}~ADC\+\_\+\+AFTER\+\_\+\+EACH\+\_\+\+CONVERSION
\item 
\mbox{\label{_a_d_c__cfg_8h_a6b4f0d86363be9c5d48da53af05f2c9d}} 
\#define {\bfseries ADC\+\_\+\+DMA\+\_\+\+SELSCTION}~ADC\+\_\+\+DMA\+\_\+\+FREE\+\_\+\+RUNNING\+\_\+\+COPY
\item 
\mbox{\label{_a_d_c__cfg_8h_a79e385a6a73aa353166db548ad2a720f}} 
\#define {\bfseries ADC\+\_\+\+DMA\+\_\+\+MODE}~ADC\+\_\+\+ENABLE
\item 
\mbox{\label{_a_d_c__cfg_8h_a363acf0aef8d2c09785004c76476c655}} 
\#define {\bfseries ADC\+\_\+\+EOC\+\_\+\+INT}~ADC\+\_\+\+DISABLE
\item 
\mbox{\label{_a_d_c__cfg_8h_ae8f193c4b1a4665acd736be651adbe3e}} 
\#define {\bfseries ADC\+\_\+\+CONVERSION\+\_\+\+MODE}~ADC\+\_\+\+CONTINOUS
\item 
\mbox{\label{_a_d_c__cfg_8h_ae4776747fd7a246c00a1093e7c182692}} 
\#define {\bfseries ADC\+\_\+\+REGULAR\+\_\+\+SEG\+\_\+\+CHANNELS\+\_\+\+LENGHT}~3
\item 
\mbox{\label{_a_d_c__cfg_8h_a2ece97d052ecd436e12516bace2eb681}} 
\#define {\bfseries ADC\+\_\+\+CHANELL\+\_\+0\+\_\+\+SAMPLE\+\_\+\+TIME}~ADC\+\_\+\+SAMPLE\+\_\+3\+\_\+\+CYCLES
\item 
\mbox{\label{_a_d_c__cfg_8h_a7cd384b7e5a424a80a445e27104a70a1}} 
\#define {\bfseries ADC\+\_\+\+CHANELL\+\_\+1\+\_\+\+SAMPLE\+\_\+\+TIME}~ADC\+\_\+\+SAMPLE\+\_\+3\+\_\+\+CYCLES
\item 
\mbox{\label{_a_d_c__cfg_8h_a193c2a0334831f2675add609b7c72a40}} 
\#define {\bfseries ADC\+\_\+\+CHANELL\+\_\+2\+\_\+\+SAMPLE\+\_\+\+TIME}~ADC\+\_\+\+SAMPLE\+\_\+3\+\_\+\+CYCLES
\item 
\mbox{\label{_a_d_c__cfg_8h_aa475a14ce62088e0d21a2c7d580b60d6}} 
\#define {\bfseries ADC\+\_\+\+CHANELL\+\_\+3\+\_\+\+SAMPLE\+\_\+\+TIME}~ADC\+\_\+\+SAMPLE\+\_\+3\+\_\+\+CYCLES
\item 
\mbox{\label{_a_d_c__cfg_8h_a9e5ac0f298827daedff6ad1127869032}} 
\#define {\bfseries ADC\+\_\+\+CHANELL\+\_\+4\+\_\+\+SAMPLE\+\_\+\+TIME}~ADC\+\_\+\+SAMPLE\+\_\+3\+\_\+\+CYCLES
\item 
\mbox{\label{_a_d_c__cfg_8h_ae01139eecc06917d82f520691066457c}} 
\#define {\bfseries ADC\+\_\+\+CHANELL\+\_\+5\+\_\+\+SAMPLE\+\_\+\+TIME}~ADC\+\_\+\+SAMPLE\+\_\+3\+\_\+\+CYCLES
\item 
\mbox{\label{_a_d_c__cfg_8h_a516bab497255a9f73cfa57f116bf1372}} 
\#define {\bfseries ADC\+\_\+\+CHANELL\+\_\+6\+\_\+\+SAMPLE\+\_\+\+TIME}~ADC\+\_\+\+SAMPLE\+\_\+3\+\_\+\+CYCLES
\item 
\mbox{\label{_a_d_c__cfg_8h_a0b0071afab33ed0bc728a244f0e2a867}} 
\#define {\bfseries ADC\+\_\+\+CHANELL\+\_\+7\+\_\+\+SAMPLE\+\_\+\+TIME}~ADC\+\_\+\+SAMPLE\+\_\+3\+\_\+\+CYCLES
\item 
\mbox{\label{_a_d_c__cfg_8h_a414a357a16f8c722ad39b22fafeb55ea}} 
\#define {\bfseries ADC\+\_\+\+REGULAR\+\_\+\+SEQ\+\_\+1}~ADC\+\_\+\+CHANELL\+\_\+0
\item 
\mbox{\label{_a_d_c__cfg_8h_a0a180de2939b083d1f0e1f2f684c649f}} 
\#define {\bfseries ADC\+\_\+\+REGULAR\+\_\+\+SEQ\+\_\+2}~ADC\+\_\+\+CHANELL\+\_\+4
\item 
\mbox{\label{_a_d_c__cfg_8h_aade4a200fec255719abe26ba5be96307}} 
\#define {\bfseries ADC\+\_\+\+REGULAR\+\_\+\+SEQ\+\_\+3}~ADC\+\_\+\+CHANELL\+\_\+3
\item 
\mbox{\label{_a_d_c__cfg_8h_a0f14173c79c47bd47bbe39643e6158ec}} 
\#define {\bfseries ADC\+\_\+\+REGULAR\+\_\+\+SEQ\+\_\+4}~ADC\+\_\+\+CHANELL\+\_\+0
\item 
\mbox{\label{_a_d_c__cfg_8h_a0ae0223151f4efdf2c96d4a10f38b4de}} 
\#define {\bfseries ADC\+\_\+\+REGULAR\+\_\+\+SEQ\+\_\+5}~ADC\+\_\+\+CHANELL\+\_\+0
\item 
\mbox{\label{_a_d_c__cfg_8h_a04529143b7ce1639752a620e72679abd}} 
\#define {\bfseries ADC\+\_\+\+REGULAR\+\_\+\+SEQ\+\_\+6}~ADC\+\_\+\+CHANELL\+\_\+0
\item 
\mbox{\label{_a_d_c__cfg_8h_af8331653dcfece754ac6d9a0440677d8}} 
\#define {\bfseries ADC\+\_\+\+REGULAR\+\_\+\+SEQ\+\_\+7}~ADC\+\_\+\+CHANELL\+\_\+0
\item 
\mbox{\label{_a_d_c__cfg_8h_a2cd0c79626024c75918ce7b3c8648f05}} 
\#define {\bfseries ADC\+\_\+\+ANALOG\+\_\+\+WTD\+\_\+\+REG}~ADC\+\_\+\+DISABLE
\item 
\mbox{\label{_a_d_c__cfg_8h_a2041c3f9632e5d3d92eb1515581e454f}} 
\#define {\bfseries ADC\+\_\+\+ANALOG\+\_\+\+WTD\+\_\+\+INJ}~ADC\+\_\+\+DISABLE
\item 
\mbox{\label{_a_d_c__cfg_8h_aa733672ea18e74f6307e1af13c9fd613}} 
\#define {\bfseries ADC\+\_\+\+OVERRUN\+\_\+\+INT}~ADC\+\_\+\+DISABLE
\item 
\mbox{\label{_a_d_c__cfg_8h_ab306a2cdd849a3756745ea4da8d65162}} 
\#define {\bfseries ADC\+\_\+\+DISCONTENOUS\+\_\+\+MODE\+\_\+\+REG}~ADC\+\_\+\+DISABLE
\item 
\mbox{\label{_a_d_c__cfg_8h_a27dc11172ee6f3a16a09d1bc22f9f0f1}} 
\#define {\bfseries ADC\+\_\+\+DISCONTENOUS\+\_\+\+MODE\+\_\+\+INJ}~ADC\+\_\+\+DISABLE
\item 
\mbox{\label{_a_d_c__cfg_8h_a3e94f03f8f95eb32e6f10571959f5e7a}} 
\#define {\bfseries ADC\+\_\+\+AUTOMATIC\+\_\+\+INJ\+\_\+\+CONVERSION}~ADC\+\_\+\+DISABLE
\item 
\mbox{\label{_a_d_c__cfg_8h_a51f0154c6696fa48cd54399cb8c07c39}} 
\#define {\bfseries ADC\+\_\+\+INJ\+\_\+\+CHANNELS\+\_\+\+INT}~ADC\+\_\+\+DISABLE
\item 
\mbox{\label{_a_d_c__cfg_8h_a4f0749021c47d712e11d273b060abcb5}} 
\#define {\bfseries ADCANALOG\+\_\+\+WTD\+\_\+\+INT}~ADC\+\_\+\+DISABLE
\item 
\mbox{\label{_a_d_c__cfg_8h_a363acf0aef8d2c09785004c76476c655}} 
\#define {\bfseries ADC\+\_\+\+EOC\+\_\+\+INT}~ADC\+\_\+\+DISABLE
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Configuration file for ADC driver for stm32f401cc. 

\begin{DoxyAuthor}{Author}
G3\+\_\+\+Dash\+Board\+\_\+\+Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
0.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
2023-\/02-\/24
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
Copyright (c) 2023 
\end{DoxyCopyright}
