Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 26 23:29:00 2025
| Host         : LAPTOP-D6BOEUU6 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/filter_kernel_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------------------+
|      Characteristics      |                                    Path #1                                    |
+---------------------------+-------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                        |
| Path Delay                | 8.811                                                                         |
| Logic Delay               | 5.361(61%)                                                                    |
| Net Delay                 | 3.450(39%)                                                                    |
| Clock Skew                | -0.035                                                                        |
| Slack                     | 0.942                                                                         |
| Clock Uncertainty         | 0.035                                                                         |
| Clock Relationship        | Timed                                                                         |
| Clock Delay Group         | Same Clock                                                                    |
| Logic Levels              | 7                                                                             |
| Routes                    | 7                                                                             |
| Logical Path              | FDRE/C-(42)-LUT4-(1)-DSP48E1-(1)-DSP48E1-LUT2-(1)-CARRY4-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                        |
| End Point Clock           | ap_clk                                                                        |
| DSP Block                 | Comb                                                                          |
| RAM Registers             | None-None                                                                     |
| IO Crossings              | 0                                                                             |
| Config Crossings          | 0                                                                             |
| SLR Crossings             | 0                                                                             |
| PBlocks                   | 0                                                                             |
| High Fanout               | 42                                                                            |
| Dont Touch                | 0                                                                             |
| Mark Debug                | 0                                                                             |
| Start Point Pin Primitive | FDRE/C                                                                        |
| End Point Pin Primitive   | FDRE/D                                                                        |
| Start Point Pin           | ap_CS_fsm_reg[68]/C                                                           |
| End Point Pin             | tmp_19_reg_3920_reg[0]/D                                                      |
+---------------------------+-------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  1 |  2  |  3  |  4 |  5 |  6 |  7 | 11 | 13 | 14 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |
+-----------------+-------------+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 93 | 563 | 100 | 55 | 34 | 16 | 10 |  1 |  1 |  4 |  1 |  8 | 19 | 24 | 27 | 29 | 13 |  2 |
+-----------------+-------------+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


