//
// Module mopshub_lib.fifo_to_elink.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 15:31:08 03/16/22
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module fifo_to_elink( 
   // Port Declarations
   input   wire           fifo_wr_en, 
   input   wire           clk, 
   input   wire    [9:0]  fifo_din, 
   input   wire           fifo_flush, 
   output  wire    [1:0]  data_2bit_out,  //  @ 40MHz
   output  wire           efifo_empty, 
   output  wire           efifo_full, 
   input   wire           rst, 
   input   wire    [7:0]  Kchar_comma, 
   input   wire    [7:0]  Kchar_sop, 
   input   wire    [7:0]  Kchar_eop, 
   input   wire    [9:0]  COMMAn, 
   input   wire    [9:0]  COMMAp
);

// Local declarations
// Internal signal declarations
// Internal Declarations
// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [9:0] data_10bit_in;   // 10-bit data in
wire        fifo_rd_en;
wire        rdy_fifo;


// Instances 
elink_proc_out_enc8b10b elink_proc_out_enc8b10b0( 
   .clk           (clk), 
   .data_10bit_in (data_10bit_in), 
   .data_in_rdy   (rdy_fifo), 
   .rst           (rst), 
   .get_data_trig (fifo_rd_en), 
   .data_2bit_out (data_2bit_out), 
   .COMMAn        (COMMAn), 
   .COMMAp        (COMMAp), 
   .Kchar_comma   (Kchar_comma), 
   .Kchar_eop     (Kchar_eop), 
   .Kchar_sop     (Kchar_sop)
); 

fifo_core_wrapper fifo_core_wrap_tx( 
   .Kchar_comma (Kchar_comma), 
   .clk         (clk), 
   .din_fifo    (fifo_din), 
   .flush_fifo  (fifo_flush), 
   .rd_en       (fifo_rd_en), 
   .rst         (rst), 
   .wr_en       (fifo_wr_en), 
   .dout_fifo   (data_10bit_in), 
   .empty_fifo  (efifo_empty), 
   .full_fifo   (efifo_full), 
   .rdy_fifo    (rdy_fifo)
); 


endmodule // fifo_to_elink
// FIFO_to_Elink
