Timing Analyzer report for test_VGA
Sat Feb 05 21:57:54 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'half_clk:clk_div_2|cfreq'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'half_clk:clk_div_2|cfreq'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'half_clk:clk_div_2|cfreq'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'half_clk:clk_div_2|cfreq'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'half_clk:clk_div_2|cfreq'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'half_clk:clk_div_2|cfreq'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; test_VGA                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                             ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock Name               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                      ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; clk                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                      ;
; half_clk:clk_div_2|cfreq ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { half_clk:clk_div_2|cfreq } ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                             ;
+------------+-----------------+--------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note ;
+------------+-----------------+--------------------------+------+
; 334.56 MHz ; 334.56 MHz      ; half_clk:clk_div_2|cfreq ;      ;
+------------+-----------------+--------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary               ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; half_clk:clk_div_2|cfreq ; -1.989 ; -33.730       ;
; clk                      ; -0.911 ; -0.911        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary               ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; half_clk:clk_div_2|cfreq ; 0.662 ; 0.000         ;
; clk                      ; 0.703 ; 0.000         ;
+--------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clk                      ; -3.000 ; -4.487        ;
; half_clk:clk_div_2|cfreq ; -1.487 ; -43.123       ;
+--------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'half_clk:clk_div_2|cfreq'                                                                                                                                 ;
+--------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.989 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.909      ;
; -1.989 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.909      ;
; -1.989 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.909      ;
; -1.989 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.909      ;
; -1.989 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.909      ;
; -1.924 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.389      ;
; -1.875 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.340      ;
; -1.875 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.340      ;
; -1.875 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.340      ;
; -1.875 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.340      ;
; -1.875 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.340      ;
; -1.842 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.307      ;
; -1.826 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.291      ;
; -1.792 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.712      ;
; -1.792 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.712      ;
; -1.792 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.712      ;
; -1.792 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.712      ;
; -1.792 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.712      ;
; -1.780 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 3.135      ;
; -1.780 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 3.135      ;
; -1.780 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 3.135      ;
; -1.780 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 3.135      ;
; -1.780 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 3.135      ;
; -1.780 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 3.135      ;
; -1.780 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 3.135      ;
; -1.780 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 3.135      ;
; -1.780 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 3.135      ;
; -1.748 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.213      ;
; -1.680 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.145      ;
; -1.647 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.112      ;
; -1.647 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.112      ;
; -1.647 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.112      ;
; -1.647 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.112      ;
; -1.647 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.112      ;
; -1.619 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.519      ;
; -1.619 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.519      ;
; -1.619 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.519      ;
; -1.619 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.519      ;
; -1.619 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.519      ;
; -1.619 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.519      ;
; -1.619 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.519      ;
; -1.619 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.519      ;
; -1.619 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.519      ;
; -1.602 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.067      ;
; -1.559 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 2.024      ;
; -1.553 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.355      ; 2.909      ;
; -1.553 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.355      ; 2.909      ;
; -1.553 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.355      ; 2.909      ;
; -1.553 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.355      ; 2.909      ;
; -1.553 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.355      ; 2.909      ;
; -1.553 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.473      ;
; -1.553 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.473      ;
; -1.553 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.473      ;
; -1.553 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.473      ;
; -1.553 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.473      ;
; -1.545 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 2.900      ;
; -1.545 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 2.900      ;
; -1.545 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 2.900      ;
; -1.545 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 2.900      ;
; -1.545 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 2.900      ;
; -1.545 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 2.900      ;
; -1.545 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 2.900      ;
; -1.545 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 2.900      ;
; -1.545 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 2.900      ;
; -1.536 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.100     ; 2.437      ;
; -1.534 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 1.999      ;
; -1.522 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 1.987      ;
; -1.504 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.099     ; 2.406      ;
; -1.486 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 1.951      ;
; -1.458 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.100     ; 2.359      ;
; -1.456 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 1.921      ;
; -1.439 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.100     ; 2.340      ;
; -1.439 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.100     ; 2.340      ;
; -1.439 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.100     ; 2.340      ;
; -1.439 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.100     ; 2.340      ;
; -1.439 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.100     ; 2.340      ;
; -1.404 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 1.869      ;
; -1.399 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.099     ; 2.301      ;
; -1.388 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.288      ;
; -1.388 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.288      ;
; -1.388 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.288      ;
; -1.388 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.288      ;
; -1.388 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.288      ;
; -1.388 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.288      ;
; -1.388 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.288      ;
; -1.388 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.288      ;
; -1.388 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.101     ; 2.288      ;
; -1.376 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.536     ; 1.841      ;
; -1.369 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.099     ; 2.271      ;
; -1.361 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.099     ; 2.263      ;
; -1.358 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.099     ; 2.260      ;
; -1.356 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.355      ; 2.712      ;
; -1.356 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.355      ; 2.712      ;
; -1.356 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.355      ; 2.712      ;
; -1.356 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.355      ; 2.712      ;
; -1.356 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.355      ; 2.712      ;
; -1.342 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.100     ; 2.243      ;
; -1.337 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.081     ; 2.257      ;
; -1.328 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.099     ; 2.230      ;
; -1.309 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.354      ; 2.664      ;
+--------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                             ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.911 ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; clk         ; 0.500        ; 1.793      ; 3.456      ;
; -0.368 ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; clk         ; 1.000        ; 1.793      ; 3.413      ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'half_clk:clk_div_2|cfreq'                                                                                                                                 ;
+-------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.662 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.536      ; 1.410      ;
; 0.662 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.536      ; 1.410      ;
; 0.671 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.536      ; 1.419      ;
; 0.696 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.536      ; 1.444      ;
; 0.724 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.036      ;
; 0.735 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.046      ;
; 0.736 ; VGA_Driver640x480:VGA640x480|countY[7] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.047      ;
; 0.736 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.047      ;
; 0.736 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.047      ;
; 0.736 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.048      ;
; 0.737 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.048      ;
; 0.739 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.050      ;
; 0.746 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.057      ;
; 0.747 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.040      ;
; 0.756 ; VGA_Driver640x480:VGA640x480|countY[8] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.067      ;
; 0.756 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.067      ;
; 0.756 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.068      ;
; 0.762 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.074      ;
; 0.769 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.081      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.065      ;
; 0.790 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.083      ;
; 0.802 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.536      ; 1.550      ;
; 0.802 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.536      ; 1.550      ;
; 0.802 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.536      ; 1.550      ;
; 0.942 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.536      ; 1.690      ;
; 1.073 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.536      ; 1.821      ;
; 1.073 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.536      ; 1.821      ;
; 1.090 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.401      ;
; 1.090 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.401      ;
; 1.090 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.401      ;
; 1.090 ; VGA_Driver640x480:VGA640x480|countY[7] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.401      ;
; 1.090 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.401      ;
; 1.098 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.409      ;
; 1.099 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.410      ;
; 1.100 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.411      ;
; 1.106 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.418      ;
; 1.107 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.419      ;
; 1.107 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.418      ;
; 1.108 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.420      ;
; 1.117 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.428      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.437      ;
; 1.219 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.531      ;
; 1.221 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.532      ;
; 1.221 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.532      ;
; 1.221 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.532      ;
; 1.230 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.541      ;
; 1.230 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.541      ;
; 1.230 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.541      ;
; 1.230 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.541      ;
; 1.239 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.550      ;
; 1.240 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.551      ;
; 1.248 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.560      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.568      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.569      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.568      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.577      ;
; 1.359 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.671      ;
; 1.361 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.672      ;
; 1.361 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.672      ;
; 1.370 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.681      ;
; 1.370 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.681      ;
; 1.370 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.681      ;
; 1.377 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.689      ;
; 1.379 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.690      ;
; 1.380 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.691      ;
; 1.388 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.681      ;
; 1.388 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.681      ;
; 1.389 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.700      ;
; 1.396 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.708      ;
; 1.397 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.690      ;
; 1.397 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.081      ; 1.690      ;
; 1.501 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.812      ;
; 1.510 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.536      ; 2.258      ;
; 1.510 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.536      ; 2.258      ;
; 1.510 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.536      ; 2.258      ;
; 1.510 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.821      ;
; 1.510 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.821      ;
; 1.519 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.099      ; 1.830      ;
; 1.534 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.355     ; 1.391      ;
; 1.552 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.355     ; 1.409      ;
; 1.567 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.879      ;
; 1.567 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.879      ;
; 1.567 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.879      ;
; 1.567 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.879      ;
; 1.571 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.355     ; 1.428      ;
; 1.572 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.355     ; 1.429      ;
; 1.581 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.355     ; 1.438      ;
; 1.630 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.942      ;
; 1.665 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.355     ; 1.522      ;
; 1.667 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.100      ; 1.979      ;
; 1.692 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.355     ; 1.549      ;
; 1.701 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.355     ; 1.558      ;
+-------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                             ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.703 ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; clk         ; 0.000        ; 1.859      ; 3.065      ;
; 1.282 ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; clk         ; -0.500       ; 1.859      ; 3.144      ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                              ;
+------------+-----------------+--------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note ;
+------------+-----------------+--------------------------+------+
; 360.49 MHz ; 360.49 MHz      ; half_clk:clk_div_2|cfreq ;      ;
+------------+-----------------+--------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; half_clk:clk_div_2|cfreq ; -1.774 ; -30.176       ;
; clk                      ; -0.807 ; -0.807        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; half_clk:clk_div_2|cfreq ; 0.603 ; 0.000         ;
; clk                      ; 0.642 ; 0.000         ;
+--------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clk                      ; -3.000 ; -4.487        ;
; half_clk:clk_div_2|cfreq ; -1.487 ; -43.123       ;
+--------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'half_clk:clk_div_2|cfreq'                                                                                                                                  ;
+--------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.774 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.703      ;
; -1.774 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.703      ;
; -1.774 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.703      ;
; -1.774 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.703      ;
; -1.774 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.703      ;
; -1.653 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 2.157      ;
; -1.653 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 2.157      ;
; -1.653 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 2.157      ;
; -1.653 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 2.157      ;
; -1.653 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 2.157      ;
; -1.629 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 2.133      ;
; -1.609 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.946      ;
; -1.609 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.946      ;
; -1.609 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.946      ;
; -1.609 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.946      ;
; -1.609 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.946      ;
; -1.609 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.946      ;
; -1.609 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.946      ;
; -1.609 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.946      ;
; -1.609 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.946      ;
; -1.565 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 2.069      ;
; -1.555 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.484      ;
; -1.555 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.484      ;
; -1.555 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.484      ;
; -1.555 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.484      ;
; -1.555 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.484      ;
; -1.554 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 2.058      ;
; -1.464 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.968      ;
; -1.444 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.356      ;
; -1.444 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.356      ;
; -1.444 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.356      ;
; -1.444 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.356      ;
; -1.444 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.356      ;
; -1.444 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.356      ;
; -1.444 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.356      ;
; -1.444 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.356      ;
; -1.444 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.356      ;
; -1.439 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.943      ;
; -1.431 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.935      ;
; -1.431 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.935      ;
; -1.431 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.935      ;
; -1.431 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.935      ;
; -1.431 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.935      ;
; -1.373 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.710      ;
; -1.373 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.710      ;
; -1.373 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.710      ;
; -1.373 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.710      ;
; -1.373 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.710      ;
; -1.373 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.710      ;
; -1.373 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.710      ;
; -1.373 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.710      ;
; -1.373 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.710      ;
; -1.365 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.336      ; 2.703      ;
; -1.365 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.336      ; 2.703      ;
; -1.365 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.336      ; 2.703      ;
; -1.365 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.336      ; 2.703      ;
; -1.365 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.336      ; 2.703      ;
; -1.352 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.281      ;
; -1.352 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.281      ;
; -1.352 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.281      ;
; -1.352 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.281      ;
; -1.352 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.073     ; 2.281      ;
; -1.338 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.842      ;
; -1.313 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.817      ;
; -1.311 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.815      ;
; -1.304 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.808      ;
; -1.282 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.089     ; 2.195      ;
; -1.251 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.755      ;
; -1.244 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.089     ; 2.157      ;
; -1.244 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.089     ; 2.157      ;
; -1.244 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.089     ; 2.157      ;
; -1.244 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.089     ; 2.157      ;
; -1.244 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.089     ; 2.157      ;
; -1.236 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.089     ; 2.149      ;
; -1.226 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.138      ;
; -1.226 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.138      ;
; -1.226 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.138      ;
; -1.226 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.138      ;
; -1.226 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.138      ;
; -1.226 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.138      ;
; -1.226 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.138      ;
; -1.226 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.138      ;
; -1.226 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.090     ; 2.138      ;
; -1.212 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.716      ;
; -1.181 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.089     ; 2.094      ;
; -1.178 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.682      ;
; -1.176 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.498     ; 1.680      ;
; -1.153 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.490      ;
; -1.153 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.490      ;
; -1.153 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.490      ;
; -1.153 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.490      ;
; -1.153 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.490      ;
; -1.153 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.490      ;
; -1.153 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.490      ;
; -1.153 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.490      ;
; -1.153 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.335      ; 2.490      ;
; -1.146 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.336      ; 2.484      ;
; -1.146 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.336      ; 2.484      ;
; -1.146 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.336      ; 2.484      ;
; -1.146 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.336      ; 2.484      ;
+--------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                              ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.807 ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; clk         ; 0.500        ; 1.676      ; 3.215      ;
; -0.250 ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; clk         ; 1.000        ; 1.676      ; 3.158      ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'half_clk:clk_div_2|cfreq'                                                                                                                                  ;
+-------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.603 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.498      ; 1.296      ;
; 0.606 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.498      ; 1.299      ;
; 0.616 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.498      ; 1.309      ;
; 0.627 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.498      ; 1.320      ;
; 0.675 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 0.959      ;
; 0.684 ; VGA_Driver640x480:VGA640x480|countY[7] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 0.968      ;
; 0.686 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 0.970      ;
; 0.686 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 0.970      ;
; 0.687 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 0.971      ;
; 0.687 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 0.971      ;
; 0.688 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 0.972      ;
; 0.690 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 0.974      ;
; 0.697 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 0.982      ;
; 0.701 ; VGA_Driver640x480:VGA640x480|countY[8] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 0.985      ;
; 0.702 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 0.986      ;
; 0.703 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 0.987      ;
; 0.706 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 0.974      ;
; 0.708 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 0.992      ;
; 0.714 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.498      ; 1.407      ;
; 0.717 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.002      ;
; 0.725 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.498      ; 1.418      ;
; 0.728 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.498      ; 1.421      ;
; 0.734 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 1.002      ;
; 0.836 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.498      ; 1.529      ;
; 0.940 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.498      ; 1.633      ;
; 0.957 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.498      ; 1.650      ;
; 0.996 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.280      ;
; 1.006 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.290      ;
; 1.008 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.292      ;
; 1.008 ; VGA_Driver640x480:VGA640x480|countY[7] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.292      ;
; 1.009 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.293      ;
; 1.011 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.295      ;
; 1.011 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.295      ;
; 1.012 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.296      ;
; 1.012 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.296      ;
; 1.016 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 1.284      ;
; 1.020 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.304      ;
; 1.021 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.305      ;
; 1.021 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.305      ;
; 1.024 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.308      ;
; 1.036 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.320      ;
; 1.041 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 1.309      ;
; 1.109 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.393      ;
; 1.111 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.395      ;
; 1.112 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.396      ;
; 1.118 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.402      ;
; 1.119 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.403      ;
; 1.121 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 1.389      ;
; 1.130 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.414      ;
; 1.131 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.415      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.417      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.417      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.418      ;
; 1.138 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 1.406      ;
; 1.139 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 1.407      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.427      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.428      ;
; 1.146 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.430      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.434      ;
; 1.158 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.442      ;
; 1.163 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 1.431      ;
; 1.231 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.515      ;
; 1.234 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.518      ;
; 1.240 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.524      ;
; 1.241 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.525      ;
; 1.243 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 1.511      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.533      ;
; 1.252 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.536      ;
; 1.253 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.537      ;
; 1.255 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.539      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.540      ;
; 1.260 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 1.528      ;
; 1.268 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.552      ;
; 1.272 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.556      ;
; 1.275 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.073      ; 1.543      ;
; 1.353 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.637      ;
; 1.362 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.646      ;
; 1.374 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.658      ;
; 1.377 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.661      ;
; 1.391 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.498      ; 2.084      ;
; 1.391 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.498      ; 2.084      ;
; 1.391 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.498      ; 2.084      ;
; 1.422 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.336     ; 1.281      ;
; 1.430 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.336     ; 1.289      ;
; 1.447 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.336     ; 1.306      ;
; 1.453 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.336     ; 1.312      ;
; 1.460 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.744      ;
; 1.460 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.744      ;
; 1.460 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.744      ;
; 1.460 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.744      ;
; 1.460 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.744      ;
; 1.462 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.336     ; 1.321      ;
; 1.500 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.089      ; 1.784      ;
; 1.519 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.336     ; 1.378      ;
; 1.552 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.336     ; 1.411      ;
; 1.559 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.336     ; 1.418      ;
+-------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                              ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.642 ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; clk         ; 0.000        ; 1.735      ; 2.842      ;
; 1.222 ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; clk         ; -0.500       ; 1.735      ; 2.922      ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; half_clk:clk_div_2|cfreq ; -0.271 ; -3.579        ;
; clk                      ; -0.047 ; -0.047        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; clk                      ; 0.234 ; 0.000         ;
; half_clk:clk_div_2|cfreq ; 0.267 ; 0.000         ;
+--------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clk                      ; -3.000 ; -4.047        ;
; half_clk:clk_div_2|cfreq ; -1.000 ; -29.000       ;
+--------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'half_clk:clk_div_2|cfreq'                                                                                                                                  ;
+--------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.271 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.222      ;
; -0.271 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.222      ;
; -0.271 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.222      ;
; -0.271 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.222      ;
; -0.271 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.222      ;
; -0.267 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 1.031      ;
; -0.228 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.992      ;
; -0.203 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.967      ;
; -0.203 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.967      ;
; -0.203 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.967      ;
; -0.203 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.967      ;
; -0.203 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.967      ;
; -0.203 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.967      ;
; -0.197 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.961      ;
; -0.196 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.325      ;
; -0.196 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.325      ;
; -0.196 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.325      ;
; -0.196 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.325      ;
; -0.196 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.325      ;
; -0.196 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.325      ;
; -0.196 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.325      ;
; -0.196 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.325      ;
; -0.196 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.325      ;
; -0.188 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.139      ;
; -0.188 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.139      ;
; -0.188 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.139      ;
; -0.188 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.139      ;
; -0.188 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.139      ;
; -0.135 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.899      ;
; -0.129 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.893      ;
; -0.128 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 1.070      ;
; -0.128 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 1.070      ;
; -0.128 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 1.070      ;
; -0.128 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 1.070      ;
; -0.128 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 1.070      ;
; -0.128 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 1.070      ;
; -0.128 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 1.070      ;
; -0.128 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 1.070      ;
; -0.128 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 1.070      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.877      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.877      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.877      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.877      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.877      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.242      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.242      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.242      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.242      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.242      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.242      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.242      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.242      ;
; -0.113 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.242      ;
; -0.095 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.043     ; 1.039      ;
; -0.092 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.143      ; 1.222      ;
; -0.092 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.044     ; 1.035      ;
; -0.092 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.143      ; 1.222      ;
; -0.092 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.143      ; 1.222      ;
; -0.092 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.143      ; 1.222      ;
; -0.092 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.143      ; 1.222      ;
; -0.092 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.856      ;
; -0.086 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.044     ; 1.029      ;
; -0.067 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.831      ;
; -0.066 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.017      ;
; -0.066 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.017      ;
; -0.066 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.017      ;
; -0.066 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.017      ;
; -0.066 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 1.017      ;
; -0.063 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.827      ;
; -0.061 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.825      ;
; -0.059 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.823      ;
; -0.041 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.043     ; 0.985      ;
; -0.038 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 0.980      ;
; -0.038 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 0.980      ;
; -0.038 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 0.980      ;
; -0.038 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 0.980      ;
; -0.038 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 0.980      ;
; -0.038 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 0.980      ;
; -0.038 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 0.980      ;
; -0.038 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 0.980      ;
; -0.038 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.045     ; 0.980      ;
; -0.031 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.043     ; 0.975      ;
; -0.030 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.043     ; 0.974      ;
; -0.027 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.043     ; 0.971      ;
; -0.024 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.044     ; 0.967      ;
; -0.024 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.044     ; 0.967      ;
; -0.024 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.044     ; 0.967      ;
; -0.024 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.044     ; 0.967      ;
; -0.024 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.044     ; 0.967      ;
; -0.024 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.223     ; 0.788      ;
; -0.020 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.044     ; 0.963      ;
; -0.017 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.036     ; 0.968      ;
; -0.010 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; -0.043     ; 0.954      ;
; -0.009 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.143      ; 1.139      ;
; -0.009 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.143      ; 1.139      ;
; -0.009 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.143      ; 1.139      ;
; -0.009 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.143      ; 1.139      ;
; -0.009 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.143      ; 1.139      ;
; 0.009  ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.120      ;
; 0.009  ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 1.000        ; 0.142      ; 1.120      ;
+--------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                              ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.047 ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; clk         ; 0.500        ; 0.786      ; 1.415      ;
; 0.444  ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; clk         ; 1.000        ; 0.786      ; 1.424      ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                              ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.234 ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; clk         ; 0.000        ; 0.816      ; 1.269      ;
; 0.747 ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; clk         ; -0.500       ; 0.816      ; 1.282      ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'half_clk:clk_div_2|cfreq'                                                                                                                                  ;
+-------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.267 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.223      ; 0.574      ;
; 0.273 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.223      ; 0.580      ;
; 0.274 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.223      ; 0.581      ;
; 0.290 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.223      ; 0.597      ;
; 0.290 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.418      ;
; 0.296 ; VGA_Driver640x480:VGA640x480|countY[7] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.423      ;
; 0.296 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.425      ;
; 0.300 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.428      ;
; 0.303 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.431      ;
; 0.304 ; VGA_Driver640x480:VGA640x480|countY[8] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.431      ;
; 0.304 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.431      ;
; 0.305 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.435      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.438      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.431      ;
; 0.319 ; VGA_Driver640x480:VGA640x480|countX[8] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.439      ;
; 0.333 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.223      ; 0.640      ;
; 0.336 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.223      ; 0.643      ;
; 0.340 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.223      ; 0.647      ;
; 0.402 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.223      ; 0.709      ;
; 0.445 ; VGA_Driver640x480:VGA640x480|countY[7] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.572      ;
; 0.446 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.573      ;
; 0.446 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.573      ;
; 0.447 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.574      ;
; 0.450 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.577      ;
; 0.453 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.580      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.583      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.583      ;
; 0.457 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countY[6] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.586      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.586      ;
; 0.460 ; VGA_Driver640x480:VGA640x480|countX[7] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.589      ;
; 0.462 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.223      ; 0.769      ;
; 0.465 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.592      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.223      ; 0.776      ;
; 0.505 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.633      ;
; 0.509 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.636      ;
; 0.509 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.636      ;
; 0.510 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.637      ;
; 0.512 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.639      ;
; 0.512 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.639      ;
; 0.513 ; VGA_Driver640x480:VGA640x480|countY[5] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.640      ;
; 0.516 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.643      ;
; 0.517 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.637      ;
; 0.519 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.646      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.649      ;
; 0.523 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.652      ;
; 0.526 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.654      ;
; 0.527 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.655      ;
; 0.528 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.655      ;
; 0.531 ; VGA_Driver640x480:VGA640x480|countY[4] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.658      ;
; 0.571 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.699      ;
; 0.575 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.702      ;
; 0.575 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.702      ;
; 0.578 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.705      ;
; 0.578 ; VGA_Driver640x480:VGA640x480|countY[3] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.705      ;
; 0.582 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.709      ;
; 0.583 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.703      ;
; 0.585 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.712      ;
; 0.586 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.714      ;
; 0.586 ; VGA_Driver640x480:VGA640x480|countX[3] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.706      ;
; 0.588 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.715      ;
; 0.590 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; VGA_Driver640x480:VGA640x480|countY[2] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.718      ;
; 0.592 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.720      ;
; 0.593 ; VGA_Driver640x480:VGA640x480|countX[2] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.036      ; 0.713      ;
; 0.621 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.223      ; 0.928      ;
; 0.621 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.223      ; 0.928      ;
; 0.621 ; VGA_Driver640x480:VGA640x480|countX[5] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.223      ; 0.928      ;
; 0.626 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.143     ; 0.567      ;
; 0.635 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[6] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.763      ;
; 0.635 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[4] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.763      ;
; 0.635 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[0] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.763      ;
; 0.635 ; VGA_Driver640x480:VGA640x480|countX[9] ; VGA_Driver640x480:VGA640x480|countX[1] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.763      ;
; 0.641 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[5] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.143     ; 0.582      ;
; 0.641 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.768      ;
; 0.644 ; VGA_Driver640x480:VGA640x480|countY[1] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.771      ;
; 0.647 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[2] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.143     ; 0.588      ;
; 0.648 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.143     ; 0.589      ;
; 0.648 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.775      ;
; 0.651 ; VGA_Driver640x480:VGA640x480|countX[6] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.143     ; 0.592      ;
; 0.651 ; VGA_Driver640x480:VGA640x480|countY[0] ; VGA_Driver640x480:VGA640x480|countY[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.043      ; 0.778      ;
; 0.689 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.143     ; 0.630      ;
; 0.700 ; VGA_Driver640x480:VGA640x480|countX[1] ; VGA_Driver640x480:VGA640x480|countX[9] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; 0.044      ; 0.828      ;
; 0.707 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[7] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.143     ; 0.648      ;
; 0.710 ; VGA_Driver640x480:VGA640x480|countX[4] ; VGA_Driver640x480:VGA640x480|countX[8] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.143     ; 0.651      ;
; 0.710 ; VGA_Driver640x480:VGA640x480|countX[0] ; VGA_Driver640x480:VGA640x480|countX[3] ; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 0.000        ; -0.143     ; 0.651      ;
+-------+----------------------------------------+----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+---------------------------+---------+-------+----------+---------+---------------------+
; Clock                     ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack          ; -1.989  ; 0.234 ; N/A      ; N/A     ; -3.000              ;
;  clk                      ; -0.911  ; 0.234 ; N/A      ; N/A     ; -3.000              ;
;  half_clk:clk_div_2|cfreq ; -1.989  ; 0.267 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS           ; -34.641 ; 0.0   ; 0.0      ; 0.0     ; -47.61              ;
;  clk                      ; -0.911  ; 0.000 ; N/A      ; N/A     ; -4.487              ;
;  half_clk:clk_div_2|cfreq ; -33.730 ; 0.000 ; N/A      ; N/A     ; -43.123             ;
+---------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_Hsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Vsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw7                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; half_clk:clk_div_2|cfreq ; clk                      ; 1        ; 1        ; 0        ; 0        ;
; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 195      ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; half_clk:clk_div_2|cfreq ; clk                      ; 1        ; 1        ; 0        ; 0        ;
; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; 195      ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 29    ; 29   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------+
; Clock Status Summary                                                     ;
+--------------------------+--------------------------+------+-------------+
; Target                   ; Clock                    ; Type ; Status      ;
+--------------------------+--------------------------+------+-------------+
; clk                      ; clk                      ; Base ; Constrained ;
; half_clk:clk_div_2|cfreq ; half_clk:clk_div_2|cfreq ; Base ; Constrained ;
+--------------------------+--------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw4        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw5        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw6        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw7        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw4        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw5        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw6        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw7        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Feb 05 21:57:51 2022
Info: Command: quartus_sta test_VGA -c test_VGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name half_clk:clk_div_2|cfreq half_clk:clk_div_2|cfreq
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.989
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.989             -33.730 half_clk:clk_div_2|cfreq 
    Info (332119):    -0.911              -0.911 clk 
Info (332146): Worst-case hold slack is 0.662
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.662               0.000 half_clk:clk_div_2|cfreq 
    Info (332119):     0.703               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.487 clk 
    Info (332119):    -1.487             -43.123 half_clk:clk_div_2|cfreq 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.774             -30.176 half_clk:clk_div_2|cfreq 
    Info (332119):    -0.807              -0.807 clk 
Info (332146): Worst-case hold slack is 0.603
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.603               0.000 half_clk:clk_div_2|cfreq 
    Info (332119):     0.642               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.487 clk 
    Info (332119):    -1.487             -43.123 half_clk:clk_div_2|cfreq 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.271              -3.579 half_clk:clk_div_2|cfreq 
    Info (332119):    -0.047              -0.047 clk 
Info (332146): Worst-case hold slack is 0.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.234               0.000 clk 
    Info (332119):     0.267               0.000 half_clk:clk_div_2|cfreq 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.047 clk 
    Info (332119):    -1.000             -29.000 half_clk:clk_div_2|cfreq 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4751 megabytes
    Info: Processing ended: Sat Feb 05 21:57:54 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


