// Seed: 1261901931
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = -1'b0;
  wor id_7, id_8;
  assign id_6 = id_1 | id_7;
  module_0 modCall_1 (id_3);
endmodule
