
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu May 29 09:33:21 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'ruuud' on host 'rudyasus' (Windows NT_amd64 version 10.0) on Thu May 29 09:33:22 -0700 2025
INFO: [HLS 200-10] In directory 'C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src'
WARNING: [HLS 200-40] Environment variable 'C_INCLUDE_PATH' is set to C:\Users\ruuud\scoop\apps\gcc\current\include.
WARNING: [HLS 200-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to C:\Users\ruuud\scoop\apps\gcc\current\include.
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'build_threshold_core.tcl'
INFO: [HLS 200-1510] Running: open_project threshold_hls -reset 
INFO: [HLS 200-10] Creating and opening project 'C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls'.
INFO: [HLS 200-1510] Running: set_top simple_threshold 
INFO: [HLS 200-1510] Running: add_files threshold_src/simpleThreshold.hpp 
INFO: [HLS 200-10] Adding design file 'threshold_src/simpleThreshold.hpp' to the project
INFO: [HLS 200-1510] Running: add_files threshold_src/simpleThreshold.cpp 
INFO: [HLS 200-10] Adding design file 'threshold_src/simpleThreshold.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -name default -period 10.0 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 256.375 MB.
INFO: [HLS 200-10] Analyzing design file 'threshold_src/simpleThreshold.cpp' ... 
WARNING: [HLS 207-5570] unexpected pragma argument ':', expects identifier (threshold_src/simpleThreshold.cpp:17:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.284 seconds; current allocated memory: 259.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,945 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 112 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'top_ask' with compact=bit mode in 64-bits (threshold_src/simpleThreshold.cpp:11:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'incoming_meta' with compact=bit mode in 96-bits (threshold_src/simpleThreshold.cpp:11:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'outgoing_order' with compact=bit mode in 64-bits (threshold_src/simpleThreshold.cpp:11:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'outgoing_meta' with compact=bit mode in 96-bits (threshold_src/simpleThreshold.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.424 seconds; current allocated memory: 260.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 260.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 265.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 267.961 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 289.902 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 289.906 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'simple_threshold' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simple_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simple_threshold'.
WARNING: [HLS 200-880] The II Violation in module 'simple_threshold' (function 'simple_threshold'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('top_bid_read', threshold_src/simpleThreshold.cpp:55) on port 'top_bid' (threshold_src/simpleThreshold.cpp:55) and axis request operation ('tmp', threshold_src/simpleThreshold.cpp:47) on port 'top_bid' (threshold_src/simpleThreshold.cpp:47).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'simple_threshold' (function 'simple_threshold'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('top_bid_read', threshold_src/simpleThreshold.cpp:55) on port 'top_bid' (threshold_src/simpleThreshold.cpp:55) and axis request operation ('tmp', threshold_src/simpleThreshold.cpp:47) on port 'top_bid' (threshold_src/simpleThreshold.cpp:47).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'simple_threshold' (function 'simple_threshold'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('top_bid_read', threshold_src/simpleThreshold.cpp:55) on port 'top_bid' (threshold_src/simpleThreshold.cpp:55) and axis request operation ('tmp', threshold_src/simpleThreshold.cpp:47) on port 'top_bid' (threshold_src/simpleThreshold.cpp:47).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'simple_threshold' (function 'simple_threshold'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('outgoing_order_write_ln66', threshold_src/simpleThreshold.cpp:66) on port 'outgoing_order' (threshold_src/simpleThreshold.cpp:66) and axis request operation ('tmp_4', threshold_src/simpleThreshold.cpp:51) on port 'outgoing_order' (threshold_src/simpleThreshold.cpp:51).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 8, function 'simple_threshold'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 289.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 289.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simple_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'simple_threshold/top_bid' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'simple_threshold/top_ask' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'simple_threshold/incoming_time' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'simple_threshold/incoming_meta' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'simple_threshold/outgoing_order' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'simple_threshold/outgoing_time' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'simple_threshold/outgoing_meta' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'simple_threshold' to 'ap_ctrl_none'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'simple_threshold' pipeline 'simple_threshold' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'simple_threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 290.430 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 294.941 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.6 seconds; current allocated memory: 295.934 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for simple_threshold.
INFO: [VLOG 209-307] Generating Verilog RTL for simple_threshold.
INFO: [HLS 200-789] **** Estimated Fmax: 137.81 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:13; Allocated memory: 39.770 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu May 29 09:33:40 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/solution1_data.json outdir=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/impl/ip srcdir=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/impl/ip/misc
INFO: Copied 4 verilog file(s) to C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/impl/ip/hdl/verilog
INFO: Copied 2 vhdl file(s) to C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/impl/ip/hdl/vhdl
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 627.637 ; gain = 186.438
INFO: Import ports from HDL: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/impl/ip/hdl/vhdl/simple_threshold.vhd (simple_threshold)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add axi4stream interface top_bid
INFO: Add axi4stream interface top_ask
INFO: Add axi4stream interface incoming_time
INFO: Add axi4stream interface incoming_meta
INFO: Add axi4stream interface outgoing_order
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4stream interface outgoing_time
INFO: Add axi4stream interface outgoing_meta
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/impl/ip/component.xml
INFO: Created IP archive C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls/solution1/impl/ip/xilinx_com_hls_simple_threshold_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu May 29 09:33:51 2025...
INFO: [HLS 200-802] Generated output file threshold_hls/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:13; Allocated memory: 4.809 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 29.704 seconds; peak allocated memory: 300.805 MB.
