 
****************************************
Report : qor
Design : des3_perf
Version: W-2024.09-SP2
Date   : Tue May 13 11:44:28 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          2.35
  Critical Path Slack:           7.35
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.19
  Total Hold Violation:       -117.96
  No. of Hold Violations:     4354.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        438
  Hierarchical Port Count:      12260
  Leaf Cell Count:              51126
  Buf/Inv Cell Count:            6653
  Buf Cell Count:                 210
  Inv Cell Count:                6443
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     42318
  Sequential Cell Count:         8808
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    90768.546352
  Noncombinational Area: 58201.011063
  Buf/Inv Area:           8661.227569
  Total Buffer Area:           428.49
  Total Inverter Area:        8232.74
  Macro/Black Box Area:      0.000000
  Net Area:              40393.130220
  Net XLength        :      392398.97
  Net YLength        :      439660.69
  -----------------------------------
  Cell Area:            148969.557415
  Design Area:          189362.687634
  Net Length        :       832059.62


  Design Rules
  -----------------------------------
  Total Number of Nets:         51652
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               92.76
  -----------------------------------------
  Overall Compile Time:               94.24
  Overall Compile Wall Clock Time:   120.70

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.19  TNS: 117.96  Number of Violating Paths: 4354

  --------------------------------------------------------------------


1
