/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [19:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_37z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  reg [24:0] celloutsig_1_0z;
  reg [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [38:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = celloutsig_0_7z[7] ? celloutsig_0_5z[5] : celloutsig_0_0z[2];
  assign celloutsig_0_6z = ~(celloutsig_0_1z | celloutsig_0_2z[4]);
  assign celloutsig_1_18z = ~celloutsig_1_14z[2];
  assign celloutsig_0_22z = ~celloutsig_0_20z;
  assign celloutsig_0_46z = ~((celloutsig_0_35z | celloutsig_0_9z[4]) & celloutsig_0_37z[1]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z[6] | celloutsig_1_0z[21]) & celloutsig_1_0z[11]);
  assign celloutsig_1_11z = ~((celloutsig_1_6z[21] | celloutsig_1_7z[1]) & (celloutsig_1_8z[5] | celloutsig_1_9z));
  assign celloutsig_0_26z = ~((celloutsig_0_16z | celloutsig_0_20z) & (celloutsig_0_7z[17] | celloutsig_0_9z[8]));
  assign celloutsig_0_13z = ~(celloutsig_0_12z[12] ^ celloutsig_0_8z[2]);
  assign celloutsig_0_33z = { celloutsig_0_9z[9:5], celloutsig_0_16z } + celloutsig_0_21z;
  assign celloutsig_1_14z = celloutsig_1_10z + celloutsig_1_6z[21:18];
  assign celloutsig_0_2z = { celloutsig_0_0z[4:2], celloutsig_0_0z } + in_data[79:71];
  assign celloutsig_0_21z = celloutsig_0_0z + celloutsig_0_8z[5:0];
  assign celloutsig_0_28z = { celloutsig_0_7z, celloutsig_0_26z } + { celloutsig_0_8z[5:4], celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_32z = { celloutsig_0_12z[6:3], celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_17z } + { celloutsig_0_28z[8], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_22z };
  reg [2:0] _15_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _15_ <= 3'h0;
    else _15_ <= { celloutsig_0_22z, celloutsig_0_54z, celloutsig_0_46z };
  assign out_data[2:0] = _15_;
  assign celloutsig_0_0z = in_data[30:25] / { 1'h1, in_data[80:76] };
  assign celloutsig_0_9z = { celloutsig_0_2z[7:0], celloutsig_0_0z } / { 1'h1, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_3z = { celloutsig_0_2z[7:5], celloutsig_0_2z } / { 1'h1, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z[8:1], in_data[0] };
  assign celloutsig_0_37z = celloutsig_0_33z[4:2] / { 1'h1, celloutsig_0_10z[10], celloutsig_0_13z };
  assign celloutsig_1_7z = celloutsig_1_0z[15:9] / { 1'h1, celloutsig_1_6z[24:19] };
  assign celloutsig_0_7z = { celloutsig_0_3z[9:0], celloutsig_0_2z } / { 1'h1, celloutsig_0_3z[8:4], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_2z[6:1], celloutsig_0_5z } / { 1'h1, in_data[88:77] };
  assign celloutsig_1_9z = { celloutsig_1_0z[12:5], celloutsig_1_2z } == { in_data[127:120], celloutsig_1_3z };
  assign celloutsig_0_35z = celloutsig_0_28z[15:7] >= celloutsig_0_32z[16:8];
  assign celloutsig_0_20z = { celloutsig_0_12z[15:11], celloutsig_0_16z, celloutsig_0_0z } >= { celloutsig_0_3z[6:1], celloutsig_0_4z };
  assign celloutsig_0_23z = celloutsig_0_8z[6:3] != { celloutsig_0_8z[1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_15z = celloutsig_0_4z[3:1] !== { celloutsig_0_12z[7:6], celloutsig_0_13z };
  assign celloutsig_1_6z = { celloutsig_1_0z[9:8], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z } | { in_data[153:141], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_1z = | in_data[51:26];
  assign celloutsig_0_54z = ~^ { celloutsig_0_5z[5], celloutsig_0_29z, celloutsig_0_14z };
  assign celloutsig_0_16z = ~^ { in_data[40:31], celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_17z = ~^ celloutsig_0_9z[11:6];
  assign celloutsig_1_2z = ^ celloutsig_1_1z[6:2];
  assign celloutsig_1_4z = ^ { in_data[124:119], celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_0z[5:1], celloutsig_0_1z, celloutsig_0_1z } >> celloutsig_0_3z[7:1];
  assign celloutsig_0_8z = { celloutsig_0_2z[8], celloutsig_0_0z } << celloutsig_0_2z[6:0];
  assign celloutsig_1_16z = { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_5z } >> { celloutsig_1_1z[6:1], celloutsig_1_10z };
  assign celloutsig_0_29z = celloutsig_0_3z[10:4] >> { celloutsig_0_2z[8:3], celloutsig_0_17z };
  assign celloutsig_1_1z = celloutsig_1_0z[7:1] - celloutsig_1_0z[17:11];
  assign celloutsig_0_4z = celloutsig_0_0z ~^ in_data[49:44];
  assign celloutsig_1_5z = in_data[138:134] ~^ { celloutsig_1_0z[20:17], celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_6z[22:9], celloutsig_1_2z } ~^ { celloutsig_1_6z[25:18], celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_8z[14:2] ~^ { celloutsig_1_7z[4:1], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_12z = { celloutsig_0_3z[3:2], celloutsig_0_5z, celloutsig_0_5z } ~^ { celloutsig_0_2z[8:7], celloutsig_0_9z };
  assign celloutsig_0_56z = ~((celloutsig_0_23z & celloutsig_0_12z[11]) | celloutsig_0_26z);
  assign celloutsig_1_19z = ~((in_data[165] & celloutsig_1_16z[5]) | celloutsig_1_12z[11]);
  always_latch
    if (clkin_data[32]) celloutsig_1_0z = 25'h0000000;
    else if (!clkin_data[64]) celloutsig_1_0z = in_data[178:154];
  always_latch
    if (clkin_data[32]) celloutsig_1_10z = 4'h0;
    else if (!clkin_data[64]) celloutsig_1_10z = celloutsig_1_7z[3:0];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z };
endmodule
