

================================================================
== Vivado HLS Report for 'split_ip_Filter2D'
================================================================
* Date:           Tue Jan 07 22:24:15 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sobelx_or_y
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2087182|  2087182|  2087182|  2087182|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1       |        2|        2|         1|          -|          -|     3|    no    |
        |- loop_height  |  2087178|  2087178|      1929|          -|          -|  1082|    no    |
        | + loop_width  |     1926|     1926|         6|          1|          1|  1922|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     15|       -|      -|
|Expression       |        -|      3|       0|    538|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|    144|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     82|
|Register         |        -|      -|     750|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        9|     18|     750|    766|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      8|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+-------+---+----+
    |            Instance            |           Module           | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------------+----------------------------+---------+-------+---+----+
    |split_ip_mux_3to1_sel2_8_1_U20  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U21  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U22  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U23  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U24  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U25  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U26  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U27  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U28  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U29  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U30  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U31  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U32  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U33  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U34  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U35  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U36  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |split_ip_mux_3to1_sel2_8_1_U37  |split_ip_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    +--------------------------------+----------------------------+---------+-------+---+----+
    |Total                           |                            |        0|      0|  0| 144|
    +--------------------------------+----------------------------+---------+-------+---+----+

    * DSP48: 
    +------------------------------------------+--------------------------------------+--------------+
    |                 Instance                 |                Module                |  Expression  |
    +------------------------------------------+--------------------------------------+--------------+
    |split_ip_mac_muladd_2s_8ns_10s_11_1_U39   |split_ip_mac_muladd_2s_8ns_10s_11_1   | i0 + i1 * i2 |
    |split_ip_mac_muladd_2s_8ns_10s_11_1_U40   |split_ip_mac_muladd_2s_8ns_10s_11_1   | i0 + i1 * i2 |
    |split_ip_mac_muladd_2s_8ns_10s_11_1_U45   |split_ip_mac_muladd_2s_8ns_10s_11_1   | i0 + i1 * i2 |
    |split_ip_mac_muladd_2s_8ns_9s_10_1_U46    |split_ip_mac_muladd_2s_8ns_9s_10_1    | i0 + i1 * i2 |
    |split_ip_mac_muladd_2s_8ns_9s_10_1_U50    |split_ip_mac_muladd_2s_8ns_9s_10_1    | i0 + i1 * i2 |
    |split_ip_mac_muladd_2s_8ns_9s_10_1_U51    |split_ip_mac_muladd_2s_8ns_9s_10_1    | i0 + i1 * i2 |
    |split_ip_mac_muladd_3ns_8ns_11s_11_1_U48  |split_ip_mac_muladd_3ns_8ns_11s_11_1  | i0 * i1 + i2 |
    |split_ip_mac_muladd_3ns_8ns_11s_11_1_U49  |split_ip_mac_muladd_3ns_8ns_11s_11_1  | i0 * i1 + i2 |
    |split_ip_mac_muladd_3ns_8ns_11s_11_1_U52  |split_ip_mac_muladd_3ns_8ns_11s_11_1  | i0 * i1 + i2 |
    |split_ip_mac_muladd_3s_8ns_10s_11_1_U43   |split_ip_mac_muladd_3s_8ns_10s_11_1   | i0 * i1 + i2 |
    |split_ip_mac_muladd_3s_8ns_10s_11_1_U44   |split_ip_mac_muladd_3s_8ns_10s_11_1   | i0 * i1 + i2 |
    |split_ip_mac_muladd_3s_8ns_10s_11_1_U47   |split_ip_mac_muladd_3s_8ns_10s_11_1   | i0 * i1 + i2 |
    |split_ip_mac_muladd_4ns_8ns_8ns_10_1_U38  |split_ip_mac_muladd_4ns_8ns_8ns_10_1  | i0 + i1 * i2 |
    |split_ip_mac_muladd_4ns_8ns_8ns_10_1_U41  |split_ip_mac_muladd_4ns_8ns_8ns_10_1  | i0 + i1 * i2 |
    |split_ip_mac_muladd_4ns_8ns_8ns_10_1_U42  |split_ip_mac_muladd_4ns_8ns_8ns_10_1  | i0 + i1 * i2 |
    +------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    +-----------------+---------------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |              Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |split_ip_Filter2D_k_buf_0_val_3  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |split_ip_Filter2D_k_buf_0_val_3  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |split_ip_Filter2D_k_buf_0_val_3  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_1_val_3_U  |split_ip_Filter2D_k_buf_0_val_3  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_1_val_4_U  |split_ip_Filter2D_k_buf_0_val_3  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_1_val_5_U  |split_ip_Filter2D_k_buf_0_val_3  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_2_val_3_U  |split_ip_Filter2D_k_buf_0_val_3  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_2_val_4_U  |split_ip_Filter2D_k_buf_0_val_3  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_2_val_5_U  |split_ip_Filter2D_k_buf_0_val_3  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+---------------------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                                 |        9|  0|   0| 17280|   72|     9|       138240|
    +-----------------+---------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_0_2_fu_1637_p2                |     *    |      1|  0|   0|           2|           8|
    |p_Val2_1_2_fu_1689_p2                |     *    |      1|  0|   0|           2|           8|
    |p_Val2_2_2_fu_1741_p2                |     *    |      1|  0|   0|           2|           8|
    |ImagLoc_x_fu_951_p2                  |     +    |      0|  0|  12|           2|          12|
    |i_V_fu_611_p2                        |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_929_p2                        |     +    |      0|  0|  11|          11|           1|
    |p_Val2_3_fu_1853_p2                  |     +    |      0|  0|   6|          12|          12|
    |p_Val2_5_0_2_fu_1844_p2              |     +    |      0|  0|   6|          12|          12|
    |p_Val2_5_1_2_fu_1902_p2              |     +    |      0|  0|   6|          12|          12|
    |p_Val2_5_2_2_fu_1960_p2              |     +    |      0|  0|   6|          12|          12|
    |p_Val2_6_fu_1911_p2                  |     +    |      0|  0|   6|          12|          12|
    |p_Val2_s_52_fu_1969_p2               |     +    |      0|  0|   6|          12|          12|
    |p_assign_6_0_1_fu_729_p2             |     +    |      0|  0|  12|          12|           3|
    |p_assign_6_0_2_fu_755_p2             |     +    |      0|  0|  12|          12|           3|
    |tmp_4_fu_663_p2                      |     +    |      0|  0|  12|          12|           2|
    |tmp_6_fu_571_p2                      |     +    |      0|  0|   2|           2|           1|
    |p_Val2_1_fu_1613_p2                  |     -    |      0|  0|   9|           1|           9|
    |p_Val2_2_fu_1717_p2                  |     -    |      0|  0|   9|           1|           9|
    |p_Val2_s_fu_1665_p2                  |     -    |      0|  0|   9|           1|           9|
    |p_assign_1_fu_995_p2                 |     -    |      0|  0|  12|           1|          12|
    |p_assign_2_fu_1023_p2                |     -    |      0|  0|  13|          12|          13|
    |p_assign_7_fu_703_p2                 |     -    |      0|  0|  12|           1|          12|
    |p_assign_8_fu_723_p2                 |     -    |      0|  0|  12|          12|          12|
    |tmp_64_fu_823_p2                     |     -    |      0|  0|   3|           3|           2|
    |tmp_71_fu_891_p2                     |     -    |      0|  0|   3|           3|           2|
    |ap_sig_1617                          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1618                          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1620                          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1623                          |    and   |      0|  0|   1|           1|           1|
    |or_cond_i423_i_fu_689_p2             |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_fu_1076_p2                 |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_fu_981_p2                |    and   |      0|  0|   1|           1|           1|
    |overflow_1_fu_2078_p2                |    and   |      0|  0|   1|           1|           1|
    |overflow_2_fu_2113_p2                |    and   |      0|  0|   1|           1|           1|
    |overflow_fu_2043_p2                  |    and   |      0|  0|   1|           1|           1|
    |sel_tmp2_fu_1053_p2                  |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_605_p2                  |   icmp   |      0|  0|   4|          11|          11|
    |exitcond_fu_923_p2                   |   icmp   |      0|  0|   4|          11|           8|
    |icmp1_fu_945_p2                      |   icmp   |      0|  0|   4|          10|           1|
    |icmp_fu_639_p2                       |   icmp   |      0|  0|   4|          10|           1|
    |not_i_i_i1_fu_1993_p2                |   icmp   |      0|  0|   2|           4|           1|
    |not_i_i_i5_fu_1935_p2                |   icmp   |      0|  0|   2|           4|           1|
    |not_i_i_i_fu_1877_p2                 |   icmp   |      0|  0|   2|           4|           1|
    |tmp_10_fu_717_p2                     |   icmp   |      0|  0|   5|          12|          11|
    |tmp_128_0_1_fu_651_p2                |   icmp   |      0|  0|   4|          11|           1|
    |tmp_18_fu_975_p2                     |   icmp   |      0|  0|   5|          12|          11|
    |tmp_21_fu_1017_p2                    |   icmp   |      0|  0|   5|          12|          11|
    |tmp_2_fu_645_p2                      |   icmp   |      0|  0|   4|          11|           1|
    |tmp_3_fu_657_p2                      |   icmp   |      0|  0|   4|          11|          11|
    |tmp_7_fu_577_p2                      |   icmp   |      0|  0|   2|           2|           3|
    |tmp_82_not_fu_623_p2                 |   icmp   |      0|  0|   4|          11|          11|
    |tmp_8_fu_617_p2                      |   icmp   |      0|  0|   4|          11|          11|
    |tmp_9_fu_683_p2                      |   icmp   |      0|  0|   5|          12|          11|
    |ap_sig_196                           |    or    |      0|  0|   1|           1|           1|
    |ap_sig_206                           |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_1071_p2                   |    or    |      0|  0|   1|           1|           1|
    |sel_tmp1_fu_1047_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_i_i1_fu_2126_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_i_i8_fu_2091_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_i_i_fu_2056_p2                   |    or    |      0|  0|   1|           1|           1|
    |col_buf_0_val_0_0_fu_1141_p3         |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_1160_p3         |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_1179_p3         |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_0_0_fu_1309_p3         |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_1_0_fu_1328_p3         |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_2_0_fu_1347_p3         |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_0_0_fu_1468_p3         |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_1_0_fu_1487_p3         |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_2_0_fu_1506_p3         |  select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_0_V_din            |  select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_1_V_din            |  select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_2_V_din            |  select  |      0|  0|   8|           1|           8|
    |p_mux_i_i16_cast_fu_2118_p3          |  select  |      0|  0|   2|           1|           2|
    |p_mux_i_i7_cast_fu_2083_p3           |  select  |      0|  0|   2|           1|           2|
    |p_mux_i_i_cast_fu_2048_p3            |  select  |      0|  0|   2|           1|           2|
    |p_p2_i424_i_fu_709_p3                |  select  |      0|  0|  12|           1|          12|
    |p_p2_i_i_fu_1001_p3                  |  select  |      0|  0|  12|           1|          12|
    |sel_tmp_fu_1033_p3                   |  select  |      0|  0|  14|           1|          14|
    |src_kernel_win_0_val_0_0_fu_1236_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_1_0_fu_1254_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_2_0_fu_1272_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_val_0_0_fu_1404_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_val_1_0_fu_1422_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_val_2_0_fu_1440_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_val_0_0_fu_1554_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_val_1_0_fu_1572_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_val_2_0_fu_1590_p3  |  select  |      0|  0|   8|           1|           8|
    |tmp_11_fu_837_p3                     |  select  |      0|  0|   2|           1|           2|
    |tmp_12_fu_869_p3                     |  select  |      0|  0|   2|           1|           2|
    |tmp_13_fu_897_p3                     |  select  |      0|  0|   2|           1|           2|
    |tmp_14_fu_905_p3                     |  select  |      0|  0|   2|           1|           2|
    |tmp_61_fu_797_p3                     |  select  |      0|  0|   2|           1|           2|
    |tmp_62_fu_805_p3                     |  select  |      0|  0|   2|           1|           2|
    |tmp_65_fu_829_p3                     |  select  |      0|  0|   2|           1|           2|
    |tmp_68_fu_861_p3                     |  select  |      0|  0|   2|           1|           2|
    |x_fu_1059_p3                         |  select  |      0|  0|  14|           1|          14|
    |col_assign_3_0_t_fu_1124_p2          |    xor   |      0|  0|   2|           2|           2|
    |rev1_fu_969_p2                       |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_677_p2                        |    xor   |      0|  0|   2|           1|           2|
    |row_assign_10_0_1_t_fu_845_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_0_2_t_fu_877_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_1_0_t_fu_913_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_s_fu_813_p2               |    xor   |      0|  0|   2|           2|           2|
    |tmp_21_not_fu_1041_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_3_i_i1_fu_2108_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_3_i_i4_fu_2073_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_3_i_i_fu_2038_p2                 |    xor   |      0|  0|   2|           1|           2|
    |tmp_67_fu_855_p2                     |    xor   |      0|  0|   2|           2|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      3|  0| 538|         406|         589|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   1|          6|    1|          6|
    |ap_reg_ppiten_pp0_it1        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it3        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it5        |   1|          2|    1|          2|
    |k_buf_0_val_4_d1             |   8|          3|    8|         24|
    |k_buf_0_val_5_d1             |   8|          3|    8|         24|
    |k_buf_1_val_4_d1             |   8|          3|    8|         24|
    |k_buf_1_val_5_d1             |   8|          3|    8|         24|
    |k_buf_2_val_4_d1             |   8|          3|    8|         24|
    |k_buf_2_val_5_d1             |   8|          3|    8|         24|
    |p_014_0_i_reg_549            |  11|          2|   11|         22|
    |p_027_0_i_reg_560            |  11|          2|   11|         22|
    |p_dst_data_stream_0_V_blk_n  |   1|          2|    1|          2|
    |p_dst_data_stream_1_V_blk_n  |   1|          2|    1|          2|
    |p_dst_data_stream_2_V_blk_n  |   1|          2|    1|          2|
    |p_src_data_stream_0_V_blk_n  |   1|          2|    1|          2|
    |p_src_data_stream_1_V_blk_n  |   1|          2|    1|          2|
    |p_src_data_stream_2_V_blk_n  |   1|          2|    1|          2|
    |tmp_5_reg_538                |   2|          2|    2|          4|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  82|         48|   82|        216|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |OP2_V_0_0_1_cast_reg_2517                                 |  11|   0|   11|          0|
    |OP2_V_0_0_2_cast_reg_2524                                 |  10|   0|   10|          0|
    |OP2_V_0_1_2_cast_reg_2538                                 |   3|   0|   11|          8|
    |OP2_V_0_1_cast_reg_2531                                   |  10|   0|   10|          0|
    |OP2_V_0_2_cast_reg_2545                                   |  10|   0|   10|          0|
    |ap_CS_fsm                                                 |   5|   0|    5|          0|
    |ap_reg_ppiten_pp0_it0                                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                                     |   1|   0|    1|          0|
    |ap_reg_ppstg_brmerge_reg_2651_pp0_iter1                   |   1|   0|    1|          0|
    |ap_reg_ppstg_or_cond_i_i_reg_2637_pp0_iter1               |   1|   0|    1|          0|
    |ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_2728_pp0_iter3  |   8|   0|    8|          0|
    |ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_2746_pp0_iter3  |   8|   0|    8|          0|
    |ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_2764_pp0_iter3  |   8|   0|    8|          0|
    |ap_reg_ppstg_tmp_75_reg_2646_pp0_iter1                    |   2|   0|    2|          0|
    |brmerge_reg_2651                                          |   1|   0|    1|          0|
    |exitcond_reg_2628                                         |   1|   0|    1|          0|
    |i_V_reg_2563                                              |  11|   0|   11|          0|
    |icmp_reg_2577                                             |   1|   0|    1|          0|
    |isneg_1_reg_2842                                          |   1|   0|    1|          0|
    |isneg_2_reg_2858                                          |   1|   0|    1|          0|
    |isneg_reg_2826                                            |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_2668                               |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_2674                               |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_2680                               |  11|   0|   11|          0|
    |k_buf_1_val_3_addr_reg_2686                               |  11|   0|   11|          0|
    |k_buf_1_val_4_addr_reg_2692                               |  11|   0|   11|          0|
    |k_buf_1_val_5_addr_reg_2698                               |  11|   0|   11|          0|
    |k_buf_2_val_3_addr_reg_2704                               |  11|   0|   11|          0|
    |k_buf_2_val_4_addr_reg_2710                               |  11|   0|   11|          0|
    |k_buf_2_val_5_addr_reg_2716                               |  11|   0|   11|          0|
    |not_i_i_i1_reg_2864                                       |   1|   0|    1|          0|
    |not_i_i_i5_reg_2848                                       |   1|   0|    1|          0|
    |not_i_i_i_reg_2832                                        |   1|   0|    1|          0|
    |or_cond_i_i_reg_2637                                      |   1|   0|    1|          0|
    |or_cond_i_reg_2664                                        |   1|   0|    1|          0|
    |p_014_0_i_reg_549                                         |  11|   0|   11|          0|
    |p_027_0_i_reg_560                                         |  11|   0|   11|          0|
    |p_Val2_0_2_reg_2781                                       |  10|   0|   10|          0|
    |p_Val2_1_2_reg_2796                                       |  10|   0|   10|          0|
    |p_Val2_2_2_reg_2811                                       |  10|   0|   10|          0|
    |p_Val2_3_reg_2821                                         |  12|   0|   12|          0|
    |p_Val2_5_0_0_2_reg_2776                                   |  11|   0|   11|          0|
    |p_Val2_5_1_0_2_reg_2791                                   |  11|   0|   11|          0|
    |p_Val2_5_2_0_2_reg_2806                                   |  11|   0|   11|          0|
    |p_Val2_6_reg_2837                                         |  12|   0|   12|          0|
    |p_Val2_s_52_reg_2853                                      |  12|   0|   12|          0|
    |right_border_buf_0_val_0_1_1_fu_254                       |   8|   0|    8|          0|
    |right_border_buf_0_val_0_1_fu_250                         |   8|   0|    8|          0|
    |right_border_buf_0_val_1_1_1_fu_266                       |   8|   0|    8|          0|
    |right_border_buf_0_val_1_1_fu_262                         |   8|   0|    8|          0|
    |right_border_buf_0_val_2_1_1_fu_278                       |   8|   0|    8|          0|
    |right_border_buf_0_val_2_1_fu_274                         |   8|   0|    8|          0|
    |right_border_buf_1_val_0_1_1_fu_290                       |   8|   0|    8|          0|
    |right_border_buf_1_val_0_1_fu_286                         |   8|   0|    8|          0|
    |right_border_buf_1_val_1_1_1_fu_302                       |   8|   0|    8|          0|
    |right_border_buf_1_val_1_1_fu_298                         |   8|   0|    8|          0|
    |right_border_buf_1_val_2_1_1_fu_314                       |   8|   0|    8|          0|
    |right_border_buf_1_val_2_1_fu_310                         |   8|   0|    8|          0|
    |right_border_buf_2_val_0_1_1_fu_318                       |   8|   0|    8|          0|
    |right_border_buf_2_val_0_1_fu_306                         |   8|   0|    8|          0|
    |right_border_buf_2_val_1_1_1_fu_294                       |   8|   0|    8|          0|
    |right_border_buf_2_val_1_1_fu_282                         |   8|   0|    8|          0|
    |right_border_buf_2_val_2_1_1_fu_270                       |   8|   0|    8|          0|
    |right_border_buf_2_val_2_1_fu_258                         |   8|   0|    8|          0|
    |row_assign_10_0_1_t_reg_2608                              |   2|   0|    2|          0|
    |row_assign_10_0_2_t_reg_2615                              |   2|   0|    2|          0|
    |row_assign_10_1_0_t_reg_2622                              |   2|   0|    2|          0|
    |row_assign_s_reg_2603                                     |   2|   0|    2|          0|
    |src_kernel_win_0_val_0_0_reg_2722                         |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_1_1_fu_182                         |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_1_fu_178                           |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_0_reg_2728                         |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_1_1_fu_190                         |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_1_fu_186                           |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_0_reg_2734                         |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_1_1_fu_198                         |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_1_fu_194                           |   8|   0|    8|          0|
    |src_kernel_win_1_val_0_0_reg_2740                         |   8|   0|    8|          0|
    |src_kernel_win_1_val_0_1_1_fu_206                         |   8|   0|    8|          0|
    |src_kernel_win_1_val_0_1_fu_202                           |   8|   0|    8|          0|
    |src_kernel_win_1_val_1_0_reg_2746                         |   8|   0|    8|          0|
    |src_kernel_win_1_val_1_1_1_fu_214                         |   8|   0|    8|          0|
    |src_kernel_win_1_val_1_1_fu_210                           |   8|   0|    8|          0|
    |src_kernel_win_1_val_2_0_reg_2752                         |   8|   0|    8|          0|
    |src_kernel_win_1_val_2_1_1_fu_222                         |   8|   0|    8|          0|
    |src_kernel_win_1_val_2_1_fu_218                           |   8|   0|    8|          0|
    |src_kernel_win_2_val_0_0_reg_2758                         |   8|   0|    8|          0|
    |src_kernel_win_2_val_0_1_1_fu_230                         |   8|   0|    8|          0|
    |src_kernel_win_2_val_0_1_fu_226                           |   8|   0|    8|          0|
    |src_kernel_win_2_val_1_0_reg_2764                         |   8|   0|    8|          0|
    |src_kernel_win_2_val_1_1_1_fu_238                         |   8|   0|    8|          0|
    |src_kernel_win_2_val_1_1_fu_234                           |   8|   0|    8|          0|
    |src_kernel_win_2_val_2_0_reg_2770                         |   8|   0|    8|          0|
    |src_kernel_win_2_val_2_1_1_fu_246                         |   8|   0|    8|          0|
    |src_kernel_win_2_val_2_1_fu_242                           |   8|   0|    8|          0|
    |tmp11_reg_2816                                            |  10|   0|   10|          0|
    |tmp3_reg_2786                                             |  10|   0|   10|          0|
    |tmp7_reg_2801                                             |  10|   0|   10|          0|
    |tmp_128_0_1_reg_2586                                      |   1|   0|    1|          0|
    |tmp_2_reg_2582                                            |   1|   0|    1|          0|
    |tmp_3_reg_2590                                            |   1|   0|    1|          0|
    |tmp_5_reg_538                                             |   2|   0|    2|          0|
    |tmp_75_reg_2646                                           |   2|   0|    2|          0|
    |tmp_82_not_reg_2572                                       |   1|   0|    1|          0|
    |tmp_8_reg_2568                                            |   1|   0|    1|          0|
    |tmp_s_reg_2552                                            |   4|   0|   10|          6|
    |x_reg_2641                                                |  14|   0|   14|          0|
    |exitcond_reg_2628                                         |   0|   1|    1|          0|
    |or_cond_i_reg_2664                                        |   0|   1|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 750|   2|  766|         14|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |    split_ip_Filter2D    | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |    split_ip_Filter2D    | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |    split_ip_Filter2D    | return value |
|ap_done                        | out |    1| ap_ctrl_hs |    split_ip_Filter2D    | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |    split_ip_Filter2D    | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |    split_ip_Filter2D    | return value |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |  p_src_data_stream_0_V  |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_0_V  |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_0_V  |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |  p_src_data_stream_1_V  |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_1_V  |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_1_V  |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  |  p_src_data_stream_2_V  |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_2_V  |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_2_V  |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  |  p_dst_data_stream_0_V  |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_0_V  |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_0_V  |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  |  p_dst_data_stream_1_V  |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_1_V  |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_1_V  |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  |  p_dst_data_stream_2_V  |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_2_V  |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_2_V  |    pointer   |
|p_kernel_val_0_V_1_read        |  in |    3|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read        |  in |    2|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read        |  in |    2|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_2_read        |  in |    3|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read        |  in |    2|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read        |  in |    4|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
+-------------------------------+-----+-----+------------+-------------------------+--------------+

