;This file is generated by Trace32PerBuilder Version:1.0.
config 16. 8.
width 43.
BASE EAPB:0x0
;###################Tree###################
TREE "AON"
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus01[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0000000C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                          ap_sys_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "                   apcpu_top_sys_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "                       wtlcp_sys_stop ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                       pubcp_sys_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "                       audcp_sys_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "                         ese_sys_stop ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "                         ap_deep_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "                    ap_vdsp_core_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "                      wtlcp_deep_stop ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "                 wtlcp_ldsp_core_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "                wtlcp_tgdsp_core_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "                      pubcp_deep_stop ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "                      audcp_deep_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "               audcp_auddsp_core_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "                  apcpu_top_deep_stop ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "                      ese_auto_pwr_on ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "                    ese_auto_pwr_down ," "0   ,%d..."
    BITFLD.LONG 0x00 12.--14. "       pd_gpu_power_event_domain[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "      pd_gpu_rgx_dust_power_event_req ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "     pd_gpu_rgx_dust_power_event_type ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "    pd_gpu_rgx_dust_power_event_abort ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. " pd_gpu_rgx_dust_power_event_complete ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "                sp_sys_deep_sleep_nat ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "                       gpu_deep_sleep ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "                        mm_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "                        ap_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "                       ese_deep_sleep ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "                     wtlcp_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "                     pubcp_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "                     audcp_deep_sleep ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus02[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 1(0x1)" 
    VARX 0x00 %l SWD.read(0x0000010C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "   apcpu_srst_frc_lp_req ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "      apcpu_srst_rst_pre ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "    ap_srst_frc_lp_req_o ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "        ap_sys_srst_busy ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "           ap_srst_rst_o ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "           ap_soft_rst_i ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "    ap_srst_frc_lp_ack_i ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "      ap_srst_frc_lp_req ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "             ap_srst_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "   gpu_srst_frc_lp_req_o ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "       gpu_sys_srst_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "          gpu_srst_rst_o ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "          gpu_soft_rst_i ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "   gpu_srst_frc_lp_ack_i ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "     gpu_srst_frc_lp_req ," "0   ,%d..."
    BITFLD.LONG 0x00 16. " pubcp_srst_frc_lp_ack_i ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "    mm_srst_frc_lp_req_o ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "        mm_sys_srst_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "           mm_srst_rst_o ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "           mm_soft_rst_i ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "    mm_srst_frc_lp_ack_i ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "      mm_srst_frc_lp_req ," "0   ,%d..."
    BITFLD.LONG 0x00 9. " wtlcp_srst_frc_lp_req_o ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "     wtlcp_sys_srst_busy ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "        wtlcp_srst_rst_o ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "        wtlcp_soft_rst_i ," "0   ,%d..."
    BITFLD.LONG 0x00 5. " wtlcp_srst_frc_lp_ack_i ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "        pubcp_srst_rst_o ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "   wtlcp_srst_frc_lp_req ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " pubcp_srst_frc_lp_req_o ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "     pubcp_sys_srst_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "        pubcp_soft_rst_i ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.pmu_debug_bus03[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 2(0x2)" 
    VARX 0x00 %l SWD.read(0x0000020C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        pad_in_ext_xtl_en0 ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "        pad_in_ext_xtl_en1 ," "0     ,%d..."
    BITFLD.LONG 0x00 29. "        pad_in_ext_xtl_en2 ," "0     ,%d..."
    BITFLD.LONG 0x00 28. "        pad_in_ext_xtl_en3 ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "                all_pll_pd ," "0     ,%d..."
    BITFLD.LONG 0x00 26. "           ext_xtl_comb_pd ," "0     ,%d..."
    BITFLD.LONG 0x00 25. "        pad_out_chip_sleep ," "0     ,%d..."
    BITFLD.LONG 0x00 24. "           pad_out_xtl_en0 ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "           pad_out_xtl_en1 ," "0     ,%d..."
    BITFLD.LONG 0x00 22. "      pad_out_dcdc_arm0_en ," "0     ,%d..."
    BITFLD.LONG 0x00 21. "      pad_out_dcdc_arm1_en ," "0     ,%d..."
    BITFLD.LONG 0x00 20. "        dcxo_lc_deep_sleep ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "              apcpu_top_pd ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "               apcpu_c7_pd ," "0     ,%d..."
    BITFLD.LONG 0x00 9.--17. " int_req_pwr_down_set[8:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 0.--8. "   int_req_pwr_up_set[8:0] ," "0x0   ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus04[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 3(0x3)" 
    VARX 0x00 %l SWD.read(0x0000030C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                     2'h0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. " pd_apcpu_c0_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 28. " pd_apcpu_c0_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "       pd_apcpu_c0_cgm_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "          pd_apcpu_c0_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "        rst_pd_apcpu_c0_n ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "        rst_soft_apcpu_c0 ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "     apcpu_core0_off_flag ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "      apcpu_core0_lp_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "      ram_ret_apcpu_core0 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "       ram_pd_apcpu_core0 ," "0   ,%d..."
    BITFLD.LONG 0x00 19. " pd_apcpu_c1_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. " pd_apcpu_c1_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "       pd_apcpu_c1_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "          pd_apcpu_c1_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "        rst_pd_apcpu_c1_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "        rst_soft_apcpu_c1 ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "     apcpu_core1_off_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "      apcpu_core1_lp_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "      ram_ret_apcpu_core1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "       ram_pd_apcpu_core1 ," "0   ,%d..."
    BITFLD.LONG 0x00 9. " pd_apcpu_c2_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 8. " pd_apcpu_c2_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "       pd_apcpu_c2_cgm_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "          pd_apcpu_c2_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "        rst_pd_apcpu_c2_n ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "        rst_soft_apcpu_c2 ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "     apcpu_core2_off_flag ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "      apcpu_core2_lp_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "      ram_ret_apcpu_core2 ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "       ram_pd_apcpu_core2 ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus05[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 4(0x4)" 
    VARX 0x00 %l SWD.read(0x0000040C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " cgm_twpll_128m_ese_switch_rco_done ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "                    ese_xtl_pd_comb ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "         ese_fast_wakeup_in_process ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "               ese_fast_wakeup_done ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "                    ese_fast_pwr_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "                ese_auto_pwr_on_pos ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "              ese_auto_pwr_down_pos ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "                    ese_deep_stop_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "                    ese_deep_stop_1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "                      ese_deep_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "               ese_deep_slp_lat_set ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "               ese_deep_slp_lat_clr ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "                     ese_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "                  ese_deep_sleep_wp ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "                  ese_deep_sleep_io ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "                     ese_pwr_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "                   ese_pwr_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "                         ese_xtl_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "                      ese_xtlbuf_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "                         ese_pll_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "                         ese_pwr_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "                     ese_sys_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "            ese_slp_wakeup_lock_fsm ," "0   ,%d..."
    BITFLD.LONG 0x00 5.--8. "                ese_slp_status[3:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "                         ese_xtl_on ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "                         ese_rco_on ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "                      ese_xtlbuf_on ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "                         ese_pll_on ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "                     ese_pll_stable ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus06[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 5(0x5)" 
    VARX 0x00 %l SWD.read(0x0000050C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " pd_apcpu_c4_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 30. " pd_apcpu_c4_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "       pd_apcpu_c4_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "          pd_apcpu_c4_iso ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "        rst_pd_apcpu_c4_n ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "        rst_soft_apcpu_c4 ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "     apcpu_core4_off_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "      apcpu_core4_lp_flag ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. " pd_apcpu_c5_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 22. " pd_apcpu_c5_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "       pd_apcpu_c5_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "          pd_apcpu_c5_iso ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "        rst_pd_apcpu_c5_n ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "        rst_soft_apcpu_c5 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "     apcpu_core5_off_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "      apcpu_core5_lp_flag ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. " pd_apcpu_c6_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " pd_apcpu_c6_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "       pd_apcpu_c6_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "          pd_apcpu_c6_iso ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "        rst_pd_apcpu_c6_n ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "        rst_soft_apcpu_c6 ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "     apcpu_core6_off_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "      apcpu_core6_lp_flag ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "       pd_apcpu_c7_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          pd_apcpu_c7_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "        rst_pd_apcpu_c7_n ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "        rst_soft_apcpu_c7 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "     apcpu_core7_off_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "      apcpu_core7_lp_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "       rst_cluster_cold_n ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "       rst_soft_apcpu_scu ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus07[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 6(0x6)" 
    VARX 0x00 %l SWD.read(0x0000060C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                  nirq2gic ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "                  nfiq2gic ," "0    ,%d..."
    BITFLD.LONG 0x00 22.--29. "           nirq_apcpu[7:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 14.--21. "           nfiq_apcpu[7:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "    apcpu_corinth_debug_en ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "     int_req_apcpu_mode_st ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "        bond_opt_quad_core ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "       pd_apcpu_top_cgm_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "          pd_apcpu_top_iso ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "        rst_pd_apcpu_top_n ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "    apcpu_corinth_off_flag ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "     apcpu_corinth_lp_flag ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. " pd_pubcp_sys_shutdown_d_b ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " pd_pubcp_sys_shutdown_m_b ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "       pd_pubcp_sys_cgm_en ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "          pd_pubcp_sys_iso ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          ram_pd_pubcp_sys ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "        rst_pd_pubcp_sys_n ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus08[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 7(0x7)" 
    VARX 0x00 %l SWD.read(0x0000070C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "         funcdma_cpu_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "    funcdma_cpu_rst_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        apcpu_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "  pd_ap_sys_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "  pd_ap_sys_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "        pd_ap_sys_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           pd_ap_sys_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "           ram_pd_ap_sys ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         rst_pd_ap_sys_n ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  pd_ap_vsp_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "  pd_ap_vsp_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "        pd_ap_vsp_cgm_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "           pd_ap_vsp_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "           ram_pd_ap_vsp ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         rst_pd_ap_vsp_n ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "  pd_mm_top_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "  pd_mm_top_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "        pd_mm_top_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "           pd_mm_top_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "           ram_pd_mm_top ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "         rst_pd_mm_top_n ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " pd_ap_vdsp_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 9. " pd_ap_vdsp_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "       pd_ap_vdsp_cgm_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          pd_ap_vdsp_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          ram_pd_ap_vdsp ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "        rst_pd_ap_vdsp_n ," "0   ,%d..."
    BITFLD.LONG 0x00 4. " pd_pub_sys_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. " pd_pub_sys_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "       pd_pub_sys_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "          pd_pub_sys_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "        rst_pd_pub_sys_n ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus09[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 8(0x8)" 
    VARX 0x00 %l SWD.read(0x0000080C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                            1'b0 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         pd_gpu_top_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "         pd_gpu_top_shutdown_m_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                  pd_gpu_top_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "                rst_pd_gpu_top_n ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "                  ram_pd_gpu_top ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "    pd_gpu_rgx_dust_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "    pd_gpu_rgx_dust_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "             pd_gpu_rgx_dust_iso ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "           rst_pd_gpu_rgx_dust_n ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "             ram_pd_gpu_rgx_dust ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "         pd_ese_sys_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "         pd_ese_sys_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "               pd_ese_sys_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 16.--17. "                            2'b0 ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "                  pd_ese_sys_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "                rst_pd_ese_sys_n ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "                  ese_pll_stable ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "          ese_sys_fast_wakeup_en ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "    pd_wtlcp_lte_ce_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    pd_wtlcp_lte_ce_shutdown_m_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "          pd_wtlcp_lte_ce_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "             pd_wtlcp_lte_ce_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "             ram_pd_wtlcp_lte_ce ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "           rst_pd_wtlcp_lte_ce_n ," "0   ,%d..."
    BITFLD.LONG 0x00 5. " pd_wtlcp_lte_dpfec_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 4. " pd_wtlcp_lte_dpfec_shutdown_m_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "       pd_wtlcp_lte_dpfec_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "          pd_wtlcp_lte_dpfec_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "          ram_pd_wtlcp_lte_dpfec ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "        rst_pd_wtlcp_lte_dpfec_n ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus10[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 9(0x9)" 
    VARX 0x00 %l SWD.read(0x0000090C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "    pd_wtlcp_ldsp_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "    pd_wtlcp_ldsp_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "          pd_wtlcp_ldsp_cgm_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "             pd_wtlcp_ldsp_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "           rst_pd_wtlcp_ldsp_n ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "    ram_slp_wtlcp_ldsp_tcm_mem ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "     ram_pd_wtlcp_ldsp_tcm_mem ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "   ram_pd_wtlcp_ldsp_cache_mem ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "   pd_wtlcp_tgdsp_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "   pd_wtlcp_tgdsp_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "         pd_wtlcp_tgdsp_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            pd_wtlcp_tgdsp_iso ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "          rst_pd_wtlcp_tgdsp_n ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "   ram_slp_wtlcp_tgdsp_tcm_mem ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "    ram_pd_wtlcp_tgdsp_tcm_mem ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "  ram_pd_wtlcp_tgdsp_cache_mem ," "0   ,%d..."
    BITFLD.LONG 0x00 14.--15. "                          2'b0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 13. " pd_wtlcp_hu3ge_a_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. " pd_wtlcp_hu3ge_a_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "       pd_wtlcp_hu3ge_a_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "          pd_wtlcp_hu3ge_a_iso ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "          ram_pd_wtlcp_hu3ge_a ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "        rst_pd_wtlcp_hu3ge_a_n ," "0   ,%d..."
    BITFLD.LONG 0x00 6.--7. "                          2'b0 ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. " pd_wtlcp_hu3ge_b_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 4. " pd_wtlcp_hu3ge_b_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "       pd_wtlcp_hu3ge_b_cgm_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "          pd_wtlcp_hu3ge_b_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "          ram_pd_wtlcp_hu3ge_b ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "        rst_pd_wtlcp_hu3ge_b_n ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus11[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 10(0xa)" 
    VARX 0x00 %l SWD.read(0x00000A0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                           2'b0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. "  pd_wtlcp_td_proc_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "  pd_wtlcp_td_proc_shutdown_m_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "        pd_wtlcp_td_proc_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "           pd_wtlcp_td_proc_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           ram_pd_wtlcp_td_proc ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "         rst_pd_wtlcp_td_proc_n ," "0   ,%d..."
    BITFLD.LONG 0x00 23. " pd_wtlcp_lte_proc_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 22. " pd_wtlcp_lte_proc_shutdown_m_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "       pd_wtlcp_lte_proc_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "          pd_wtlcp_lte_proc_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "          ram_pd_wtlcp_lte_proc ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "        rst_pd_wtlcp_lte_proc_n ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "      pd_wtlcp_sys_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "      pd_wtlcp_sys_shutdown_m_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "            pd_wtlcp_sys_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "               pd_wtlcp_sys_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "               ram_pd_wtlcp_sys ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "             rst_pd_wtlcp_sys_n ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "   pd_audcp_auddsp_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "   pd_audcp_auddsp_shutdown_m_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "         pd_audcp_auddsp_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "            pd_audcp_auddsp_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "            ram_pd_audcp_auddsp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "          rst_pd_audcp_auddsp_n ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "      pd_audcp_sys_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "      pd_audcp_sys_shutdown_m_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "            pd_audcp_sys_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "               pd_audcp_sys_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "               ram_pd_audcp_sys ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "             rst_pd_audcp_sys_n ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus12[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 11(0xb)" 
    VARX 0x00 %l SWD.read(0x00000B0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "     pd_apcpu_c0_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "     pd_apcpu_c0_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "     pd_apcpu_c1_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "     pd_apcpu_c1_ack_m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "     pd_apcpu_c2_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "     pd_apcpu_c2_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "     pd_apcpu_c3_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "     pd_apcpu_c3_ack_m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "     pd_apcpu_c4_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "     pd_apcpu_c4_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "     pd_apcpu_c5_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "     pd_apcpu_c5_ack_m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "     pd_apcpu_c6_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "     pd_apcpu_c6_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "       pd_ap_sys_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "       pd_ap_sys_ack_m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "       pd_ap_vsp_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "       pd_ap_vsp_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "       pd_mm_top_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "       pd_mm_top_ack_m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "      pd_ap_vdsp_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "      pd_ap_vdsp_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "      pd_gpu_top_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "      pd_gpu_top_ack_m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. " pd_gpu_rgx_dust_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 6. " pd_gpu_rgx_dust_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "      pd_pub_sys_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "      pd_pub_sys_ack_m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "      pd_pub_phy_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "      pd_pub_phy_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 1. " pd_wtlcp_lte_ce_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 0. " pd_wtlcp_lte_ce_ack_m ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus13[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 12(0xc)" 
    VARX 0x00 %l SWD.read(0x00000C0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " pd_wtlcp_lte_dpfec_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 30. " pd_wtlcp_lte_dpfec_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "  pd_wtlcp_lte_proc_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "  pd_wtlcp_lte_proc_ack_m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "   pd_wtlcp_td_proc_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "   pd_wtlcp_td_proc_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "      pd_wtlcp_ldsp_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "      pd_wtlcp_ldsp_ack_m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "     pd_wtlcp_tgdsp_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "     pd_wtlcp_tgdsp_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "   pd_wtlcp_hu3ge_a_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "   pd_wtlcp_hu3ge_a_ack_m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "   pd_wtlcp_hu3ge_b_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "   pd_wtlcp_hu3ge_b_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "       pd_wtlcp_sys_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "       pd_wtlcp_sys_ack_m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "       pd_pubcp_sys_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "       pd_pubcp_sys_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "    pd_audcp_auddsp_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "    pd_audcp_auddsp_ack_m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "       pd_audcp_sys_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "       pd_audcp_sys_ack_m ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "         pd_ese_sys_ack_d ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "         pd_ese_sys_ack_m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. " pd_apcpu_c3_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 6. " pd_apcpu_c3_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "       pd_apcpu_c3_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "          pd_apcpu_c3_iso ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "        rst_pd_apcpu_c3_n ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "        rst_soft_apcpu_c3 ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "     apcpu_core3_off_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "      apcpu_core3_lp_flag ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus16[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 13(0xd)" 
    VARX 0x00 %l SWD.read(0x00000D0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. " wtlcp_deep_slp_dbg[15:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " pubcp_deep_slp_dbg[15:0] ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus17[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 14(0xe)" 
    VARX 0x00 %l SWD.read(0x00000E0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "         dbgpwrupreq[7:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--23. "           DBGRSTREQ[7:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15. "              sel_rco_reg ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "              sel_32k_reg ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--13. "         cgm_pmu_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11. "                     1'b0 ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "    ddr_publ_apb_soft_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "   ddr_umctl_apb_soft_rst ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "        ddr_publ_soft_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "       ddr_umctl_soft_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "         ddr_phy_soft_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "     ddr_phy_auto_gate_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "    ddr_publ_auto_gate_en ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               ddr_phy_eb ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              ddr_publ_eb ," "0    ,%d..."
    BITFLD.LONG 0x00 1. " busy_transfer_hwdata_sel ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "         ddr_phy_ret_en_i ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus19[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 15(0xf)" 
    VARX 0x00 %l SWD.read(0x00000F0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           scan_pd_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "           scan_pd_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "                    scan_pd_iso ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                 scan_pd_mem_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "                  scan_pd_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "           bist_pd_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "           bist_pd_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "                    bist_pd_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "                 bist_pd_mem_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "                  bist_pd_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "                 anlg_pd_mem_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "           anlg_pd_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "           anlg_pd_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "                    anlg_pd_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " anlg_pd_apcpu_top_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. " anlg_pd_apcpu_top_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "          anlg_pd_apcpu_top_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "  anlg_pd_apcpu_c0_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "  anlg_pd_apcpu_c0_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "           anlg_pd_apcpu_c0_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "  anlg_pd_apcpu_c1_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "  anlg_pd_apcpu_c1_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "           anlg_pd_apcpu_c1_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "  anlg_pd_apcpu_c2_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "  anlg_pd_apcpu_c2_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "           anlg_pd_apcpu_c2_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "  anlg_pd_apcpu_c3_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "  anlg_pd_apcpu_c3_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "           anlg_pd_apcpu_c3_iso ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "  anlg_pd_apcpu_c4_shutdown_d_b ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "  anlg_pd_apcpu_c4_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "           anlg_pd_apcpu_c4_iso ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus20[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 16(0x10)" 
    VARX 0x00 %l SWD.read(0x0000100C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "   anlg_pd_apcpu_c5_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "   anlg_pd_apcpu_c5_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "            anlg_pd_apcpu_c5_iso ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "   anlg_pd_apcpu_c6_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "   anlg_pd_apcpu_c6_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            anlg_pd_apcpu_c6_iso ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "   anlg_pd_apcpu_c7_shutdown_d_b ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "   anlg_pd_apcpu_c7_shutdown_m_b ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "            anlg_pd_apcpu_c7_iso ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "  gpll_gpio_force_gating_disable ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " mpll3_gpio_force_gating_disable ," "0   ,%d..."
    BITFLD.LONG 0x00 20. " mpll2_gpio_force_gating_disable ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. " mpll1_gpio_force_gating_disable ," "0   ,%d..."
    BITFLD.LONG 0x00 18. " mpll0_gpio_force_gating_disable ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "             rst_apcpu_top_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "                    rst_ap_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "                rst_ap_vsp_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "                 rst_wtlcp_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "            rst_wtlcp_ldsp_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "           rst_wtlcp_tgdsp_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "             rst_wtlcp_aon_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "             rst_wcdma_aon_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "                 rst_pubcp_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "                 rst_audcp_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          rst_audcp_auddsp_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "                    rst_mm_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "               rst_ap_vdsp_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "                   rst_gpu_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "               rst_ese_sys_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "                   rst_pub_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "                rst_sp_sys_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "                   rst_dbg_por_n ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus21[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 17(0x11)" 
    VARX 0x00 %l SWD.read(0x0000110C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                         2'b0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. "            pd_ap_sys_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "          pd_ap_sys_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          pd_ap_sys_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            pd_ap_vsp_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "          pd_ap_vsp_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "          pd_ap_vsp_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "           pd_ese_sys_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "         pd_ese_sys_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "         pd_ese_sys_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "           pd_gpu_top_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "         pd_gpu_top_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         pd_gpu_top_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "      pd_gpu_rgx_dust_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    pd_gpu_rgx_dust_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "    pd_gpu_rgx_dust_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "            pd_mm_top_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "          pd_mm_top_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "          pd_mm_top_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "           pd_ap_vdsp_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "         pd_ap_vdsp_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "         pd_ap_vdsp_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "      pd_wtlcp_lte_ce_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "    pd_wtlcp_lte_ce_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "    pd_wtlcp_lte_ce_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "   pd_wtlcp_lte_dpfec_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 4. " pd_wtlcp_lte_dpfec_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. " pd_wtlcp_lte_dpfec_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "    pd_wtlcp_lte_proc_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "  pd_wtlcp_lte_proc_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "  pd_wtlcp_lte_proc_bisr_busy ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus22[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 18(0x12)" 
    VARX 0x00 %l SWD.read(0x0000120C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "                       4'b0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 27. "   pd_wtlcp_td_proc_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 26. " pd_wtlcp_td_proc_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 25. " pd_wtlcp_td_proc_bisr_busy ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "      pd_wtlcp_ldsp_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "    pd_wtlcp_ldsp_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "    pd_wtlcp_ldsp_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "     pd_wtlcp_tgdsp_bisr_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "   pd_wtlcp_tgdsp_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "   pd_wtlcp_tgdsp_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "   pd_wtlcp_hu3ge_a_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " pd_wtlcp_hu3ge_a_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. " pd_wtlcp_hu3ge_a_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "   pd_wtlcp_hu3ge_b_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " pd_wtlcp_hu3ge_b_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 13. " pd_wtlcp_hu3ge_b_bisr_busy ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "       pd_wtlcp_sys_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "     pd_wtlcp_sys_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "     pd_wtlcp_sys_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "    pd_audcp_auddsp_bisr_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "  pd_audcp_auddsp_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "  pd_audcp_auddsp_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "       pd_audcp_sys_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "     pd_audcp_sys_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "     pd_audcp_sys_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "       pd_pubcp_sys_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "     pd_pubcp_sys_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "     pd_pubcp_sys_bisr_busy ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "                 rst_bisr_n ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus23[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 19(0x13)" 
    VARX 0x00 %l SWD.read(0x0000130C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "       gic_wakeup_request[7:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23. "            csyspwrupreq_apcpu ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "            csyspwrupack_apcpu ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "              csyspwrupreq_cr5 ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "              csyspwrupack_cr5 ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "          pd_apcpu_c1_bond_off ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "          pd_apcpu_c2_bond_off ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "          pd_apcpu_c3_bond_off ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "          pd_apcpu_c4_bond_off ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "          pd_apcpu_c5_bond_off ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "          pd_apcpu_c6_bond_off ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "          pd_apcpu_c7_bond_off ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "     apcpu_c0_core_int_disable ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "     apcpu_c1_core_int_disable ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "     apcpu_c2_core_int_disable ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "     apcpu_c3_core_int_disable ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "     apcpu_c4_core_int_disable ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "     apcpu_c5_core_int_disable ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "     apcpu_c6_core_int_disable ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "     apcpu_c7_core_int_disable ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "   wtlcp_ldsp_core_int_disable ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "  wtlcp_tgdsp_core_int_disable ," "0    ,%d..."
    BITFLD.LONG 0x00 2. " audcp_auddsp_core_int_disable ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "      ap_vdsp_core_int_disable ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "        pubcp_core_int_disable ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus26[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 20(0x14)" 
    VARX 0x00 %l SWD.read(0x0000140C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                   2'b0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. "     pd_aon_mem_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   pd_aon_mem_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "   pd_aon_mem_bisr_busy ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "   pd_apcpu_top_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. " pd_apcpu_top_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 24. " pd_apcpu_top_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "    pd_apcpu_c0_bisr_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "  pd_apcpu_c0_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "  pd_apcpu_c0_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "    pd_apcpu_c1_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "  pd_apcpu_c1_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "  pd_apcpu_c1_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "    pd_apcpu_c2_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "  pd_apcpu_c2_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "  pd_apcpu_c2_bisr_busy ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "    pd_apcpu_c3_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "  pd_apcpu_c3_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "  pd_apcpu_c3_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "    pd_apcpu_c4_bisr_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "  pd_apcpu_c4_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "  pd_apcpu_c4_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "    pd_apcpu_c5_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "  pd_apcpu_c5_bisr_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "  pd_apcpu_c5_bisr_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "    pd_apcpu_c6_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "  pd_apcpu_c6_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "  pd_apcpu_c6_bisr_busy ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "    pd_apcpu_c7_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "  pd_apcpu_c7_bisr_done ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "  pd_apcpu_c7_bisr_busy ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus27[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 21(0x15)" 
    VARX 0x00 %l SWD.read(0x0000150C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,wtl2aon_lp_status_h[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus28[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 22(0x16)" 
    VARX 0x00 %l SWD.read(0x0000160C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,wtl2aon_lp_status_l[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus29[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 23(0x17)" 
    VARX 0x00 %l SWD.read(0x0000170C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          ap_srst_frc_lp_req ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "         gpu_srst_frc_lp_req ," "0     ,%d..."
    BITFLD.LONG 0x00 29. "          mm_srst_frc_lp_req ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "       pubcp_srst_frc_lp_req ," "0     ,%d..."
    BITFLD.LONG 0x00 27. "       wtlcp_srst_frc_lp_req ," "0     ,%d..."
    BITFLD.LONG 0x00 26. "       audcp_srst_frc_lp_req ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "       apcpu_srst_frc_lp_ack ," "0     ,%d..."
    BITFLD.LONG 0x00 24. "       apcpu_srst_frc_lp_req ," "0     ,%d..."
    BITFLD.LONG 0x00 15.--23. "       int_req_pwr_down[8:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6.--14. "         int_req_pwr_up[8:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 5. "   pd_wtlcp_hu3ge_a_bond_off ," "0     ,%d..."
    BITFLD.LONG 0x00 4. "   pd_wtlcp_hu3ge_b_bond_off ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "   pd_wtlcp_td_proc_bond_off ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "  pd_wtlcp_lte_proc_bond_off ," "0     ,%d..."
    BITFLD.LONG 0x00 1. "    pd_wtlcp_lte_ce_bond_off ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. " pd_wtlcp_lte_dpfec_bond_off ," "0     ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus30[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 24(0x18)" 
    VARX 0x00 %l SWD.read(0x0000180C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               aon_usb_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "             aon_usb_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 28.--29. "         eic_sys_sel[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 27. "           all_sys_pwr_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "        all_sp_sys_pwr_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "              aon_sram_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "           sp_sys_sram_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "          psel_mem_fw_pub ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "    ap_sys_ddr_pwr_hs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " apcpu_top_ddr_pwr_hs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "    mm_sys_ddr_pwr_hs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "   gpu_sys_ddr_pwr_hs_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. " wtlcp_sys_ddr_pwr_hs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " pubcp_sys_ddr_pwr_hs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 16. " audcp_sys_ddr_pwr_hs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "   aon_sys_ddr_pwr_hs_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "      ap_sys_ddr_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "   wtlcp_sys_ddr_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "   pubcp_sys_ddr_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "     aon_sys_ddr_wakeup_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "   audcp_sys_ddr_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "   apcpu_top_ddr_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "   efuse_pwon_rd_end_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "   wtlcp_ldsp_wakeup_nirq ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "  wtlcp_tgdsp_wakeup_nirq ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "        wtlcp_wakeup_nirq ," "0   ,%d..."
    BITFLD.LONG 0x00 4. " audcp_auddsp_wakeup_nirq ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "        audcp_wakeup_nirq ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "        pubcp_wakeup_nirq ," "0   ,%d..."
    BITFLD.LONG 0x00 0.--1. "         cgm_pmu_sel[1:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus31[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 25(0x19)" 
    VARX 0x00 %l SWD.read(0x0000190C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                       1'b0 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "        ram_ret_aon_imc_0_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        ram_ret_aon_imc_0_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "          ram_ret_aon_imc_1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " ram_ret_aon_mailbox_sram_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "         ram_ret_aon_usbd_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "          ram_ret_aon_iis_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "          ram_ret_aon_iis_1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "       ram_ret_aon_usb2_txf ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "       ram_ret_aon_usb2_rxf ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "       ram_ret_aon_usb2_dma ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "      ram_ret_soc_cssys_etf ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "               ram_ret_rfti ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "          ram_ret_cm4_imc_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "          ram_ret_cm4_imc_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "          ram_ret_cm4_imc_2 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "          ram_ret_cm4_imc_3 ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "          ram_ret_cm4_imc_4 ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "          ram_ret_cm4_imc_5 ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "          ram_ret_cm4_imc_6 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "          ram_ret_cm4_imc_7 ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "         ram_ret_cm4_uart_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "         ram_ret_cm4_uart_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "        ram_ret_cm4_dma_cfg ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "            ram_ret_cm4_spi ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "         ram_pd_aon_imc_0_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "         ram_pd_aon_imc_0_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "           ram_pd_aon_imc_1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "  ram_pd_aon_mailbox_sram_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "          ram_pd_aon_usbd_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "           ram_pd_aon_iis_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "           ram_pd_aon_iis_1 ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus32[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 26(0x1a)" 
    VARX 0x00 %l SWD.read(0x00001A0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "  ram_pd_aon_usb2_txf ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "  ram_pd_aon_usb2_rxf ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "  ram_pd_aon_usb2_dma ," "0   ,%d..."
    BITFLD.LONG 0x00 28. " ram_pd_soc_cssys_etf ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          ram_pd_rfti ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "     ram_pd_cm4_imc_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "     ram_pd_cm4_imc_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "     ram_pd_cm4_imc_2 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "     ram_pd_cm4_imc_3 ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "     ram_pd_cm4_imc_4 ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "     ram_pd_cm4_imc_5 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "     ram_pd_cm4_imc_6 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "     ram_pd_cm4_imc_7 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "    ram_pd_cm4_uart_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "    ram_pd_cm4_uart_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "   ram_pd_cm4_dma_cfg ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "       ram_pd_cm4_spi ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "           dsi_iso_en ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "             dsi_pd_l ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "             dsi_pd_s ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "     csi_2lane_iso_en ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "       csi_2lane_pd_l ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "       csi_2lane_pd_s ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "     csi_4lane_iso_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "       csi_4lane_pd_l ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "       csi_4lane_pd_s ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "   csi_2p2lane_iso_en ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "     csi_2p2lane_pd_l ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "     csi_2p2lane_pd_s ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " sp_sys_deep_sleep_wp ," "0   ,%d..."
    BITFLD.LONG 0x00 1. " sp_sys_deep_sleep_io ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "    pubcp_dbgnopwrdwn ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus33[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 27(0x1b)" 
    VARX 0x00 %l SWD.read(0x00001B0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "     gpu_top_force_system_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         ese_force_system_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "       pubcp_force_system_sleep ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "       wtlcp_force_system_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "       audcp_force_system_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "          ap_force_system_sleep ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "   apcpu_top_force_system_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "      ap_all_force_system_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "     pub_sys_force_system_sleep ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "            mbist_efs_read_done ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "                  ap_light_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "           apcpu_top_light_stop ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "               pubcp_light_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "               wtlcp_light_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "               audcp_light_stop ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "                  mm_light_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "            audcp_pub_deep_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "                 gpu_light_stop ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "               gpu_ddr_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "                mm_ddr_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 11. " lp_stat_aon2ddr_async_bridge_w ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "   lp_eb_aon2ddr_async_bridge_w ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "        ddr_sleep_windown_short ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "     pd_apcpu_top_shutdown_dcdc ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "      pd_apcpu_c7_shutdown_dcdc ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "             ap_srst_frc_lp_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            gpu_srst_frc_lp_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "             mm_srst_frc_lp_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "          pubcp_srst_frc_lp_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "          wtlcp_srst_frc_lp_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          audcp_srst_frc_lp_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "        ese_sys_srst_frc_lp_ack ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_corinth.mode_st_corinth_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 28(0x1c)" 
    VARX 0x00 %l SWD.read(0x00001C0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " corinth_pwr_on_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 24.--30. "   PACTIVE_sync[6:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 18.--23. "  current_state[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--17. "     next_state[5:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6.--11. "      pre_state[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 0.--5. "  pre_rst_state[5:0] ," "0x0  ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_corinth.mode_st_corinth_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 29(0x1d)" 
    VARX 0x00 %l SWD.read(0x00001D0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                  PSTATE[6:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 18.--24. "             pre_p_state[6:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 17. "                     PREQ_pre ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "                         PREQ ," "0    ,%d..."
    BITFLD.LONG 0x00 11.--15. "          pchannel_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "          cluster_boot_finish ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "            pchannel_hs_start ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "         pwr_change_direction ," "0    ,%d..."
    BITFLD.LONG 0x00 7. " cluster_wakeup_from_pwr_down ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "                 paccept_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "                   pdeny_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "            cluster_on_finish ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "     cluster_dbg_recov_finish ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "      cluster_boot_finish_clr ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "      cluster_in_stable_state ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "                 all_core_off ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_corinth.mode_st_corinth_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 30(0x1e)" 
    VARX 0x00 %l SWD.read(0x00001E0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                       sfonly ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "                  one_quarter ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "                     one_half ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                three_quarter ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "                   full_state ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "                  corinth_off ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "              corinth_mem_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "             corinth_func_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "                   corinth_on ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "                      wdg_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "             corinth_off_flag ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "            corinth_lp_flag_0 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "            corinth_lp_flag_1 ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "              corinth_lp_flag ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "        corinth_light_stop_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "        rst_mode_st_corinth_n ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "   rst_mode_st_corinth_warm_n ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "      rst_mode_st_apcpu_top_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6.--13. "           action_st_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "           action_st_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "                  slow_cnt_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. " apcpu_cluster_soft_rst_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "     apcpu_top_soft_rst_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "            soft_rst_type_sel ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "                    rst_valid ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_corinth.mode_st_corinth_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 31(0x1f)" 
    VARX 0x00 %l SWD.read(0x00001F0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "            delay_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "              delay_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 22.--29. "            delay_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "      debug_recov_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "        debug_recov_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "       debug_recov_cnt_clr ," "0    ,%d..."
    BITFLD.LONG 0x00 11.--18. " debug_recov_wait_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "          debug_recov_trig ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "     debug_recov_trig_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "                  debug_en ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "      cluster_in_dbg_recov ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "     dbg_warm_rst_complete ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--5. "    pre_dbg_rst_state[5:0] ," "0x0  ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_corinth.mode_st_corinth_dbg_bus4[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 32(0x20)" 
    VARX 0x00 %l SWD.read(0x0000200C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "      all_core_dbg_recov_req ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "       all_core_in_dbg_recov ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "          debug_rst_type_sel ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "          dbgrstreq_type_sel ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "           cluster_dbgrstreq ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "     cluster_dbgrstreq_valid ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "                    pre_full ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "              pre_three_qter ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "                pre_one_half ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "                pre_one_qter ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "                  pre_sfonly ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "         int_req_mode_st_set ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "    int_req_mode_st_clr_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "             int_req_mode_st ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "     int_req_mode_st_en_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "    deny_tar_state_lock[5:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    deny_pre_state_lock[5:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "               deny_cnt[4:0] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "   ptest_bist_aon_ram_ret_ds ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "   apcpu_top_force_deep_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "       cgm_apcpu_pmu_auto_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--28. "      cgm_apcpu_pmu_sel[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 26. "               clk_apcpu_pmu ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "             rst_apcpu_pmu_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "                 ap_srst_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "             ap_vsp_soft_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "            ap_vdsp_soft_rst ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "                 mm_srst_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            ese_sys_srst_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "                gpu_srst_rst ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "                pub_soft_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "              pubcp_srst_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "              audcp_srst_rst ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "       audcp_auddsp_soft_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "              wtlcp_srst_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "         wtlcp_ldsp_soft_rst ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "        wtlcp_tgdsp_soft_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "         top_dvfs_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "        dvfs_auto_sel_rco_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8.--9. "   cgm_top_dvfs_sel_reg[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--7. "       cgm_top_dvfs_sel[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 5. "         axi_lp_ctrl_disable ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "               dvfs_mpll0_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "               dvfs_mpll1_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "               dvfs_mpll2_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "               dvfs_mpll3_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 0. " chip_clk_switch_for_leakage ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus42[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 34(0x22)" 
    VARX 0x00 %l SWD.read(0x0000220C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "                            8'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23. "              apcpu_c0_wakeup_en ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "          apcpu_core0_int_wakeup ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "              apcpu_c0_core_stop ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "     apcpu_c0_core_sleep_lat_set ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "     apcpu_c0_core_sleep_lat_clr ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         apcpu_c0_core_sleep_out ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "            pd_apcpu_c0_shutdown ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "          pd_apcpu_c0_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "      pd_apcpu_c0_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "             pd_apcpu_c0_bisr_en ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "       pd_apcpu_c0_bisr_done_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "           rst_pd_apcpu_c0_pwr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 7.--11. "          pd_apcpu_c0_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6. "     pd_apcpu_c0_deep_sleep_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. " pd_apcpu_c0_in_shutdown_process ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "         pd_apcpu_c0_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "          rst_pd_apcpu_c0_bisr_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "         pd_apcpu_c0_bisr_in_use ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "              apcpu_core0_pwr_on ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "        csyspwrupack_apcpu_core0 ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus43[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 35(0x23)" 
    VARX 0x00 %l SWD.read(0x0000230C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "                            8'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23. "              apcpu_c1_wakeup_en ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "          apcpu_core1_int_wakeup ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "              apcpu_c1_core_stop ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "     apcpu_c1_core_sleep_lat_set ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "     apcpu_c1_core_sleep_lat_clr ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         apcpu_c1_core_sleep_out ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "            pd_apcpu_c1_shutdown ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "          pd_apcpu_c1_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "      pd_apcpu_c1_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "             pd_apcpu_c1_bisr_en ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "       pd_apcpu_c1_bisr_done_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "           rst_pd_apcpu_c1_pwr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 7.--11. "          pd_apcpu_c1_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6. "     pd_apcpu_c1_deep_sleep_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. " pd_apcpu_c1_in_shutdown_process ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "         pd_apcpu_c1_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "          rst_pd_apcpu_c1_bisr_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "         pd_apcpu_c1_bisr_in_use ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "              apcpu_core1_pwr_on ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "        csyspwrupack_apcpu_core1 ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus44[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 36(0x24)" 
    VARX 0x00 %l SWD.read(0x0000240C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "                            8'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23. "              apcpu_c2_wakeup_en ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "          apcpu_core2_int_wakeup ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "              apcpu_c2_core_stop ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "     apcpu_c2_core_sleep_lat_set ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "     apcpu_c2_core_sleep_lat_clr ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         apcpu_c2_core_sleep_out ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "            pd_apcpu_c2_shutdown ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "          pd_apcpu_c2_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "      pd_apcpu_c2_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "             pd_apcpu_c2_bisr_en ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "       pd_apcpu_c2_bisr_done_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "           rst_pd_apcpu_c2_pwr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 7.--11. "          pd_apcpu_c2_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6. "     pd_apcpu_c2_deep_sleep_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. " pd_apcpu_c2_in_shutdown_process ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "         pd_apcpu_c2_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "          rst_pd_apcpu_c2_bisr_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "         pd_apcpu_c2_bisr_in_use ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "              apcpu_core2_pwr_on ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "        csyspwrupack_apcpu_core2 ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus45[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 37(0x25)" 
    VARX 0x00 %l SWD.read(0x0000250C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 23.--31. "                        9'b0 ," "0x0   ,%x..."
    BITFLD.LONG 0x00 22. "          apcpu_c3_wakeup_en ," "0     ,%d..."
    BITFLD.LONG 0x00 21. "      apcpu_core3_int_wakeup ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "          apcpu_c3_core_stop ," "0     ,%d..."
    BITFLD.LONG 0x00 19. " apcpu_c3_core_sleep_lat_set ," "0     ,%d..."
    BITFLD.LONG 0x00 18. " apcpu_c3_core_sleep_lat_clr ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "     apcpu_c3_core_sleep_out ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "        pd_apcpu_c3_shutdown ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "      pd_apcpu_c3_deep_sleep ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "  pd_apcpu_c3_bisr_force_aft ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "         pd_apcpu_c3_bisr_en ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "   pd_apcpu_c3_bisr_done_byp ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7.--11. "       rst_pd_apcpu_c3_pwr_n ," "0x0   ,%x..."
    BITFLD.LONG 0x00 6. "      pd_apcpu_c3_state[4:0] ," "0     ,%d..."
    BITFLD.LONG 0x00 5. " pd_apcpu_c3_deep_sleep_sync ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "     pd_apcpu_c3_bisr_en_byp ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "      rst_pd_apcpu_c3_bisr_n ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "     pd_apcpu_c3_bisr_in_use ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          apcpu_core3_pwr_on ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "    csyspwrupack_apcpu_core3 ," "0     ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus46[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 38(0x26)" 
    VARX 0x00 %l SWD.read(0x0000260C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 23.--31. "                        9'b0 ," "0x0   ,%x..."
    BITFLD.LONG 0x00 22. "          apcpu_c4_wakeup_en ," "0     ,%d..."
    BITFLD.LONG 0x00 21. "      apcpu_core4_int_wakeup ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "          apcpu_c4_core_stop ," "0     ,%d..."
    BITFLD.LONG 0x00 19. " apcpu_c4_core_sleep_lat_set ," "0     ,%d..."
    BITFLD.LONG 0x00 18. " apcpu_c4_core_sleep_lat_clr ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "     apcpu_c4_core_sleep_out ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "        pd_apcpu_c4_shutdown ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "      pd_apcpu_c4_deep_sleep ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "  pd_apcpu_c4_bisr_force_aft ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "         pd_apcpu_c4_bisr_en ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "   pd_apcpu_c4_bisr_done_byp ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7.--11. "       rst_pd_apcpu_c4_pwr_n ," "0x0   ,%x..."
    BITFLD.LONG 0x00 6. "      pd_apcpu_c4_state[4:0] ," "0     ,%d..."
    BITFLD.LONG 0x00 5. " pd_apcpu_c4_deep_sleep_sync ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "     pd_apcpu_c4_bisr_en_byp ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "      rst_pd_apcpu_c4_bisr_n ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "     pd_apcpu_c4_bisr_in_use ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          apcpu_core4_pwr_on ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "    csyspwrupack_apcpu_core4 ," "0     ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus47[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 39(0x27)" 
    VARX 0x00 %l SWD.read(0x0000270C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 23.--31. "                        9'b0 ," "0x0   ,%x..."
    BITFLD.LONG 0x00 22. "          apcpu_c5_wakeup_en ," "0     ,%d..."
    BITFLD.LONG 0x00 21. "      apcpu_core5_int_wakeup ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "          apcpu_c5_core_stop ," "0     ,%d..."
    BITFLD.LONG 0x00 19. " apcpu_c5_core_sleep_lat_set ," "0     ,%d..."
    BITFLD.LONG 0x00 18. " apcpu_c5_core_sleep_lat_clr ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "     apcpu_c5_core_sleep_out ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "        pd_apcpu_c5_shutdown ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "      pd_apcpu_c5_deep_sleep ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "  pd_apcpu_c5_bisr_force_aft ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "         pd_apcpu_c5_bisr_en ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "   pd_apcpu_c5_bisr_done_byp ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7.--11. "       rst_pd_apcpu_c5_pwr_n ," "0x0   ,%x..."
    BITFLD.LONG 0x00 6. "      pd_apcpu_c5_state[4:0] ," "0     ,%d..."
    BITFLD.LONG 0x00 5. " pd_apcpu_c5_deep_sleep_sync ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "     pd_apcpu_c5_bisr_en_byp ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "      rst_pd_apcpu_c5_bisr_n ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "     pd_apcpu_c5_bisr_in_use ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          apcpu_core5_pwr_on ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "    csyspwrupack_apcpu_core5 ," "0     ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus48[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 40(0x28)" 
    VARX 0x00 %l SWD.read(0x0000280C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 23.--31. "                        9'b0 ," "0x0   ,%x..."
    BITFLD.LONG 0x00 22. "          apcpu_c6_wakeup_en ," "0     ,%d..."
    BITFLD.LONG 0x00 21. "      apcpu_core6_int_wakeup ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "          apcpu_c6_core_stop ," "0     ,%d..."
    BITFLD.LONG 0x00 19. " apcpu_c6_core_sleep_lat_set ," "0     ,%d..."
    BITFLD.LONG 0x00 18. " apcpu_c6_core_sleep_lat_clr ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "     apcpu_c6_core_sleep_out ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "        pd_apcpu_c6_shutdown ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "      pd_apcpu_c6_deep_sleep ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "  pd_apcpu_c6_bisr_force_aft ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "         pd_apcpu_c6_bisr_en ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "   pd_apcpu_c6_bisr_done_byp ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7.--11. "       rst_pd_apcpu_c6_pwr_n ," "0x0   ,%x..."
    BITFLD.LONG 0x00 6. "      pd_apcpu_c6_state[4:0] ," "0     ,%d..."
    BITFLD.LONG 0x00 5. " pd_apcpu_c6_deep_sleep_sync ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "     pd_apcpu_c6_bisr_en_byp ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "      rst_pd_apcpu_c6_bisr_n ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "     pd_apcpu_c6_bisr_in_use ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          apcpu_core6_pwr_on ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "    csyspwrupack_apcpu_core6 ," "0     ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus49[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 41(0x29)" 
    VARX 0x00 %l SWD.read(0x0000290C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 23.--31. "                        9'b0 ," "0x0   ,%x..."
    BITFLD.LONG 0x00 22. "          apcpu_c7_wakeup_en ," "0     ,%d..."
    BITFLD.LONG 0x00 21. "      apcpu_core7_int_wakeup ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "          apcpu_c7_core_stop ," "0     ,%d..."
    BITFLD.LONG 0x00 19. " apcpu_c7_core_sleep_lat_set ," "0     ,%d..."
    BITFLD.LONG 0x00 18. " apcpu_c7_core_sleep_lat_clr ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "     apcpu_c7_core_sleep_out ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "        pd_apcpu_c7_shutdown ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "      pd_apcpu_c7_deep_sleep ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "  pd_apcpu_c7_bisr_force_aft ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "         pd_apcpu_c7_bisr_en ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "   pd_apcpu_c7_bisr_done_byp ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7.--11. "       rst_pd_apcpu_c7_pwr_n ," "0x0   ,%x..."
    BITFLD.LONG 0x00 6. "      pd_apcpu_c7_state[4:0] ," "0     ,%d..."
    BITFLD.LONG 0x00 5. " pd_apcpu_c7_deep_sleep_sync ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "     pd_apcpu_c7_bisr_en_byp ," "0     ,%d..."
    BITFLD.LONG 0x00 3. "      rst_pd_apcpu_c7_bisr_n ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "     pd_apcpu_c7_bisr_in_use ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          apcpu_core7_pwr_on ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "    csyspwrupack_apcpu_core7 ," "0     ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus50[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 42(0x2a)" 
    VARX 0x00 %l SWD.read(0x00002A0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           rst_apcpu_top_cfg_n ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "            rst_apcpu_c0_cfg_n ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "            rst_apcpu_c1_cfg_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "            rst_apcpu_c2_cfg_n ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "            rst_apcpu_c3_cfg_n ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            rst_apcpu_c4_cfg_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "            rst_apcpu_c5_cfg_n ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            rst_apcpu_c6_cfg_n ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "            rst_apcpu_c7_cfg_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "       rst_sp_sys_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "          rst_ese_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "           rst_ap_wakeup_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "           rst_ap_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "           rst_ap_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "        rst_wtlcp_wakeup_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "        rst_pubcp_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "        rst_audcp_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "    rst_apcpu_top_wakeup_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "     rst_apcpu_c0_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "     rst_apcpu_c1_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "     rst_apcpu_c2_wakeup_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "     rst_apcpu_c3_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "     rst_apcpu_c4_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "     rst_apcpu_c5_wakeup_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "     rst_apcpu_c6_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "     rst_apcpu_c7_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "  rst_wtlcp_tgdsp_wakeup_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "   rst_wtlcp_ldsp_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 3. " rst_audcp_auddsp_wakeup_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "      rst_ap_vdsp_wakeup_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "             rst_ddr_phy_ret_n ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "             rst_pub_acc_rdy_n ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus51[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 43(0x2b)" 
    VARX 0x00 %l SWD.read(0x00002B0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                              1'b0 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "                     rfti_soft_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "                    rst_rfti_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "        rst_pd_apcpu_c0_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "        rst_pd_apcpu_c1_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "        rst_pd_apcpu_c2_shutdown_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "        rst_pd_apcpu_c3_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "        rst_pd_apcpu_c4_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "        rst_pd_apcpu_c5_shutdown_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "        rst_pd_apcpu_c6_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "        rst_pd_apcpu_c7_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "       rst_pd_apcpu_top_shutdown_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "          rst_pd_ap_sys_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "          rst_pd_ap_vsp_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "          rst_pd_mm_top_shutdown_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "         rst_pd_ap_vdsp_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "         rst_pd_gpu_top_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "    rst_pd_gpu_rgx_dust_shutdown_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "    rst_pd_wtlcp_lte_ce_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " rst_pd_wtlcp_lte_dpfec_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "  rst_pd_wtlcp_lte_proc_shutdown_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "   rst_pd_wtlcp_td_proc_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "      rst_pd_wtlcp_ldsp_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "     rst_pd_wtlcp_tgdsp_shutdown_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "   rst_pd_wtlcp_hu3ge_a_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "   rst_pd_wtlcp_hu3ge_b_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "       rst_pd_wtlcp_sys_shutdown_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "       rst_pd_pubcp_sys_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "       rst_pd_audcp_sys_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "    rst_pd_audcp_auddsp_shutdown_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "         rst_pd_ese_sys_shutdown_n ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "         rst_pd_pub_sys_shutdown_n ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus52[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 44(0x2c)" 
    VARX 0x00 %l SWD.read(0x00002C0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                        1'b0 ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "      rst_apcpu_c0_mode_st_n ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "      rst_apcpu_c1_mode_st_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "      rst_apcpu_c2_mode_st_n ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "      rst_apcpu_c3_mode_st_n ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "      rst_apcpu_c4_mode_st_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "      rst_apcpu_c5_mode_st_n ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "      rst_apcpu_c6_mode_st_n ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "      rst_apcpu_c7_mode_st_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. " rst_apcpu_cluster_mode_st_n ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "   pub_dfs_frq_sel_valid_pos ," "0    ,%d..."
    BITFLD.LONG 0x00 18.--20. "   pub_dfs_frq_sel_lock[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--17. "   csyspwrup_apcpu_core[7:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9. "          ap_wakeup_nirq_org ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "              ap_wakeup_nirq ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "        apcpu_top_int_wakeup ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "  apcpu_top_deep_slp_lat_set ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "  apcpu_top_deep_slp_lat_clr ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "    apcpu_top_deep_sleep_out ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "       pd_apcpu_top_shutdown ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "     pd_apcpu_top_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. " pd_apcpu_top_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  pd_apcpu_top_bisr_done_byp ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus53[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 45(0x2d)" 
    VARX 0x00 %l SWD.read(0x00002D0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " pd_apcpu_top_deep_sleep_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 26.--30. "      pd_apcpu_top_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 25. "     pd_apcpu_top_bisr_en_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "      rst_pd_apcpu_top_bisr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "     pd_apcpu_top_bisr_in_use ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "         apcpu_corinth_pwr_on ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "       csyspwrupack_apcpu_top ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "      apcpu_top_dcdc_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 12.--19. "      apcpu_top_dcdc_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "            apcpu_top_dcdc_on ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "           apcpu_top_dcdc_off ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "       apcpu_c7_dcdc_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1.--8. "       apcpu_c7_dcdc_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "             apcpu_c7_dcdc_on ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus54[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 46(0x2e)" 
    VARX 0x00 %l SWD.read(0x00002E0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                    apcpu_c7_dcdc_off ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "              apcpu_top_p1_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "              apcpu_top_p2_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                     apcpu_top_frc_on ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "                    apcpu_top_frc_off ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "                   apcpu_core_frc_off ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "                pd_ese_sys_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "            pd_ese_sys_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "             pd_ese_sys_bisr_done_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--22. "                pd_ese_sys_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 17. "               pd_ese_sys_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "               pd_ese_sys_bisr_in_use ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. " pd_gpu_rgx_dust_power_event_type_use ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "  pd_gpu_rgx_dust_power_event_req_use ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "  pd_gpu_rgx_dust_power_event_req_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "       pd_gpu_rgx_dust_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "        pd_gpu_rgx_dust_bisr_done_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 6.--10. "           pd_gpu_rgx_dust_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "          pd_gpu_rgx_dust_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "           rst_pd_gpu_rgx_dust_bisr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "          pd_gpu_rgx_dust_bisr_in_use ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "      pd_gpu_rgx_dust_deep_sleep_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "   pd_gpu_rgx_dust_power_event_domain ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "                pd_gpu_top_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus55[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 47(0x2f)" 
    VARX 0x00 %l SWD.read(0x00002F0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " pd_gpu_top_power_event_type ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "   pd_gpu_top_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "    pd_gpu_top_bisr_done_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--28. "       pd_gpu_top_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23. "      pd_gpu_top_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "       rst_pd_gpu_top_bisr_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "      pd_gpu_top_bisr_in_use ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "  pd_gpu_top_deep_sleep_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "            pd_gpu_p1_frc_on ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "           pd_gpu_p1_frc_off ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "           pd_gpu_p2_frc_off ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "       gpu_top_p1_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "       gpu_top_p2_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "        pd_mm_top_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "    pd_mm_top_bisr_force_aft ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "     pd_mm_top_bisr_done_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "   pd_mm_top_deep_sleep_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 6.--10. "        pd_mm_top_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "       pd_mm_top_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "        rst_pd_mm_top_bisr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "       pd_mm_top_bisr_in_use ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "                   mm_phy_on ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "                  mm_phy_off ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "                   mm_phy_pd ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus56[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 48(0x30)" 
    VARX 0x00 %l SWD.read(0x0000300C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        eic_deep_sleep_sel ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "       eic_light_sleep_sel ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "         aon_efuse_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "          ap_efuse_bisr_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "       apcpu_efuse_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "          mm_efuse_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "         gpu_efuse_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "       wtlcp_efuse_bisr_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "       pubcp_efuse_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "       audcp_efuse_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "         ese_efuse_bisr_en ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "              csi_2lane_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "   csi_2lane_pwr1_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "   csi_2lane_pwr2_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "    csi_2lane_pwr_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "         csi_2lane_pd_edge ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "          csi_2lane_phy_on ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "         csi_2lane_phy_off ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "              csi_4lane_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "   csi_4lane_pwr1_cnt_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   csi_4lane_pwr2_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    csi_4lane_pwr_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "         csi_4lane_pd_edge ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "          csi_4lane_phy_on ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "         csi_4lane_phy_off ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "            csi_2p2lane_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 5. " csi_2p2lane_pwr1_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 4. " csi_2p2lane_pwr2_cnt_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "  csi_2p2lane_pwr_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "       csi_2p2lane_pd_edge ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "        csi_2p2lane_phy_on ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "       csi_2p2lane_phy_off ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus57[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 49(0x31)" 
    VARX 0x00 %l SWD.read(0x0000310C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "                       4'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 27. "   ap_vdsp_deep_slp_lat_set ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "   ap_vdsp_deep_slp_lat_clr ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "     ap_vdsp_deep_sleep_out ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "        pd_ap_vdsp_shutdown ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "      pd_ap_vdsp_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "  pd_ap_vdsp_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "   pd_ap_vdsp_bisr_done_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. " pd_ap_vdsp_deep_sleep_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 15.--19. "      pd_ap_vdsp_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 14. "     pd_ap_vdsp_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "      rst_pd_ap_vdsp_bisr_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "     pd_ap_vdsp_bisr_in_use ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "       pd_ap_vsp_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "   pd_ap_vsp_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "    pd_ap_vsp_bisr_done_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "  pd_ap_vsp_deep_sleep_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 3.--7. "       pd_ap_vsp_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 2. "      pd_ap_vsp_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "       rst_pd_ap_vsp_bisr_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "      pd_ap_vsp_bisr_in_use ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus58[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 50(0x32)" 
    VARX 0x00 %l SWD.read(0x0000320C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "                      4'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 27. "      pd_ap_sys_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "  pd_ap_sys_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "   pd_ap_sys_bisr_done_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. " pd_aon_mem_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "  pd_aon_mem_bisr_done_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 22. " pd_ap_sys_deep_sleep_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 17.--21. "      pd_ap_sys_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "     pd_ap_sys_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "      rst_pd_ap_sys_bisr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "     pd_ap_sys_bisr_in_use ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "                    dsi_pd ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "         dsi_pwr1_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "         dsi_pwr2_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "          dsi_pwr_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "               dsi_pd_edge ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "                dsi_phy_on ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "               dsi_phy_off ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "                 ap_phy_on ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "                ap_phy_off ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "          ap_sys_p1_frc_on ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "         ap_sys_p1_frc_off ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "         ap_sys_p2_frc_off ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "      ap_sys_p1_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "      ap_sys_p2_deep_sleep ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus59[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 51(0x33)" 
    VARX 0x00 %l SWD.read(0x0000330C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "    wtlcp_ldsp_deep_slp_lat_set ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "    wtlcp_ldsp_deep_slp_lat_clr ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "      wtlcp_ldsp_deep_sleep_out ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "         pd_wtlcp_ldsp_shutdown ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "       pd_wtlcp_ldsp_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "   pd_wtlcp_ldsp_bisr_force_aft ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "    pd_wtlcp_ldsp_bisr_done_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "  pd_wtlcp_ldsp_deep_sleep_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 19.--23. "       pd_wtlcp_ldsp_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "      pd_wtlcp_ldsp_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "       rst_pd_wtlcp_ldsp_bisr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "      pd_wtlcp_ldsp_bisr_in_use ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "   wtlcp_tgdsp_deep_slp_lat_set ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "   wtlcp_tgdsp_deep_slp_lat_clr ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "     wtlcp_tgdsp_deep_sleep_out ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "        pd_wtlcp_tgdsp_shutdown ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "      pd_wtlcp_tgdsp_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "  pd_wtlcp_tgdsp_bisr_force_aft ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "   pd_wtlcp_tgdsp_bisr_done_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 8. " pd_wtlcp_tgdsp_deep_sleep_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 3.--7. "      pd_wtlcp_tgdsp_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "     pd_wtlcp_tgdsp_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "      rst_pd_wtlcp_tgdsp_bisr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "     pd_wtlcp_tgdsp_bisr_in_use ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus60[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 52(0x34)" 
    VARX 0x00 %l SWD.read(0x0000340C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 26.--31. "                             6'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 25. "        pd_wtlcp_hu3ge_a_shutdown ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "      pd_wtlcp_hu3ge_a_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "  pd_wtlcp_hu3ge_a_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "   pd_wtlcp_hu3ge_a_bisr_done_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 21. " pd_wtlcp_hu3ge_a_deep_sleep_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. "      pd_wtlcp_hu3ge_a_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15. "     pd_wtlcp_hu3ge_a_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "      rst_pd_wtlcp_hu3ge_a_bisr_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "     pd_wtlcp_hu3ge_a_bisr_in_use ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "        pd_wtlcp_hu3ge_b_shutdown ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "      pd_wtlcp_hu3ge_b_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "  pd_wtlcp_hu3ge_b_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "   pd_wtlcp_hu3ge_b_bisr_done_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 8. " pd_wtlcp_hu3ge_b_deep_sleep_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--7. "      pd_wtlcp_hu3ge_b_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 2. "     pd_wtlcp_hu3ge_b_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "      rst_pd_wtlcp_hu3ge_b_bisr_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "     pd_wtlcp_hu3ge_b_bisr_in_use ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus61[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 53(0x35)" 
    VARX 0x00 %l SWD.read(0x0000350C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--31. "                            11'b0 ," "0x0   ,%x..."
    BITFLD.LONG 0x00 20. "            wtlcp_hu3ge_p1_frc_on ," "0     ,%d..."
    BITFLD.LONG 0x00 19. "           wtlcp_hu3ge_p1_frc_off ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "           wtlcp_hu3ge_p2_frc_off ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "             wtlcp_hu3ge_a_frc_on ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "            wtlcp_hu3ge_a_frc_off ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "            wtlcp_hu3ge_b_frc_off ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "        wtlcp_hu3ge_p1_deep_sleep ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "        wtlcp_hu3ge_p2_deep_sleep ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "        pd_wtlcp_td_proc_shutdown ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "      pd_wtlcp_td_proc_deep_sleep ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "  pd_wtlcp_td_proc_bisr_force_aft ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "   pd_wtlcp_td_proc_bisr_done_byp ," "0     ,%d..."
    BITFLD.LONG 0x00 8. " pd_wtlcp_td_proc_deep_sleep_sync ," "0     ,%d..."
    BITFLD.LONG 0x00 3.--7. "      pd_wtlcp_td_proc_state[4:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "     pd_wtlcp_td_proc_bisr_en_byp ," "0     ,%d..."
    BITFLD.LONG 0x00 1. "      rst_pd_wtlcp_td_proc_bisr_n ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "     pd_wtlcp_td_proc_bisr_in_use ," "0     ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus62[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 54(0x36)" 
    VARX 0x00 %l SWD.read(0x0000360C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "             pd_pub_sys_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 26.--30. "             pd_pub_sys_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 25. "        pd_wtlcp_lte_proc_shutdown ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "      pd_wtlcp_lte_proc_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "  pd_wtlcp_lte_proc_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "   pd_wtlcp_lte_proc_bisr_done_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. " pd_wtlcp_lte_proc_deep_sleep_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--20. "      pd_wtlcp_lte_proc_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15. "     pd_wtlcp_lte_proc_bisr_en_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "      rst_pd_wtlcp_lte_proc_bisr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "     pd_wtlcp_lte_proc_bisr_in_use ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "               wtlcp_lte_p1_frc_on ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "              wtlcp_lte_p1_frc_off ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "               wtlcp_lte_p2_frc_on ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "              wtlcp_lte_p2_frc_off ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "               wtlcp_lte_p3_frc_on ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "              wtlcp_lte_p3_frc_off ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "              wtlcp_lte_p4_frc_off ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "           wtlcp_lte_p1_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "           wtlcp_lte_p2_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "           wtlcp_lte_p3_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "           wtlcp_lte_p4_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           wtlcp_lte_dpfec_frc_off ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "               wtlcp_lte_ce_frc_on ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus63[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 55(0x37)" 
    VARX 0x00 %l SWD.read(0x0000370C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                               2'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 29. "               wtlcp_lte_ce_frc_off ," "0    ,%d..."
    BITFLD.LONG 0x00 28. "           pd_wtlcp_lte_ce_shutdown ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "         pd_wtlcp_lte_ce_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "     pd_wtlcp_lte_ce_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "      pd_wtlcp_lte_ce_bisr_done_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "    pd_wtlcp_lte_ce_deep_sleep_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 19.--23. "         pd_wtlcp_lte_ce_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 18. "        pd_wtlcp_lte_ce_bisr_en_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "         rst_pd_wtlcp_lte_ce_bisr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "        pd_wtlcp_lte_ce_bisr_in_use ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "        pd_wtlcp_lte_dpfec_shutdown ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "      pd_wtlcp_lte_dpfec_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "  pd_wtlcp_lte_dpfec_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "   pd_wtlcp_lte_dpfec_bisr_done_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. " pd_wtlcp_lte_dpfec_deep_sleep_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 6.--10. "      pd_wtlcp_lte_dpfec_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 5. "     pd_wtlcp_lte_dpfec_bisr_en_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "      rst_pd_wtlcp_lte_dpfec_bisr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "     pd_wtlcp_lte_dpfec_bisr_in_use ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "        pd_audcp_auddsp_bisr_en_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "         rst_pd_audcp_auddsp_bisr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "        pd_audcp_auddsp_bisr_in_use ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus64[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 56(0x38)" 
    VARX 0x00 %l SWD.read(0x0000380C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                             1'b0 ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "            pd_wtlcp_sys_shutdown ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "          pd_wtlcp_sys_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "      pd_wtlcp_sys_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "       pd_wtlcp_sys_bisr_done_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 26. " pd_wtlcp_sys_in_shutdown_process ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--25. "          pd_wtlcp_sys_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20. "         pd_wtlcp_sys_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "          rst_pd_wtlcp_sys_bisr_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         pd_wtlcp_sys_bisr_in_use ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "              wtlcp_sys_p1_frc_on ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "             wtlcp_sys_p1_frc_off ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "             wtlcp_sys_p2_frc_off ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "          wtlcp_sys_p1_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "          wtlcp_sys_p2_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "    audcp_auddsp_deep_slp_lat_set ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "    audcp_auddsp_deep_slp_lat_clr ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "      audcp_auddsp_deep_sleep_out ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "         pd_audcp_auddsp_shutdown ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "       pd_audcp_auddsp_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "   pd_audcp_auddsp_bisr_force_aft ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "    pd_audcp_auddsp_bisr_done_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "  pd_audcp_auddsp_deep_sleep_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--4. "       pd_audcp_auddsp_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus65[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 57(0x39)" 
    VARX 0x00 %l SWD.read(0x0000390C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                         2'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 29. "        pd_audcp_sys_shutdown ," "0    ,%d..."
    BITFLD.LONG 0x00 28. "      pd_audcp_sys_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "  pd_audcp_sys_bisr_force_aft ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "   pd_audcp_sys_bisr_done_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 25. " pd_audcp_sys_deep_sleep_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--24. "      pd_audcp_sys_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 19. "     pd_audcp_sys_bisr_en_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "      rst_pd_audcp_sys_bisr_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "     pd_audcp_sys_bisr_in_use ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "          audcp_sys_p1_frc_on ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "         audcp_sys_p1_frc_off ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "         audcp_sys_p2_frc_off ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "      audcp_sys_p1_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "      audcp_sys_p2_deep_sleep ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "        pd_pubcp_sys_shutdown ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "      pd_pubcp_sys_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "  pd_pubcp_sys_bisr_force_aft ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "   pd_pubcp_sys_bisr_done_byp ," "0    ,%d..."
    BITFLD.LONG 0x00 3.--7. "      pd_pubcp_sys_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 2. "     pd_pubcp_sys_bisr_en_byp ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "      rst_pd_pubcp_sys_bisr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "     pd_pubcp_sys_bisr_in_use ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus66[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 58(0x3a)" 
    VARX 0x00 %l SWD.read(0x00003A0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--31. "                   10'b0 ," "0x0   ,%x..."
    BITFLD.LONG 0x00 21. "     ap_deep_slp_lat_set ," "0     ,%d..."
    BITFLD.LONG 0x00 20. "     ap_deep_slp_lat_clr ," "0     ,%d..."
    BITFLD.LONG 0x00 19. "           ap_deep_sleep ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "        ap_deep_sleep_wp ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "        ap_deep_sleep_io ," "0     ,%d..."
    BITFLD.LONG 0x00 16. " xtlbuf_efuse_pwronrd_on ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "               ap_xtl_pd ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "            ap_xtlbuf_pd ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "               ap_pll_pd ," "0     ,%d..."
    BITFLD.LONG 0x00 12. "               ap_pwr_pd ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "           ap_sys_cgm_en ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "  ap_slp_wakeup_lock_fsm ," "0     ,%d..."
    BITFLD.LONG 0x00 6.--9. "      ap_slp_status[3:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 5. "               ap_xtl_on ," "0     ,%d..."
    BITFLD.LONG 0x00 4. "            ap_xtlbuf_on ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "               ap_pll_on ," "0     ,%d..."
    BITFLD.LONG 0x00 2. "           ap_pwr_cnt_en ," "0     ,%d..."
    BITFLD.LONG 0x00 1. "       efuse_pwon_cnt_en ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "     efuse_pwon_cnt_done ," "0     ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus67[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 59(0x3b)" 
    VARX 0x00 %l SWD.read(0x00003B0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           mpll0_lock_done ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "           mpll1_lock_done ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "           mpll2_lock_done ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "           mpll3_lock_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "           dpll0_lock_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "           dpll1_lock_done ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           twpll_lock_done ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "          ltepll_lock_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "            rpll_lock_done ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "            gpll_lock_done ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "          isppll_lock_done ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "      deskew_pll_lock_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "    wtlcp_deep_slp_lat_set ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "    wtlcp_deep_slp_lat_clr ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "          wtlcp_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "       wtlcp_deep_sleep_wp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "       wtlcp_deep_sleep_io ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "          wtlcp_pwr_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "        wtlcp_pwr_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "              wtlcp_xtl_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "           wtlcp_xtlbuf_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "              wtlcp_pll_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "              wtlcp_pwr_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "          wtlcp_sys_cgm_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. " wtlcp_slp_wakeup_lock_fsm ," "0   ,%d..."
    BITFLD.LONG 0x00 3.--6. "     wtlcp_slp_status[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 2. "              wtlcp_xtl_on ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "           wtlcp_xtlbuf_on ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "              wtlcp_pll_on ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus68[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 60(0x3c)" 
    VARX 0x00 %l SWD.read(0x00003C0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "                     12'b0 ," "0x0   ,%x..."
    BITFLD.LONG 0x00 19. "    audcp_deep_slp_lat_set ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "    audcp_deep_slp_lat_clr ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "          audcp_deep_sleep ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "       audcp_deep_sleep_wp ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "       audcp_deep_sleep_io ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "          audcp_pwr_cnt_en ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "        audcp_pwr_cnt_done ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "              audcp_xtl_pd ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "           audcp_xtlbuf_pd ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "              audcp_pll_pd ," "0     ,%d..."
    BITFLD.LONG 0x00 9. "              audcp_pwr_pd ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "          audcp_sys_cgm_en ," "0     ,%d..."
    BITFLD.LONG 0x00 7. " audcp_slp_wakeup_lock_fsm ," "0     ,%d..."
    BITFLD.LONG 0x00 3.--6. "     audcp_slp_status[3:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 2. "              audcp_xtl_on ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "           audcp_xtlbuf_on ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "              audcp_pll_on ," "0     ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus69[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 61(0x3d)" 
    VARX 0x00 %l SWD.read(0x00003D0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--31. "                     12'b0 ," "0x0   ,%x..."
    BITFLD.LONG 0x00 19. "    pubcp_deep_slp_lat_set ," "0     ,%d..."
    BITFLD.LONG 0x00 18. "    pubcp_deep_slp_lat_clr ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "          pubcp_deep_sleep ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "       pubcp_deep_sleep_wp ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "       pubcp_deep_sleep_io ," "0     ,%d..."
    BITFLD.LONG 0x00 14. "          pubcp_pwr_cnt_en ," "0     ,%d..."
    BITFLD.LONG 0x00 13. "        pubcp_pwr_cnt_done ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "              pubcp_xtl_pd ," "0     ,%d..."
    BITFLD.LONG 0x00 11. "           pubcp_xtlbuf_pd ," "0     ,%d..."
    BITFLD.LONG 0x00 10. "              pubcp_pll_pd ," "0     ,%d..."
    BITFLD.LONG 0x00 9. "              pubcp_pwr_pd ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "          pubcp_sys_cgm_en ," "0     ,%d..."
    BITFLD.LONG 0x00 7. " pubcp_slp_wakeup_lock_fsm ," "0     ,%d..."
    BITFLD.LONG 0x00 3.--6. "     pubcp_slp_status[3:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 2. "              pubcp_xtl_on ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "           pubcp_xtlbuf_on ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "              pubcp_pll_on ," "0     ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus70[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 62(0x3e)" 
    VARX 0x00 %l SWD.read(0x00003E0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "    dcdc_cpu0_in_shutdown_process ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "        dcdc_cpu0_dvfs_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "    dcdc_cpu1_in_shutdown_process ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "        dcdc_cpu1_dvfs_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "  pd_apcpu_c0_in_shutdown_process ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "  pd_apcpu_c1_in_shutdown_process ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "  pd_apcpu_c2_in_shutdown_process ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "    pd_ap_sys_in_shutdown_process ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "    pd_mm_top_in_shutdown_process ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "   pd_gpu_top_in_shutdown_process ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " pd_wtlcp_sys_in_shutdown_process ," "0   ,%d..."
    BITFLD.LONG 0x00 20. " pd_audcp_sys_in_shutdown_process ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. " pd_pubcp_sys_in_shutdown_process ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "          sp_sys_deep_slp_lat_set ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "          sp_sys_deep_slp_lat_clr ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "                sp_sys_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "             sp_sys_deep_sleep_wp ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "             sp_sys_deep_sleep_io ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "                    sp_sys_xtl_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "                 sp_sys_xtlbuf_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "                    sp_sys_pll_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "                    sp_sys_pwr_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "                sp_sys_sys_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 5.--8. "           sp_sys_slp_status[3:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "                sp_sys_pwr_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "              sp_sys_pwr_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "                    sp_sys_xtl_on ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "                 sp_sys_xtlbuf_on ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "                    sp_sys_pll_on ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus71[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 63(0x3f)" 
    VARX 0x00 %l SWD.read(0x00003F0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "                           3'b0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 28. "          pub_dfs_frq_sel_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 25.--27. "           pub_dfs_frq_sel[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "        audcp_light_slp_lat_set ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "        audcp_light_slp_lat_clr ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "          audcp_light_sleep_out ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "              audcp_light_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "             aon_sys_light_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "      aon_sys_light_slp_lat_set ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "      aon_sys_light_slp_lat_clr ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "        aon_sys_light_sleep_out ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "            aon_sys_light_sleep ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. " audcp_sys_pub_deep_slp_lat_set ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " audcp_sys_pub_deep_slp_lat_clr ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "   audcp_sys_pub_deep_sleep_out ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "       audcp_sys_pub_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "           ap_light_slp_lat_set ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "           ap_light_slp_lat_clr ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "             ap_light_sleep_out ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "                 ap_light_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "        pubcp_light_slp_lat_set ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "        pubcp_light_slp_lat_clr ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "          pubcp_light_sleep_out ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "              pubcp_light_sleep ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "        wtlcp_light_slp_lat_set ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "        wtlcp_light_slp_lat_clr ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "          wtlcp_light_sleep_out ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "              wtlcp_light_sleep ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus72[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 64(0x40)" 
    VARX 0x00 %l SWD.read(0x0000400C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                      2'b0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. "            all_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "                all_pwr_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "            all_pwr_pd_eic ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "   pub_sys_auto_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "        pub_sys_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "        pub_sys_pwr_pd_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "        pub_sys_pwr_hs_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "  pub_sys_auto_light_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "       pub_sys_light_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "     pub_sys_auto_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "          pub_sys_wakeup_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "           all_light_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "            pub_sys_cgm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "      pub_sys_fencing_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 15. " pub_sys_self_refresh_flag ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "   pub_sys_fencing_release ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            ddr_pwr_hs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            pub_sys_pwr_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "  pub_sys_acc_rdy_auto_clr ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "  pub_sys_self_refresh_req ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "   ddr_sleep_windown_short ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "            pub_sys_clk_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 4.--7. "       ddr_slp_status[3:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "     ddr_sleep_disable_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "            pub_sys_xtl_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "         pub_sys_xtlbuf_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "            pub_sys_pll_pd ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core0.mode_st_core_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 65(0x41)" 
    VARX 0x00 %l SWD.read(0x0000410C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "  PACTIVE_sync[3:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 27. "           core_off ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "       core_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "           core_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "           simd_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "            core_on ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        core_wakeup ," "0    ,%d..."
    BITFLD.LONG 0x00 21. " wakeup_source_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. " current_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "    next_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--10. "     pre_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 1.--5. " pre_rst_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "   core_pwr_on_sync ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core0.mode_st_core_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 66(0x42)" 
    VARX 0x00 %l SWD.read(0x0000420C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "       pchannel_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "                      PREQ ," "0    ,%d..."
    BITFLD.LONG 0x00 20.--25. "               PSTATE[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 19. "                  PREQ_pre ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--18. "          pre_p_state[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12. "              paccept_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "                pdeny_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "          core_boot_finish ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "         pchannel_hs_start ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "      pwr_change_direction ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "        action_st_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "             core_off_flag ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "              core_lp_flag ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "           core_in_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 3. " core_wakeup_from_pwr_down ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "     off_emu_pwr_down_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "           rst_core_warm_n ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "            rst_core_por_n ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core0.mode_st_core_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 67(0x43)" 
    VARX 0x00 %l SWD.read(0x0000430C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               mode_st_cgm_en ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "                   st_ram_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "                cache_ram_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                    st_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "                 cache_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "                       ram_on ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "                      cgm_off ," "0    ,%d..."
    BITFLD.LONG 0x00 17.--24. "           action_st_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "               delay_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "                 delay_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 7.--14. "               delay_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "     apcpu_core_soft_rst_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "               dbgrstreq_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "              dbgrstreq_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               soft_rst_valid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "          core_in_debug_recov ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           core_dbg_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 0. " core_wakeup_from_debug_recov ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core0.mode_st_core_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 68(0x44)" 
    VARX 0x00 %l SWD.read(0x0000440C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           debug_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "      debug_recov_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "        debug_recov_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 21.--28. " debug_recov_wait_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. "  deny_tar_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "  deny_pre_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "       int_req_mode_st_set ," "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "             deny_cnt[4:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "           int_req_mode_st ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--3. "                      4'h0 ," "0x0  ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core1.mode_st_core_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 69(0x45)" 
    VARX 0x00 %l SWD.read(0x0000450C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "  PACTIVE_sync[3:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 27. "           core_off ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "       core_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "           core_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "           simd_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "            core_on ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        core_wakeup ," "0    ,%d..."
    BITFLD.LONG 0x00 21. " wakeup_source_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. " current_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "    next_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--10. "     pre_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 1.--5. " pre_rst_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "   core_pwr_on_sync ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core1.mode_st_core_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 70(0x46)" 
    VARX 0x00 %l SWD.read(0x0000460C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "       pchannel_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "                      PREQ ," "0    ,%d..."
    BITFLD.LONG 0x00 20.--25. "               PSTATE[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 19. "                  PREQ_pre ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--18. "          pre_p_state[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12. "              paccept_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "                pdeny_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "          core_boot_finish ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "         pchannel_hs_start ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "      pwr_change_direction ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "        action_st_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "             core_off_flag ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "              core_lp_flag ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "           core_in_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 3. " core_wakeup_from_pwr_down ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "     off_emu_pwr_down_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "           rst_core_warm_n ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "            rst_core_por_n ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core1.mode_st_core_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 71(0x47)" 
    VARX 0x00 %l SWD.read(0x0000470C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               mode_st_cgm_en ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "                   st_ram_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "                cache_ram_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                    st_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "                 cache_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "                       ram_on ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "                      cgm_off ," "0    ,%d..."
    BITFLD.LONG 0x00 17.--24. "           action_st_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "               delay_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "                 delay_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 7.--14. "               delay_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "     apcpu_core_soft_rst_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "               dbgrstreq_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "              dbgrstreq_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               soft_rst_valid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "          core_in_debug_recov ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           core_dbg_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 0. " core_wakeup_from_debug_recov ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core1.mode_st_core_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 72(0x48)" 
    VARX 0x00 %l SWD.read(0x0000480C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           debug_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "      debug_recov_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "        debug_recov_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 21.--28. " debug_recov_wait_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. "  deny_tar_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "  deny_pre_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "       int_req_mode_st_set ," "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "             deny_cnt[4:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "           int_req_mode_st ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--3. "                      4'h0 ," "0x0  ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core2.mode_st_core_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 73(0x49)" 
    VARX 0x00 %l SWD.read(0x0000490C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "  PACTIVE_sync[3:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 27. "           core_off ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "       core_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "           core_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "           simd_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "            core_on ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        core_wakeup ," "0    ,%d..."
    BITFLD.LONG 0x00 21. " wakeup_source_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. " current_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "    next_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--10. "     pre_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 1.--5. " pre_rst_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "   core_pwr_on_sync ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core2.mode_st_core_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 74(0x4a)" 
    VARX 0x00 %l SWD.read(0x00004A0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "       pchannel_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "                      PREQ ," "0    ,%d..."
    BITFLD.LONG 0x00 20.--25. "               PSTATE[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 19. "                  PREQ_pre ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--18. "          pre_p_state[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12. "              paccept_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "                pdeny_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "          core_boot_finish ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "         pchannel_hs_start ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "      pwr_change_direction ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "        action_st_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "             core_off_flag ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "              core_lp_flag ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "           core_in_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 3. " core_wakeup_from_pwr_down ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "     off_emu_pwr_down_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "           rst_core_warm_n ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "            rst_core_por_n ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core2.mode_st_core_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 75(0x4b)" 
    VARX 0x00 %l SWD.read(0x00004B0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               mode_st_cgm_en ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "                   st_ram_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "                cache_ram_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                    st_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "                 cache_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "                       ram_on ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "                      cgm_off ," "0    ,%d..."
    BITFLD.LONG 0x00 17.--24. "           action_st_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "               delay_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "                 delay_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 7.--14. "               delay_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "     apcpu_core_soft_rst_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "               dbgrstreq_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "              dbgrstreq_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               soft_rst_valid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "          core_in_debug_recov ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           core_dbg_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 0. " core_wakeup_from_debug_recov ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core2.mode_st_core_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 76(0x4c)" 
    VARX 0x00 %l SWD.read(0x00004C0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           debug_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "      debug_recov_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "        debug_recov_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 21.--28. " debug_recov_wait_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. "  deny_tar_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "  deny_pre_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "       int_req_mode_st_set ," "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "             deny_cnt[4:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "           int_req_mode_st ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--3. "                      4'h0 ," "0x0  ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core3.mode_st_core_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 77(0x4d)" 
    VARX 0x00 %l SWD.read(0x00004D0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "  PACTIVE_sync[3:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 27. "           core_off ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "       core_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "           core_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "           simd_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "            core_on ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        core_wakeup ," "0    ,%d..."
    BITFLD.LONG 0x00 21. " wakeup_source_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. " current_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "    next_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--10. "     pre_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 1.--5. " pre_rst_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "   core_pwr_on_sync ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core3.mode_st_core_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 78(0x4e)" 
    VARX 0x00 %l SWD.read(0x00004E0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "       pchannel_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "                      PREQ ," "0    ,%d..."
    BITFLD.LONG 0x00 20.--25. "               PSTATE[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 19. "                  PREQ_pre ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--18. "          pre_p_state[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12. "              paccept_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "                pdeny_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "          core_boot_finish ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "         pchannel_hs_start ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "      pwr_change_direction ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "        action_st_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "             core_off_flag ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "              core_lp_flag ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "           core_in_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 3. " core_wakeup_from_pwr_down ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "     off_emu_pwr_down_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "           rst_core_warm_n ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "            rst_core_por_n ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core3.mode_st_core_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 79(0x4f)" 
    VARX 0x00 %l SWD.read(0x00004F0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               mode_st_cgm_en ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "                   st_ram_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "                cache_ram_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                    st_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "                 cache_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "                       ram_on ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "                      cgm_off ," "0    ,%d..."
    BITFLD.LONG 0x00 17.--24. "           action_st_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "               delay_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "                 delay_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 7.--14. "               delay_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "     apcpu_core_soft_rst_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "               dbgrstreq_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "              dbgrstreq_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               soft_rst_valid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "          core_in_debug_recov ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           core_dbg_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 0. " core_wakeup_from_debug_recov ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core3.mode_st_core_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 80(0x50)" 
    VARX 0x00 %l SWD.read(0x0000500C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           debug_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "      debug_recov_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "        debug_recov_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 21.--28. " debug_recov_wait_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. "  deny_tar_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "  deny_pre_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "       int_req_mode_st_set ," "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "             deny_cnt[4:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "           int_req_mode_st ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--3. "                      4'h0 ," "0x0  ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core4.mode_st_core_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 81(0x51)" 
    VARX 0x00 %l SWD.read(0x0000510C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "  PACTIVE_sync[3:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 27. "           core_off ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "       core_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "           core_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "           simd_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "            core_on ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        core_wakeup ," "0    ,%d..."
    BITFLD.LONG 0x00 21. " wakeup_source_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. " current_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "    next_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--10. "     pre_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 1.--5. " pre_rst_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "   core_pwr_on_sync ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core4.mode_st_core_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 82(0x52)" 
    VARX 0x00 %l SWD.read(0x0000520C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "       pchannel_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "                      PREQ ," "0    ,%d..."
    BITFLD.LONG 0x00 20.--25. "               PSTATE[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 19. "                  PREQ_pre ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--18. "          pre_p_state[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12. "              paccept_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "                pdeny_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "          core_boot_finish ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "         pchannel_hs_start ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "      pwr_change_direction ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "        action_st_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "             core_off_flag ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "              core_lp_flag ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "           core_in_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 3. " core_wakeup_from_pwr_down ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "     off_emu_pwr_down_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "           rst_core_warm_n ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "            rst_core_por_n ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core4.mode_st_core_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 83(0x53)" 
    VARX 0x00 %l SWD.read(0x0000530C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               mode_st_cgm_en ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "                   st_ram_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "                cache_ram_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                    st_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "                 cache_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "                       ram_on ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "                      cgm_off ," "0    ,%d..."
    BITFLD.LONG 0x00 17.--24. "           action_st_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "               delay_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "                 delay_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 7.--14. "               delay_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "     apcpu_core_soft_rst_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "               dbgrstreq_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "              dbgrstreq_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               soft_rst_valid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "          core_in_debug_recov ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           core_dbg_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 0. " core_wakeup_from_debug_recov ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core4.mode_st_core_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 84(0x54)" 
    VARX 0x00 %l SWD.read(0x0000540C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           debug_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "      debug_recov_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "        debug_recov_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 21.--28. " debug_recov_wait_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. "  deny_tar_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "  deny_pre_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "       int_req_mode_st_set ," "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "             deny_cnt[4:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "           int_req_mode_st ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--3. "                      4'h0 ," "0x0  ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core5.mode_st_core_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 85(0x55)" 
    VARX 0x00 %l SWD.read(0x0000550C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "  PACTIVE_sync[3:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 27. "           core_off ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "       core_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "           core_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "           simd_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "            core_on ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        core_wakeup ," "0    ,%d..."
    BITFLD.LONG 0x00 21. " wakeup_source_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. " current_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "    next_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--10. "     pre_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 1.--5. " pre_rst_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "   core_pwr_on_sync ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core5.mode_st_core_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 86(0x56)" 
    VARX 0x00 %l SWD.read(0x0000560C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "       pchannel_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "                      PREQ ," "0    ,%d..."
    BITFLD.LONG 0x00 20.--25. "               PSTATE[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 19. "                  PREQ_pre ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--18. "          pre_p_state[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12. "              paccept_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "                pdeny_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "          core_boot_finish ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "         pchannel_hs_start ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "      pwr_change_direction ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "        action_st_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "             core_off_flag ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "              core_lp_flag ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "           core_in_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 3. " core_wakeup_from_pwr_down ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "     off_emu_pwr_down_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "           rst_core_warm_n ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "            rst_core_por_n ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core5.mode_st_core_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 87(0x57)" 
    VARX 0x00 %l SWD.read(0x0000570C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               mode_st_cgm_en ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "                   st_ram_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "                cache_ram_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                    st_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "                 cache_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "                       ram_on ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "                      cgm_off ," "0    ,%d..."
    BITFLD.LONG 0x00 17.--24. "           action_st_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "               delay_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "                 delay_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 7.--14. "               delay_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "     apcpu_core_soft_rst_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "               dbgrstreq_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "              dbgrstreq_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               soft_rst_valid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "          core_in_debug_recov ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           core_dbg_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 0. " core_wakeup_from_debug_recov ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core5.mode_st_core_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 88(0x58)" 
    VARX 0x00 %l SWD.read(0x0000580C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           debug_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "      debug_recov_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "        debug_recov_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 21.--28. " debug_recov_wait_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. "  deny_tar_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "  deny_pre_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "       int_req_mode_st_set ," "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "             deny_cnt[4:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "           int_req_mode_st ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--3. "                      4'h0 ," "0x0  ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core6.mode_st_core_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 89(0x59)" 
    VARX 0x00 %l SWD.read(0x0000590C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "  PACTIVE_sync[3:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 27. "           core_off ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "       core_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "           core_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "           simd_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "            core_on ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        core_wakeup ," "0    ,%d..."
    BITFLD.LONG 0x00 21. " wakeup_source_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. " current_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "    next_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--10. "     pre_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 1.--5. " pre_rst_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "   core_pwr_on_sync ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core6.mode_st_core_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 90(0x5a)" 
    VARX 0x00 %l SWD.read(0x00005A0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "       pchannel_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "                      PREQ ," "0    ,%d..."
    BITFLD.LONG 0x00 20.--25. "               PSTATE[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 19. "                  PREQ_pre ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--18. "          pre_p_state[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12. "              paccept_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "                pdeny_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "          core_boot_finish ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "         pchannel_hs_start ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "      pwr_change_direction ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "        action_st_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "             core_off_flag ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "              core_lp_flag ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "           core_in_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 3. " core_wakeup_from_pwr_down ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "     off_emu_pwr_down_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "           rst_core_warm_n ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "            rst_core_por_n ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core6.mode_st_core_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 91(0x5b)" 
    VARX 0x00 %l SWD.read(0x00005B0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               mode_st_cgm_en ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "                   st_ram_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "                cache_ram_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                    st_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "                 cache_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "                       ram_on ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "                      cgm_off ," "0    ,%d..."
    BITFLD.LONG 0x00 17.--24. "           action_st_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "               delay_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "                 delay_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 7.--14. "               delay_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "     apcpu_core_soft_rst_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "               dbgrstreq_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "              dbgrstreq_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               soft_rst_valid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "          core_in_debug_recov ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           core_dbg_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 0. " core_wakeup_from_debug_recov ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core6.mode_st_core_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 92(0x5c)" 
    VARX 0x00 %l SWD.read(0x00005C0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           debug_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "      debug_recov_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "        debug_recov_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 21.--28. " debug_recov_wait_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. "  deny_tar_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "  deny_pre_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "       int_req_mode_st_set ," "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "             deny_cnt[4:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "           int_req_mode_st ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--3. "                      4'h0 ," "0x0  ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core7.mode_st_core_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 93(0x5d)" 
    VARX 0x00 %l SWD.read(0x00005D0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "  PACTIVE_sync[3:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 27. "           core_off ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "       core_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "           core_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "           simd_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "            core_on ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        core_wakeup ," "0    ,%d..."
    BITFLD.LONG 0x00 21. " wakeup_source_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. " current_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "    next_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--10. "     pre_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 1.--5. " pre_rst_state[4:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "   core_pwr_on_sync ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core7.mode_st_core_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 94(0x5e)" 
    VARX 0x00 %l SWD.read(0x00005E0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "       pchannel_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "                      PREQ ," "0    ,%d..."
    BITFLD.LONG 0x00 20.--25. "               PSTATE[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 19. "                  PREQ_pre ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--18. "          pre_p_state[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12. "              paccept_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "                pdeny_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "          core_boot_finish ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "         pchannel_hs_start ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "      pwr_change_direction ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "        action_st_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "             core_off_flag ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "              core_lp_flag ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "           core_in_off_emu ," "0    ,%d..."
    BITFLD.LONG 0x00 3. " core_wakeup_from_pwr_down ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "     off_emu_pwr_down_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "           rst_core_warm_n ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "            rst_core_por_n ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core7.mode_st_core_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 95(0x5f)" 
    VARX 0x00 %l SWD.read(0x00005F0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               mode_st_cgm_en ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "                   st_ram_ret ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "                cache_ram_ret ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "                    st_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "                 cache_ram_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "                       ram_on ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "                      cgm_off ," "0    ,%d..."
    BITFLD.LONG 0x00 17.--24. "           action_st_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "               delay_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "                 delay_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 7.--14. "               delay_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "     apcpu_core_soft_rst_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "               dbgrstreq_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "              dbgrstreq_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               soft_rst_valid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "          core_in_debug_recov ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           core_dbg_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 0. " core_wakeup_from_debug_recov ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.u_mode_st_apcpu_core7.mode_st_core_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 96(0x60)" 
    VARX 0x00 %l SWD.read(0x0000600C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           debug_recov_req ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "      debug_recov_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "        debug_recov_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 21.--28. " debug_recov_wait_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--20. "  deny_tar_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--15. "  deny_pre_state_lock[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "       int_req_mode_st_set ," "0    ,%d..."
    BITFLD.LONG 0x00 5.--9. "             deny_cnt[4:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "           int_req_mode_st ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--3. "                      4'h0 ," "0x0  ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus105[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 97(0x61)" 
    VARX 0x00 %l SWD.read(0x0000610C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                   1'b0 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         apcpu_srst_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "     rst_cluster_warm_n ," "0   ,%d..."
    BITFLD.LONG 0x00 28. " rst_cluster_cold_n_pre ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "  cgm_apcpu_pmu_auto_en ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "  cgm_apcpu_pmu_auto_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "        st_all_pll_down ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "   st_all_pll_down_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "       xtl0_frc_on_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "      xtl0_frc_off_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "         cgm_xtl0_pd_d0 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            cgm_xtl0_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "             st_xtl0_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "           xtl0_pd_func ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "                xtl0_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "       xtl1_frc_on_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "      xtl1_frc_off_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "            cgm_xtl1_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "           xtl1_pd_func ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "                xtl1_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "    xtlbuf0_frc_on_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "   xtlbuf0_frc_off_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "      cgm_xtlbuf0_pd_d0 ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "         cgm_xtlbuf0_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          st_xtlbuf0_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "        xtlbuf0_pd_func ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "             xtlbuf0_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "    xtlbuf1_frc_on_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "   xtlbuf1_frc_off_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "         cgm_xtlbuf1_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "        xtlbuf1_pd_func ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "             xtlbuf1_pd ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus106[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 98(0x62)" 
    VARX 0x00 %l SWD.read(0x0000620C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                2'b0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. "     rco_frc_on_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "    rco_frc_off_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "       cgm_rco_pd_d0 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "          cgm_rco_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "         rco_pd_func ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "              rco_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "   mpll0_frc_on_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "  mpll0_frc_off_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "        cgm_mpll0_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "       mpll0_pd_func ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "       st_mpll0_down ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--18. " st_mpll0_state[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15. "         st_mpll0_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "           mpll0_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "  st_mpll0_clkout_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. "            mpll0_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "   mpll1_frc_on_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "  mpll1_frc_off_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "        cgm_mpll1_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "       mpll1_pd_func ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "       st_mpll1_down ," "0   ,%d..."
    BITFLD.LONG 0x00 4.--6. " st_mpll1_state[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3. "         st_mpll1_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "           mpll1_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "  st_mpll1_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "            mpll1_pd ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus107[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 99(0x63)" 
    VARX 0x00 %l SWD.read(0x0000630C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "  pd_apcpu_c0_frc_on ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "  pd_apcpu_c1_frc_on ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "  pd_apcpu_c2_frc_on ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "  pd_apcpu_c3_frc_on ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "  pd_apcpu_c4_frc_on ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "  pd_apcpu_c5_frc_on ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "  pd_apcpu_c6_frc_on ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "  pd_apcpu_c7_frc_on ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "   mpll2_frc_on_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  mpll2_frc_off_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "        cgm_mpll2_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "       mpll2_pd_func ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "       st_mpll2_down ," "0   ,%d..."
    BITFLD.LONG 0x00 16.--18. " st_mpll2_state[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15. "         st_mpll2_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "           mpll2_rst ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "  st_mpll2_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            mpll2_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "   mpll3_frc_on_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "  mpll3_frc_off_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "        cgm_mpll3_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "       mpll3_pd_func ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "       st_mpll3_down ," "0   ,%d..."
    BITFLD.LONG 0x00 4.--6. " st_mpll3_state[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "         st_mpll3_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "           mpll3_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "  st_mpll3_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "            mpll3_pd ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus108[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 100(0x64)" 
    VARX 0x00 %l SWD.read(0x0000640C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "                8'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23. "   dpll0_frc_on_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "  dpll0_frc_off_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "        cgm_dpll0_pd ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "       dpll0_pd_func ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "       st_dpll0_down ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--18. " st_dpll0_state[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15. "         st_dpll0_pd ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "           dpll0_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "  st_dpll0_clkout_en ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "            dpll0_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "   dpll1_frc_on_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "  dpll1_frc_off_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "        cgm_dpll1_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "       dpll1_pd_func ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "       st_dpll1_down ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4.--6. " st_dpll1_state[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 3. "         st_dpll1_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "           dpll1_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "  st_dpll1_clkout_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "            dpll1_pd ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus109[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 101(0x65)" 
    VARX 0x00 %l SWD.read(0x0000650C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "                 4'b0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 26.--27. "   twpll_ref_sel[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 25. "    twpll_frc_on_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "   twpll_frc_off_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         cgm_twpll_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "        twpll_pd_func ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "        st_twpll_down ," "0   ,%d..."
    BITFLD.LONG 0x00 18.--20. "  st_twpll_state[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "          st_twpll_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "            twpll_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "   st_twpll_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "             twpll_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--13. "  ltepll_ref_sel[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 11. "   ltepll_frc_on_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "  ltepll_frc_off_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "        cgm_ltepll_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "       ltepll_pd_func ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "       st_ltepll_down ," "0   ,%d..."
    BITFLD.LONG 0x00 4.--6. " st_ltepll_state[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3. "         st_ltepll_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "           ltepll_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "  st_ltepll_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "            ltepll_pd ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus110[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 102(0x66)" 
    VARX 0x00 %l SWD.read(0x0000660C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "               8'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23. "   gpll_frc_on_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "  gpll_frc_off_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "        cgm_gpll_pd ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "       gpll_pd_func ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "       st_gpll_down ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--18. " st_gpll_state[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 15. "         st_gpll_pd ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "           gpll_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "  st_gpll_clkout_en ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "            gpll_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "   rpll_frc_on_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "  rpll_frc_off_sync ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "        cgm_rpll_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "       rpll_pd_func ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "       st_rpll_down ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4.--6. " st_rpll_state[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 3. "         st_rpll_pd ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "           rpll_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "  st_rpll_clkout_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "            rpll_pd ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus111[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 103(0x67)" 
    VARX 0x00 %l SWD.read(0x0000670C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "   isppll_frc_on_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "  isppll_frc_off_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        cgm_isppll_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "       st_isppll_down ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--27. " st_isppll_state[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 24. "         st_isppll_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "           isppll_rst ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  st_isppll_clkout_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "            isppll_pd ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "          xtl0_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "        xtl0_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "        xtl1_cnt_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "       xtlbuf0_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "     xtlbuf0_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "       xtlbuf1_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "     xtlbuf1_cnt_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "           rco_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "         rco_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "         mpll0_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "       mpll0_cnt_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "         mpll1_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "       mpll1_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "         mpll2_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "       mpll2_cnt_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "         mpll3_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "       mpll3_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "         dpll0_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "       dpll0_cnt_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "         dpll1_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "       dpll1_cnt_done ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus112[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 104(0x68)" 
    VARX 0x00 %l SWD.read(0x0000680C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "             twpll_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "           twpll_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "            ltepll_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "          ltepll_cnt_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "              gpll_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            gpll_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "              rpll_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            rpll_cnt_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "            isppll_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "          isppll_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "           pd_bisr_occupy ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "   rst_apcpu_top_pd_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "       rst_apcpu_top_pd_n ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "    rst_apcpu_c0_pd_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "    rst_apcpu_c0_pd_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    rst_apcpu_c1_pd_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        rst_apcpu_c1_pd_n ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "    rst_apcpu_c2_pd_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "        rst_apcpu_c2_pd_n ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "    rst_apcpu_c3_pd_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "        rst_apcpu_c3_pd_n ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    rst_apcpu_c4_pd_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "        rst_apcpu_c4_pd_n ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "    rst_apcpu_c5_pd_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "        rst_apcpu_c5_pd_n ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "    rst_apcpu_c6_pd_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "        rst_apcpu_c6_pd_n ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "    rst_apcpu_c7_pd_por_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "        rst_apcpu_c7_pd_n ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " rst_wtlcp_tgdsp_pd_por_n ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "     rst_wtlcp_tgdsp_pd_n ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "  rst_wtlcp_ldsp_pd_por_n ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus113[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 105(0x69)" 
    VARX 0x00 %l SWD.read(0x0000690C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "   pubcp_deep_sleep_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--23. "   wtlcp_deep_sleep_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 8.--15. "   audcp_deep_sleep_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--7. " pub_sys_deep_sleep_cnt[7:0] ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus114[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 106(0x6a)" 
    VARX 0x00 %l SWD.read(0x00006A0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "   sp_sys_deep_sleep_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--23. " pub_sys_light_sleep_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 8.--15. "        ap_sys_sleep_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--7. " apcpu_top_sys_sleep_cnt[7:0] ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus115[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 107(0x6b)" 
    VARX 0x00 %l SWD.read(0x00006B0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "   ese_sys_sleep_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--23. " pubcp_sys_sleep_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 8.--15. " wtlcp_sys_sleep_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. " audcp_sys_sleep_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus116[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 108(0x6c)" 
    VARX 0x00 %l SWD.read(0x00006C0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "    ap_light_sleep_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--23. " pubcp_light_sleep_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 8.--15. " wtlcp_light_sleep_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. " audcp_light_sleep_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_pmu_top.pmu_debug_bus117[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 109(0x6d)" 
    VARX 0x00 %l SWD.read(0x00006D0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. " aon_sys_light_sleep_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--23. "       ap_deep_sleep_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 8.--15. "      ese_deep_sleep_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "           pwr_st_slow_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "         slp_ctrl_slow_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "        mpll_wait_slow_cnt_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "      apcpu_srst_frc_lp_req_o ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "          apcpu_sys_srst_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "             apcpu_srst_rst_o ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "             apcpu_soft_rst_i ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "      apcpu_srst_frc_lp_ack_i ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus00[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 110(0x6e)" 
    VARX 0x00 %l SWD.read(0x00006E0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        cgm_busy_lvdsrfpll_div32_aon ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "              cgm_busy_xtl_26m_apcpu ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        cgm_busy_ltepll_1228m8_apcpu ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "          cgm_busy_twpll_1536m_apcpu ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "           cgm_busy_twpll_768m_apcpu ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "           cgm_busy_twpll_512m_apcpu ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "           cgm_busy_twpll_384m_apcpu ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "          cgm_busy_twpll_153m6_apcpu ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "    u_sys_ap_ap_clk_top_cgm_busy_26m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "                  cgm_busy_xtl_1m_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "             cgm_busy_isppll_702m_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "              cgm_busy_twpll_768m_ap ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "              cgm_busy_twpll_384m_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 18. " u_sys_ap_ap_clk_top_cgm_busy_307_2m ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "   u_sys_ap_ap_clk_top_cgm_busy_256m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "   u_sys_ap_ap_clk_top_cgm_busy_192m ," "0   ,%d..."
    BITFLD.LONG 0x00 15. " u_sys_ap_ap_clk_top_cgm_busy_153_6m ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   u_sys_ap_ap_clk_top_cgm_busy_128m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "    u_sys_ap_ap_clk_top_cgm_busy_96m ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "    u_sys_ap_ap_clk_top_cgm_busy_64m ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "  u_sys_ap_ap_clk_top_cgm_busy_51_2m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "    u_sys_ap_ap_clk_top_cgm_busy_48m ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "            cgm_busy_ltepll_409m6_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "            cgm_busy_ltepll_614m4_ap ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "               cgm_busy_rpll_390m_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "             cgm_busy_isppll_468m_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "                cgm_busy_xtl_26m_gpu ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "              cgm_busy_gpll_850m_gpu ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "           cgm_busy_ltepll_614m4_gpu ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "             cgm_busy_twpll_768m_gpu ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          u_sys_ap_gpu_cgm_busy_512m ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "          u_sys_ap_gpu_cgm_busy_384m ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus01[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 111(0x6f)" 
    VARX 0x00 %l SWD.read(0x00006F0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "         cgm_busy_xtl_26m_pub ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "      cgm_busy_twpll_128m_pub ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "     u_sys_ap_mm_cgm_busy_26m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "      cgm_busy_isppll_468m_mm ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "       cgm_busy_twpll_512m_mm ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "       cgm_busy_twpll_384m_mm ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "   u_sys_ap_mm_cgm_busy_307m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "    u_sys_ap_mm_cgm_busy_256m ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "    u_sys_ap_mm_cgm_busy_192m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "  u_sys_ap_mm_cgm_busy_153_6m ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "    u_sys_ap_mm_cgm_busy_128m ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "     u_sys_ap_mm_cgm_busy_96m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "   u_sys_ap_mm_cgm_busy_76_8m ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "     u_sys_ap_mm_cgm_busy_48m ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "    cgm_busy_twpll_512m_wtlcp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "   u_sys_cp_wtl_cgm_busy_384m ," "0   ,%d..."
    BITFLD.LONG 0x00 15. " u_sys_cp_wtl_cgm_busy_307_2m ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   u_sys_cp_wtl_cgm_busy_256m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. " cgm_twpll_192m_wtlcp_auto_en ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " u_sys_cp_wtl_cgm_busy_153_6m ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "   u_sys_cp_wtl_cgm_busy_128m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. " u_sys_cp_wtl_cgm_busy_102_4m ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "    u_sys_cp_wtl_cgm_busy_96m ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "  u_sys_cp_wtl_cgm_busy_85_3m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "  u_sys_cp_wtl_cgm_busy_76_8m ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "    u_sys_cp_wtl_cgm_busy_64m ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "  u_sys_cp_wtl_cgm_busy_51_2m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "    u_sys_cp_wtl_cgm_busy_48m ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "  cgm_busy_ltepll_614m4_wtlcp ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "  cgm_busy_ltepll_307m2_wtlcp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. " cgm_busy_ltepll_245m76_wtlcp ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "  cgm_busy_ltepll_204m8_wtlcp ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus02[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 112(0x70)" 
    VARX 0x00 %l SWD.read(0x0000700C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "   cgm_busy_ltepll_153m6_wtlcp ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "  cgm_busy_ltepll_122m88_wtlcp ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "   cgm_busy_ltepll_102m4_wtlcp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "   cgm_busy_ltepll_61m44_wtlcp ," "0   ,%d..."
    BITFLD.LONG 0x00 27. " u_sys_cp_wtl_cgm_busy_26m_rf0 ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "    u_sys_cp_pub_cgm_busy_512m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "    u_sys_cp_pub_cgm_busy_384m ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "  u_sys_cp_pub_cgm_busy_307_2m ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "     cgm_busy_twpll_256m_pubcp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "  u_sys_cp_pub_cgm_busy_153_6m ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "    u_sys_cp_pub_cgm_busy_128m ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "     u_sys_cp_pub_cgm_busy_96m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "     u_sys_cp_pub_cgm_busy_64m ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "   u_sys_cp_pub_cgm_busy_51_2m ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "     u_sys_cp_pub_cgm_busy_48m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "     u_sys_cp_pub_cgm_busy_26m ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "     cgm_busy_twpll_384m_audcp ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "     cgm_busy_twpll_256m_audcp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "    cgm_busy_twpll_153m6_audcp ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "     cgm_busy_twpll_128m_audcp ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "      cgm_busy_twpll_96m_audcp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "      cgm_busy_twpll_64m_audcp ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "     cgm_busy_twpll_51m2_audcp ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "      cgm_busy_twpll_48m_audcp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "     cgm_busy_twpll_38m4_audcp ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "   cgm_busy_ltepll_614m4_audcp ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "        cgm_busy_aud_26m_audcp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "  cgm_busy_ltepll_24m576_audcp ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "     cgm_busy_twpll_512m_audcp ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "       cgm_busy_twpll_128m_ese ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          cgm_busy_xtl_26m_ese ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "   cgm_busy_twpll_384m_disp_ap ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus03[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 113(0x71)" 
    VARX 0x00 %l SWD.read(0x0000710C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "  cgm_busy_twpll_256m_disp_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "  cgm_busy_twpll_192m_disp_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 29. " cgm_busy_twpll_153m6_disp_ap ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "  cgm_busy_twpll_128m_disp_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "   cgm_busy_twpll_96m_disp_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "  cgm_busy_twpll_468m_disp_ap ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. " cgm_busy_twpll_307m2_disp_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "       cgm_busy_twpll_76m8_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "   cgm_busy_twpll_307m2_audcp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "    cgm_busy_twpll_192m_audcp ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "    cgm_busy_twpll_192m_pubcp ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "    dpll0_div32_clkout_en_pre ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "    dpll1_div32_clkout_en_pre ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "    mpll0_div32_clkout_en_pre ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "    mpll1_div32_clkout_en_pre ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "    mpll2_div32_clkout_en_pre ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "    mpll3_div32_clkout_en_pre ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "               gpll_clkout_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "    isppll_702m_clkout_en_pre ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "    isppll_468m_clkout_en_pre ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "    twpll_1536m_clkout_en_pre ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "         twpll_768m_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "         twpll_512m_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "         twpll_307m_clkout_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "   ltepll_1228m_clkout_en_pre ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "        ltepll_614m_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "        ltepll_409m_clkout_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "        ltepll_245m_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "      rpll_780m_clkout_en_pre ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "       rpll_26m_clkout_en_pre ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "     u_sys_aon_xbuf_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "            rco100m_clkout_en ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus04[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 114(0x72)" 
    VARX 0x00 %l SWD.read(0x0000720C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        u_sys_aon_gpll_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "           isppll_702m_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "           isppll_468m_clkout_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "           twpll_1536m_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "  u_sys_aon_twpll_768m_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "  u_sys_aon_twpll_512m_clkout_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "  u_sys_aon_twpll_307m_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "          ltepll_1228m_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 23. " u_sys_aon_ltepll_614m_clkout_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. " u_sys_aon_ltepll_409m_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " u_sys_aon_ltepll_245m_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "             rpll_780m_clkout_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "              rpll_26m_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "                 mpll0_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "           mpll0_div32_clkout_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "                 mpll1_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "           mpll1_div32_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "                 mpll2_clkout_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "           mpll2_div32_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "                 mpll3_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "           mpll3_div32_clkout_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "           dpll0_div32_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "           dpll1_div32_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "            pd_ap_sys_cgm_en_inv ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "             pd_apcpu_cgm_en_inv ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "             pd_audcp_cgm_en_inv ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "           pd_gpu_top_cgm_en_inv ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "            pd_mm_top_cgm_en_inv ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "               pd_pub_cgm_en_inv ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "             pd_pubcp_cgm_en_inv ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "             pd_wtlcp_cgm_en_inv ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "               pd_ese_cgm_en_inv ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus05[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 115(0x73)" 
    VARX 0x00 %l SWD.read(0x0000730C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "             cgm_djtag_tck_pad_sel ," "0    ,%d..."
    BITFLD.LONG 0x00 30. " u_sys_cp_rfti_sys_rfti1_clk_xo_en ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "                  cgm_rfti1_lth_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. " u_sys_cp_rfti_sys_rfti2_clk_xo_en ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "                     cgm_sp_ahb_en ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "                 cgm_wcdma_root_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "                 cgm_ap_mm_root_en ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "                      aon_apb_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "                   aon_apb_idle_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17.--22. "          aon_apb_master_busy[5:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16. "              aon_apb_freq_ctrl_en ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "                    cgm_dmc_ref_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "              cgm_analog_io_apb_en ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "                  cgm_apcpu_pmu_en ," "0    ,%d..."
    BITFLD.LONG 0x00 10.--12. "                  cgm_emc_sel[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "                        cgm_emc_en ," "0    ,%d..."
    BITFLD.LONG 0x00 7.--8. "            cgm_apcpu_pmu_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 5.--6. "   cgm_twpll_128m_ese_sel_reg[1:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--4. "       cgm_twpll_128m_ese_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 0.--2. "           cgm_aon_apb_lp_sel[2:0] ," "0x0  ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus06[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 116(0x74)" 
    VARX 0x00 %l SWD.read(0x0000740C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "       cgm_top_dvfs_root_en ," "0     ,%d..."
    BITFLD.LONG 0x00 21.--30. "      cgm_sdio2_2x_div[9:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 19.--20. "   cgm_ap_axi_sel_idle[1:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 18. "         cgm_ap_axi_idle_en ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "            ap_axi_bus_idle ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "            cgm_ap_axi_idle ," "0     ,%d..."
    BITFLD.LONG 0x00 15. "     cgm_aon_apb_dbg_sel_en ," "0     ,%d..."
    BITFLD.LONG 0x00 12.--14. "   cgm_aon_apb_dbg_sel[2:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "       cgm_cssys_dbg_sel_en ," "0     ,%d..."
    BITFLD.LONG 0x00 8.--10. "     cgm_cssys_dbg_sel[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 7. "        pad_in_mgpll_switch ," "0     ,%d..."
    BITFLD.LONG 0x00 6. "   cgm_apcpu_dap_dbg_sel_en ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--5. " cgm_apcpu_dap_dbg_sel[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 2. "           cgm_busy_emc_pub ," "0     ,%d..."
    BITFLD.LONG 0x00 1. "       cgm_busy_emc_ref_pub ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "       csyspwrupreq_aon_cm4 ," "0     ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus07[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 117(0x75)" 
    VARX 0x00 %l SWD.read(0x0000750C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        u_sys_aon_mm_eb_use ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "       u_sys_aon_gpu_eb_use ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        lp_stat_gic_col_use ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "      lp_stat_debug_pwr_use ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "        apcpu_top_deep_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "         csyspwrupreq_apcpu ," "0   ,%d..."
    BITFLD.LONG 0x00 25. " apcpu_top_force_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "        ap_force_deep_sleep ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "    apcpu_top_deep_stop_tmp ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "   apcpu_top_deep_stop_comb ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "        audcp_sys_deep_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "        wtlcp_sys_deep_stop ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "        pubcp_sys_deep_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "        audcp_deep_stop_tmp ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "        audcp_deep_stop_tmp ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    pubcp_sys_deep_stop_tmp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "      ap_sys_deep_sleep_req ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "           ap_deep_stop_tmp ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "     wtlcp_sys_ddr_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " cactive_wtlcp2ddr_regslice ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. " lp_stat_wtlcp2ddr_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "         wtlcp_ddr_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "           wtlcp_light_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "       wtlcp_light_stop_tmp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "     audcp_sys_ddr_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 6. " cactive_audcp2ddr_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 5. " lp_stat_audcp2ddr_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "         audcp_ddr_wakeup_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "           audcp_light_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "       audcp_light_stop_tmp ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "         apcpu_top_sys_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "                ap_sys_stop ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus08[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 118(0x76)" 
    VARX 0x00 %l SWD.read(0x0000760C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                 gpu_light_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "               gpu_ddr_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "             gpu_light_stop_tmp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "             cactive_aon_mtx_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 27. " cactive_aon2ddr_async_bridge_w ," "0   ,%d..."
    BITFLD.LONG 0x00 26. " pwr_handshk_clk_req_aon_to_ddr ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "           aon_sys_ddr_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "             apcpu_ddr_wakeup_n ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "     cactive_apcpu2ddr_regslice ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "     lp_stat_apcpu2ddr_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "         apcpu_ddr_wakeup_n_tmp ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "               apcpu_light_stop ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "           apcpu_light_stop_tmp ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "            audcp_pub_deep_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "        audcp_pub_deep_stop_tmp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "                 ddr_pwr_hs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "              ap_sys_pwr_hs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "          ap_sys_ddr_pwr_hs_req ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "           apcpu_top_pwr_hs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "       apcpu_top_ddr_pwr_hs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "          mm_sys_ddr_pwr_hs_req ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "         gpu_sys_ddr_pwr_hs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "         aon_sys_ddr_pwr_hs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "           wtlcp_sys_pwr_hs_req ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "       wtlcp_sys_ddr_pwr_hs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "         wtlcp_force_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "           pubcp_sys_pwr_hs_req ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "       pubcp_sys_ddr_pwr_hs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "         pubcp_force_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "           audcp_sys_pwr_hs_req ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "       audcp_sys_ddr_pwr_hs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "         audcp_force_deep_sleep ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus09[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 119(0x77)" 
    VARX 0x00 %l SWD.read(0x0000770C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                    cgm_mbox_en ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "                   mailbox_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "                   rst_ap_wdg_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "     u_io_mux_por_ext_wdg_rst_n ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "        thm_overheat_alarm_ddie ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "     u_io_mux_mbist_djtag_trstl ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "          ptest_scan_wrapper_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "           cgm_busy_wcdma_pubcp ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "        cgm_wcdma_pubcp_auto_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "           cgm_busy_wcdma_wtlcp ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "        cgm_wcdma_wtlcp_auto_en ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "              cgm_wcdma_root_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "         cactive_wcdma_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "         csysreq_wcdma_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         csysack_wcdma_regslice ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "         lp_stat_wcdma_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "    cgm_busy_lpc_wcdma_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "         cactive_ap_mm_regslice ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "         csysreq_ap_mm_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "         csysack_ap_mm_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "         lp_stat_ap_mm_regslice ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "    cgm_busy_lpc_ap_mm_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "        cactive_ap_gpu_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "        csysreq_ap_gpu_regslice ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "        csysack_ap_gpu_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "        lp_stat_ap_gpu_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "   cgm_busy_lpc_ap_gpu_regslice ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "      cactive_apcpu_ap_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "      csysreq_apcpu_ap_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "      csysack_apcpu_ap_regslice ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "      lp_stat_apcpu_ap_regslice ," "0   ,%d..."
    BITFLD.LONG 0x00 0. " cgm_busy_lpc_apcpu_ap_regslice ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus10[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 120(0x78)" 
    VARX 0x00 %l SWD.read(0x0000780C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,debug_filter_addr_diff[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus11[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 121(0x79)" 
    VARX 0x00 %l SWD.read(0x0000790C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,debug_filter_addr_over[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus12[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 122(0x7a)" 
    VARX 0x00 %l SWD.read(0x00007A0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,debug_filter_latest_addr[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus13[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 123(0x7b)" 
    VARX 0x00 %l SWD.read(0x00007B0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,dbg_monitor_wait_en_status[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus14[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 124(0x7c)" 
    VARX 0x00 %l SWD.read(0x00007C0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,dbg_monitor_div_auto_en_status0[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus15[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 125(0x7d)" 
    VARX 0x00 %l SWD.read(0x00007D0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,dbg_monitor_div_auto_en_status1[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus16[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 126(0x7e)" 
    VARX 0x00 %l SWD.read(0x00007E0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,dbg_monitor_gate_auto_en_status0[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus17[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 127(0x7f)" 
    VARX 0x00 %l SWD.read(0x00007F0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,dbg_monitor_gate_auto_en_status1[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus18[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0000800C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,dbg_monitor_gate_auto_en_status2[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus19[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 129(0x81)" 
    VARX 0x00 %l SWD.read(0x0000810C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,dbg_monitor_gate_auto_en_status3[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus20[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 130(0x82)" 
    VARX 0x00 %l SWD.read(0x0000820C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,dbg_monitor_gate_auto_en_status4[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus21[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 131(0x83)" 
    VARX 0x00 %l SWD.read(0x0000830C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,scc_debug_bus[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.lp_top_debug_bus22[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0000840C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "               cgm_twpll_128m_ese_ind[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 28. "      cgm_twpll_128m_ese_first_switch_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " cgm_twpll_128m_ese_first_switch_done_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "  cgm_twpll_128m_ese_first_switch_complete ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "                    ese_sys_fast_wakeup_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "                ese_auto_switch_rco_bypass ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "             cgm_twpll_128m_ese_switch_rco ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "                            ese_pwr_pd_org ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "             cgm_twpll_128m_ese_frc_switch ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "              cgm_busy_twpll_128m_ese_comb ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "                         pd_ese_cgm_en_inv ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "        cgm_twpll_128m_ese_switch_rco_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "                      ese_sys_rco_pll_flag ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "                            ese_pll_stable ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "                    debug_filter_wait_intr ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "           u_glb_bus_rst_gen_rst_emc_ref_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "                            cdbgrstreq_aon ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "                                PTEST_0_in ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "                  u_io_mux_ptest_func_mode ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "            u_io_mux_ptest_deep_sleep_mode ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "                  u_io_mux_ptest_scan_mode ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "                   u_io_mux_ptest_icg_mode ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "                u_io_mux_ptest_analog_mode ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "                      csyspwrupreq_aon_cm4 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "                    u_io_mux_ptest_scan_se ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "            u_io_mux_ptest_occ_bypass_mode ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "           u_io_mux_ptest_scan_pll_reset_n ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "               u_io_mux_ptest_scan_reset_n ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "           u_io_mux_ptest_bist_pll_reset_n ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "          u_sys_aon_ptest_func_atspeed_sel ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_aon.u_aon_mtx_main_mtx_wrap.nic400_aon_main_mtx_dbg_bus[31:0] @ aon_debug_subsys_bus[31:0]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 133(0x85)" 
    VARX 0x00 %l SWD.read(0x0000850C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus[31:0] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        wr_trans_cnt_s2[0] ," "0   ,%d..."
    BITFLD.LONG 0x00 27.--30. "      rd_trans_cnt_s2[3:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "             trans_idle_s3 ," "0   ,%d..."
    BITFLD.LONG 0x00 24.--25. " leading_trans_cnt_s3[1:0] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--23. "      wr_trans_cnt_s3[1:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 20.--21. "      rd_trans_cnt_s3[1:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "             trans_idle_s4 ," "0   ,%d..."
    BITFLD.LONG 0x00 16.--18. " leading_trans_cnt_s4[2:0] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--15. "      wr_trans_cnt_s4[2:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 10.--12. "      rd_trans_cnt_s4[2:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "             trans_idle_s8 ," "0   ,%d..."
    BITFLD.LONG 0x00 6.--8. " leading_trans_cnt_s8[2:0] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--5. "      wr_trans_cnt_s8[2:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 0.--2. "      rd_trans_cnt_s8[2:0] ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_aon.u_aon_mtx_main_mtx_wrap.nic400_aon_main_mtx_dbg_bus[63:32] @ aon_debug_subsys_bus[63:32]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 134(0x86)" 
    VARX 0x00 %l SWD.read(0x0000860C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus[63:32] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "   leading_trans_cnt_s0[0] ," "0    ,%d..."
    BITFLD.LONG 0x00 26.--30. "      wr_trans_cnt_s0[4:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 21.--25. "      rd_trans_cnt_s0[4:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "             trans_idle_s1 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--19. " leading_trans_cnt_s1[3:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 12.--15. "      wr_trans_cnt_s1[3:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 8.--11. "      rd_trans_cnt_s1[3:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "             trans_idle_s2 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--6. " leading_trans_cnt_s2[3:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--2. "      wr_trans_cnt_s2[3:1] ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_aon.u_aon_mtx_main_mtx_wrap.nic400_aon_main_mtx_dbg_bus[95:64] @ aon_debug_subsys_bus[95:64]"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 135(0x87)" 
    VARX 0x00 %l SWD.read(0x0000870C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus[95:64] "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "      rd_trans_cnt_m3[3:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "             trans_idle_m5 ," "0   ,%d..."
    BITFLD.LONG 0x00 24.--26. " leading_trans_cnt_m5[2:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 21.--23. "      wr_trans_cnt_m5[2:0] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--20. "      rd_trans_cnt_m5[2:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "             trans_idle_m6 ," "0   ,%d..."
    BITFLD.LONG 0x00 13.--16. " leading_trans_cnt_m6[3:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 9.--12. "      wr_trans_cnt_m6[3:0] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5.--8. "      rd_trans_cnt_m6[3:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             trans_idle_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 0.--3. " leading_trans_cnt_s0[4:1] ," "0   ,%d..."
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 136(0x88)" 
    VARX 0x00 %l SWD.read(0x0000880C)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. " leading_trans_cnt_m1[1:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 26.--29. "      wr_trans_cnt_m1[3:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 22.--25. "      rd_trans_cnt_m1[3:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "             trans_idle_m2 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17.--20. " leading_trans_cnt_m2[3:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 13.--16. "      wr_trans_cnt_m2[3:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 9.--12. "      rd_trans_cnt_m2[3:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "             trans_idle_m3 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4.--7. " leading_trans_cnt_m3[3:0] ," "0   ,%d..."
    BITFLD.LONG 0x00 0.--3. "      wr_trans_cnt_m3[3:0] ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_dcdc_modem_dvfs_fsm.dvfs_v_fsm_debug_bus[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 137(0x89)" 
    VARX 0x00 %l SWD.read(0x0000890C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "                     16'h0 ," "0x0    ,%x..."
    BITFLD.LONG 0x00 15. "             trans_idle_m0 ," "0      ,%d..."
    BITFLD.LONG 0x00 11.--14. " leading_trans_cnt_m0[3:0] ," "0      ,%d..."
    BITFLD.LONG 0x00 7.--10. "      wr_trans_cnt_m0[3:0] ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--6. "      rd_trans_cnt_m0[3:0] ," "0      ,%d..."
    BITFLD.LONG 0x00 2. "             trans_idle_m1 ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--1. " leading_trans_cnt_m1[3:2] ," "0      ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_dcdc_cpu0_dvfs_fsm.dvfs_v_fsm_debug_bus[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 138(0x8a)" 
    VARX 0x00 %l SWD.read(0x00008A0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        dvfs_busy_fsm ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "       freq_update_en ," "0     ,%d..."
    BITFLD.LONG 0x00 20.--29. " dvfs_window_cnt[9:0] ," "0     ,%d..."
    BITFLD.LONG 0x00 19. "    vote_voltage_hold ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         window_close ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "       window_cnt_clr ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "        window_cnt_en ," "0     ,%d..."
    BITFLD.LONG 0x00 13.--15. "   current_state[2:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--12. " current_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 7.--9. "    vote_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 6. "       dvfs_hold_comb ," "0     ,%d..."
    BITFLD.LONG 0x00 5. "        dvfs_ack_sync ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2.--4. "    dvfs_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 1. "             dvfs_req ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "             dvfs_ack ," "0     ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_dcdc_cpu1_dvfs_fsm.dvfs_v_fsm_debug_bus[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 139(0x8b)" 
    VARX 0x00 %l SWD.read(0x00008B0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        dvfs_busy_fsm ," "0     ,%d..."
    BITFLD.LONG 0x00 30. "       freq_update_en ," "0     ,%d..."
    BITFLD.LONG 0x00 20.--29. " dvfs_window_cnt[9:0] ," "0     ,%d..."
    BITFLD.LONG 0x00 19. "    vote_voltage_hold ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         window_close ," "0     ,%d..."
    BITFLD.LONG 0x00 17. "       window_cnt_clr ," "0     ,%d..."
    BITFLD.LONG 0x00 16. "        window_cnt_en ," "0     ,%d..."
    BITFLD.LONG 0x00 13.--15. "   current_state[2:0] ," "0x0   ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--12. " current_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 7.--9. "    vote_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 6. "       dvfs_hold_comb ," "0     ,%d..."
    BITFLD.LONG 0x00 5. "        dvfs_ack_sync ," "0     ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2.--4. "    dvfs_voltage[2:0] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 1. "             dvfs_req ," "0     ,%d..."
    BITFLD.LONG 0x00 0. "             dvfs_ack ," "0     ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_dvfs_mpll_relock_ctrl.mpll0_dvfs_ctrl_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 140(0x8c)" 
    VARX 0x00 %l SWD.read(0x00008C0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                          2'h0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. " mpll0_lock_cnt_done_sync_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "      mpll0_lock_cnt_done_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          mpll0_dvfs_ctrl_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "    mpll0_dvfs_ctrl_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 22.--25. "    mpll0_dvfs_ctrl_state[3:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--21. "         mpll0_dvfs_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 16.--18. "     mpll0_dvfs_index_out[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15. "                 dvfs_mpll0_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "          dvfs_mpll0_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "              mpll0_sel_enable ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "                     mpll0_use ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "                   mpll0_unuse ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "         mpll0_dvfs_auto_pd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "     mpll0_dvfs_auto_relock_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "         apcpu_core3_mpll0_byp ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "         apcpu_core4_mpll0_byp ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "         apcpu_core5_mpll0_byp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "         apcpu_core6_mpll0_byp ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "   apcpu_core3_byp_switch_done ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "   apcpu_core4_byp_switch_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "   apcpu_core5_byp_switch_done ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "   apcpu_core6_byp_switch_done ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "         mpll0_byp_switch_done ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_dvfs_mpll_relock_ctrl.u_mpll0_dvfs_ctrl.pll_dvfs_ctrl_dbg_bus[18:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 141(0x8d)" 
    VARX 0x00 %l SWD.read(0x00008D0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--31. "           13'b0 ," "0x0    ,%x..."
    BITFLD.LONG 0x00 3.--18. " delay_cnt[15:0] ," "0      ,%d..."
    BITFLD.LONG 0x00 2. "  delay_cnt_done ," "0      ,%d..."
    BITFLD.LONG 0x00 1. "   delay_cnt_clr ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "    delay_cnt_en ," "0      ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_dvfs_mpll_relock_ctrl.mpll1_dvfs_ctrl_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 142(0x8e)" 
    VARX 0x00 %l SWD.read(0x00008E0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                          2'h0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. " mpll1_lock_cnt_done_sync_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "      mpll1_lock_cnt_done_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          mpll1_dvfs_ctrl_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "    mpll1_dvfs_ctrl_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 22.--25. "    mpll1_dvfs_ctrl_state[3:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--21. "         mpll1_dvfs_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 16.--18. "     mpll1_dvfs_index_out[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15. "                 dvfs_mpll1_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "          dvfs_mpll1_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "              mpll1_sel_enable ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "                     mpll1_use ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "                   mpll1_unuse ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "         mpll1_dvfs_auto_pd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "     mpll1_dvfs_auto_relock_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "         apcpu_core3_mpll1_byp ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "         apcpu_core4_mpll1_byp ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "         apcpu_core5_mpll1_byp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "         apcpu_core6_mpll1_byp ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "   apcpu_core3_byp_switch_done ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "   apcpu_core4_byp_switch_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "   apcpu_core5_byp_switch_done ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "   apcpu_core6_byp_switch_done ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "         mpll1_byp_switch_done ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_dvfs_mpll_relock_ctrl.u_mpll1_dvfs_ctrl.pll_dvfs_ctrl_dbg_bus[18:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 143(0x8f)" 
    VARX 0x00 %l SWD.read(0x00008F0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--31. "           13'b0 ," "0x0    ,%x..."
    BITFLD.LONG 0x00 3.--18. " delay_cnt[15:0] ," "0      ,%d..."
    BITFLD.LONG 0x00 2. "  delay_cnt_done ," "0      ,%d..."
    BITFLD.LONG 0x00 1. "   delay_cnt_clr ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "    delay_cnt_en ," "0      ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_dvfs_mpll_relock_ctrl.mpll2_dvfs_ctrl_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 144(0x90)" 
    VARX 0x00 %l SWD.read(0x0000900C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                          2'h0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. " mpll2_lock_cnt_done_sync_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "      mpll2_lock_cnt_done_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          mpll2_dvfs_ctrl_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "    mpll2_dvfs_ctrl_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 22.--25. "    mpll2_dvfs_ctrl_state[3:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--21. "         mpll2_dvfs_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 16.--18. "     mpll2_dvfs_index_out[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15. "                 dvfs_mpll2_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "          dvfs_mpll2_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "              mpll2_sel_enable ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "                     mpll2_use ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "                   mpll2_unuse ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "         mpll2_dvfs_auto_pd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "     mpll2_dvfs_auto_relock_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "         apcpu_core3_mpll2_byp ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "         apcpu_core4_mpll2_byp ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "         apcpu_core5_mpll2_byp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "         apcpu_core6_mpll2_byp ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "   apcpu_core3_byp_switch_done ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "   apcpu_core4_byp_switch_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "   apcpu_core5_byp_switch_done ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "   apcpu_core6_byp_switch_done ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "         mpll2_byp_switch_done ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_dvfs_mpll_relock_ctrl.u_mpll2_dvfs_ctrl.pll_dvfs_ctrl_dbg_bus[18:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 145(0x91)" 
    VARX 0x00 %l SWD.read(0x0000910C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--31. "           13'b0 ," "0x0    ,%x..."
    BITFLD.LONG 0x00 3.--18. " delay_cnt[15:0] ," "0      ,%d..."
    BITFLD.LONG 0x00 2. "  delay_cnt_done ," "0      ,%d..."
    BITFLD.LONG 0x00 1. "   delay_cnt_clr ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "    delay_cnt_en ," "0      ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_dvfs_mpll_relock_ctrl.mpll3_dvfs_ctrl_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 146(0x92)" 
    VARX 0x00 %l SWD.read(0x0000920C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                          2'h0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. " mpll3_lock_cnt_done_sync_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "      mpll3_lock_cnt_done_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          mpll3_dvfs_ctrl_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "    mpll3_dvfs_ctrl_deep_sleep ," "0   ,%d..."
    BITFLD.LONG 0x00 22.--25. "    mpll3_dvfs_ctrl_state[3:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--21. "         mpll3_dvfs_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 16.--18. "     mpll3_dvfs_index_out[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15. "                 dvfs_mpll3_pd ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "          dvfs_mpll3_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "              mpll3_sel_enable ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "                     mpll3_use ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "                   mpll3_unuse ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "         mpll3_dvfs_auto_pd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "     mpll3_dvfs_auto_relock_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "         apcpu_core3_mpll3_byp ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "         apcpu_core4_mpll3_byp ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "         apcpu_core5_mpll3_byp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "         apcpu_core6_mpll3_byp ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "   apcpu_core3_byp_switch_done ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "   apcpu_core4_byp_switch_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "   apcpu_core5_byp_switch_done ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "   apcpu_core6_byp_switch_done ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "         mpll3_byp_switch_done ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_dvfs_mpll_relock_ctrl.u_mpll3_dvfs_ctrl.pll_dvfs_ctrl_dbg_bus[18:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 147(0x93)" 
    VARX 0x00 %l SWD.read(0x0000930C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--31. "           13'b0 ," "0x0    ,%x..."
    BITFLD.LONG 0x00 3.--18. " delay_cnt[15:0] ," "0      ,%d..."
    BITFLD.LONG 0x00 2. "  delay_cnt_done ," "0      ,%d..."
    BITFLD.LONG 0x00 1. "   delay_cnt_clr ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "    delay_cnt_en ," "0      ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core0_freq_upd.dvfs_f_fsm_debug_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 148(0x94)" 
    VARX 0x00 %l SWD.read(0x0000940C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core0_freq_upd.dvfs_f_fsm_debug_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 149(0x95)" 
    VARX 0x00 %l SWD.read(0x0000950C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                   7'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--24. "      cgm_sel_shdw[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--22. "      cgm_div_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--19. "           sel_ind[3:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "      cgm_sel_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "      cgm_div_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--10. "           cgm_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core1_freq_upd.dvfs_f_fsm_debug_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 150(0x96)" 
    VARX 0x00 %l SWD.read(0x0000960C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core1_freq_upd.dvfs_f_fsm_debug_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 151(0x97)" 
    VARX 0x00 %l SWD.read(0x0000970C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                   7'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--24. "      cgm_sel_shdw[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--22. "      cgm_div_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--19. "           sel_ind[3:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "      cgm_sel_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "      cgm_div_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--10. "           cgm_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core2_freq_upd.dvfs_f_fsm_debug_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 152(0x98)" 
    VARX 0x00 %l SWD.read(0x0000980C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core2_freq_upd.dvfs_f_fsm_debug_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 153(0x99)" 
    VARX 0x00 %l SWD.read(0x0000990C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                   7'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--24. "      cgm_sel_shdw[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--22. "      cgm_div_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--19. "           sel_ind[3:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "      cgm_sel_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "      cgm_div_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--10. "           cgm_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core3_freq_upd.dvfs_f_fsm_debug_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 154(0x9a)" 
    VARX 0x00 %l SWD.read(0x00009A0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core3_freq_upd.dvfs_f_fsm_debug_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 155(0x9b)" 
    VARX 0x00 %l SWD.read(0x00009B0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                   7'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--24. "      cgm_sel_shdw[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--22. "      cgm_div_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--19. "           sel_ind[3:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "      cgm_sel_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "      cgm_div_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--10. "           cgm_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core4_freq_upd.dvfs_f_fsm_debug_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 156(0x9c)" 
    VARX 0x00 %l SWD.read(0x00009C0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core4_freq_upd.dvfs_f_fsm_debug_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 157(0x9d)" 
    VARX 0x00 %l SWD.read(0x00009D0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                   7'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--24. "      cgm_sel_shdw[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--22. "      cgm_div_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--19. "           sel_ind[3:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "      cgm_sel_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "      cgm_div_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--10. "           cgm_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core5_freq_upd.dvfs_f_fsm_debug_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 158(0x9e)" 
    VARX 0x00 %l SWD.read(0x00009E0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core5_freq_upd.dvfs_f_fsm_debug_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 159(0x9f)" 
    VARX 0x00 %l SWD.read(0x00009F0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                   7'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--24. "      cgm_sel_shdw[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--22. "      cgm_div_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--19. "           sel_ind[3:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "      cgm_sel_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "      cgm_div_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--10. "           cgm_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core6_freq_upd.dvfs_f_fsm_debug_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 160(0xa0)" 
    VARX 0x00 %l SWD.read(0x0000A00C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core6_freq_upd.dvfs_f_fsm_debug_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 161(0xa1)" 
    VARX 0x00 %l SWD.read(0x0000A10C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                   7'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--24. "      cgm_sel_shdw[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--22. "      cgm_div_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--19. "           sel_ind[3:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "      cgm_sel_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "      cgm_div_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--10. "           cgm_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core7_freq_upd.dvfs_f_fsm_debug_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 162(0xa2)" 
    VARX 0x00 %l SWD.read(0x0000A20C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_core7_freq_upd.dvfs_f_fsm_debug_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 163(0xa3)" 
    VARX 0x00 %l SWD.read(0x0000A30C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                   7'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--24. "      cgm_sel_shdw[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--22. "      cgm_div_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--19. "           sel_ind[3:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "      cgm_sel_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "      cgm_div_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--10. "           cgm_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_scu_freq_upd.dvfs_f_fsm_debug_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 164(0xa4)" 
    VARX 0x00 %l SWD.read(0x0000A40C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_scu_freq_upd.dvfs_f_fsm_debug_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 165(0xa5)" 
    VARX 0x00 %l SWD.read(0x0000A50C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                   7'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--24. "      cgm_sel_shdw[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--22. "      cgm_div_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--19. "           sel_ind[3:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "      cgm_sel_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "      cgm_div_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--10. "           cgm_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_atb_freq_upd.dvfs_f_fsm_debug_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 166(0xa6)" 
    VARX 0x00 %l SWD.read(0x0000A60C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_atb_freq_upd.dvfs_f_fsm_debug_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 167(0xa7)" 
    VARX 0x00 %l SWD.read(0x0000A70C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                   7'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--24. "      cgm_sel_shdw[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--22. "      cgm_div_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--19. "           sel_ind[3:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "      cgm_sel_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "      cgm_div_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--10. "           cgm_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_periph_freq_upd.dvfs_f_fsm_debug_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 168(0xa8)" 
    VARX 0x00 %l SWD.read(0x0000A80C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          div_state_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        freq_upd_hdsk_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   freq_upd_delay_cnt_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "          delay_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            delay_cnt_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           cfg_sample_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            child_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         sel_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "  master_div_change_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " child_change_lock_local ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "            onehot_error ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      onehot_error_all_0 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      onehot_error_two_1 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "         child_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    child_div_state_lock ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        master_div_state ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   master_div_state_lock ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "            div_upd_done ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "            sel_upd_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   cgm_master_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "    cgm_child_pause_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               cgm_pause ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "              change_det ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "          cgm_sel_change ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "          cgm_div_change ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "            child_change ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "             freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "      current_state[3:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.u_apcpu_periph_freq_upd.dvfs_f_fsm_debug_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 169(0xa9)" 
    VARX 0x00 %l SWD.read(0x0000A90C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "                   7'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 23.--24. "      cgm_sel_shdw[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--22. "      cgm_div_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--19. "           sel_ind[3:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--15. "      cgm_sel_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "      cgm_div_dvfs[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 9.--10. "           cgm_sel[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "           cgm_div[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5. "     dvfs_freq_upd_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 4. " dvfs_freq_upd_fsm_idle ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "               sel_only ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              master_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "          hdsk_time_out ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "  freq_upd_bypass_valid ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus00[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 170(0xaa)" 
    VARX 0x00 %l SWD.read(0x0000AA0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          apcpu_sys_dvfs_clk_req ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "                 apcpu_dvfs_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "         cgm_apcpu_core0_en_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "         cgm_apcpu_core1_en_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "         cgm_apcpu_core2_en_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 24.--26. " apcpu_core0_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--23. " apcpu_core1_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. " apcpu_core2_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. " ananke_lite_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--14. "  cgm_apcpu_core0_sel_index[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 10.--12. "  cgm_apcpu_core0_div_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 8.--9. "  cgm_apcpu_core1_sel_index[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5.--7. "  cgm_apcpu_core1_div_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--4. "  cgm_apcpu_core2_sel_index[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. "  cgm_apcpu_core2_div_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus01[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 171(0xab)" 
    VARX 0x00 %l SWD.read(0x0000AB0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " apcpu_dcdc_modem_freq_update_en_fsm ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         apcpu_dcdc_modem_sw_dvfs_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28.--29. "       cgm_apcpu_core0_sel_sync[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--27. "       cgm_apcpu_core0_div_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 23.--24. "       cgm_apcpu_core1_sel_sync[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 20.--22. "       cgm_apcpu_core1_div_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--19. "       cgm_apcpu_core2_sel_sync[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. "       cgm_apcpu_core2_div_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 13.--14. "        cgm_apcpu_core0_sel_mux[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--12. "        cgm_apcpu_core0_div_mux[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 8.--9. "        cgm_apcpu_core1_sel_mux[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 5.--7. "        cgm_apcpu_core1_div_mux[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--4. "        cgm_apcpu_core2_sel_mux[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. "        cgm_apcpu_core2_div_mux[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus02[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 172(0xac)" 
    VARX 0x00 %l SWD.read(0x0000AC0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                                2'h0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 27.--29. "     apcpu_core2_vote_scu_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 24.--26. "     apcpu_core1_vote_scu_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--23. "     apcpu_core0_vote_scu_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. "  apcpu_core2_vote_periph_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. "  apcpu_core1_vote_periph_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--14. "  apcpu_core0_vote_periph_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 9.--11. "            apcpu_core2_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. "            apcpu_core1_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--5. "            apcpu_core0_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. " ananke_lite_dcdc_cpu0_vote_vol[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus03[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 173(0xad)" 
    VARX 0x00 %l SWD.read(0x0000AD0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                               1'b0 ," "0   ,%d..."
    BITFLD.LONG 0x00 28.--30. " apcpu_dcdc_modem_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 27. "          apcpu_dcdc_modem_dvfs_req ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "            apcpu_core0_freq_upd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "            apcpu_core1_freq_upd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            apcpu_core2_freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "        apcpu_core0_freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "        apcpu_core1_freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "        apcpu_core2_freq_upd_bypass ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20. "         apcpu_core0_freq_upd_en_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "         apcpu_core1_freq_upd_en_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "         apcpu_core2_freq_upd_en_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "        apcpu_core0_frc_freq_upd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "        apcpu_core1_frc_freq_upd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "        apcpu_core2_frc_freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--14. "       cgm_apcpu_core0_sel_byp[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 10.--12. "       cgm_apcpu_core0_div_byp[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 8.--9. "       cgm_apcpu_core1_sel_byp[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5.--7. "       cgm_apcpu_core1_div_byp[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--4. "       cgm_apcpu_core2_sel_byp[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. "       cgm_apcpu_core2_div_byp[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus04[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 174(0xae)" 
    VARX 0x00 %l SWD.read(0x0000AE0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "                                  8'h0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 22.--23. "     cgm_apcpu_debug_apb_div_dvfs[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 19.--21. "           cgm_apcpu_ace_div_dvfs[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--18. "     apcpu_dcdc_modem_vote_vol_hw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 13.--15. "        apcpu_dcdc_modem_vote_vol[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 7.--12. "                                  6'b0 ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4.--6. " apcpu_dcdc_modem_current_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 3. "                   mpll2_lock_cnt_done ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--2. "                 mpll2_dvfs_index[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus05[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 175(0xaf)" 
    VARX 0x00 %l SWD.read(0x0000AF0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "    cgm_apcpu_periph_auto_tune_en ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "          cgm_apcpu_core3_en_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "          cgm_apcpu_core4_en_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "          cgm_apcpu_core5_en_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "          cgm_apcpu_core6_en_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "            cgm_apcpu_scu_en_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "            cgm_apcpu_ace_en_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "            cgm_apcpu_atb_en_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "      cgm_apcpu_debug_apb_en_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "         cgm_apcpu_periph_en_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 19.--21. "  apcpu_core3_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 16.--18. "  apcpu_core4_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--15. "  apcpu_core5_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 10.--12. "  apcpu_core6_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 7.--9. "    apcpu_scu_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4.--6. "    apcpu_atb_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 1.--3. " apcpu_periph_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0. "       cgm_apcpu_scu_auto_tune_en ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus06[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 176(0xb0)" 
    VARX 0x00 %l SWD.read(0x0000B00C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. " ananke_big_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 26.--28. "   cgm_apcpu_scu_sel_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 23.--25. "   cgm_apcpu_scu_div_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--22. "   cgm_apcpu_ace_div_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--19. " cgm_apcpu_core6_sel_index[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. " cgm_apcpu_core6_div_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--14. " cgm_apcpu_core5_sel_index[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 10.--12. " cgm_apcpu_core5_div_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 8.--9. " cgm_apcpu_core4_sel_index[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5.--7. " cgm_apcpu_core4_div_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--4. " cgm_apcpu_core3_sel_index[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. " cgm_apcpu_core3_div_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus07[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 177(0xb1)" 
    VARX 0x00 %l SWD.read(0x0000B10C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "       cgm_apcpu_core6_sel_mux[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 27.--29. "       cgm_apcpu_core6_div_mux[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 25.--26. "       cgm_apcpu_core5_sel_mux[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--24. "       cgm_apcpu_core5_div_mux[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 20.--21. "       cgm_apcpu_core4_sel_mux[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 17.--19. "       cgm_apcpu_core4_div_mux[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15.--16. "       cgm_apcpu_core3_sel_mux[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. "       cgm_apcpu_core3_div_mux[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 10.--11. "       cgm_apcpu_atb_sel_index[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7.--9. "       cgm_apcpu_atb_div_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 5.--6. " cgm_apcpu_debug_apb_div_index[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--4. "    cgm_apcpu_periph_sel_index[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. "    cgm_apcpu_periph_div_index[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus08[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 178(0xb2)" 
    VARX 0x00 %l SWD.read(0x0000B20C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                             1'b0 ," "0   ,%d..."
    BITFLD.LONG 0x00 29.--30. "    cgm_apcpu_core4_sel_sync[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 26.--28. "    cgm_apcpu_core4_div_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--25. "    cgm_apcpu_core3_sel_sync[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 21.--23. "    cgm_apcpu_core3_div_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. "       cgm_apcpu_scu_sel_mux[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15.--17. "       cgm_apcpu_scu_div_mux[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. "       cgm_apcpu_ace_div_mux[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 10.--11. "       cgm_apcpu_atb_sel_mux[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7.--9. "       cgm_apcpu_atb_div_mux[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 5.--6. " cgm_apcpu_debug_apb_div_mux[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--4. "    cgm_apcpu_periph_sel_mux[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. "    cgm_apcpu_periph_div_mux[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus09[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 179(0xb3)" 
    VARX 0x00 %l SWD.read(0x0000B30C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        apcpu_dcdc_cpu0_sw_dvfs_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28.--30. "       cgm_apcpu_scu_sel_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 25.--27. "       cgm_apcpu_scu_div_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--24. "       cgm_apcpu_ace_div_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 20.--21. "       cgm_apcpu_atb_sel_sync[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 17.--19. "       cgm_apcpu_atb_div_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15.--16. " cgm_apcpu_debug_apb_div_sync[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 13.--14. "    cgm_apcpu_periph_sel_sync[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 10.--12. "    cgm_apcpu_periph_div_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8.--9. "     cgm_apcpu_core6_sel_sync[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 5.--7. "     cgm_apcpu_core6_div_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--4. "     cgm_apcpu_core5_sel_sync[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. "     cgm_apcpu_core5_div_sync[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus10[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 180(0xb4)" 
    VARX 0x00 %l SWD.read(0x0000B40C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " apcpu_dcdc_cpu0_freq_update_en_fsm ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "                mpll0_lock_cnt_done ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "                mpll3_lock_cnt_done ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--28. "       cgm_apcpu_core3_sel_byp[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 24.--26. "       cgm_apcpu_core3_div_byp[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 22.--23. "       cgm_apcpu_core4_sel_byp[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--21. "       cgm_apcpu_core4_div_byp[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 17.--18. "       cgm_apcpu_core5_sel_byp[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 14.--16. "       cgm_apcpu_core5_div_byp[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--13. "       cgm_apcpu_core6_sel_byp[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 9.--11. "       cgm_apcpu_core6_div_byp[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. "         cgm_apcpu_scu_sel_byp[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--5. "         cgm_apcpu_scu_div_byp[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. "         cgm_apcpu_ace_div_byp[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus11[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 181(0xb5)" 
    VARX 0x00 %l SWD.read(0x0000B50C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "        mpll0_dvfs_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 26.--28. "        mpll3_dvfs_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 25. "      apcpu_core3_freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "      apcpu_core4_freq_upd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "      apcpu_core5_freq_upd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "      apcpu_core6_freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21. "        apcpu_scu_freq_upd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "        apcpu_atb_freq_upd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "     apcpu_periph_freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "  apcpu_core3_freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "  apcpu_core4_freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "  apcpu_core5_freq_upd_bypass ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "  apcpu_core6_freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "    apcpu_scu_freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "    apcpu_atb_freq_upd_bypass ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12. " apcpu_periph_freq_upd_bypass ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "   apcpu_core3_freq_upd_en_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "   apcpu_core4_freq_upd_en_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "   apcpu_core5_freq_upd_en_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "   apcpu_core6_freq_upd_en_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 7. "     apcpu_scu_freq_upd_en_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "     apcpu_atb_freq_upd_en_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "  apcpu_periph_freq_upd_en_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "  apcpu_core3_frc_freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "  apcpu_core4_frc_freq_upd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "  apcpu_core5_frc_freq_upd_en ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "  apcpu_core6_frc_freq_upd_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "    apcpu_scu_frc_freq_upd_en ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus12[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 182(0xb6)" 
    VARX 0x00 %l SWD.read(0x0000B60C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. "    apcpu_dcdc_cpu0_vote_vol[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 28. "    ananke_lite_vote_dcdc_cpu0_en ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "     prometheus_vote_dcdc_cpu0_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--26. " apcpu_dcdc_cpu0_vote_vol_hw[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 21.--23. "     apcpu_dcdc_cpu0_min_vol[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. "           apcpu_scu_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15.--17. "           apcpu_atb_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. "        apcpu_periph_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 9.--11. "         apcpu_core6_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6.--8. "         apcpu_core5_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. "         apcpu_core4_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. "         apcpu_core3_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus13[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 183(0xb7)" 
    VARX 0x00 %l SWD.read(0x0000B70C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 29.--31. " apcpu_dcdc_cpu0_current_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 26.--28. "    apcpu_dcdc_cpu0_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 25. "             apcpu_dcdc_cpu0_dvfs_req ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "                                 1'b0 ," "0   ,%d..."
    BITFLD.LONG 0x00 21.--23. "      apcpu_core3_vote_scu_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. "      apcpu_core4_vote_scu_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15.--17. "      apcpu_core5_vote_scu_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. "      apcpu_core6_vote_scu_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 9.--11. "   apcpu_core3_vote_periph_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6.--8. "   apcpu_core4_vote_periph_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. "   apcpu_core5_vote_periph_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. "   apcpu_core6_vote_periph_index[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus14[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 184(0xb8)" 
    VARX 0x00 %l SWD.read(0x0000B80C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "         apcpu_dcdc_cpu1_sw_dvfs_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28.--30. "   apcpu_dcdc_cpu1_vote_vol_hw[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 25.--27. " prometheus_dcdc_cpu0_vote_vol[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--24. "    apcpu_core7_vote_scu_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 19.--21. " apcpu_core7_vote_periph_index[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18. "            cgm_apcpu_core7_en_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15.--17. "     prometheus_dvfs_index_dfs[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 13.--14. "       cgm_apcpu_core7_sel_mux[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 10.--12. "       cgm_apcpu_core7_div_mux[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8.--9. "      cgm_apcpu_core7_sel_sync[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 5.--7. "      cgm_apcpu_core7_div_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--4. "     cgm_apcpu_core7_sel_index[1:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. "     cgm_apcpu_core7_div_index[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_apcpu_dvfs_top.u_apcpu_dvfs_ctrl.apcpu_dvfs_ctrl_dbg_bus15[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 185(0xb9)" 
    VARX 0x00 %l SWD.read(0x0000B90C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                  mpll_dvfs_ctrl_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "            mpll_dvfs_ctrl_deep_sleep ," "0    ,%d..."
    BITFLD.LONG 0x00 27.--29. "        apcpu_dcdc_cpu1_vote_vol[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--26. "                                 6'b0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 18.--20. " apcpu_dcdc_cpu1_current_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 17. "                  mpll1_lock_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--16. "                mpll1_dvfs_index[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. "    apcpu_dcdc_cpu1_dvfs_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "             apcpu_dcdc_cpu1_dvfs_req ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "   apcpu_dcdc_cpu1_freq_update_en_fsm ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "              apcpu_core7_freq_upd_en ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "          apcpu_core7_freq_upd_bypass ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "           apcpu_core7_freq_upd_en_hw ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "          apcpu_core7_frc_freq_upd_en ," "0    ,%d..."
    BITFLD.LONG 0x00 3.--4. "         cgm_apcpu_core7_sel_byp[1:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. "         cgm_apcpu_core7_div_byp[2:0] ," "0x0  ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_mm_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 186(0xba)" 
    VARX 0x00 %l SWD.read(0x0000BA0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "            dcdc_sw_tune_en ," "0   ,%d..."
    BITFLD.LONG 0x00 27.--30. "         current_state[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 23.--26. "            next_state[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 22. "          vote_voltage_hold ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--21. "   vote_voltage_up_gap[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 16.--18. " vote_voltage_down_gap[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 13.--15. "     dcdc_step_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12. "           step_up_overflow ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "         step_down_overflow ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "          dcdc_step_tune_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               dvfs_urgency ," "0   ,%d..."
    BITFLD.LONG 0x00 6.--8. "          vote_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--5. "     vote_voltage_shdw[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. "       current_voltage[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_mm_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 187(0xbb)" 
    VARX 0x00 %l SWD.read(0x0000BB0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "                     5'h0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "             dvfs_cnt_clr ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "              dvfs_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "            dvfs_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "            dcdc_tune_req ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        dcdc_tune_req_pre ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "            dcdc_tune_ack ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "       dcdc_tune_ack_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "            dvfs_busy_fsm ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "             sw_cali_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 15.--17. "   dcdc_dvfs_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--14. "      voltage_up_gap[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. "    voltage_down_gap[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "       judge_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 3.--5. "    pre_vote_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 0.--2. " pre_current_voltage[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_mm_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 188(0xbc)" 
    VARX 0x00 %l SWD.read(0x0000BC0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "       dvfs_cnt[15:0] ," "0      ,%d..."
    BITFLD.LONG 0x00 7.--15. " dcdc_target_vol[8:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--6. "   dcdc_tune_cfg[6:0] ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_mm_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 189(0xbd)" 
    VARX 0x00 %l SWD.read(0x0000BD0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "     dcdc_tune_voltage[15:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " dcdc_tune_voltage_pre[15:0] ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_mm_dvfs_ctrl.top_dvfs_ctrl_dbg_bus00[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 190(0xbe)" 
    VARX 0x00 %l SWD.read(0x0000BE0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " sys0_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. " sys0_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 29. " sys1_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 28. " sys1_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " sys2_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 26. " sys2_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 25. " sys3_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. " sys3_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. " sys4_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 22. " sys4_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " sys5_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. " sys5_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. " sys6_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. " sys6_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " sys7_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. " sys7_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "      sys0_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " sys0_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "      sys1_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " sys1_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "      sys2_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " sys2_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "      sys3_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 8. " sys3_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "      sys4_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 6. " sys4_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "      sys5_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 4. " sys5_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "      sys6_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " sys6_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "      sys7_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 0. " sys7_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_mm_dvfs_ctrl.top_dvfs_ctrl_dbg_bus01[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 191(0xbf)" 
    VARX 0x00 %l SWD.read(0x0000BF0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "    sys0_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "    sys1_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "    sys2_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "    sys3_dvfs_req_valid ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "    sys4_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "    sys5_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "    sys6_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "    sys7_dvfs_req_valid ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--23. " sys0_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. " sys1_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. " sys2_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. " sys3_dvfs_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. " sys4_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. " sys5_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. " sys6_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. " sys7_dvfs_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_mm_dvfs_ctrl.top_dvfs_ctrl_dbg_bus02[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 192(0xc0)" 
    VARX 0x00 %l SWD.read(0x0000C00C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " sys0_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 30. " sys1_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 29. " sys2_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 28. " sys3_shutdown ," "0        ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " sys4_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 26. " sys5_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 25. " sys6_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 24. " sys7_shutdown ," "0        ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--23. "         24'b0 ," "0x0      ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_mm_dvfs_ctrl.top_dvfs_ctrl_dbg_bus03[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 193(0xc1)" 
    VARX 0x00 %l SWD.read(0x0000C10C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               sys0_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "               sys1_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "               sys2_dvfs_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "               sys3_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "               sys4_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "               sys5_dvfs_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "               sys6_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "               sys7_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 21.--23. " sys0_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--20. " sys1_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. " sys2_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. " sys3_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. " sys4_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. " sys5_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. " sys6_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. " sys7_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_mm_dvfs_ctrl.top_dvfs_ctrl_dbg_bus04[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 194(0xc2)" 
    VARX 0x00 %l SWD.read(0x0000C20C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "   sys0_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "   sys1_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "   sys2_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   sys3_voltage_meet_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "   sys4_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "   sys5_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "   sys6_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "   sys7_voltage_meet_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "      sys0_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "      sys1_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "      sys2_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "      sys3_voltage_meet ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      sys4_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      sys5_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "      sys6_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "      sys7_voltage_meet ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. " sys_dvfs_urgency_en[0] ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " sys_dvfs_urgency_en[1] ," "0   ,%d..."
    BITFLD.LONG 0x00 13. " sys_dvfs_urgency_en[2] ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " sys_dvfs_urgency_en[3] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. " sys_dvfs_urgency_en[4] ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " sys_dvfs_urgency_en[5] ," "0   ,%d..."
    BITFLD.LONG 0x00 9. " sys_dvfs_urgency_en[6] ," "0   ,%d..."
    BITFLD.LONG 0x00 8. " sys_dvfs_urgency_en[7] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "    sys_dvfs_urgency[0] ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "    sys_dvfs_urgency[1] ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "    sys_dvfs_urgency[2] ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "    sys_dvfs_urgency[3] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "    sys_dvfs_urgency[4] ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "    sys_dvfs_urgency[5] ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "    sys_dvfs_urgency[6] ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "    sys_dvfs_urgency[7] ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_mm_dvfs_ctrl.top_dvfs_ctrl_dbg_bus05[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 195(0xc3)" 
    VARX 0x00 %l SWD.read(0x0000C30C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,dcdc_tune_cnt[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_mm_dvfs_ctrl.top_dvfs_ctrl_dbg_bus06[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 196(0xc4)" 
    VARX 0x00 %l SWD.read(0x0000C40C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "        dcdc_tune_voltage[15:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " dcdc_tune_voltage_unsync[15:0] ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_mm_dvfs_ctrl.top_dvfs_ctrl_dbg_bus07[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 197(0xc5)" 
    VARX 0x00 %l SWD.read(0x0000C50C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           dcdc_tune_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 28.--30. "      judge_voltage_sw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--27. "      sys_dvfs_urgency[7:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 17.--19. "  dcdc_vote_voltage_hw[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--16. "  dcdc_vote_voltage_sw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. " dcdc_vote_voltage_mux[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "       dcdc_tune_req_unsync ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "         dcdc_tune_req_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "              dcdc_tune_req ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "        dcdc_tune_req_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "         shutdown_sync_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "           req_capture_busy ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "              dvfs_busy_fsm ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "    dcdc_tune_req_sync_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              top_dvfs_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           top_dvfs_clk_req ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "        top_dvfs_deep_sleep ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_modem_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 198(0xc6)" 
    VARX 0x00 %l SWD.read(0x0000C60C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "            dcdc_sw_tune_en ," "0   ,%d..."
    BITFLD.LONG 0x00 27.--30. "         current_state[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 23.--26. "            next_state[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 22. "          vote_voltage_hold ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--21. "   vote_voltage_up_gap[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 16.--18. " vote_voltage_down_gap[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 13.--15. "     dcdc_step_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12. "           step_up_overflow ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "         step_down_overflow ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "          dcdc_step_tune_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               dvfs_urgency ," "0   ,%d..."
    BITFLD.LONG 0x00 6.--8. "          vote_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--5. "     vote_voltage_shdw[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. "       current_voltage[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_modem_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 199(0xc7)" 
    VARX 0x00 %l SWD.read(0x0000C70C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "                     5'h0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "             dvfs_cnt_clr ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "              dvfs_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "            dvfs_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "            dcdc_tune_req ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        dcdc_tune_req_pre ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "            dcdc_tune_ack ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "       dcdc_tune_ack_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "            dvfs_busy_fsm ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "             sw_cali_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 15.--17. "   dcdc_dvfs_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--14. "      voltage_up_gap[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. "    voltage_down_gap[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "       judge_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 3.--5. "    pre_vote_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 0.--2. " pre_current_voltage[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_modem_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 200(0xc8)" 
    VARX 0x00 %l SWD.read(0x0000C80C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "       dvfs_cnt[15:0] ," "0      ,%d..."
    BITFLD.LONG 0x00 7.--15. " dcdc_target_vol[8:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--6. "   dcdc_tune_cfg[6:0] ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_modem_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 201(0xc9)" 
    VARX 0x00 %l SWD.read(0x0000C90C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "     dcdc_tune_voltage[15:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " dcdc_tune_voltage_pre[15:0] ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_modem_dvfs_ctrl.top_dvfs_ctrl_dbg_bus00[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 202(0xca)" 
    VARX 0x00 %l SWD.read(0x0000CA0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " sys0_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. " sys0_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 29. " sys1_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 28. " sys1_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " sys2_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 26. " sys2_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 25. " sys3_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. " sys3_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. " sys4_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 22. " sys4_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " sys5_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. " sys5_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. " sys6_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. " sys6_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " sys7_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. " sys7_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "      sys0_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " sys0_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "      sys1_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " sys1_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "      sys2_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " sys2_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "      sys3_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 8. " sys3_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "      sys4_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 6. " sys4_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "      sys5_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 4. " sys5_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "      sys6_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " sys6_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "      sys7_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 0. " sys7_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_modem_dvfs_ctrl.top_dvfs_ctrl_dbg_bus01[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 203(0xcb)" 
    VARX 0x00 %l SWD.read(0x0000CB0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "    sys0_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "    sys1_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "    sys2_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "    sys3_dvfs_req_valid ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "    sys4_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "    sys5_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "    sys6_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "    sys7_dvfs_req_valid ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--23. " sys0_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. " sys1_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. " sys2_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. " sys3_dvfs_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. " sys4_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. " sys5_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. " sys6_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. " sys7_dvfs_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_modem_dvfs_ctrl.top_dvfs_ctrl_dbg_bus02[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 204(0xcc)" 
    VARX 0x00 %l SWD.read(0x0000CC0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " sys0_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 30. " sys1_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 29. " sys2_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 28. " sys3_shutdown ," "0        ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " sys4_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 26. " sys5_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 25. " sys6_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 24. " sys7_shutdown ," "0        ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--23. "         24'b0 ," "0x0      ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_modem_dvfs_ctrl.top_dvfs_ctrl_dbg_bus03[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 205(0xcd)" 
    VARX 0x00 %l SWD.read(0x0000CD0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               sys0_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "               sys1_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "               sys2_dvfs_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "               sys3_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "               sys4_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "               sys5_dvfs_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "               sys6_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "               sys7_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 21.--23. " sys0_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--20. " sys1_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. " sys2_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. " sys3_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. " sys4_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. " sys5_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. " sys6_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. " sys7_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_modem_dvfs_ctrl.top_dvfs_ctrl_dbg_bus04[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 206(0xce)" 
    VARX 0x00 %l SWD.read(0x0000CE0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "   sys0_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "   sys1_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "   sys2_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   sys3_voltage_meet_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "   sys4_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "   sys5_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "   sys6_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "   sys7_voltage_meet_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "      sys0_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "      sys1_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "      sys2_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "      sys3_voltage_meet ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      sys4_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      sys5_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "      sys6_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "      sys7_voltage_meet ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. " sys_dvfs_urgency_en[0] ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " sys_dvfs_urgency_en[1] ," "0   ,%d..."
    BITFLD.LONG 0x00 13. " sys_dvfs_urgency_en[2] ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " sys_dvfs_urgency_en[3] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. " sys_dvfs_urgency_en[4] ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " sys_dvfs_urgency_en[5] ," "0   ,%d..."
    BITFLD.LONG 0x00 9. " sys_dvfs_urgency_en[6] ," "0   ,%d..."
    BITFLD.LONG 0x00 8. " sys_dvfs_urgency_en[7] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "    sys_dvfs_urgency[0] ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "    sys_dvfs_urgency[1] ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "    sys_dvfs_urgency[2] ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "    sys_dvfs_urgency[3] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "    sys_dvfs_urgency[4] ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "    sys_dvfs_urgency[5] ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "    sys_dvfs_urgency[6] ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "    sys_dvfs_urgency[7] ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_modem_dvfs_ctrl.top_dvfs_ctrl_dbg_bus05[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 207(0xcf)" 
    VARX 0x00 %l SWD.read(0x0000CF0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,dcdc_tune_cnt[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_modem_dvfs_ctrl.top_dvfs_ctrl_dbg_bus06[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 208(0xd0)" 
    VARX 0x00 %l SWD.read(0x0000D00C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "        dcdc_tune_voltage[15:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " dcdc_tune_voltage_unsync[15:0] ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_modem_dvfs_ctrl.top_dvfs_ctrl_dbg_bus07[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 209(0xd1)" 
    VARX 0x00 %l SWD.read(0x0000D10C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           dcdc_tune_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 28.--30. "      judge_voltage_sw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--27. "      sys_dvfs_urgency[7:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 17.--19. "  dcdc_vote_voltage_hw[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--16. "  dcdc_vote_voltage_sw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. " dcdc_vote_voltage_mux[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "       dcdc_tune_req_unsync ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "         dcdc_tune_req_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "              dcdc_tune_req ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "        dcdc_tune_req_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "         shutdown_sync_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "           req_capture_busy ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "              dvfs_busy_fsm ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "    dcdc_tune_req_sync_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              top_dvfs_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           top_dvfs_clk_req ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "        top_dvfs_deep_sleep ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu0_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 210(0xd2)" 
    VARX 0x00 %l SWD.read(0x0000D20C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "            dcdc_sw_tune_en ," "0   ,%d..."
    BITFLD.LONG 0x00 27.--30. "         current_state[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 23.--26. "            next_state[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 22. "          vote_voltage_hold ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--21. "   vote_voltage_up_gap[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 16.--18. " vote_voltage_down_gap[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 13.--15. "     dcdc_step_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12. "           step_up_overflow ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "         step_down_overflow ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "          dcdc_step_tune_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               dvfs_urgency ," "0   ,%d..."
    BITFLD.LONG 0x00 6.--8. "          vote_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--5. "     vote_voltage_shdw[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. "       current_voltage[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu0_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 211(0xd3)" 
    VARX 0x00 %l SWD.read(0x0000D30C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "                     5'h0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "             dvfs_cnt_clr ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "              dvfs_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "            dvfs_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "            dcdc_tune_req ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        dcdc_tune_req_pre ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "            dcdc_tune_ack ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "       dcdc_tune_ack_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "            dvfs_busy_fsm ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "             sw_cali_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 15.--17. "   dcdc_dvfs_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--14. "      voltage_up_gap[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. "    voltage_down_gap[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "       judge_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 3.--5. "    pre_vote_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 0.--2. " pre_current_voltage[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu0_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 212(0xd4)" 
    VARX 0x00 %l SWD.read(0x0000D40C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "       dvfs_cnt[15:0] ," "0      ,%d..."
    BITFLD.LONG 0x00 7.--15. " dcdc_target_vol[8:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--6. "   dcdc_tune_cfg[6:0] ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu0_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 213(0xd5)" 
    VARX 0x00 %l SWD.read(0x0000D50C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "     dcdc_tune_voltage[15:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " dcdc_tune_voltage_pre[15:0] ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu0_dvfs_ctrl.top_dvfs_ctrl_dbg_bus00[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 214(0xd6)" 
    VARX 0x00 %l SWD.read(0x0000D60C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " sys0_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. " sys0_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 29. " sys1_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 28. " sys1_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " sys2_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 26. " sys2_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 25. " sys3_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. " sys3_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. " sys4_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 22. " sys4_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " sys5_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. " sys5_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. " sys6_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. " sys6_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " sys7_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. " sys7_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "      sys0_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " sys0_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "      sys1_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " sys1_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "      sys2_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " sys2_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "      sys3_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 8. " sys3_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "      sys4_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 6. " sys4_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "      sys5_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 4. " sys5_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "      sys6_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " sys6_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "      sys7_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 0. " sys7_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu0_dvfs_ctrl.top_dvfs_ctrl_dbg_bus01[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 215(0xd7)" 
    VARX 0x00 %l SWD.read(0x0000D70C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "    sys0_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "    sys1_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "    sys2_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "    sys3_dvfs_req_valid ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "    sys4_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "    sys5_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "    sys6_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "    sys7_dvfs_req_valid ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--23. " sys0_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. " sys1_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. " sys2_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. " sys3_dvfs_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. " sys4_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. " sys5_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. " sys6_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. " sys7_dvfs_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu0_dvfs_ctrl.top_dvfs_ctrl_dbg_bus02[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 216(0xd8)" 
    VARX 0x00 %l SWD.read(0x0000D80C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " sys0_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 30. " sys1_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 29. " sys2_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 28. " sys3_shutdown ," "0        ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " sys4_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 26. " sys5_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 25. " sys6_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 24. " sys7_shutdown ," "0        ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--23. "         24'b0 ," "0x0      ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu0_dvfs_ctrl.top_dvfs_ctrl_dbg_bus03[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 217(0xd9)" 
    VARX 0x00 %l SWD.read(0x0000D90C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               sys0_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "               sys1_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "               sys2_dvfs_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "               sys3_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "               sys4_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "               sys5_dvfs_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "               sys6_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "               sys7_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 21.--23. " sys0_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--20. " sys1_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. " sys2_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. " sys3_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. " sys4_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. " sys5_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. " sys6_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. " sys7_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu0_dvfs_ctrl.top_dvfs_ctrl_dbg_bus04[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 218(0xda)" 
    VARX 0x00 %l SWD.read(0x0000DA0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "   sys0_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "   sys1_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "   sys2_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   sys3_voltage_meet_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "   sys4_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "   sys5_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "   sys6_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "   sys7_voltage_meet_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "      sys0_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "      sys1_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "      sys2_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "      sys3_voltage_meet ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      sys4_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      sys5_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "      sys6_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "      sys7_voltage_meet ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. " sys_dvfs_urgency_en[0] ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " sys_dvfs_urgency_en[1] ," "0   ,%d..."
    BITFLD.LONG 0x00 13. " sys_dvfs_urgency_en[2] ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " sys_dvfs_urgency_en[3] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. " sys_dvfs_urgency_en[4] ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " sys_dvfs_urgency_en[5] ," "0   ,%d..."
    BITFLD.LONG 0x00 9. " sys_dvfs_urgency_en[6] ," "0   ,%d..."
    BITFLD.LONG 0x00 8. " sys_dvfs_urgency_en[7] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "    sys_dvfs_urgency[0] ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "    sys_dvfs_urgency[1] ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "    sys_dvfs_urgency[2] ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "    sys_dvfs_urgency[3] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "    sys_dvfs_urgency[4] ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "    sys_dvfs_urgency[5] ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "    sys_dvfs_urgency[6] ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "    sys_dvfs_urgency[7] ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu0_dvfs_ctrl.top_dvfs_ctrl_dbg_bus05[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 219(0xdb)" 
    VARX 0x00 %l SWD.read(0x0000DB0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,dcdc_tune_cnt[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu0_dvfs_ctrl.top_dvfs_ctrl_dbg_bus06[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 220(0xdc)" 
    VARX 0x00 %l SWD.read(0x0000DC0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "        dcdc_tune_voltage[15:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " dcdc_tune_voltage_unsync[15:0] ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu0_dvfs_ctrl.top_dvfs_ctrl_dbg_bus07[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 221(0xdd)" 
    VARX 0x00 %l SWD.read(0x0000DD0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           dcdc_tune_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 28.--30. "      judge_voltage_sw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--27. "      sys_dvfs_urgency[7:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 17.--19. "  dcdc_vote_voltage_hw[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--16. "  dcdc_vote_voltage_sw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. " dcdc_vote_voltage_mux[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "       dcdc_tune_req_unsync ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "         dcdc_tune_req_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "              dcdc_tune_req ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "        dcdc_tune_req_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "         shutdown_sync_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "           req_capture_busy ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "              dvfs_busy_fsm ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "    dcdc_tune_req_sync_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              top_dvfs_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           top_dvfs_clk_req ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "        top_dvfs_deep_sleep ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dialog_dvfs_ctrl.u_top_dialog_dvfs_fsm.top_dvfs_fsm_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 222(0xde)" 
    VARX 0x00 %l SWD.read(0x0000DE0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "         current_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 22.--26. "            next_state[4:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 19.--21. "   vote_voltage_up_gap[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 16.--18. " vote_voltage_down_gap[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13.--15. "     dcdc_step_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12. "           step_up_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "         step_down_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "          dcdc_step_tune_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "               dvfs_urgency ," "0    ,%d..."
    BITFLD.LONG 0x00 6.--8. "          vote_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 3.--5. "     vote_voltage_shdw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 0.--2. "       current_voltage[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dialog_dvfs_ctrl.u_top_dialog_dvfs_fsm.top_dvfs_fsm_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 223(0xdf)" 
    VARX 0x00 %l SWD.read(0x0000DF0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "                     2'h0 ," "0x0 ,%x..."
    BITFLD.LONG 0x00 29. "          dcdc_sw_tune_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "        vote_voltage_hold ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "           dcdc_tune_req0 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 26. "       dcdc_tune_req0_pre ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "           dcdc_tune_req1 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "       dcdc_tune_req1_pre ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "           dcdc_tune_ack0 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "      dcdc_tune_ack0_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "           dcdc_tune_ack1 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "      dcdc_tune_ack1_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 19. "            dvfs_busy_fsm ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "             sw_cali_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 15.--17. "   dcdc_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. "      voltage_up_gap[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 9.--11. "    voltage_down_gap[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6.--8. "       judge_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. "    pre_vote_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. " pre_current_voltage[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dialog_dvfs_ctrl.u_top_dialog_dvfs_fsm.top_dvfs_fsm_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 224(0xe0)" 
    VARX 0x00 %l SWD.read(0x0000E00C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "                    4'h0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 21.--27. "      dcdc_tune_vol[6:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 14.--20. "    dcdc_target_vol[6:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 7.--13. "      dcdc_tune_cfg[6:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--6. " dcdc_tune_cfg_comb[6:0] ," "0x0  ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dialog_dvfs_ctrl.u_top_dialog_dvfs_fsm.top_dvfs_fsm_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 225(0xe1)" 
    VARX 0x00 %l SWD.read(0x0000E10C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--31. "          13'b0 ," "0x0    ,%x..."
    BITFLD.LONG 0x00 3.--18. " dvfs_cnt[15:0] ," "0      ,%d..."
    BITFLD.LONG 0x00 2. "   dvfs_cnt_clr ," "0      ,%d..."
    BITFLD.LONG 0x00 1. "    dvfs_cnt_en ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "  dvfs_cnt_done ," "0      ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dialog_dvfs_ctrl.top_dvfs_ctrl_dbg_bus00[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 226(0xe2)" 
    VARX 0x00 %l SWD.read(0x0000E20C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " sys0_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. " sys0_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 29. " sys1_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 28. " sys1_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " sys2_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 26. " sys2_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 25. " sys3_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. " sys3_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. " sys4_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 22. " sys4_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " sys5_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. " sys5_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. " sys6_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. " sys6_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " sys7_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. " sys7_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "      sys0_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " sys0_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "      sys1_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " sys1_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "      sys2_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " sys2_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "      sys3_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 8. " sys3_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "      sys4_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 6. " sys4_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "      sys5_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 4. " sys5_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "      sys6_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " sys6_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "      sys7_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 0. " sys7_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dialog_dvfs_ctrl.top_dvfs_ctrl_dbg_bus01[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 227(0xe3)" 
    VARX 0x00 %l SWD.read(0x0000E30C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "    sys0_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "    sys1_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "    sys2_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "    sys3_dvfs_req_valid ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "    sys4_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "    sys5_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "    sys6_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "    sys7_dvfs_req_valid ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--23. " sys0_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. " sys1_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. " sys2_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. " sys3_dvfs_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. " sys4_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. " sys5_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. " sys6_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. " sys7_dvfs_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dialog_dvfs_ctrl.top_dvfs_ctrl_dbg_bus02[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 228(0xe4)" 
    VARX 0x00 %l SWD.read(0x0000E40C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " sys0_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 30. " sys1_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 29. " sys2_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 28. " sys3_shutdown ," "0        ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " sys4_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 26. " sys5_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 25. " sys6_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 24. " sys7_shutdown ," "0        ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--23. "         24'h0 ," "0x0      ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dialog_dvfs_ctrl.top_dvfs_ctrl_dbg_bus03[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 229(0xe5)" 
    VARX 0x00 %l SWD.read(0x0000E50C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               sys0_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "               sys1_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "               sys2_dvfs_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "               sys3_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "               sys4_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "               sys5_dvfs_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "               sys6_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "               sys7_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 21.--23. " sys0_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--20. " sys1_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. " sys2_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. " sys3_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. " sys4_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. " sys5_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. " sys6_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. " sys7_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dialog_dvfs_ctrl.top_dvfs_ctrl_dbg_bus04[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 230(0xe6)" 
    VARX 0x00 %l SWD.read(0x0000E60C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "   sys0_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "   sys1_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "   sys2_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   sys3_voltage_meet_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "   sys4_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "   sys5_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "   sys6_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "   sys7_voltage_meet_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "      sys0_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "      sys1_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "      sys2_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "      sys3_voltage_meet ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      sys4_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      sys5_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "      sys6_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "      sys7_voltage_meet ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. " sys_dvfs_urgency_en[0] ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " sys_dvfs_urgency_en[1] ," "0   ,%d..."
    BITFLD.LONG 0x00 13. " sys_dvfs_urgency_en[2] ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " sys_dvfs_urgency_en[3] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. " sys_dvfs_urgency_en[4] ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " sys_dvfs_urgency_en[5] ," "0   ,%d..."
    BITFLD.LONG 0x00 9. " sys_dvfs_urgency_en[6] ," "0   ,%d..."
    BITFLD.LONG 0x00 8. " sys_dvfs_urgency_en[7] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "    sys_dvfs_urgency[0] ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "    sys_dvfs_urgency[1] ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "    sys_dvfs_urgency[2] ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "    sys_dvfs_urgency[3] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "    sys_dvfs_urgency[4] ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "    sys_dvfs_urgency[5] ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "    sys_dvfs_urgency[6] ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "    sys_dvfs_urgency[7] ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dialog_dvfs_ctrl.top_dvfs_ctrl_dbg_bus05[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 231(0xe7)" 
    VARX 0x00 %l SWD.read(0x0000E70C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,dcdc_tune_cnt[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dialog_dvfs_ctrl.top_dvfs_ctrl_dbg_bus06[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 232(0xe8)" 
    VARX 0x00 %l SWD.read(0x0000E80C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 25.--31. "    dcdc_tune_voltage[6:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 18.--24. " dcdc_tune_vol_unsync[6:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--17. "        dcdc_tune_cfg[6:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 4.--10. " dcdc_tune_cfg_unsync[6:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "        shutdown_sync_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "          req_capture_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "             dvfs_busy_fsm ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "   dcdc_tune_req_sync_busy ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dialog_dvfs_ctrl.top_dvfs_ctrl_dbg_bus07[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 233(0xe9)" 
    VARX 0x00 %l SWD.read(0x0000E90C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           dcdc_tune_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 28.--30. "      judge_voltage_sw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--27. "      sys_dvfs_urgency[7:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 17.--19. "  dcdc_vote_voltage_hw[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--16. "  dcdc_vote_voltage_sw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. " dcdc_vote_voltage_mux[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "      dcdc_tune_req1_unsync ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "        dcdc_tune_req1_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "             dcdc_tune_req1 ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "       dcdc_tune_req1_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "      dcdc_tune_req0_unsync ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "        dcdc_tune_req0_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "             dcdc_tune_req0 ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "       dcdc_tune_req0_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              top_dvfs_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           top_dvfs_clk_req ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "        top_dvfs_deep_sleep ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus0[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 234(0xea)" 
    VARX 0x00 %l SWD.read(0x0000EA0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "            dcdc_sw_tune_en ," "0   ,%d..."
    BITFLD.LONG 0x00 27.--30. "         current_state[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 23.--26. "            next_state[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 22. "          vote_voltage_hold ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19.--21. "   vote_voltage_up_gap[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 16.--18. " vote_voltage_down_gap[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 13.--15. "     dcdc_step_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12. "           step_up_overflow ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "         step_down_overflow ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "          dcdc_step_tune_en ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "               dvfs_urgency ," "0   ,%d..."
    BITFLD.LONG 0x00 6.--8. "          vote_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3.--5. "     vote_voltage_shdw[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. "       current_voltage[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus1[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 235(0xeb)" 
    VARX 0x00 %l SWD.read(0x0000EB0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "                     5'h0 ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "             dvfs_cnt_clr ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "              dvfs_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "            dvfs_cnt_done ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "            dcdc_tune_req ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "        dcdc_tune_req_pre ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "            dcdc_tune_ack ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "       dcdc_tune_ack_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "            dvfs_busy_fsm ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "             sw_cali_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 15.--17. "   dcdc_dvfs_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 12.--14. "      voltage_up_gap[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. "    voltage_down_gap[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 6.--8. "       judge_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 3.--5. "    pre_vote_voltage[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 0.--2. " pre_current_voltage[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus2[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 236(0xec)" 
    VARX 0x00 %l SWD.read(0x0000EC0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "       dvfs_cnt[15:0] ," "0      ,%d..."
    BITFLD.LONG 0x00 7.--15. " dcdc_target_vol[8:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--6. "   dcdc_tune_cfg[6:0] ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dvfs_ctrl.u_top_dvfs_fsm.top_dvfs_fsm_dbg_bus3[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 237(0xed)" 
    VARX 0x00 %l SWD.read(0x0000ED0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "     dcdc_tune_voltage[15:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " dcdc_tune_voltage_pre[15:0] ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dvfs_ctrl.top_dvfs_ctrl_dbg_bus00[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 238(0xee)" 
    VARX 0x00 %l SWD.read(0x0000EE0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " sys0_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. " sys0_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 29. " sys1_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 28. " sys1_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " sys2_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 26. " sys2_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 25. " sys3_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. " sys3_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. " sys4_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 22. " sys4_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " sys5_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. " sys5_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. " sys6_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. " sys6_shutdown_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " sys7_shutdown_dly1 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. " sys7_shutdown_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "      sys0_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " sys0_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "      sys1_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " sys1_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "      sys2_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " sys2_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "      sys3_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 8. " sys3_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "      sys4_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 6. " sys4_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "      sys5_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 4. " sys5_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "      sys6_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " sys6_dvfs_req_sync ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "      sys7_dvfs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 0. " sys7_dvfs_req_sync ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dvfs_ctrl.top_dvfs_ctrl_dbg_bus01[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 239(0xef)" 
    VARX 0x00 %l SWD.read(0x0000EF0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "    sys0_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "    sys1_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "    sys2_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "    sys3_dvfs_req_valid ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "    sys4_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "    sys5_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "    sys6_dvfs_req_valid ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "    sys7_dvfs_req_valid ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 21.--23. " sys0_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 18.--20. " sys1_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. " sys2_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. " sys3_dvfs_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. " sys4_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. " sys5_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. " sys6_dvfs_voltage[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--2. " sys7_dvfs_voltage[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dvfs_ctrl.top_dvfs_ctrl_dbg_bus02[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 240(0xf0)" 
    VARX 0x00 %l SWD.read(0x0000F00C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " sys0_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 30. " sys1_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 29. " sys2_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 28. " sys3_shutdown ," "0        ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " sys4_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 26. " sys5_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 25. " sys6_shutdown ," "0        ,%d..."
    BITFLD.LONG 0x00 24. " sys7_shutdown ," "0        ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--23. "         24'b0 ," "0x0      ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dvfs_ctrl.top_dvfs_ctrl_dbg_bus03[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 241(0xf1)" 
    VARX 0x00 %l SWD.read(0x0000F10C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               sys0_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "               sys1_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "               sys2_dvfs_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "               sys3_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "               sys4_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "               sys5_dvfs_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "               sys6_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "               sys7_dvfs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 21.--23. " sys0_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18.--20. " sys1_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 15.--17. " sys2_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 12.--14. " sys3_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9.--11. " sys4_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--8. " sys5_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3.--5. " sys6_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--2. " sys7_dvfs_voltage_sync[2:0] ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dvfs_ctrl.top_dvfs_ctrl_dbg_bus04[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 242(0xf2)" 
    VARX 0x00 %l SWD.read(0x0000F20C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "   sys0_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "   sys1_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "   sys2_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "   sys3_voltage_meet_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "   sys4_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "   sys5_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "   sys6_voltage_meet_hw ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "   sys7_voltage_meet_hw ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "      sys0_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "      sys1_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "      sys2_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "      sys3_voltage_meet ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      sys4_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      sys5_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "      sys6_voltage_meet ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "      sys7_voltage_meet ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. " sys_dvfs_urgency_en[0] ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " sys_dvfs_urgency_en[1] ," "0   ,%d..."
    BITFLD.LONG 0x00 13. " sys_dvfs_urgency_en[2] ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " sys_dvfs_urgency_en[3] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. " sys_dvfs_urgency_en[4] ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " sys_dvfs_urgency_en[5] ," "0   ,%d..."
    BITFLD.LONG 0x00 9. " sys_dvfs_urgency_en[6] ," "0   ,%d..."
    BITFLD.LONG 0x00 8. " sys_dvfs_urgency_en[7] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "    sys_dvfs_urgency[0] ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "    sys_dvfs_urgency[1] ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "    sys_dvfs_urgency[2] ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "    sys_dvfs_urgency[3] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "    sys_dvfs_urgency[4] ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "    sys_dvfs_urgency[5] ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "    sys_dvfs_urgency[6] ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "    sys_dvfs_urgency[7] ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dvfs_ctrl.top_dvfs_ctrl_dbg_bus05[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 243(0xf3)" 
    VARX 0x00 %l SWD.read(0x0000F30C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus ,dcdc_tune_cnt[31:0]"
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dvfs_ctrl.top_dvfs_ctrl_dbg_bus06[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 244(0xf4)" 
    VARX 0x00 %l SWD.read(0x0000F40C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "        dcdc_tune_voltage[15:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " dcdc_tune_voltage_unsync[15:0] ," "0x0    ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_top_dvfs_wrap.u_aon_dvfs_top.u_dcdc_cpu1_dvfs_ctrl.top_dvfs_ctrl_dbg_bus07[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 245(0xf5)" 
    VARX 0x00 %l SWD.read(0x0000F50C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "           dcdc_tune_cnt_en ," "0    ,%d..."
    BITFLD.LONG 0x00 28.--30. "      judge_voltage_sw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 20.--27. "      sys_dvfs_urgency[7:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 17.--19. "  dcdc_vote_voltage_hw[2:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14.--16. "  dcdc_vote_voltage_sw[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11.--13. " dcdc_vote_voltage_mux[2:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 10. "       dcdc_tune_req_unsync ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "         dcdc_tune_req_sync ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 8. "              dcdc_tune_req ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "        dcdc_tune_req_valid ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "         shutdown_sync_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "           req_capture_busy ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "              dvfs_busy_fsm ," "0    ,%d..."
    BITFLD.LONG 0x00 3. "    dcdc_tune_req_sync_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "              top_dvfs_busy ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "           top_dvfs_clk_req ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "        top_dvfs_deep_sleep ," "0    ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_glb_bus_clk_gate.glb_bus_clk_gate_dbg_bus00[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 246(0xf6)" 
    VARX 0x00 %l SWD.read(0x0000F60C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        lp_stat_wtlcp_async_bridge_w ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "       cgm_busy_wtlcp_async_bridge_r ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        lp_stat_audcp_async_bridge_w ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "       cgm_busy_audcp_async_bridge_r ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "      cactive_aon2ddr_async_bridge_w ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "      csysreq_aon2ddr_async_bridge_w ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "      csysack_aon2ddr_async_bridge_w ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "      lp_stat_aon2ddr_async_bridge_w ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "       aon2ddr_async_bridge_lp_force ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "           lp_force_ack_aon2ddr_ab_w ," "0   ,%d..."
    BITFLD.LONG 0x00 21. " cgm_busy_lpc_aon2ddr_async_bridge_w ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "        lp_stat_apcpu_async_bridge_w ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "       cgm_busy_apcpu_async_bridge_r ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "             cgm_busy_ap_mm_gpu_root ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "                    cgm_ap_mm_gpu_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "                  cgm_busy_ap_mm_gpu ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "                cgm_busy_ap_mtx_slv4 ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "              cgm_busy_ap_mm_mm_root ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "                     cgm_ap_mm_mm_en ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "                   cgm_busy_ap_mm_mm ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "                cgm_busy_ap_mtx_slv3 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "                   cgm_busy_ap_mm_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "                     cgm_ap_mm_ap_en ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "                  cgm_ap_mtx_slv3_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "                  cgm_ap_mtx_slv4_en ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "                   cgm_ap_mm_root_en ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "               cgm_busy_ap_axi_apcpu ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "                 cgm_ap_axi_apcpu_en ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "                 cgm_apcpu_mtx_s0_en ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "                    cgm_ap_axi_ap_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "                         sec_tzpc_eb ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "                  cgm_ap_axi_root_en ," "0   ,%d..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_glb_bus_clk_gate.glb_bus_clk_gate_dbg_bus01[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 247(0xf7)" 
    VARX 0x00 %l SWD.read(0x0000F70C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "       cgm_busy_aon_apb_ap ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "         cgm_aon_apb_ap_en ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "        cgm_ap_mtx_slv5_en ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "    cgm_busy_aon_apb_pubcp ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "      cgm_aon_apb_pubcp_en ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "         cgm_pubcp_slv6_en ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "    cgm_busy_aon_apb_wtlcp ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "      cgm_aon_apb_wtlcp_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "         cgm_wtlcp_slv1_en ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "    cgm_busy_aon_apb_audcp ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "      cgm_aon_apb_audcp_en ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "       cgm_audcp_mtx_s1_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "     cgm_busy_audcp_mtx_m3 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. " cgm_busy_aon_apb_pub_root ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "        cgm_aon_apb_pub_en ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "      cgm_busy_aon_apb_pub ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "      cgm_busy_aon_apb_ese ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "      cactive_aon_mtx_main ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "      csysreq_aon_mtx_main ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "      csysack_aon_mtx_main ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "      lp_stat_aon_mtx_main ," "0   ,%d..."
    BITFLD.LONG 0x00 10. " cgm_busy_lpc_aon_mtx_main ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "        cactive_aon_mtx_m0 ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "        csysreq_aon_mtx_m0 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "        csysack_aon_mtx_m0 ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "        lp_stat_aon_mtx_m0 ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "   cgm_busy_lpc_aon_mtx_m0 ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "        cactive_aon_mtx_m1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "        csysreq_aon_mtx_m1 ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "        csysack_aon_mtx_m1 ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "        lp_stat_aon_mtx_m1 ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "   cgm_busy_lpc_aon_mtx_m1 ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_aon_wrapper.u_sys_lp.u_glb_bus_clk_gate.glb_bus_clk_gate_dbg_bus02[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 248(0xf8)" 
    VARX 0x00 %l SWD.read(0x0000F80C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          cactive_aon_mtx_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "          csysreq_aon_mtx_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "          csysack_aon_mtx_m2 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "          lp_stat_aon_mtx_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 27. "     cgm_busy_lpc_aon_mtx_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "          cactive_aon_mtx_m3 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "          csysreq_aon_mtx_m3 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "          csysack_aon_mtx_m3 ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "          lp_stat_aon_mtx_m3 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "     cgm_busy_lpc_aon_mtx_m3 ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "          cactive_aon_mtx_m4 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "          csysreq_aon_mtx_m4 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "          csysack_aon_mtx_m4 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "          lp_stat_aon_mtx_m4 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "     cgm_busy_lpc_aon_mtx_m4 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 16. "          cactive_aon_mtx_m5 ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "          csysreq_aon_mtx_m5 ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "          csysack_aon_mtx_m5 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 13. "          lp_stat_aon_mtx_m5 ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "     cgm_busy_lpc_aon_mtx_m5 ," "0   ,%d..."
    BITFLD.LONG 0x00 11. "          cactive_aon_mtx_m6 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "          csysreq_aon_mtx_m6 ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "          csysack_aon_mtx_m6 ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "          lp_stat_aon_mtx_m6 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "     cgm_busy_lpc_aon_mtx_m6 ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "      cactive_axi_cm4_to_aon ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "      csysreq_axi_cm4_to_aon ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4. "      csysack_axi_cm4_to_aon ," "0   ,%d..."
    BITFLD.LONG 0x00 3. "      lp_stat_axi_cm4_to_aon ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " cgm_busy_lpc_axi_cm4_to_aon ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--1. "                        2'h0 ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_glb_bus_clk_gate.glb_bus_clk_gate_dbg_bus03[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 249(0xf9)" 
    VARX 0x00 %l SWD.read(0x0000F90C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "      cactive_aon_mtx_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "      csysreq_aon_mtx_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "      csysack_aon_mtx_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "      lp_stat_aon_mtx_s0 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " cgm_busy_lpc_aon_mtx_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "      cactive_aon_mtx_s1 ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "      csysreq_aon_mtx_s1 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "      csysack_aon_mtx_s1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "      lp_stat_aon_mtx_s1 ," "0   ,%d..."
    BITFLD.LONG 0x00 22. " cgm_busy_lpc_aon_mtx_s1 ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "      cactive_aon_mtx_s2 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "      csysreq_aon_mtx_s2 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      csysack_aon_mtx_s2 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      lp_stat_aon_mtx_s2 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " cgm_busy_lpc_aon_mtx_s2 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "      cactive_aon_mtx_s3 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "      csysreq_aon_mtx_s3 ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "      csysack_aon_mtx_s3 ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "      lp_stat_aon_mtx_s3 ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " cgm_busy_lpc_aon_mtx_s3 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "      cactive_aon_mtx_s4 ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "      csysreq_aon_mtx_s4 ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "      csysack_aon_mtx_s4 ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "      lp_stat_aon_mtx_s4 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. " cgm_busy_lpc_aon_mtx_s4 ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "      cactive_aon_mtx_s5 ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "      csysreq_aon_mtx_s5 ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "      csysack_aon_mtx_s5 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "      lp_stat_aon_mtx_s5 ," "0   ,%d..."
    BITFLD.LONG 0x00 2. " cgm_busy_lpc_aon_mtx_s5 ," "0   ,%d..."
    BITFLD.LONG 0x00 0.--1. "                    2'b0 ," "0x0 ,%x..."
    SGROUP "u_aon_wrapper.u_sys_lp.u_glb_bus_clk_gate.glb_bus_clk_gate_dbg_bus04[31:0] @ aon_debug_subsys_bus"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 6(0x6) mod 0(0x0) sig 250(0xfa)" 
    VARX 0x00 %l SWD.read(0x0000FA0C)
    TEXTLINE ""
    LINE.LONG 0x00 " aon_debug_subsys_bus "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "      cactive_aon_mtx_s6 ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "      csysreq_aon_mtx_s6 ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "      csysack_aon_mtx_s6 ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "      lp_stat_aon_mtx_s6 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. " cgm_busy_lpc_aon_mtx_s6 ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "      cactive_aon_mtx_s7 ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "      csysreq_aon_mtx_s7 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "      csysack_aon_mtx_s7 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "      lp_stat_aon_mtx_s7 ," "0   ,%d..."
    BITFLD.LONG 0x00 22. " cgm_busy_lpc_aon_mtx_s7 ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "      cactive_aon_mtx_s8 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "      csysreq_aon_mtx_s8 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "      csysack_aon_mtx_s8 ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "      lp_stat_aon_mtx_s8 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. " cgm_busy_lpc_aon_mtx_s8 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "      cactive_aon_mtx_s9 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "      csysreq_aon_mtx_s9 ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "      csysack_aon_mtx_s9 ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "      lp_stat_aon_mtx_s9 ," "0   ,%d..."
    BITFLD.LONG 0x00 12. " cgm_busy_lpc_aon_mtx_s9 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "         gic_qactive_col ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "        gic_qacceptn_col ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "           gic_qdeny_col ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "           gic_qreqn_col ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "         lp_stat_gic_col ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "              PWRQACTIVE ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "             PWRQACCEPTn ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "                PWRQDENY ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "                PWRQREQn ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "       lp_stat_debug_pwr ," "0   ,%d..."
    BITFLD.LONG 0x00 0.--1. "                    2'b0 ," "0x0 ,%x..."
TREE.END
