============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  11:06:07 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-364 ps) Setup Check with Pin regFile/mem_reg[9][9]/CKN->SI
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][9]/SI
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     282                  
       Uncertainty:-     200                  
     Required Time:=    2018                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     382                  
             Slack:=    -364                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1294/Y   -       A1->Y F     AOI21X4        1  3.0    92    86    2095 
  dspMemoryLogic/g1273/Y   -       B->Y  R     NAND2X4        1  3.2    42    63    2159 
  regFile/g9395/Y          -       A1->Y F     AOI21X4        1  7.3   148   123    2282 
  regFile/g9387/Y          -       A->Y  R     INVX16        32 35.5    83   100    2382 
  regFile/mem_reg[9][9]/SI -       -     R     SDFFNSRXL     32    -     -     0    2382 
#----------------------------------------------------------------------------------------

