;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 249, @60
	ADD 249, @60
	JMZ 210, 30
	JMZ 210, 30
	CMP @121, 106
	MOV -817, <-20
	MOV -817, <-20
	ADD 210, 60
	MOV -1, <-20
	SUB 0, -1
	MOV -1, <-20
	SUB 0, -1
	SUB -7, <-670
	SUB -7, <-670
	CMP -507, @-920
	CMP -507, @-920
	SUB @127, @106
	SUB <122, 160
	CMP @127, 100
	SUB 700, 600
	SUB 0, -1
	SUB @121, 106
	SUB @121, 106
	MOV -817, <20
	SUB @121, 106
	SLT 150, @92
	MOV -817, <-20
	SUB @127, 100
	CMP #12, @200
	SPL -507, -920
	CMP 700, 600
	CMP 700, 600
	JMZ -1, @-20
	JMP @172, #200
	JMZ -1, @-20
	MOV -7, <-20
	SUB @127, @106
	JMP @172, #200
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @127, @106
	CMP -7, <-420
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
