$date
	Tue Nov 14 13:48:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 2 ! count [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 1 " CLK $end
$var wire 1 # RST $end
$var reg 2 $ C [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
0#
0"
bx !
$end
#5
1"
#10
b0 !
b0 $
0"
1#
#15
1"
#20
0"
0#
#25
b1 !
b1 $
1"
#30
0"
#35
b10 !
b10 $
1"
#40
b0 !
b0 $
0"
1#
#45
1"
#50
0"
0#
#55
b1 !
b1 $
1"
#60
0"
#65
b10 !
b10 $
1"
#70
b0 !
b0 $
0"
1#
