# End time: 00:47:03 on Apr 06,2025, Elapsed time: 0:02:58
# Errors: 16, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# ** Error: (vcom-7) Failed to open design unit file "../SourceCode/ArithUnit_RippleOp.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./functional_verification_ArithUnit_RippleOp.do line 8
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -stats=none ../SourceCode/ArithUnit_RippleOp.vhd"
do functional_verification_ArithUnit_RippleOp.do
