<<<<<<< HEAD
# MIPS-32-bit-Multi-cycle-Processor

---

ðŸ”¸ **1. ALU.vhd - Arithmetic Logic Unit**

This module performs arithmetic and logical operations required by the processor.  
âœ… **Features:**

- Supports operations: AND, OR, ADD, SUB, SLT, NOR.
- Produces a zero flag used for branching decisions.

ðŸ“¥ **Inputs:**

- A: First operand (32-bit).
- B: Second operand (32-bit).
- ALUControl: Control signal determining the operation (4-bit).

ðŸ“¤ **Outputs:**

- ALUResult: Result of the operation (32-bit).
- Zero: Flag indicating if ALUResult is zero.

---

ðŸ”¸ **2. ALUControl.vhd - ALU Control Unit**

This module decodes the function field of the instruction and the ALUOp to generate the ALU control signal.  
âœ… **Features:**

- Supports R-type and I-type instruction decoding.
- Works in conjunction with the main Control Unit and ALU.

ðŸ“¥ **Inputs:**

- ALUOp: ALU operation type from Control Unit (2-bit).
- Funct: Function field from instruction (6-bit).

ðŸ“¤ **Output:**

- ALUControl: Specific control signal for the ALU (4-bit).

---

ðŸ”¸ **3. Mux2_5bit.vhd - 2-Input MUX (5-bit)**

This multiplexer selects between two 5-bit inputs.  
âœ… **Features:**

- Used for selecting register destination (e.g., rt or rd).

ðŸ“¥ **Inputs:**

- Input0: First input (5-bit).
- Input1: Second input (5-bit).
- Sel: Select signal.

ðŸ“¤ **Output:**

- Output: Selected value (5-bit).

---

ðŸ”¸ **4. Mux2_32bit.vhd - 2-Input MUX (32-bit)**

This multiplexer selects between two 32-bit inputs.  
âœ… **Features:**

- Commonly used for selecting between ALU result and memory data.

ðŸ“¥ **Inputs:**

- Input0: First input (32-bit).
- Input1: Second input (32-bit).
- Sel: Select signal.

ðŸ“¤ **Output:**

- Output: Selected value (32-bit).

---

ðŸ”¸ **5. Mux3_32bit.vhd - 3-Input MUX (32-bit)**

This module selects between three 32-bit inputs.  
âœ… **Features:**

- Useful for selecting next PC value from PC+4, branch address, or jump address.

ðŸ“¥ **Inputs:**

- Input0: First input (32-bit).
- Input1: Second input (32-bit).
- Input2: Third input (32-bit).
- Sel: 2-bit select signal.

ðŸ“¤ **Output:**

- Output: Selected value (32-bit).

---

ðŸ”¸ **6. Mux4_32bit.vhd - 4-Input MUX (32-bit)**

This multiplexer selects between four 32-bit inputs.  
âœ… **Features:**

- Used when multiple sources are candidates for the same data line.

ðŸ“¥ **Inputs:**

- Input0: First input (32-bit).
- Input1: Second input (32-bit).
- Input2: Third input (32-bit).
- Input3: Fourth input (32-bit).
- Sel: 2-bit select signal.

ðŸ“¤ **Output:**

- Output: Selected value (32-bit).
=======
# Multi-Cycle Processor - Memory & Register Modules

This project contains essential components used in a **multi-cycle MIPS-like processor** architecture. The modules simulate memory access, temporary data storage, and register file functionality.

---

## ðŸ§  Overview

### ðŸ”¸ 1. `Memory.vhd` - Main Memory

This module simulates the **byte-addressable memory** used for instruction and data storage.

#### âœ… Features:

- 56 bytes of memory, each cell is 8 bits (`std_logic_vector(7 downto 0)`).
- Supports aligned 32-bit reads and writes (4 consecutive bytes).
- Preloaded with MIPS-like instructions for testing (e.g., `lw`, `addi`, `add`, `beq`, `j`).

#### ðŸ“¥ Inputs:

- `Clock`: Clock signal.
- `Address`: Address to read/write from (32-bit).
- `MemWrite`: Write enable signal.
- `MemRead`: Read enable signal.
- `WriteData`: Data to write into memory (32-bit).

#### ðŸ“¤ Output:

- `MemData`: Data read from memory (32-bit).

---

### ðŸ”¸ 2. `MDR.vhd` - Memory Data Register

Temporary register that **stores memory read data** before passing it to later stages in the datapath.

#### âœ… Features:

- Stores 32-bit data at rising edge of the clock.
- Simple and synchronous with 1-register depth.

#### ðŸ“¥ Input:

- `Clock`: System clock.
- `Data_In`: 32-bit input data.

#### ðŸ“¤ Output:

- `Data_Out`: Output of stored 32-bit data.

---

### ðŸ”¸ 3. `Registers.vhd` - Register File

Implements the 32 general-purpose registers used in the processor. Allows simultaneous reading from two registers and writing to one register on clock edge.

#### âœ… Features:

- 32 registers (R0 to R31), each 32 bits wide.
- Supports **two asynchronous reads** and **one synchronous write**.
- Write is ignored if `write_reg = "00000"` (to preserve `$zero` register).

#### ðŸ“¥ Inputs:

- `clk`: Clock signal.
- `reg_write`: Write enable signal.
- `read_reg1`, `read_reg2`: 5-bit register addresses for reading.
- `write_reg`: 5-bit register address to write to.
- `write_data`: Data to write into the register.

#### ðŸ“¤ Outputs:

- `read_data1`, `read_data2`: Data outputs from the two read registers.

---

## ðŸ—‚ File Structure

```bash
.
â”œâ”€â”€ Memory.vhd       # Main memory (instruction/data memory)
â”œâ”€â”€ MDR.vhd          # Memory Data Register
â”œâ”€â”€ Registers.vhd    # Register File (32 general-purpose registers)
â””â”€â”€ README.md        # Project documentation
>>>>>>> Ali
