Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jun 30 11:24:05 2022
| Host         : wufisher-TK running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.586        0.000                      0                82820        0.192        0.000                      0                82820        3.000        0.000                       0                  8426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk_i              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk        5.586        0.000                      0                82820        0.192        0.000                      0                82820       18.750        0.000                       0                  8422  
  clkfbout_cpuclk                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        5.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        34.028ns  (logic 6.451ns (18.959%)  route 27.576ns (81.041%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT4=4 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 40.897 - 40.000 ) 
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.629     0.873    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     1.329 f  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=2332, routed)        2.767     4.095    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X79Y66         LUT2 (Prop_lut2_I0_O)        0.124     4.219 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58/O
                         net (fo=132, routed)         2.664     6.883    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.007 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90/O
                         net (fo=1, routed)           0.670     7.677    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.801 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     7.801    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42_n_0
    SLICE_X36Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.046 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.046    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13_n_0
    SLICE_X36Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.150 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.942     9.091    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.316     9.407 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=18, routed)          1.086    10.494    u_rv_u/u_pc/spo[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  u_rv_u/u_pc/adder_result0__0_carry_i_50/O
                         net (fo=7, routed)           1.019    11.636    u_rv_u/u_pc/adder_result0__0_carry_i_50_n_0
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.152    11.788 f  u_rv_u/u_pc/adder_result0__0_carry_i_46/O
                         net (fo=1, routed)           0.571    12.359    u_rv_u/u_pc/u_controller/inst_xor
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.332    12.691 f  u_rv_u/u_pc/adder_result0__0_carry_i_31/O
                         net (fo=6, routed)           1.046    13.737    u_rv_u/u_pc/adder_result0__0_carry_i_31_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.861 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=9, routed)           0.983    14.845    u_rv_u/u_alu/wr_control_alu[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.969 r  u_rv_u/u_alu/adder_result0__0_carry_i_10/O
                         net (fo=33, routed)          0.871    15.840    u_rv_u/u_regfile/adder_cin
    SLICE_X33Y82         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.338    16.302    u_rv_u/u_alu/reg_array_reg_r1_0_31_0_5_i_45_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.882 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.882    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.996 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.110 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.110    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.224 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.224    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.338 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.338    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.577 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[2]
                         net (fo=1, routed)           0.544    18.121    u_rv_u/u_alu/adder_result0__0_carry__4_n_5
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.302    18.423 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_18_23_i_41/O
                         net (fo=1, routed)           1.004    19.428    u_rv_u/u_regfile/pc_reg[22]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.124    19.552 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23_i_17/O
                         net (fo=5, routed)           1.021    20.573    u_rv_u/u_regfile/pc_reg[30][2]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.124    20.697 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.407    21.104    u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_2_1
    SLICE_X31Y91         LUT5 (Prop_lut5_I3_O)        0.124    21.228 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_15/O
                         net (fo=79, routed)          1.000    22.227    u_rv_u/u_pc/check_d1__5
    SLICE_X43Y87         LUT2 (Prop_lut2_I0_O)        0.124    22.351 r  u_rv_u/u_pc/u_dram_i_12/O
                         net (fo=8192, routed)        4.689    27.040    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8/A0
    SLICE_X54Y187        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.502    27.542 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    27.542    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8/OA
    SLICE_X54Y187        MUXF7 (Prop_muxf7_I1_O)      0.214    27.756 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8/F7.A/O
                         net (fo=1, routed)           0.000    27.756    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8/O1
    SLICE_X54Y187        MUXF8 (Prop_muxf8_I1_O)      0.088    27.844 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8/F8/O
                         net (fo=1, routed)           1.193    29.037    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8_n_0
    SLICE_X55Y176        LUT6 (Prop_lut6_I1_O)        0.319    29.356 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    29.356    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_21_n_0
    SLICE_X55Y176        MUXF7 (Prop_muxf7_I0_O)      0.238    29.594 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    29.594    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_9_n_0
    SLICE_X55Y176        MUXF8 (Prop_muxf8_I0_O)      0.104    29.698 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.927    30.625    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3_n_0
    SLICE_X47Y163        LUT6 (Prop_lut6_I3_O)        0.316    30.941 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           2.950    33.891    u_rv_u/u_pc/reg_array_reg_r1_0_31_30_31_0[7]
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.124    34.015 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.885    34.900    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/DIB0
    SLICE_X38Y85         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.510    40.897    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y85         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.047    40.851    
                         clock uncertainty           -0.180    40.671    
    SLICE_X38Y85         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    40.486    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         40.486    
                         arrival time                         -34.900    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        33.903ns  (logic 6.079ns (17.931%)  route 27.824ns (82.069%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT4=4 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.898ns = ( 40.898 - 40.000 ) 
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.629     0.873    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     1.329 f  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=2332, routed)        2.767     4.095    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X79Y66         LUT2 (Prop_lut2_I0_O)        0.124     4.219 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58/O
                         net (fo=132, routed)         2.664     6.883    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.007 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90/O
                         net (fo=1, routed)           0.670     7.677    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.801 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     7.801    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42_n_0
    SLICE_X36Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.046 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.046    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13_n_0
    SLICE_X36Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.150 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.942     9.091    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.316     9.407 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=18, routed)          1.086    10.494    u_rv_u/u_pc/spo[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  u_rv_u/u_pc/adder_result0__0_carry_i_50/O
                         net (fo=7, routed)           1.019    11.636    u_rv_u/u_pc/adder_result0__0_carry_i_50_n_0
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.152    11.788 f  u_rv_u/u_pc/adder_result0__0_carry_i_46/O
                         net (fo=1, routed)           0.571    12.359    u_rv_u/u_pc/u_controller/inst_xor
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.332    12.691 f  u_rv_u/u_pc/adder_result0__0_carry_i_31/O
                         net (fo=6, routed)           1.046    13.737    u_rv_u/u_pc/adder_result0__0_carry_i_31_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.861 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=9, routed)           0.983    14.845    u_rv_u/u_alu/wr_control_alu[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.969 r  u_rv_u/u_alu/adder_result0__0_carry_i_10/O
                         net (fo=33, routed)          0.871    15.840    u_rv_u/u_regfile/adder_cin
    SLICE_X33Y82         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.338    16.302    u_rv_u/u_alu/reg_array_reg_r1_0_31_0_5_i_45_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.882 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.882    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.996 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.110 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.110    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.224 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.224    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.338 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.338    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.577 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[2]
                         net (fo=1, routed)           0.544    18.121    u_rv_u/u_alu/adder_result0__0_carry__4_n_5
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.302    18.423 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_18_23_i_41/O
                         net (fo=1, routed)           1.004    19.428    u_rv_u/u_regfile/pc_reg[22]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.124    19.552 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23_i_17/O
                         net (fo=5, routed)           1.021    20.573    u_rv_u/u_regfile/pc_reg[30][2]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.124    20.697 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.407    21.104    u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_2_1
    SLICE_X31Y91         LUT5 (Prop_lut5_I3_O)        0.124    21.228 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_15/O
                         net (fo=79, routed)          1.000    22.227    u_rv_u/u_pc/check_d1__5
    SLICE_X43Y87         LUT2 (Prop_lut2_I0_O)        0.124    22.351 r  u_rv_u/u_pc/u_dram_i_12/O
                         net (fo=8192, routed)        5.046    27.398    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19/A0
    SLICE_X38Y179        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    27.522 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000    27.522    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19/OD
    SLICE_X38Y179        MUXF7 (Prop_muxf7_I0_O)      0.241    27.763 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19/F7.B/O
                         net (fo=1, routed)           0.000    27.763    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19/O0
    SLICE_X38Y179        MUXF8 (Prop_muxf8_I0_O)      0.098    27.861 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19/F8/O
                         net (fo=1, routed)           0.967    28.827    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19_n_0
    SLICE_X35Y176        LUT6 (Prop_lut6_I3_O)        0.319    29.146 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    29.146    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_24_n_0
    SLICE_X35Y176        MUXF7 (Prop_muxf7_I1_O)      0.217    29.363 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    29.363    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_10_n_0
    SLICE_X35Y176        MUXF8 (Prop_muxf8_I1_O)      0.094    29.457 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_3/O
                         net (fo=1, routed)           1.211    30.668    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_3_n_0
    SLICE_X37Y164        LUT6 (Prop_lut6_I3_O)        0.316    30.984 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=1, routed)           3.173    34.157    u_rv_u/u_pc/reg_array_reg_r1_0_31_30_31_0[18]
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.124    34.281 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.495    34.775    u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/DIA1
    SLICE_X42Y91         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.511    40.898    u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/WCLK
    SLICE_X42Y91         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.064    40.835    
                         clock uncertainty           -0.180    40.655    
    SLICE_X42Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    40.397    u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         40.397    
                         arrival time                         -34.775    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        33.875ns  (logic 6.117ns (18.057%)  route 27.758ns (81.943%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT4=4 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 40.900 - 40.000 ) 
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.629     0.873    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     1.329 f  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=2332, routed)        2.767     4.095    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X79Y66         LUT2 (Prop_lut2_I0_O)        0.124     4.219 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58/O
                         net (fo=132, routed)         2.664     6.883    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.007 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90/O
                         net (fo=1, routed)           0.670     7.677    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.801 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     7.801    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42_n_0
    SLICE_X36Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.046 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.046    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13_n_0
    SLICE_X36Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.150 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.942     9.091    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.316     9.407 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=18, routed)          1.086    10.494    u_rv_u/u_pc/spo[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  u_rv_u/u_pc/adder_result0__0_carry_i_50/O
                         net (fo=7, routed)           1.019    11.636    u_rv_u/u_pc/adder_result0__0_carry_i_50_n_0
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.152    11.788 f  u_rv_u/u_pc/adder_result0__0_carry_i_46/O
                         net (fo=1, routed)           0.571    12.359    u_rv_u/u_pc/u_controller/inst_xor
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.332    12.691 f  u_rv_u/u_pc/adder_result0__0_carry_i_31/O
                         net (fo=6, routed)           1.046    13.737    u_rv_u/u_pc/adder_result0__0_carry_i_31_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.861 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=9, routed)           0.983    14.845    u_rv_u/u_alu/wr_control_alu[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.969 r  u_rv_u/u_alu/adder_result0__0_carry_i_10/O
                         net (fo=33, routed)          0.871    15.840    u_rv_u/u_regfile/adder_cin
    SLICE_X33Y82         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.338    16.302    u_rv_u/u_alu/reg_array_reg_r1_0_31_0_5_i_45_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.882 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.882    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.996 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.110 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.110    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.224 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.224    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.338 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.338    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.577 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[2]
                         net (fo=1, routed)           0.544    18.121    u_rv_u/u_alu/adder_result0__0_carry__4_n_5
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.302    18.423 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_18_23_i_41/O
                         net (fo=1, routed)           1.004    19.428    u_rv_u/u_regfile/pc_reg[22]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.124    19.552 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23_i_17/O
                         net (fo=5, routed)           1.021    20.573    u_rv_u/u_regfile/pc_reg[30][2]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.124    20.697 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.407    21.104    u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_2_1
    SLICE_X31Y91         LUT5 (Prop_lut5_I3_O)        0.124    21.228 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_15/O
                         net (fo=79, routed)          0.857    22.084    u_rv_u/u_pc/check_d1__5
    SLICE_X37Y86         LUT2 (Prop_lut2_I0_O)        0.124    22.208 r  u_rv_u/u_pc/u_dram_i_10/O
                         net (fo=8192, routed)        5.231    27.440    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25/A2
    SLICE_X62Y176        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    27.564 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000    27.564    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25/OD
    SLICE_X62Y176        MUXF7 (Prop_muxf7_I0_O)      0.241    27.805 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25/F7.B/O
                         net (fo=1, routed)           0.000    27.805    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25/O0
    SLICE_X62Y176        MUXF8 (Prop_muxf8_I0_O)      0.098    27.903 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25/F8/O
                         net (fo=1, routed)           1.029    28.932    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I3_O)        0.319    29.251 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    29.251    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18_n_0
    SLICE_X61Y167        MUXF7 (Prop_muxf7_I1_O)      0.245    29.496 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    29.496    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7_n_0
    SLICE_X61Y167        MUXF8 (Prop_muxf8_I0_O)      0.104    29.600 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2/O
                         net (fo=1, routed)           1.144    30.744    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2_n_0
    SLICE_X51Y167        LUT6 (Prop_lut6_I1_O)        0.316    31.060 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=1, routed)           2.864    33.923    u_rv_u/u_pc/reg_array_reg_r1_0_31_30_31_0[23]
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124    34.047 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.701    34.748    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29/DIA1
    SLICE_X38Y89         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.513    40.900    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y89         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.047    40.854    
                         clock uncertainty           -0.180    40.674    
    SLICE_X38Y89         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    40.416    u_rv_u/u_regfile/reg_array_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         40.416    
                         arrival time                         -34.748    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        33.810ns  (logic 7.242ns (21.418%)  route 26.569ns (78.582%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT4=4 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 40.897 - 40.000 ) 
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.629     0.873    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     1.329 f  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=2332, routed)        2.767     4.095    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X79Y66         LUT2 (Prop_lut2_I0_O)        0.124     4.219 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58/O
                         net (fo=132, routed)         2.664     6.883    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.007 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90/O
                         net (fo=1, routed)           0.670     7.677    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.801 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     7.801    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42_n_0
    SLICE_X36Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.046 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.046    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13_n_0
    SLICE_X36Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.150 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.942     9.091    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.316     9.407 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=18, routed)          1.086    10.494    u_rv_u/u_pc/spo[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  u_rv_u/u_pc/adder_result0__0_carry_i_50/O
                         net (fo=7, routed)           1.019    11.636    u_rv_u/u_pc/adder_result0__0_carry_i_50_n_0
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.152    11.788 f  u_rv_u/u_pc/adder_result0__0_carry_i_46/O
                         net (fo=1, routed)           0.571    12.359    u_rv_u/u_pc/u_controller/inst_xor
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.332    12.691 f  u_rv_u/u_pc/adder_result0__0_carry_i_31/O
                         net (fo=6, routed)           1.046    13.737    u_rv_u/u_pc/adder_result0__0_carry_i_31_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.861 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=9, routed)           0.983    14.845    u_rv_u/u_alu/wr_control_alu[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.969 r  u_rv_u/u_alu/adder_result0__0_carry_i_10/O
                         net (fo=33, routed)          0.871    15.840    u_rv_u/u_regfile/adder_cin
    SLICE_X33Y82         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.338    16.302    u_rv_u/u_alu/reg_array_reg_r1_0_31_0_5_i_45_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.882 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.882    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.996 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.110 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.110    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.224 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.224    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.338 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.338    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.577 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[2]
                         net (fo=1, routed)           0.544    18.121    u_rv_u/u_alu/adder_result0__0_carry__4_n_5
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.302    18.423 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_18_23_i_41/O
                         net (fo=1, routed)           1.004    19.428    u_rv_u/u_regfile/pc_reg[22]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.124    19.552 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23_i_17/O
                         net (fo=5, routed)           1.021    20.573    u_rv_u/u_regfile/pc_reg[30][2]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.124    20.697 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.407    21.104    u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_2_1
    SLICE_X31Y91         LUT5 (Prop_lut5_I3_O)        0.124    21.228 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_15/O
                         net (fo=79, routed)          0.836    22.063    u_rv_u/u_pc/check_d1__5
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.118    22.181 r  u_rv_u/u_pc/u_dram_i_9/O
                         net (fo=8192, routed)        4.016    26.198    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/A3
    SLICE_X80Y150        RAMS64E (Prop_rams64e_ADR3_O)
                                                      1.292    27.489 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000    27.489    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/OA
    SLICE_X80Y150        MUXF7 (Prop_muxf7_I1_O)      0.214    27.703 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/F7.A/O
                         net (fo=1, routed)           0.000    27.703    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/O1
    SLICE_X80Y150        MUXF8 (Prop_muxf8_I1_O)      0.088    27.791 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/F8/O
                         net (fo=1, routed)           0.981    28.772    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11_n_0
    SLICE_X77Y151        LUT6 (Prop_lut6_I1_O)        0.319    29.091 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    29.091    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_26_n_0
    SLICE_X77Y151        MUXF7 (Prop_muxf7_I1_O)      0.245    29.336 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    29.336    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_11_n_0
    SLICE_X77Y151        MUXF8 (Prop_muxf8_I0_O)      0.104    29.440 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_4/O
                         net (fo=1, routed)           1.171    30.611    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I5_O)        0.316    30.927 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           2.907    33.834    u_rv_u/u_pc/reg_array_reg_r1_0_31_30_31_0[10]
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124    33.958 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.724    34.683    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/DIC1
    SLICE_X38Y85         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.510    40.897    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y85         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.047    40.851    
                         clock uncertainty           -0.180    40.671    
    SLICE_X38Y85         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    40.422    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         40.422    
                         arrival time                         -34.683    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        33.759ns  (logic 6.079ns (18.007%)  route 27.680ns (81.993%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT4=4 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 40.901 - 40.000 ) 
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.629     0.873    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     1.329 f  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=2332, routed)        2.767     4.095    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X79Y66         LUT2 (Prop_lut2_I0_O)        0.124     4.219 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58/O
                         net (fo=132, routed)         2.664     6.883    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.007 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90/O
                         net (fo=1, routed)           0.670     7.677    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.801 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     7.801    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42_n_0
    SLICE_X36Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.046 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.046    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13_n_0
    SLICE_X36Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.150 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.942     9.091    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.316     9.407 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=18, routed)          1.086    10.494    u_rv_u/u_pc/spo[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  u_rv_u/u_pc/adder_result0__0_carry_i_50/O
                         net (fo=7, routed)           1.019    11.636    u_rv_u/u_pc/adder_result0__0_carry_i_50_n_0
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.152    11.788 f  u_rv_u/u_pc/adder_result0__0_carry_i_46/O
                         net (fo=1, routed)           0.571    12.359    u_rv_u/u_pc/u_controller/inst_xor
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.332    12.691 f  u_rv_u/u_pc/adder_result0__0_carry_i_31/O
                         net (fo=6, routed)           1.046    13.737    u_rv_u/u_pc/adder_result0__0_carry_i_31_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.861 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=9, routed)           0.983    14.845    u_rv_u/u_alu/wr_control_alu[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.969 r  u_rv_u/u_alu/adder_result0__0_carry_i_10/O
                         net (fo=33, routed)          0.871    15.840    u_rv_u/u_regfile/adder_cin
    SLICE_X33Y82         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.338    16.302    u_rv_u/u_alu/reg_array_reg_r1_0_31_0_5_i_45_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.882 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.882    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.996 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.110 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.110    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.224 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.224    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.338 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.338    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.577 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[2]
                         net (fo=1, routed)           0.544    18.121    u_rv_u/u_alu/adder_result0__0_carry__4_n_5
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.302    18.423 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_18_23_i_41/O
                         net (fo=1, routed)           1.004    19.428    u_rv_u/u_regfile/pc_reg[22]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.124    19.552 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23_i_17/O
                         net (fo=5, routed)           1.021    20.573    u_rv_u/u_regfile/pc_reg[30][2]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.124    20.697 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.407    21.104    u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_2_1
    SLICE_X31Y91         LUT5 (Prop_lut5_I3_O)        0.124    21.228 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_15/O
                         net (fo=79, routed)          1.000    22.227    u_rv_u/u_pc/check_d1__5
    SLICE_X43Y87         LUT2 (Prop_lut2_I0_O)        0.124    22.351 r  u_rv_u/u_pc/u_dram_i_12/O
                         net (fo=8192, routed)        5.046    27.398    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19/A0
    SLICE_X38Y179        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    27.522 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000    27.522    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19/OD
    SLICE_X38Y179        MUXF7 (Prop_muxf7_I0_O)      0.241    27.763 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19/F7.B/O
                         net (fo=1, routed)           0.000    27.763    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19/O0
    SLICE_X38Y179        MUXF8 (Prop_muxf8_I0_O)      0.098    27.861 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19/F8/O
                         net (fo=1, routed)           0.967    28.827    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_19_19_n_0
    SLICE_X35Y176        LUT6 (Prop_lut6_I3_O)        0.319    29.146 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    29.146    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_24_n_0
    SLICE_X35Y176        MUXF7 (Prop_muxf7_I1_O)      0.217    29.363 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    29.363    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_10_n_0
    SLICE_X35Y176        MUXF8 (Prop_muxf8_I1_O)      0.094    29.457 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_3/O
                         net (fo=1, routed)           1.211    30.668    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_3_n_0
    SLICE_X37Y164        LUT6 (Prop_lut6_I3_O)        0.316    30.984 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=1, routed)           3.173    34.157    u_rv_u/u_pc/reg_array_reg_r1_0_31_30_31_0[18]
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.124    34.281 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.351    34.631    u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23/DIA1
    SLICE_X38Y91         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.514    40.901    u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y91         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.047    40.855    
                         clock uncertainty           -0.180    40.675    
    SLICE_X38Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    40.417    u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         40.417    
                         arrival time                         -34.631    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        33.734ns  (logic 6.117ns (18.133%)  route 27.617ns (81.867%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT4=4 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 40.900 - 40.000 ) 
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.629     0.873    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     1.329 f  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=2332, routed)        2.767     4.095    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X79Y66         LUT2 (Prop_lut2_I0_O)        0.124     4.219 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58/O
                         net (fo=132, routed)         2.664     6.883    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.007 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90/O
                         net (fo=1, routed)           0.670     7.677    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.801 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     7.801    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42_n_0
    SLICE_X36Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.046 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.046    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13_n_0
    SLICE_X36Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.150 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.942     9.091    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.316     9.407 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=18, routed)          1.086    10.494    u_rv_u/u_pc/spo[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  u_rv_u/u_pc/adder_result0__0_carry_i_50/O
                         net (fo=7, routed)           1.019    11.636    u_rv_u/u_pc/adder_result0__0_carry_i_50_n_0
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.152    11.788 f  u_rv_u/u_pc/adder_result0__0_carry_i_46/O
                         net (fo=1, routed)           0.571    12.359    u_rv_u/u_pc/u_controller/inst_xor
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.332    12.691 f  u_rv_u/u_pc/adder_result0__0_carry_i_31/O
                         net (fo=6, routed)           1.046    13.737    u_rv_u/u_pc/adder_result0__0_carry_i_31_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.861 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=9, routed)           0.983    14.845    u_rv_u/u_alu/wr_control_alu[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.969 r  u_rv_u/u_alu/adder_result0__0_carry_i_10/O
                         net (fo=33, routed)          0.871    15.840    u_rv_u/u_regfile/adder_cin
    SLICE_X33Y82         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.338    16.302    u_rv_u/u_alu/reg_array_reg_r1_0_31_0_5_i_45_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.882 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.882    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.996 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.110 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.110    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.224 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.224    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.338 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.338    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.577 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[2]
                         net (fo=1, routed)           0.544    18.121    u_rv_u/u_alu/adder_result0__0_carry__4_n_5
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.302    18.423 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_18_23_i_41/O
                         net (fo=1, routed)           1.004    19.428    u_rv_u/u_regfile/pc_reg[22]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.124    19.552 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23_i_17/O
                         net (fo=5, routed)           1.021    20.573    u_rv_u/u_regfile/pc_reg[30][2]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.124    20.697 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.407    21.104    u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_2_1
    SLICE_X31Y91         LUT5 (Prop_lut5_I3_O)        0.124    21.228 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_15/O
                         net (fo=79, routed)          0.857    22.084    u_rv_u/u_pc/check_d1__5
    SLICE_X37Y86         LUT2 (Prop_lut2_I0_O)        0.124    22.208 r  u_rv_u/u_pc/u_dram_i_10/O
                         net (fo=8192, routed)        5.231    27.440    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25/A2
    SLICE_X62Y176        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    27.564 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000    27.564    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25/OD
    SLICE_X62Y176        MUXF7 (Prop_muxf7_I0_O)      0.241    27.805 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25/F7.B/O
                         net (fo=1, routed)           0.000    27.805    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25/O0
    SLICE_X62Y176        MUXF8 (Prop_muxf8_I0_O)      0.098    27.903 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25/F8/O
                         net (fo=1, routed)           1.029    28.932    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_25_25_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I3_O)        0.319    29.251 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    29.251    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_18_n_0
    SLICE_X61Y167        MUXF7 (Prop_muxf7_I1_O)      0.245    29.496 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    29.496    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_7_n_0
    SLICE_X61Y167        MUXF8 (Prop_muxf8_I0_O)      0.104    29.600 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2/O
                         net (fo=1, routed)           1.144    30.744    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_2_n_0
    SLICE_X51Y167        LUT6 (Prop_lut6_I1_O)        0.316    31.060 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=1, routed)           2.864    33.923    u_rv_u/u_pc/reg_array_reg_r1_0_31_30_31_0[23]
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124    34.047 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.560    34.607    u_rv_u/u_regfile/reg_array_reg_r2_0_31_24_29/DIA1
    SLICE_X38Y90         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.513    40.900    u_rv_u/u_regfile/reg_array_reg_r2_0_31_24_29/WCLK
    SLICE_X38Y90         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.047    40.854    
                         clock uncertainty           -0.180    40.674    
    SLICE_X38Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    40.416    u_rv_u/u_regfile/reg_array_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         40.416    
                         arrival time                         -34.607    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        33.699ns  (logic 6.451ns (19.144%)  route 27.247ns (80.856%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT4=4 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 40.897 - 40.000 ) 
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.629     0.873    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     1.329 f  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=2332, routed)        2.767     4.095    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X79Y66         LUT2 (Prop_lut2_I0_O)        0.124     4.219 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58/O
                         net (fo=132, routed)         2.664     6.883    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.007 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90/O
                         net (fo=1, routed)           0.670     7.677    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.801 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     7.801    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42_n_0
    SLICE_X36Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.046 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.046    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13_n_0
    SLICE_X36Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.150 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.942     9.091    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.316     9.407 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=18, routed)          1.086    10.494    u_rv_u/u_pc/spo[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  u_rv_u/u_pc/adder_result0__0_carry_i_50/O
                         net (fo=7, routed)           1.019    11.636    u_rv_u/u_pc/adder_result0__0_carry_i_50_n_0
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.152    11.788 f  u_rv_u/u_pc/adder_result0__0_carry_i_46/O
                         net (fo=1, routed)           0.571    12.359    u_rv_u/u_pc/u_controller/inst_xor
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.332    12.691 f  u_rv_u/u_pc/adder_result0__0_carry_i_31/O
                         net (fo=6, routed)           1.046    13.737    u_rv_u/u_pc/adder_result0__0_carry_i_31_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.861 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=9, routed)           0.983    14.845    u_rv_u/u_alu/wr_control_alu[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.969 r  u_rv_u/u_alu/adder_result0__0_carry_i_10/O
                         net (fo=33, routed)          0.871    15.840    u_rv_u/u_regfile/adder_cin
    SLICE_X33Y82         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.338    16.302    u_rv_u/u_alu/reg_array_reg_r1_0_31_0_5_i_45_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.882 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.882    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.996 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.110 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.110    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.224 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.224    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.338 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.338    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.577 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[2]
                         net (fo=1, routed)           0.544    18.121    u_rv_u/u_alu/adder_result0__0_carry__4_n_5
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.302    18.423 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_18_23_i_41/O
                         net (fo=1, routed)           1.004    19.428    u_rv_u/u_regfile/pc_reg[22]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.124    19.552 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23_i_17/O
                         net (fo=5, routed)           1.021    20.573    u_rv_u/u_regfile/pc_reg[30][2]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.124    20.697 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.407    21.104    u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_2_1
    SLICE_X31Y91         LUT5 (Prop_lut5_I3_O)        0.124    21.228 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_15/O
                         net (fo=79, routed)          1.000    22.227    u_rv_u/u_pc/check_d1__5
    SLICE_X43Y87         LUT2 (Prop_lut2_I0_O)        0.124    22.351 r  u_rv_u/u_pc/u_dram_i_12/O
                         net (fo=8192, routed)        4.689    27.040    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8/A0
    SLICE_X54Y187        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.502    27.542 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    27.542    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8/OA
    SLICE_X54Y187        MUXF7 (Prop_muxf7_I1_O)      0.214    27.756 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8/F7.A/O
                         net (fo=1, routed)           0.000    27.756    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8/O1
    SLICE_X54Y187        MUXF8 (Prop_muxf8_I1_O)      0.088    27.844 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8/F8/O
                         net (fo=1, routed)           1.193    29.037    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_8_8_n_0
    SLICE_X55Y176        LUT6 (Prop_lut6_I1_O)        0.319    29.356 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    29.356    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_21_n_0
    SLICE_X55Y176        MUXF7 (Prop_muxf7_I0_O)      0.238    29.594 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    29.594    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_9_n_0
    SLICE_X55Y176        MUXF8 (Prop_muxf8_I0_O)      0.104    29.698 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.927    30.625    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_3_n_0
    SLICE_X47Y163        LUT6 (Prop_lut6_I3_O)        0.316    30.941 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           2.950    33.891    u_rv_u/u_pc/reg_array_reg_r1_0_31_30_31_0[7]
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.124    34.015 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.556    34.571    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/DIB0
    SLICE_X38Y86         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.510    40.897    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/WCLK
    SLICE_X38Y86         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.047    40.851    
                         clock uncertainty           -0.180    40.671    
    SLICE_X38Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    40.486    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         40.486    
                         arrival time                         -34.571    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        33.681ns  (logic 7.515ns (22.314%)  route 26.166ns (77.686%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT4=4 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 40.897 - 40.000 ) 
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.629     0.873    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     1.329 f  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=2332, routed)        2.767     4.095    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X79Y66         LUT2 (Prop_lut2_I0_O)        0.124     4.219 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58/O
                         net (fo=132, routed)         2.664     6.883    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.007 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90/O
                         net (fo=1, routed)           0.670     7.677    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.801 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     7.801    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42_n_0
    SLICE_X36Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.046 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.046    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13_n_0
    SLICE_X36Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.150 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.942     9.091    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.316     9.407 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=18, routed)          1.086    10.494    u_rv_u/u_pc/spo[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  u_rv_u/u_pc/adder_result0__0_carry_i_50/O
                         net (fo=7, routed)           1.019    11.636    u_rv_u/u_pc/adder_result0__0_carry_i_50_n_0
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.152    11.788 f  u_rv_u/u_pc/adder_result0__0_carry_i_46/O
                         net (fo=1, routed)           0.571    12.359    u_rv_u/u_pc/u_controller/inst_xor
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.332    12.691 f  u_rv_u/u_pc/adder_result0__0_carry_i_31/O
                         net (fo=6, routed)           1.046    13.737    u_rv_u/u_pc/adder_result0__0_carry_i_31_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.861 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=9, routed)           0.983    14.845    u_rv_u/u_alu/wr_control_alu[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.969 r  u_rv_u/u_alu/adder_result0__0_carry_i_10/O
                         net (fo=33, routed)          0.871    15.840    u_rv_u/u_regfile/adder_cin
    SLICE_X33Y82         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.338    16.302    u_rv_u/u_alu/reg_array_reg_r1_0_31_0_5_i_45_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.882 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.882    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.996 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.110 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.110    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.224 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.224    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.338 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.338    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.577 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[2]
                         net (fo=1, routed)           0.544    18.121    u_rv_u/u_alu/adder_result0__0_carry__4_n_5
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.302    18.423 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_18_23_i_41/O
                         net (fo=1, routed)           1.004    19.428    u_rv_u/u_regfile/pc_reg[22]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.124    19.552 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23_i_17/O
                         net (fo=5, routed)           1.021    20.573    u_rv_u/u_regfile/pc_reg[30][2]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.124    20.697 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.407    21.104    u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_2_1
    SLICE_X31Y91         LUT5 (Prop_lut5_I3_O)        0.124    21.228 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_15/O
                         net (fo=79, routed)          0.857    22.084    u_rv_u/u_pc/check_d1__5
    SLICE_X37Y86         LUT2 (Prop_lut2_I0_O)        0.124    22.208 r  u_rv_u/u_pc/u_dram_i_10/O
                         net (fo=8192, routed)        3.649    25.857    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_30_30/A2
    SLICE_X76Y162        RAMS64E (Prop_rams64e_ADR2_O)
                                                      1.597    27.455 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_30_30/RAMS64E_A/O
                         net (fo=1, routed)           0.000    27.455    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_30_30/OA
    SLICE_X76Y162        MUXF7 (Prop_muxf7_I1_O)      0.214    27.669 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_30_30/F7.A/O
                         net (fo=1, routed)           0.000    27.669    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_30_30/O1
    SLICE_X76Y162        MUXF8 (Prop_muxf8_I1_O)      0.088    27.757 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_30_30/F8/O
                         net (fo=1, routed)           1.114    28.871    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_30_30_n_0
    SLICE_X79Y159        LUT6 (Prop_lut6_I3_O)        0.319    29.190 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    29.190    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28_n_0
    SLICE_X79Y159        MUXF7 (Prop_muxf7_I1_O)      0.217    29.407 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.407    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_12_n_0
    SLICE_X79Y159        MUXF8 (Prop_muxf8_I1_O)      0.094    29.501 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_4/O
                         net (fo=1, routed)           1.141    30.643    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_4_n_0
    SLICE_X63Y156        LUT6 (Prop_lut6_I5_O)        0.316    30.959 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=1, routed)           2.830    33.788    u_rv_u/u_pc/reg_array_reg_r1_0_31_30_31_0[28]
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.124    33.912 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.641    34.554    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31/DIA0
    SLICE_X42Y90         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.510    40.897    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31/WCLK
    SLICE_X42Y90         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.064    40.834    
                         clock uncertainty           -0.180    40.654    
    SLICE_X42Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    40.493    u_rv_u/u_regfile/reg_array_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         40.493    
                         arrival time                         -34.554    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        33.571ns  (logic 7.242ns (21.571%)  route 26.329ns (78.429%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT4=4 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 40.897 - 40.000 ) 
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.629     0.873    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     1.329 f  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=2332, routed)        2.767     4.095    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X79Y66         LUT2 (Prop_lut2_I0_O)        0.124     4.219 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58/O
                         net (fo=132, routed)         2.664     6.883    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.007 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90/O
                         net (fo=1, routed)           0.670     7.677    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.801 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     7.801    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42_n_0
    SLICE_X36Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.046 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.046    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13_n_0
    SLICE_X36Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.150 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.942     9.091    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.316     9.407 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=18, routed)          1.086    10.494    u_rv_u/u_pc/spo[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  u_rv_u/u_pc/adder_result0__0_carry_i_50/O
                         net (fo=7, routed)           1.019    11.636    u_rv_u/u_pc/adder_result0__0_carry_i_50_n_0
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.152    11.788 f  u_rv_u/u_pc/adder_result0__0_carry_i_46/O
                         net (fo=1, routed)           0.571    12.359    u_rv_u/u_pc/u_controller/inst_xor
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.332    12.691 f  u_rv_u/u_pc/adder_result0__0_carry_i_31/O
                         net (fo=6, routed)           1.046    13.737    u_rv_u/u_pc/adder_result0__0_carry_i_31_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.861 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=9, routed)           0.983    14.845    u_rv_u/u_alu/wr_control_alu[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.969 r  u_rv_u/u_alu/adder_result0__0_carry_i_10/O
                         net (fo=33, routed)          0.871    15.840    u_rv_u/u_regfile/adder_cin
    SLICE_X33Y82         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.338    16.302    u_rv_u/u_alu/reg_array_reg_r1_0_31_0_5_i_45_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.882 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.882    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.996 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.110 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.110    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.224 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.224    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.338 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.338    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.577 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[2]
                         net (fo=1, routed)           0.544    18.121    u_rv_u/u_alu/adder_result0__0_carry__4_n_5
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.302    18.423 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_18_23_i_41/O
                         net (fo=1, routed)           1.004    19.428    u_rv_u/u_regfile/pc_reg[22]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.124    19.552 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23_i_17/O
                         net (fo=5, routed)           1.021    20.573    u_rv_u/u_regfile/pc_reg[30][2]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.124    20.697 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.407    21.104    u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_2_1
    SLICE_X31Y91         LUT5 (Prop_lut5_I3_O)        0.124    21.228 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_15/O
                         net (fo=79, routed)          0.836    22.063    u_rv_u/u_pc/check_d1__5
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.118    22.181 r  u_rv_u/u_pc/u_dram_i_9/O
                         net (fo=8192, routed)        4.016    26.198    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/A3
    SLICE_X80Y150        RAMS64E (Prop_rams64e_ADR3_O)
                                                      1.292    27.489 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000    27.489    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/OA
    SLICE_X80Y150        MUXF7 (Prop_muxf7_I1_O)      0.214    27.703 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/F7.A/O
                         net (fo=1, routed)           0.000    27.703    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/O1
    SLICE_X80Y150        MUXF8 (Prop_muxf8_I1_O)      0.088    27.791 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11/F8/O
                         net (fo=1, routed)           0.981    28.772    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_11_11_n_0
    SLICE_X77Y151        LUT6 (Prop_lut6_I1_O)        0.319    29.091 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    29.091    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_26_n_0
    SLICE_X77Y151        MUXF7 (Prop_muxf7_I1_O)      0.245    29.336 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    29.336    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_11_n_0
    SLICE_X77Y151        MUXF8 (Prop_muxf8_I0_O)      0.104    29.440 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_4/O
                         net (fo=1, routed)           1.171    30.611    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I5_O)        0.316    30.927 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           2.907    33.834    u_rv_u/u_pc/reg_array_reg_r1_0_31_30_31_0[10]
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124    33.958 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.485    34.443    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/DIC1
    SLICE_X38Y86         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.510    40.897    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/WCLK
    SLICE_X38Y86         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.047    40.851    
                         clock uncertainty           -0.180    40.671    
    SLICE_X38Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    40.422    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         40.422    
                         arrival time                         -34.443    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 u_rv_u/u_pc/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        33.523ns  (logic 6.984ns (20.834%)  route 26.539ns (79.166%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT4=4 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.898ns = ( 40.898 - 40.000 ) 
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.629     0.873    u_rv_u/u_pc/clk_BUFG
    SLICE_X41Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     1.329 f  u_rv_u/u_pc/pc_reg[14]/Q
                         net (fo=2332, routed)        2.767     4.095    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X79Y66         LUT2 (Prop_lut2_I0_O)        0.124     4.219 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58/O
                         net (fo=132, routed)         2.664     6.883    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_58_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.007 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90/O
                         net (fo=1, routed)           0.670     7.677    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_90_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.801 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     7.801    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42_n_0
    SLICE_X36Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.046 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.046    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13_n_0
    SLICE_X36Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.150 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.942     9.091    u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.316     9.407 r  u_prgrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=18, routed)          1.086    10.494    u_rv_u/u_pc/spo[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  u_rv_u/u_pc/adder_result0__0_carry_i_50/O
                         net (fo=7, routed)           1.019    11.636    u_rv_u/u_pc/adder_result0__0_carry_i_50_n_0
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.152    11.788 f  u_rv_u/u_pc/adder_result0__0_carry_i_46/O
                         net (fo=1, routed)           0.571    12.359    u_rv_u/u_pc/u_controller/inst_xor
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.332    12.691 f  u_rv_u/u_pc/adder_result0__0_carry_i_31/O
                         net (fo=6, routed)           1.046    13.737    u_rv_u/u_pc/adder_result0__0_carry_i_31_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.861 f  u_rv_u/u_pc/adder_result0__0_carry_i_16/O
                         net (fo=9, routed)           0.983    14.845    u_rv_u/u_alu/wr_control_alu[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.969 r  u_rv_u/u_alu/adder_result0__0_carry_i_10/O
                         net (fo=33, routed)          0.871    15.840    u_rv_u/u_regfile/adder_cin
    SLICE_X33Y82         LUT2 (Prop_lut2_I0_O)        0.124    15.964 r  u_rv_u/u_regfile/adder_result0__0_carry_i_1/O
                         net (fo=1, routed)           0.338    16.302    u_rv_u/u_alu/reg_array_reg_r1_0_31_0_5_i_45_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.882 r  u_rv_u/u_alu/adder_result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.882    u_rv_u/u_alu/adder_result0__0_carry_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.996 r  u_rv_u/u_alu/adder_result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.996    u_rv_u/u_alu/adder_result0__0_carry__0_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.110 r  u_rv_u/u_alu/adder_result0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.110    u_rv_u/u_alu/adder_result0__0_carry__1_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.224 r  u_rv_u/u_alu/adder_result0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.224    u_rv_u/u_alu/adder_result0__0_carry__2_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.338 r  u_rv_u/u_alu/adder_result0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.338    u_rv_u/u_alu/adder_result0__0_carry__3_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.577 f  u_rv_u/u_alu/adder_result0__0_carry__4/O[2]
                         net (fo=1, routed)           0.544    18.121    u_rv_u/u_alu/adder_result0__0_carry__4_n_5
    SLICE_X31Y88         LUT4 (Prop_lut4_I0_O)        0.302    18.423 f  u_rv_u/u_alu/reg_array_reg_r1_0_31_18_23_i_41/O
                         net (fo=1, routed)           1.004    19.428    u_rv_u/u_regfile/pc_reg[22]
    SLICE_X15Y90         LUT4 (Prop_lut4_I2_O)        0.124    19.552 f  u_rv_u/u_regfile/reg_array_reg_r1_0_31_18_23_i_17/O
                         net (fo=5, routed)           1.021    20.573    u_rv_u/u_regfile/pc_reg[30][2]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.124    20.697 r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.407    21.104    u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_2_1
    SLICE_X31Y91         LUT5 (Prop_lut5_I3_O)        0.124    21.228 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_0_5_i_15/O
                         net (fo=79, routed)          1.000    22.227    u_rv_u/u_pc/check_d1__5
    SLICE_X43Y87         LUT2 (Prop_lut2_I0_O)        0.124    22.351 r  u_rv_u/u_pc/u_dram_i_12/O
                         net (fo=8192, routed)        3.931    26.282    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_21_21/A0
    SLICE_X74Y148        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.985    27.267 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_21_21/RAMS64E_C/O
                         net (fo=1, routed)           0.000    27.267    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_21_21/OC
    SLICE_X74Y148        MUXF7 (Prop_muxf7_I1_O)      0.247    27.514 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_21_21/F7.B/O
                         net (fo=1, routed)           0.000    27.514    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_21_21/O0
    SLICE_X74Y148        MUXF8 (Prop_muxf8_I0_O)      0.098    27.612 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_21_21/F8/O
                         net (fo=1, routed)           1.060    28.672    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_21_21_n_0
    SLICE_X75Y139        LUT6 (Prop_lut6_I0_O)        0.319    28.991 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    28.991    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_14_n_0
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I1_O)      0.245    29.236 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    29.236    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_5_n_0
    SLICE_X75Y139        MUXF8 (Prop_muxf8_I0_O)      0.104    29.340 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           1.226    30.566    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I0_O)        0.316    30.882 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           2.892    33.774    u_rv_u/u_pc/reg_array_reg_r1_0_31_30_31_0[20]
    SLICE_X39Y92         LUT6 (Prop_lut6_I3_O)        0.124    33.898 r  u_rv_u/u_pc/reg_array_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.497    34.395    u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/DIB1
    SLICE_X42Y91         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        1.511    40.898    u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/WCLK
    SLICE_X42Y91         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.064    40.835    
                         clock uncertainty           -0.180    40.655    
    SLICE_X42Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    40.427    u_rv_u/u_regfile/reg_array_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         40.427    
                         arrival time                         -34.395    
  -------------------------------------------------------------------
                         slack                                  6.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.974%)  route 0.135ns (42.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.566     0.647    u_rv_u/u_pc/clk_BUFG
    SLICE_X35Y89         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     0.788 r  u_rv_u/u_pc/pcadd_reg[22]/Q
                         net (fo=3, routed)           0.135     0.923    u_rv_u/u_branch/Q[21]
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.045     0.968 r  u_rv_u/u_branch/pc[22]_i_1/O
                         net (fo=1, routed)           0.000     0.968    u_rv_u/u_pc/wr_npc_pc[22]
    SLICE_X33Y89         FDRE                                         r  u_rv_u/u_pc/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.838     1.246    u_rv_u/u_pc/clk_BUFG
    SLICE_X33Y89         FDRE                                         r  u_rv_u/u_pc/pc_reg[22]/C
                         clock pessimism             -0.561     0.685    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.091     0.776    u_rv_u/u_pc/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.053%)  route 0.119ns (38.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.564     0.645    u_rv_u/u_pc/clk_BUFG
    SLICE_X35Y84         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141     0.786 r  u_rv_u/u_pc/pcadd_reg[3]/Q
                         net (fo=3, routed)           0.119     0.905    u_rv_u/u_branch/Q[2]
    SLICE_X37Y83         LUT5 (Prop_lut5_I4_O)        0.045     0.950 r  u_rv_u/u_branch/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.950    u_rv_u/u_pc/wr_npc_pc[3]
    SLICE_X37Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.832     1.240    u_rv_u/u_pc/clk_BUFG
    SLICE_X37Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[3]/C
                         clock pessimism             -0.582     0.658    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.091     0.749    u_rv_u/u_pc/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.042%)  route 0.165ns (46.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.566     0.647    u_rv_u/u_pc/clk_BUFG
    SLICE_X35Y88         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     0.788 r  u_rv_u/u_pc/pcadd_reg[19]/Q
                         net (fo=3, routed)           0.165     0.953    u_rv_u/u_branch/Q[18]
    SLICE_X33Y88         LUT5 (Prop_lut5_I4_O)        0.045     0.998 r  u_rv_u/u_branch/pc[19]_i_1/O
                         net (fo=1, routed)           0.000     0.998    u_rv_u/u_pc/wr_npc_pc[19]
    SLICE_X33Y88         FDRE                                         r  u_rv_u/u_pc/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.838     1.246    u_rv_u/u_pc/clk_BUFG
    SLICE_X33Y88         FDRE                                         r  u_rv_u/u_pc/pc_reg[19]/C
                         clock pessimism             -0.561     0.685    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.092     0.777    u_rv_u/u_pc/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.526%)  route 0.168ns (47.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.566     0.647    u_rv_u/u_pc/clk_BUFG
    SLICE_X35Y88         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     0.788 r  u_rv_u/u_pc/pcadd_reg[18]/Q
                         net (fo=3, routed)           0.168     0.956    u_rv_u/u_branch/Q[17]
    SLICE_X33Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.001 r  u_rv_u/u_branch/pc[18]_i_1/O
                         net (fo=1, routed)           0.000     1.001    u_rv_u/u_pc/wr_npc_pc[18]
    SLICE_X33Y88         FDRE                                         r  u_rv_u/u_pc/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.838     1.246    u_rv_u/u_pc/clk_BUFG
    SLICE_X33Y88         FDRE                                         r  u_rv_u/u_pc/pc_reg[18]/C
                         clock pessimism             -0.561     0.685    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.092     0.777    u_rv_u/u_pc/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_led_display/cnts_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_led_display/cnts_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.567     0.648    u_led_display/clk_BUFG
    SLICE_X36Y92         FDRE                                         r  u_led_display/cnts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.141     0.789 f  u_led_display/cnts_reg[0]/Q
                         net (fo=3, routed)           0.185     0.974    u_led_display/cnts[0]
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.042     1.016 r  u_led_display/cnts[0]_i_1/O
                         net (fo=1, routed)           0.000     1.016    u_led_display/cnts_0[0]
    SLICE_X36Y92         FDRE                                         r  u_led_display/cnts_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.838     1.246    u_led_display/clk_BUFG
    SLICE_X36Y92         FDRE                                         r  u_led_display/cnts_reg[0]/C
                         clock pessimism             -0.598     0.648    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.105     0.753    u_led_display/cnts_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.561     0.642    u_rv_u/u_pc/clk_BUFG
    SLICE_X39Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     0.783 r  u_rv_u/u_pc/pc_reg[0]/Q
                         net (fo=5, routed)           0.170     0.953    u_rv_u/u_branch/pc_reg[0]
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.045     0.998 r  u_rv_u/u_branch/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.998    u_rv_u/u_pc/wr_npc_pc[0]
    SLICE_X39Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.831     1.239    u_rv_u/u_pc/clk_BUFG
    SLICE_X39Y83         FDRE                                         r  u_rv_u/u_pc/pc_reg[0]/C
                         clock pessimism             -0.597     0.642    
    SLICE_X39Y83         FDRE (Hold_fdre_C_D)         0.091     0.733    u_rv_u/u_pc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_led_display/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_led_display/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.565     0.646    u_led_display/clk_BUFG
    SLICE_X43Y90         FDRE                                         r  u_led_display/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     0.787 r  u_led_display/bias_reg[1]/Q
                         net (fo=18, routed)          0.195     0.982    u_led_display/bias[1]
    SLICE_X43Y90         LUT4 (Prop_lut4_I1_O)        0.042     1.024 r  u_led_display/bias[2]_i_1/O
                         net (fo=1, routed)           0.000     1.024    u_led_display/bias[2]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  u_led_display/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.835     1.243    u_led_display/clk_BUFG
    SLICE_X43Y90         FDRE                                         r  u_led_display/bias_reg[2]/C
                         clock pessimism             -0.597     0.646    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.107     0.753    u_led_display/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.053%)  route 0.218ns (53.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.566     0.647    u_rv_u/u_pc/clk_BUFG
    SLICE_X35Y89         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     0.788 r  u_rv_u/u_pc/pcadd_reg[23]/Q
                         net (fo=3, routed)           0.218     1.006    u_rv_u/u_branch/Q[22]
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.051 r  u_rv_u/u_branch/pc[23]_i_1/O
                         net (fo=1, routed)           0.000     1.051    u_rv_u/u_pc/wr_npc_pc[23]
    SLICE_X33Y89         FDRE                                         r  u_rv_u/u_pc/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.838     1.246    u_rv_u/u_pc/clk_BUFG
    SLICE_X33Y89         FDRE                                         r  u_rv_u/u_pc/pc_reg[23]/C
                         clock pessimism             -0.561     0.685    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.092     0.777    u_rv_u/u_pc/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u_led_display/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_led_display/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.565     0.646    u_led_display/clk_BUFG
    SLICE_X43Y90         FDRE                                         r  u_led_display/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     0.787 r  u_led_display/bias_reg[1]/Q
                         net (fo=18, routed)          0.195     0.982    u_led_display/bias[1]
    SLICE_X43Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.027 r  u_led_display/bias[1]_i_1/O
                         net (fo=1, routed)           0.000     1.027    u_led_display/bias[1]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  u_led_display/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.835     1.243    u_led_display/clk_BUFG
    SLICE_X43Y90         FDRE                                         r  u_led_display/bias_reg[1]/C
                         clock pessimism             -0.597     0.646    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.091     0.737    u_led_display/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pcadd_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_rv_u/u_pc/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.708%)  route 0.212ns (53.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.566     0.647    u_rv_u/u_pc/clk_BUFG
    SLICE_X35Y89         FDRE                                         r  u_rv_u/u_pc/pcadd_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     0.788 r  u_rv_u/u_pc/pcadd_reg[21]/Q
                         net (fo=3, routed)           0.212     1.000    u_rv_u/u_branch/Q[20]
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.045 r  u_rv_u/u_branch/pc[21]_i_1/O
                         net (fo=1, routed)           0.000     1.045    u_rv_u/u_pc/wr_npc_pc[21]
    SLICE_X36Y89         FDRE                                         r  u_rv_u/u_pc/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  clk_BUFG_inst/O
                         net (fo=8419, routed)        0.837     1.245    u_rv_u/u_pc/clk_BUFG
    SLICE_X36Y89         FDRE                                         r  u_rv_u/u_pc/pc_reg[21]/C
                         clock pessimism             -0.582     0.663    
    SLICE_X36Y89         FDRE (Hold_fdre_C_D)         0.091     0.754    u_rv_u/u_pc/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   UCLK/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X32Y93    u_led_display/cnts_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X45Y88    u_led_display/reg_led_data_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X44Y90    u_led_display/reg_led_data_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X47Y87    u_led_display/reg_led_data_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X44Y88    u_led_display/reg_led_data_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X43Y88    u_led_display/reg_led_data_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X44Y88    u_led_display/reg_led_data_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_27_27/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_27_27/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_27_27/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_27_27/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_30_30/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_30_30/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_30_30/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y165   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_30_30/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y161   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_30_30/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y161   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_30_30/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X34Y128   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_18_18/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y169   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_19_19/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y169   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_19_19/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y169   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_19_19/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y169   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_19_19/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y84    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y132   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_29_29/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y132   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_29_29/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y132   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_29_29/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y132   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_29_29/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   UCLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT



