
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003598  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08003658  08003658  00013658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003678  08003678  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08003678  08003678  00013678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003680  08003680  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003680  08003680  00013680  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003684  08003684  00013684  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003688  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000fc  2000005c  080036e4  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000158  080036e4  00020158  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000acb9  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d01  00000000  00000000  0002ad80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b58  00000000  00000000  0002ca88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008c0  00000000  00000000  0002d5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00010b2e  00000000  00000000  0002dea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d64d  00000000  00000000  0003e9ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006678b  00000000  00000000  0004c01b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000028c8  00000000  00000000  000b27a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000b5070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003640 	.word	0x08003640

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08003640 	.word	0x08003640

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <acc_init>:
 * 		- HAL Status
 * side effects:
 * 		- configure the accelerometer to 100Hz polling, and turn off gyro
 **/
HAL_StatusTypeDef acc_init (volatile accelerometer_t* acc)
{
 80004a8:	b5b0      	push	{r4, r5, r7, lr}
 80004aa:	b084      	sub	sp, #16
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef status = HAL_OK;
 80004b0:	250f      	movs	r5, #15
 80004b2:	197b      	adds	r3, r7, r5
 80004b4:	2200      	movs	r2, #0
 80004b6:	701a      	strb	r2, [r3, #0]

	// configure the accelerometer to 104Hz
	status = accelerometer_write(acc, REG_CTRL1_XL, ACC_104HZ_2G);
 80004b8:	197c      	adds	r4, r7, r5
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	2240      	movs	r2, #64	; 0x40
 80004be:	2110      	movs	r1, #16
 80004c0:	0018      	movs	r0, r3
 80004c2:	f000 f94b 	bl	800075c <accelerometer_write>
 80004c6:	0003      	movs	r3, r0
 80004c8:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK) return status;
 80004ca:	197b      	adds	r3, r7, r5
 80004cc:	781b      	ldrb	r3, [r3, #0]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d002      	beq.n	80004d8 <acc_init+0x30>
 80004d2:	197b      	adds	r3, r7, r5
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	e02c      	b.n	8000532 <acc_init+0x8a>

	// turn the gyroscope off
	status = accelerometer_write(acc, REG_CTRL2_G, GYRO_OFF);
 80004d8:	250f      	movs	r5, #15
 80004da:	197c      	adds	r4, r7, r5
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	2200      	movs	r2, #0
 80004e0:	2111      	movs	r1, #17
 80004e2:	0018      	movs	r0, r3
 80004e4:	f000 f93a 	bl	800075c <accelerometer_write>
 80004e8:	0003      	movs	r3, r0
 80004ea:	7023      	strb	r3, [r4, #0]
	if (status != HAL_OK) return status;
 80004ec:	197b      	adds	r3, r7, r5
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d002      	beq.n	80004fa <acc_init+0x52>
 80004f4:	197b      	adds	r3, r7, r5
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	e01b      	b.n	8000532 <acc_init+0x8a>

	// enable interrupts on new data on accelerometer INT2
    status = accelerometer_write(acc, REG_INT2_CTRL, DATA_RDY);
 80004fa:	250f      	movs	r5, #15
 80004fc:	197c      	adds	r4, r7, r5
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	2201      	movs	r2, #1
 8000502:	210e      	movs	r1, #14
 8000504:	0018      	movs	r0, r3
 8000506:	f000 f929 	bl	800075c <accelerometer_write>
 800050a:	0003      	movs	r3, r0
 800050c:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK) return status;
 800050e:	197b      	adds	r3, r7, r5
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	2b00      	cmp	r3, #0
 8000514:	d002      	beq.n	800051c <acc_init+0x74>
 8000516:	197b      	adds	r3, r7, r5
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	e00a      	b.n	8000532 <acc_init+0x8a>

    // read the axes to get interrupts to kick off
    status = read_axis(acc, ALL_AXIS);
 800051c:	250f      	movs	r5, #15
 800051e:	197c      	adds	r4, r7, r5
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	2103      	movs	r1, #3
 8000524:	0018      	movs	r0, r3
 8000526:	f000 f809 	bl	800053c <read_axis>
 800052a:	0003      	movs	r3, r0
 800052c:	7023      	strb	r3, [r4, #0]

    return status;
 800052e:	197b      	adds	r3, r7, r5
 8000530:	781b      	ldrb	r3, [r3, #0]

}
 8000532:	0018      	movs	r0, r3
 8000534:	46bd      	mov	sp, r7
 8000536:	b004      	add	sp, #16
 8000538:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800053c <read_axis>:
 * 		- HAL Status
 * 	side effects:
 * 		- updates the acceleration values inside the accelerometer struct
 **/
HAL_StatusTypeDef read_axis(volatile accelerometer_t* acc, axis_t axis)
{
 800053c:	b5b0      	push	{r4, r5, r7, lr}
 800053e:	b088      	sub	sp, #32
 8000540:	af04      	add	r7, sp, #16
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	000a      	movs	r2, r1
 8000546:	1cfb      	adds	r3, r7, #3
 8000548:	701a      	strb	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800054a:	b672      	cpsid	i
}
 800054c:	46c0      	nop			; (mov r8, r8)

	__disable_irq();

    static uint8_t read_buffer[] = { 0 };

    HAL_StatusTypeDef status = HAL_OK;
 800054e:	230f      	movs	r3, #15
 8000550:	18fb      	adds	r3, r7, r3
 8000552:	2200      	movs	r2, #0
 8000554:	701a      	strb	r2, [r3, #0]

    switch(axis){
 8000556:	1cfb      	adds	r3, r7, #3
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	2b03      	cmp	r3, #3
 800055c:	d00b      	beq.n	8000576 <read_axis+0x3a>
 800055e:	dd00      	ble.n	8000562 <read_axis+0x26>
 8000560:	e0ee      	b.n	8000740 <read_axis+0x204>
 8000562:	2b02      	cmp	r3, #2
 8000564:	d100      	bne.n	8000568 <read_axis+0x2c>
 8000566:	e098      	b.n	800069a <read_axis+0x15e>
 8000568:	dd00      	ble.n	800056c <read_axis+0x30>
 800056a:	e0e9      	b.n	8000740 <read_axis+0x204>
 800056c:	2b00      	cmp	r3, #0
 800056e:	d002      	beq.n	8000576 <read_axis+0x3a>
 8000570:	2b01      	cmp	r3, #1
 8000572:	d04a      	beq.n	800060a <read_axis+0xce>
 8000574:	e0e4      	b.n	8000740 <read_axis+0x204>
	  case ALL_AXIS:
	  case X_AXIS:
		  status = HAL_I2C_Mem_Read(&hi2c1, acc->slave_r_addr, OUTX_H_A, I2C_MEMADD_SIZE_8BIT, read_buffer, sizeof(read_buffer), HAL_MAX_DELAY);
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	b2db      	uxtb	r3, r3
 800057c:	b299      	uxth	r1, r3
 800057e:	250f      	movs	r5, #15
 8000580:	197c      	adds	r4, r7, r5
 8000582:	4874      	ldr	r0, [pc, #464]	; (8000754 <read_axis+0x218>)
 8000584:	2301      	movs	r3, #1
 8000586:	425b      	negs	r3, r3
 8000588:	9302      	str	r3, [sp, #8]
 800058a:	2301      	movs	r3, #1
 800058c:	9301      	str	r3, [sp, #4]
 800058e:	4b72      	ldr	r3, [pc, #456]	; (8000758 <read_axis+0x21c>)
 8000590:	9300      	str	r3, [sp, #0]
 8000592:	2301      	movs	r3, #1
 8000594:	2229      	movs	r2, #41	; 0x29
 8000596:	f001 f91d 	bl	80017d4 <HAL_I2C_Mem_Read>
 800059a:	0003      	movs	r3, r0
 800059c:	7023      	strb	r3, [r4, #0]
		  if(status != HAL_OK) break;
 800059e:	0028      	movs	r0, r5
 80005a0:	183b      	adds	r3, r7, r0
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d000      	beq.n	80005aa <read_axis+0x6e>
 80005a8:	e0bb      	b.n	8000722 <read_axis+0x1e6>
		  acc->x_xlr = *read_buffer << 8;
 80005aa:	4b6b      	ldr	r3, [pc, #428]	; (8000758 <read_axis+0x21c>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	021b      	lsls	r3, r3, #8
 80005b0:	b21a      	sxth	r2, r3
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	805a      	strh	r2, [r3, #2]
		  status = HAL_I2C_Mem_Read(&hi2c1, acc->slave_r_addr, OUTX_L_A, I2C_MEMADD_SIZE_8BIT, read_buffer, sizeof(read_buffer), HAL_MAX_DELAY);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	b299      	uxth	r1, r3
 80005be:	0005      	movs	r5, r0
 80005c0:	183c      	adds	r4, r7, r0
 80005c2:	4864      	ldr	r0, [pc, #400]	; (8000754 <read_axis+0x218>)
 80005c4:	2301      	movs	r3, #1
 80005c6:	425b      	negs	r3, r3
 80005c8:	9302      	str	r3, [sp, #8]
 80005ca:	2301      	movs	r3, #1
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	4b62      	ldr	r3, [pc, #392]	; (8000758 <read_axis+0x21c>)
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	2301      	movs	r3, #1
 80005d4:	2228      	movs	r2, #40	; 0x28
 80005d6:	f001 f8fd 	bl	80017d4 <HAL_I2C_Mem_Read>
 80005da:	0003      	movs	r3, r0
 80005dc:	7023      	strb	r3, [r4, #0]
		  if(status != HAL_OK) break;
 80005de:	197b      	adds	r3, r7, r5
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d000      	beq.n	80005e8 <read_axis+0xac>
 80005e6:	e09e      	b.n	8000726 <read_axis+0x1ea>
		  acc->x_xlr = acc->x_xlr + *read_buffer;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	885b      	ldrh	r3, [r3, #2]
 80005ec:	b21b      	sxth	r3, r3
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	4b59      	ldr	r3, [pc, #356]	; (8000758 <read_axis+0x21c>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	b29b      	uxth	r3, r3
 80005f6:	18d3      	adds	r3, r2, r3
 80005f8:	b29b      	uxth	r3, r3
 80005fa:	b21a      	sxth	r2, r3
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	805a      	strh	r2, [r3, #2]
		  if(axis != ALL_AXIS) break;
 8000600:	1cfb      	adds	r3, r7, #3
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	2b03      	cmp	r3, #3
 8000606:	d000      	beq.n	800060a <read_axis+0xce>
 8000608:	e08f      	b.n	800072a <read_axis+0x1ee>
	  case Y_AXIS:
		  status = HAL_I2C_Mem_Read(&hi2c1, acc->slave_r_addr, OUTY_H_A, I2C_MEMADD_SIZE_8BIT, read_buffer, sizeof(read_buffer), HAL_MAX_DELAY);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	b2db      	uxtb	r3, r3
 8000610:	b299      	uxth	r1, r3
 8000612:	250f      	movs	r5, #15
 8000614:	197c      	adds	r4, r7, r5
 8000616:	484f      	ldr	r0, [pc, #316]	; (8000754 <read_axis+0x218>)
 8000618:	2301      	movs	r3, #1
 800061a:	425b      	negs	r3, r3
 800061c:	9302      	str	r3, [sp, #8]
 800061e:	2301      	movs	r3, #1
 8000620:	9301      	str	r3, [sp, #4]
 8000622:	4b4d      	ldr	r3, [pc, #308]	; (8000758 <read_axis+0x21c>)
 8000624:	9300      	str	r3, [sp, #0]
 8000626:	2301      	movs	r3, #1
 8000628:	222b      	movs	r2, #43	; 0x2b
 800062a:	f001 f8d3 	bl	80017d4 <HAL_I2C_Mem_Read>
 800062e:	0003      	movs	r3, r0
 8000630:	7023      	strb	r3, [r4, #0]
		  if(status != HAL_OK) break;
 8000632:	0028      	movs	r0, r5
 8000634:	183b      	adds	r3, r7, r0
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d000      	beq.n	800063e <read_axis+0x102>
 800063c:	e077      	b.n	800072e <read_axis+0x1f2>
		  acc->y_xlr = *read_buffer << 8;
 800063e:	4b46      	ldr	r3, [pc, #280]	; (8000758 <read_axis+0x21c>)
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	021b      	lsls	r3, r3, #8
 8000644:	b21a      	sxth	r2, r3
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	809a      	strh	r2, [r3, #4]
		  status = HAL_I2C_Mem_Read(&hi2c1, acc->slave_r_addr, OUTY_L_A, I2C_MEMADD_SIZE_8BIT, read_buffer, sizeof(read_buffer), HAL_MAX_DELAY);
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	b2db      	uxtb	r3, r3
 8000650:	b299      	uxth	r1, r3
 8000652:	0005      	movs	r5, r0
 8000654:	183c      	adds	r4, r7, r0
 8000656:	483f      	ldr	r0, [pc, #252]	; (8000754 <read_axis+0x218>)
 8000658:	2301      	movs	r3, #1
 800065a:	425b      	negs	r3, r3
 800065c:	9302      	str	r3, [sp, #8]
 800065e:	2301      	movs	r3, #1
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	4b3d      	ldr	r3, [pc, #244]	; (8000758 <read_axis+0x21c>)
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	2301      	movs	r3, #1
 8000668:	222a      	movs	r2, #42	; 0x2a
 800066a:	f001 f8b3 	bl	80017d4 <HAL_I2C_Mem_Read>
 800066e:	0003      	movs	r3, r0
 8000670:	7023      	strb	r3, [r4, #0]
		  if(status != HAL_OK) break;
 8000672:	197b      	adds	r3, r7, r5
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d15b      	bne.n	8000732 <read_axis+0x1f6>
		  acc->y_xlr = acc->y_xlr + *read_buffer;
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	889b      	ldrh	r3, [r3, #4]
 800067e:	b21b      	sxth	r3, r3
 8000680:	b29a      	uxth	r2, r3
 8000682:	4b35      	ldr	r3, [pc, #212]	; (8000758 <read_axis+0x21c>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	b29b      	uxth	r3, r3
 8000688:	18d3      	adds	r3, r2, r3
 800068a:	b29b      	uxth	r3, r3
 800068c:	b21a      	sxth	r2, r3
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	809a      	strh	r2, [r3, #4]
		  if(axis != ALL_AXIS) break;
 8000692:	1cfb      	adds	r3, r7, #3
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	2b03      	cmp	r3, #3
 8000698:	d14d      	bne.n	8000736 <read_axis+0x1fa>
	  case Z_AXIS:
		  status = HAL_I2C_Mem_Read(&hi2c1, acc->slave_r_addr, OUTZ_H_A, I2C_MEMADD_SIZE_8BIT, read_buffer, sizeof(read_buffer), HAL_MAX_DELAY);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	b299      	uxth	r1, r3
 80006a2:	250f      	movs	r5, #15
 80006a4:	197c      	adds	r4, r7, r5
 80006a6:	482b      	ldr	r0, [pc, #172]	; (8000754 <read_axis+0x218>)
 80006a8:	2301      	movs	r3, #1
 80006aa:	425b      	negs	r3, r3
 80006ac:	9302      	str	r3, [sp, #8]
 80006ae:	2301      	movs	r3, #1
 80006b0:	9301      	str	r3, [sp, #4]
 80006b2:	4b29      	ldr	r3, [pc, #164]	; (8000758 <read_axis+0x21c>)
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	2301      	movs	r3, #1
 80006b8:	222d      	movs	r2, #45	; 0x2d
 80006ba:	f001 f88b 	bl	80017d4 <HAL_I2C_Mem_Read>
 80006be:	0003      	movs	r3, r0
 80006c0:	7023      	strb	r3, [r4, #0]
		  if(status != HAL_OK) break;
 80006c2:	0028      	movs	r0, r5
 80006c4:	183b      	adds	r3, r7, r0
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d136      	bne.n	800073a <read_axis+0x1fe>
		  acc->z_xlr = *read_buffer << 8;
 80006cc:	4b22      	ldr	r3, [pc, #136]	; (8000758 <read_axis+0x21c>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	021b      	lsls	r3, r3, #8
 80006d2:	b21a      	sxth	r2, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	80da      	strh	r2, [r3, #6]
		  status = HAL_I2C_Mem_Read(&hi2c1, acc->slave_r_addr, OUTZ_L_A, I2C_MEMADD_SIZE_8BIT, read_buffer, sizeof(read_buffer), HAL_MAX_DELAY);
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	b299      	uxth	r1, r3
 80006e0:	0005      	movs	r5, r0
 80006e2:	183c      	adds	r4, r7, r0
 80006e4:	481b      	ldr	r0, [pc, #108]	; (8000754 <read_axis+0x218>)
 80006e6:	2301      	movs	r3, #1
 80006e8:	425b      	negs	r3, r3
 80006ea:	9302      	str	r3, [sp, #8]
 80006ec:	2301      	movs	r3, #1
 80006ee:	9301      	str	r3, [sp, #4]
 80006f0:	4b19      	ldr	r3, [pc, #100]	; (8000758 <read_axis+0x21c>)
 80006f2:	9300      	str	r3, [sp, #0]
 80006f4:	2301      	movs	r3, #1
 80006f6:	222c      	movs	r2, #44	; 0x2c
 80006f8:	f001 f86c 	bl	80017d4 <HAL_I2C_Mem_Read>
 80006fc:	0003      	movs	r3, r0
 80006fe:	7023      	strb	r3, [r4, #0]
		  if(status != HAL_OK) break;
 8000700:	197b      	adds	r3, r7, r5
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d11a      	bne.n	800073e <read_axis+0x202>
		  acc->z_xlr = acc->z_xlr + *read_buffer;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	88db      	ldrh	r3, [r3, #6]
 800070c:	b21b      	sxth	r3, r3
 800070e:	b29a      	uxth	r2, r3
 8000710:	4b11      	ldr	r3, [pc, #68]	; (8000758 <read_axis+0x21c>)
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	b29b      	uxth	r3, r3
 8000716:	18d3      	adds	r3, r2, r3
 8000718:	b29b      	uxth	r3, r3
 800071a:	b21a      	sxth	r2, r3
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	80da      	strh	r2, [r3, #6]
		  break;
 8000720:	e00e      	b.n	8000740 <read_axis+0x204>
		  if(status != HAL_OK) break;
 8000722:	46c0      	nop			; (mov r8, r8)
 8000724:	e00c      	b.n	8000740 <read_axis+0x204>
		  if(status != HAL_OK) break;
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	e00a      	b.n	8000740 <read_axis+0x204>
		  if(axis != ALL_AXIS) break;
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	e008      	b.n	8000740 <read_axis+0x204>
		  if(status != HAL_OK) break;
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	e006      	b.n	8000740 <read_axis+0x204>
		  if(status != HAL_OK) break;
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	e004      	b.n	8000740 <read_axis+0x204>
		  if(axis != ALL_AXIS) break;
 8000736:	46c0      	nop			; (mov r8, r8)
 8000738:	e002      	b.n	8000740 <read_axis+0x204>
		  if(status != HAL_OK) break;
 800073a:	46c0      	nop			; (mov r8, r8)
 800073c:	e000      	b.n	8000740 <read_axis+0x204>
		  if(status != HAL_OK) break;
 800073e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("cpsie i" : : : "memory");
 8000740:	b662      	cpsie	i
}
 8000742:	46c0      	nop			; (mov r8, r8)
	}

    __enable_irq();

    return status;
 8000744:	230f      	movs	r3, #15
 8000746:	18fb      	adds	r3, r7, r3
 8000748:	781b      	ldrb	r3, [r3, #0]
}
 800074a:	0018      	movs	r0, r3
 800074c:	46bd      	mov	sp, r7
 800074e:	b004      	add	sp, #16
 8000750:	bdb0      	pop	{r4, r5, r7, pc}
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	2000007c 	.word	0x2000007c
 8000758:	20000078 	.word	0x20000078

0800075c <accelerometer_write>:
 * 		- HAL Status
 * 	side effects:
 * 		- performs and I2C write to the passed in accelerometer
 **/
HAL_StatusTypeDef accelerometer_write(volatile accelerometer_t* acc, uint8_t reg, uint8_t data)
{
 800075c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800075e:	b089      	sub	sp, #36	; 0x24
 8000760:	af04      	add	r7, sp, #16
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	0008      	movs	r0, r1
 8000766:	0011      	movs	r1, r2
 8000768:	1cfb      	adds	r3, r7, #3
 800076a:	1c02      	adds	r2, r0, #0
 800076c:	701a      	strb	r2, [r3, #0]
 800076e:	1cbb      	adds	r3, r7, #2
 8000770:	1c0a      	adds	r2, r1, #0
 8000772:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000774:	b672      	cpsid	i
}
 8000776:	46c0      	nop			; (mov r8, r8)
	__disable_irq();
    uint8_t write_buffer[] = { 0 };
 8000778:	250c      	movs	r5, #12
 800077a:	197b      	adds	r3, r7, r5
 800077c:	4a12      	ldr	r2, [pc, #72]	; (80007c8 <accelerometer_write+0x6c>)
 800077e:	7812      	ldrb	r2, [r2, #0]
 8000780:	701a      	strb	r2, [r3, #0]
	*write_buffer = data;
 8000782:	197b      	adds	r3, r7, r5
 8000784:	1cba      	adds	r2, r7, #2
 8000786:	7812      	ldrb	r2, [r2, #0]
 8000788:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef status = HAL_I2C_Mem_Write(&hi2c1, acc->slave_w_addr, reg, I2C_MEMADD_SIZE_8BIT, write_buffer, sizeof(write_buffer), HAL_MAX_DELAY);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	785b      	ldrb	r3, [r3, #1]
 800078e:	b2db      	uxtb	r3, r3
 8000790:	b299      	uxth	r1, r3
 8000792:	1cfb      	adds	r3, r7, #3
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	b29a      	uxth	r2, r3
 8000798:	260f      	movs	r6, #15
 800079a:	19bc      	adds	r4, r7, r6
 800079c:	480b      	ldr	r0, [pc, #44]	; (80007cc <accelerometer_write+0x70>)
 800079e:	2301      	movs	r3, #1
 80007a0:	425b      	negs	r3, r3
 80007a2:	9302      	str	r3, [sp, #8]
 80007a4:	2301      	movs	r3, #1
 80007a6:	9301      	str	r3, [sp, #4]
 80007a8:	197b      	adds	r3, r7, r5
 80007aa:	9300      	str	r3, [sp, #0]
 80007ac:	2301      	movs	r3, #1
 80007ae:	f000 fee3 	bl	8001578 <HAL_I2C_Mem_Write>
 80007b2:	0003      	movs	r3, r0
 80007b4:	7023      	strb	r3, [r4, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80007b6:	b662      	cpsie	i
}
 80007b8:	46c0      	nop			; (mov r8, r8)
	__enable_irq();
	return status;
 80007ba:	19bb      	adds	r3, r7, r6
 80007bc:	781b      	ldrb	r3, [r3, #0]
}
 80007be:	0018      	movs	r0, r3
 80007c0:	46bd      	mov	sp, r7
 80007c2:	b005      	add	sp, #20
 80007c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007c6:	46c0      	nop			; (mov r8, r8)
 80007c8:	08003658 	.word	0x08003658
 80007cc:	2000007c 	.word	0x2000007c

080007d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0


  HAL_Init();
 80007d4:	f000 fb44 	bl	8000e60 <HAL_Init>
  SystemClock_Config();
 80007d8:	f000 f834 	bl	8000844 <SystemClock_Config>
  MX_GPIO_Init();
 80007dc:	f000 f8de 	bl	800099c <MX_GPIO_Init>
  MX_I2C1_Init();
 80007e0:	f000 f89c 	bl	800091c <MX_I2C1_Init>
  MX_TIM2_Init();
 80007e4:	f000 f996 	bl	8000b14 <MX_TIM2_Init>
  MX_TIM21_Init();
 80007e8:	f000 f9e8 	bl	8000bbc <MX_TIM21_Init>

//  acc_init(&xl_l);
  acc_init(&xl_r);
 80007ec:	4b11      	ldr	r3, [pc, #68]	; (8000834 <main+0x64>)
 80007ee:	0018      	movs	r0, r3
 80007f0:	f7ff fe5a 	bl	80004a8 <acc_init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80007f4:	2380      	movs	r3, #128	; 0x80
 80007f6:	0059      	lsls	r1, r3, #1
 80007f8:	23a0      	movs	r3, #160	; 0xa0
 80007fa:	05db      	lsls	r3, r3, #23
 80007fc:	2201      	movs	r2, #1
 80007fe:	0018      	movs	r0, r3
 8000800:	f000 fdea 	bl	80013d8 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim21);
 8000804:	4b0c      	ldr	r3, [pc, #48]	; (8000838 <main+0x68>)
 8000806:	0018      	movs	r0, r3
 8000808:	f002 fb80 	bl	8002f0c <HAL_TIM_Base_Start_IT>

  while (1)
  {
	if(xl_r.z_xlr < -0x1000)
 800080c:	4b09      	ldr	r3, [pc, #36]	; (8000834 <main+0x64>)
 800080e:	88db      	ldrh	r3, [r3, #6]
 8000810:	b21b      	sxth	r3, r3
 8000812:	4a0a      	ldr	r2, [pc, #40]	; (800083c <main+0x6c>)
 8000814:	4293      	cmp	r3, r2
 8000816:	daf9      	bge.n	800080c <main+0x3c>
	{
		HAL_TIM_Base_Start_IT(&htim2);
 8000818:	4b09      	ldr	r3, [pc, #36]	; (8000840 <main+0x70>)
 800081a:	0018      	movs	r0, r3
 800081c:	f002 fb76 	bl	8002f0c <HAL_TIM_Base_Start_IT>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000820:	2380      	movs	r3, #128	; 0x80
 8000822:	0059      	lsls	r1, r3, #1
 8000824:	23a0      	movs	r3, #160	; 0xa0
 8000826:	05db      	lsls	r3, r3, #23
 8000828:	2200      	movs	r2, #0
 800082a:	0018      	movs	r0, r3
 800082c:	f000 fdd4 	bl	80013d8 <HAL_GPIO_WritePin>
	if(xl_r.z_xlr < -0x1000)
 8000830:	e7ec      	b.n	800080c <main+0x3c>
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	20000000 	.word	0x20000000
 8000838:	20000110 	.word	0x20000110
 800083c:	fffff000 	.word	0xfffff000
 8000840:	200000d0 	.word	0x200000d0

08000844 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b099      	sub	sp, #100	; 0x64
 8000848:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800084a:	242c      	movs	r4, #44	; 0x2c
 800084c:	193b      	adds	r3, r7, r4
 800084e:	0018      	movs	r0, r3
 8000850:	2334      	movs	r3, #52	; 0x34
 8000852:	001a      	movs	r2, r3
 8000854:	2100      	movs	r1, #0
 8000856:	f002 fec7 	bl	80035e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800085a:	2318      	movs	r3, #24
 800085c:	18fb      	adds	r3, r7, r3
 800085e:	0018      	movs	r0, r3
 8000860:	2314      	movs	r3, #20
 8000862:	001a      	movs	r2, r3
 8000864:	2100      	movs	r1, #0
 8000866:	f002 febf 	bl	80035e8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800086a:	003b      	movs	r3, r7
 800086c:	0018      	movs	r0, r3
 800086e:	2318      	movs	r3, #24
 8000870:	001a      	movs	r2, r3
 8000872:	2100      	movs	r1, #0
 8000874:	f002 feb8 	bl	80035e8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000878:	4b26      	ldr	r3, [pc, #152]	; (8000914 <SystemClock_Config+0xd0>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a26      	ldr	r2, [pc, #152]	; (8000918 <SystemClock_Config+0xd4>)
 800087e:	401a      	ands	r2, r3
 8000880:	4b24      	ldr	r3, [pc, #144]	; (8000914 <SystemClock_Config+0xd0>)
 8000882:	2180      	movs	r1, #128	; 0x80
 8000884:	0109      	lsls	r1, r1, #4
 8000886:	430a      	orrs	r2, r1
 8000888:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800088a:	0021      	movs	r1, r4
 800088c:	187b      	adds	r3, r7, r1
 800088e:	2210      	movs	r2, #16
 8000890:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000892:	187b      	adds	r3, r7, r1
 8000894:	2201      	movs	r2, #1
 8000896:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2200      	movs	r2, #0
 800089c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	22a0      	movs	r2, #160	; 0xa0
 80008a2:	0212      	lsls	r2, r2, #8
 80008a4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2200      	movs	r2, #0
 80008aa:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	0018      	movs	r0, r3
 80008b0:	f001 fc56 	bl	8002160 <HAL_RCC_OscConfig>
 80008b4:	1e03      	subs	r3, r0, #0
 80008b6:	d001      	beq.n	80008bc <SystemClock_Config+0x78>
  {
    Error_Handler();
 80008b8:	f000 f9d6 	bl	8000c68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008bc:	2118      	movs	r1, #24
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	220f      	movs	r2, #15
 80008c2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80008c4:	187b      	adds	r3, r7, r1
 80008c6:	2200      	movs	r2, #0
 80008c8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ca:	187b      	adds	r3, r7, r1
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008d0:	187b      	adds	r3, r7, r1
 80008d2:	2200      	movs	r2, #0
 80008d4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008d6:	187b      	adds	r3, r7, r1
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	2100      	movs	r1, #0
 80008e0:	0018      	movs	r0, r3
 80008e2:	f001 ffb9 	bl	8002858 <HAL_RCC_ClockConfig>
 80008e6:	1e03      	subs	r3, r0, #0
 80008e8:	d001      	beq.n	80008ee <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80008ea:	f000 f9bd 	bl	8000c68 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80008ee:	003b      	movs	r3, r7
 80008f0:	2208      	movs	r2, #8
 80008f2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80008f4:	003b      	movs	r3, r7
 80008f6:	2200      	movs	r2, #0
 80008f8:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008fa:	003b      	movs	r3, r7
 80008fc:	0018      	movs	r0, r3
 80008fe:	f002 f999 	bl	8002c34 <HAL_RCCEx_PeriphCLKConfig>
 8000902:	1e03      	subs	r3, r0, #0
 8000904:	d001      	beq.n	800090a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000906:	f000 f9af 	bl	8000c68 <Error_Handler>
  }
}
 800090a:	46c0      	nop			; (mov r8, r8)
 800090c:	46bd      	mov	sp, r7
 800090e:	b019      	add	sp, #100	; 0x64
 8000910:	bd90      	pop	{r4, r7, pc}
 8000912:	46c0      	nop			; (mov r8, r8)
 8000914:	40007000 	.word	0x40007000
 8000918:	ffffe7ff 	.word	0xffffe7ff

0800091c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0


  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000920:	4b1c      	ldr	r3, [pc, #112]	; (8000994 <MX_I2C1_Init+0x78>)
 8000922:	4a1d      	ldr	r2, [pc, #116]	; (8000998 <MX_I2C1_Init+0x7c>)
 8000924:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 8000926:	4b1b      	ldr	r3, [pc, #108]	; (8000994 <MX_I2C1_Init+0x78>)
 8000928:	22e1      	movs	r2, #225	; 0xe1
 800092a:	00d2      	lsls	r2, r2, #3
 800092c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800092e:	4b19      	ldr	r3, [pc, #100]	; (8000994 <MX_I2C1_Init+0x78>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000934:	4b17      	ldr	r3, [pc, #92]	; (8000994 <MX_I2C1_Init+0x78>)
 8000936:	2201      	movs	r2, #1
 8000938:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800093a:	4b16      	ldr	r3, [pc, #88]	; (8000994 <MX_I2C1_Init+0x78>)
 800093c:	2200      	movs	r2, #0
 800093e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000940:	4b14      	ldr	r3, [pc, #80]	; (8000994 <MX_I2C1_Init+0x78>)
 8000942:	2200      	movs	r2, #0
 8000944:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000946:	4b13      	ldr	r3, [pc, #76]	; (8000994 <MX_I2C1_Init+0x78>)
 8000948:	2200      	movs	r2, #0
 800094a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800094c:	4b11      	ldr	r3, [pc, #68]	; (8000994 <MX_I2C1_Init+0x78>)
 800094e:	2200      	movs	r2, #0
 8000950:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000952:	4b10      	ldr	r3, [pc, #64]	; (8000994 <MX_I2C1_Init+0x78>)
 8000954:	2200      	movs	r2, #0
 8000956:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000958:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <MX_I2C1_Init+0x78>)
 800095a:	0018      	movs	r0, r3
 800095c:	f000 fd76 	bl	800144c <HAL_I2C_Init>
 8000960:	1e03      	subs	r3, r0, #0
 8000962:	d001      	beq.n	8000968 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000964:	f000 f980 	bl	8000c68 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000968:	4b0a      	ldr	r3, [pc, #40]	; (8000994 <MX_I2C1_Init+0x78>)
 800096a:	2100      	movs	r1, #0
 800096c:	0018      	movs	r0, r3
 800096e:	f001 fb5f 	bl	8002030 <HAL_I2CEx_ConfigAnalogFilter>
 8000972:	1e03      	subs	r3, r0, #0
 8000974:	d001      	beq.n	800097a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000976:	f000 f977 	bl	8000c68 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800097a:	4b06      	ldr	r3, [pc, #24]	; (8000994 <MX_I2C1_Init+0x78>)
 800097c:	2100      	movs	r1, #0
 800097e:	0018      	movs	r0, r3
 8000980:	f001 fba2 	bl	80020c8 <HAL_I2CEx_ConfigDigitalFilter>
 8000984:	1e03      	subs	r3, r0, #0
 8000986:	d001      	beq.n	800098c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000988:	f000 f96e 	bl	8000c68 <Error_Handler>
  }

}
 800098c:	46c0      	nop			; (mov r8, r8)
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	46c0      	nop			; (mov r8, r8)
 8000994:	2000007c 	.word	0x2000007c
 8000998:	40005400 	.word	0x40005400

0800099c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800099c:	b590      	push	{r4, r7, lr}
 800099e:	b089      	sub	sp, #36	; 0x24
 80009a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a2:	240c      	movs	r4, #12
 80009a4:	193b      	adds	r3, r7, r4
 80009a6:	0018      	movs	r0, r3
 80009a8:	2314      	movs	r3, #20
 80009aa:	001a      	movs	r2, r3
 80009ac:	2100      	movs	r1, #0
 80009ae:	f002 fe1b 	bl	80035e8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b2:	4b28      	ldr	r3, [pc, #160]	; (8000a54 <MX_GPIO_Init+0xb8>)
 80009b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009b6:	4b27      	ldr	r3, [pc, #156]	; (8000a54 <MX_GPIO_Init+0xb8>)
 80009b8:	2102      	movs	r1, #2
 80009ba:	430a      	orrs	r2, r1
 80009bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80009be:	4b25      	ldr	r3, [pc, #148]	; (8000a54 <MX_GPIO_Init+0xb8>)
 80009c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009c2:	2202      	movs	r2, #2
 80009c4:	4013      	ands	r3, r2
 80009c6:	60bb      	str	r3, [r7, #8]
 80009c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ca:	4b22      	ldr	r3, [pc, #136]	; (8000a54 <MX_GPIO_Init+0xb8>)
 80009cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009ce:	4b21      	ldr	r3, [pc, #132]	; (8000a54 <MX_GPIO_Init+0xb8>)
 80009d0:	2101      	movs	r1, #1
 80009d2:	430a      	orrs	r2, r1
 80009d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80009d6:	4b1f      	ldr	r3, [pc, #124]	; (8000a54 <MX_GPIO_Init+0xb8>)
 80009d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009da:	2201      	movs	r2, #1
 80009dc:	4013      	ands	r3, r2
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80009e2:	2380      	movs	r3, #128	; 0x80
 80009e4:	0059      	lsls	r1, r3, #1
 80009e6:	23a0      	movs	r3, #160	; 0xa0
 80009e8:	05db      	lsls	r3, r3, #23
 80009ea:	2200      	movs	r2, #0
 80009ec:	0018      	movs	r0, r3
 80009ee:	f000 fcf3 	bl	80013d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ACC_INT0_Pin ACC_INT1_Pin */
  GPIO_InitStruct.Pin = ACC_INT0_Pin|ACC_INT1_Pin;
 80009f2:	193b      	adds	r3, r7, r4
 80009f4:	2203      	movs	r2, #3
 80009f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009f8:	193b      	adds	r3, r7, r4
 80009fa:	2284      	movs	r2, #132	; 0x84
 80009fc:	0392      	lsls	r2, r2, #14
 80009fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	193b      	adds	r3, r7, r4
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a06:	193b      	adds	r3, r7, r4
 8000a08:	4a13      	ldr	r2, [pc, #76]	; (8000a58 <MX_GPIO_Init+0xbc>)
 8000a0a:	0019      	movs	r1, r3
 8000a0c:	0010      	movs	r0, r2
 8000a0e:	f000 fb75 	bl	80010fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000a12:	0021      	movs	r1, r4
 8000a14:	193b      	adds	r3, r7, r4
 8000a16:	2280      	movs	r2, #128	; 0x80
 8000a18:	0052      	lsls	r2, r2, #1
 8000a1a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	2201      	movs	r2, #1
 8000a20:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	187b      	adds	r3, r7, r1
 8000a24:	2200      	movs	r2, #0
 8000a26:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a28:	187b      	adds	r3, r7, r1
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a2e:	187a      	adds	r2, r7, r1
 8000a30:	23a0      	movs	r3, #160	; 0xa0
 8000a32:	05db      	lsls	r3, r3, #23
 8000a34:	0011      	movs	r1, r2
 8000a36:	0018      	movs	r0, r3
 8000a38:	f000 fb60 	bl	80010fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	2100      	movs	r1, #0
 8000a40:	2005      	movs	r0, #5
 8000a42:	f000 fb29 	bl	8001098 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000a46:	2005      	movs	r0, #5
 8000a48:	f000 fb3b 	bl	80010c2 <HAL_NVIC_EnableIRQ>

}
 8000a4c:	46c0      	nop			; (mov r8, r8)
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	b009      	add	sp, #36	; 0x24
 8000a52:	bd90      	pop	{r4, r7, pc}
 8000a54:	40021000 	.word	0x40021000
 8000a58:	50000400 	.word	0x50000400

08000a5c <HAL_GPIO_EXTI_Callback>:
  * @brief Interrupt Callback function
  * @param GPIO_Pin - the pin that triggered the interrupt
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	0002      	movs	r2, r0
 8000a64:	1dbb      	adds	r3, r7, #6
 8000a66:	801a      	strh	r2, [r3, #0]
	static HAL_StatusTypeDef status;

	if(xl_r.irq_pin == GPIO_Pin)
 8000a68:	4b12      	ldr	r3, [pc, #72]	; (8000ab4 <HAL_GPIO_EXTI_Callback+0x58>)
 8000a6a:	8c1b      	ldrh	r3, [r3, #32]
 8000a6c:	b29b      	uxth	r3, r3
 8000a6e:	1dba      	adds	r2, r7, #6
 8000a70:	8812      	ldrh	r2, [r2, #0]
 8000a72:	429a      	cmp	r2, r3
 8000a74:	d108      	bne.n	8000a88 <HAL_GPIO_EXTI_Callback+0x2c>
	{
		status = read_axis(&xl_r, ALL_AXIS);
 8000a76:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <HAL_GPIO_EXTI_Callback+0x58>)
 8000a78:	2103      	movs	r1, #3
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f7ff fd5e 	bl	800053c <read_axis>
 8000a80:	0003      	movs	r3, r0
 8000a82:	001a      	movs	r2, r3
 8000a84:	4b0c      	ldr	r3, [pc, #48]	; (8000ab8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000a86:	701a      	strb	r2, [r3, #0]
	}
	if(xl_l.irq_pin == GPIO_Pin)
 8000a88:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <HAL_GPIO_EXTI_Callback+0x60>)
 8000a8a:	8c1b      	ldrh	r3, [r3, #32]
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	1dba      	adds	r2, r7, #6
 8000a90:	8812      	ldrh	r2, [r2, #0]
 8000a92:	429a      	cmp	r2, r3
 8000a94:	d109      	bne.n	8000aaa <HAL_GPIO_EXTI_Callback+0x4e>
	{
		status = read_axis(&xl_l, ALL_AXIS);
 8000a96:	4b09      	ldr	r3, [pc, #36]	; (8000abc <HAL_GPIO_EXTI_Callback+0x60>)
 8000a98:	2103      	movs	r1, #3
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f7ff fd4e 	bl	800053c <read_axis>
 8000aa0:	0003      	movs	r3, r0
 8000aa2:	001a      	movs	r2, r3
 8000aa4:	4b04      	ldr	r3, [pc, #16]	; (8000ab8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000aa6:	701a      	strb	r2, [r3, #0]
	}

	return;
 8000aa8:	46c0      	nop			; (mov r8, r8)
 8000aaa:	46c0      	nop			; (mov r8, r8)
}
 8000aac:	46bd      	mov	sp, r7
 8000aae:	b002      	add	sp, #8
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	20000000 	.word	0x20000000
 8000ab8:	20000150 	.word	0x20000150
 8000abc:	20000028 	.word	0x20000028

08000ac0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief Timer Callback function
  * @param htim - the timer that triggered the callback
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]

  static HAL_StatusTypeDef status;

  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim2)
 8000ac8:	687a      	ldr	r2, [r7, #4]
 8000aca:	4b0e      	ldr	r3, [pc, #56]	; (8000b04 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000acc:	429a      	cmp	r2, r3
 8000ace:	d107      	bne.n	8000ae0 <HAL_TIM_PeriodElapsedCallback+0x20>
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000ad0:	2380      	movs	r3, #128	; 0x80
 8000ad2:	0059      	lsls	r1, r3, #1
 8000ad4:	23a0      	movs	r3, #160	; 0xa0
 8000ad6:	05db      	lsls	r3, r3, #23
 8000ad8:	2201      	movs	r2, #1
 8000ada:	0018      	movs	r0, r3
 8000adc:	f000 fc7c 	bl	80013d8 <HAL_GPIO_WritePin>
  }
  if (htim == &htim21)
 8000ae0:	687a      	ldr	r2, [r7, #4]
 8000ae2:	4b09      	ldr	r3, [pc, #36]	; (8000b08 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d108      	bne.n	8000afa <HAL_TIM_PeriodElapsedCallback+0x3a>
  {
	  status = read_axis(&xl_r, ALL_AXIS);
 8000ae8:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000aea:	2103      	movs	r1, #3
 8000aec:	0018      	movs	r0, r3
 8000aee:	f7ff fd25 	bl	800053c <read_axis>
 8000af2:	0003      	movs	r3, r0
 8000af4:	001a      	movs	r2, r3
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000af8:	701a      	strb	r2, [r3, #0]
  }
}
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	46bd      	mov	sp, r7
 8000afe:	b002      	add	sp, #8
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	200000d0 	.word	0x200000d0
 8000b08:	20000110 	.word	0x20000110
 8000b0c:	20000000 	.word	0x20000000
 8000b10:	20000151 	.word	0x20000151

08000b14 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b086      	sub	sp, #24
 8000b18:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b1a:	2308      	movs	r3, #8
 8000b1c:	18fb      	adds	r3, r7, r3
 8000b1e:	0018      	movs	r0, r3
 8000b20:	2310      	movs	r3, #16
 8000b22:	001a      	movs	r2, r3
 8000b24:	2100      	movs	r1, #0
 8000b26:	f002 fd5f 	bl	80035e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b2a:	003b      	movs	r3, r7
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	2308      	movs	r3, #8
 8000b30:	001a      	movs	r2, r3
 8000b32:	2100      	movs	r1, #0
 8000b34:	f002 fd58 	bl	80035e8 <memset>

  htim2.Instance = TIM2;
 8000b38:	4b1e      	ldr	r3, [pc, #120]	; (8000bb4 <MX_TIM2_Init+0xa0>)
 8000b3a:	2280      	movs	r2, #128	; 0x80
 8000b3c:	05d2      	lsls	r2, r2, #23
 8000b3e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 243;
 8000b40:	4b1c      	ldr	r3, [pc, #112]	; (8000bb4 <MX_TIM2_Init+0xa0>)
 8000b42:	22f3      	movs	r2, #243	; 0xf3
 8000b44:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8000b46:	4b1b      	ldr	r3, [pc, #108]	; (8000bb4 <MX_TIM2_Init+0xa0>)
 8000b48:	2210      	movs	r2, #16
 8000b4a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535 / 2;
 8000b4c:	4b19      	ldr	r3, [pc, #100]	; (8000bb4 <MX_TIM2_Init+0xa0>)
 8000b4e:	4a1a      	ldr	r2, [pc, #104]	; (8000bb8 <MX_TIM2_Init+0xa4>)
 8000b50:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b52:	4b18      	ldr	r3, [pc, #96]	; (8000bb4 <MX_TIM2_Init+0xa0>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b58:	4b16      	ldr	r3, [pc, #88]	; (8000bb4 <MX_TIM2_Init+0xa0>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b5e:	4b15      	ldr	r3, [pc, #84]	; (8000bb4 <MX_TIM2_Init+0xa0>)
 8000b60:	0018      	movs	r0, r3
 8000b62:	f002 f993 	bl	8002e8c <HAL_TIM_Base_Init>
 8000b66:	1e03      	subs	r3, r0, #0
 8000b68:	d001      	beq.n	8000b6e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000b6a:	f000 f87d 	bl	8000c68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b6e:	2108      	movs	r1, #8
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	2280      	movs	r2, #128	; 0x80
 8000b74:	0152      	lsls	r2, r2, #5
 8000b76:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b78:	187a      	adds	r2, r7, r1
 8000b7a:	4b0e      	ldr	r3, [pc, #56]	; (8000bb4 <MX_TIM2_Init+0xa0>)
 8000b7c:	0011      	movs	r1, r2
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f002 faf8 	bl	8003174 <HAL_TIM_ConfigClockSource>
 8000b84:	1e03      	subs	r3, r0, #0
 8000b86:	d001      	beq.n	8000b8c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000b88:	f000 f86e 	bl	8000c68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b8c:	003b      	movs	r3, r7
 8000b8e:	2200      	movs	r2, #0
 8000b90:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b92:	003b      	movs	r3, r7
 8000b94:	2200      	movs	r2, #0
 8000b96:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b98:	003a      	movs	r2, r7
 8000b9a:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <MX_TIM2_Init+0xa0>)
 8000b9c:	0011      	movs	r1, r2
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	f002 fcca 	bl	8003538 <HAL_TIMEx_MasterConfigSynchronization>
 8000ba4:	1e03      	subs	r3, r0, #0
 8000ba6:	d001      	beq.n	8000bac <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000ba8:	f000 f85e 	bl	8000c68 <Error_Handler>
  }

}
 8000bac:	46c0      	nop			; (mov r8, r8)
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	b006      	add	sp, #24
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	200000d0 	.word	0x200000d0
 8000bb8:	00007fff 	.word	0x00007fff

08000bbc <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bc2:	2308      	movs	r3, #8
 8000bc4:	18fb      	adds	r3, r7, r3
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	2310      	movs	r3, #16
 8000bca:	001a      	movs	r2, r3
 8000bcc:	2100      	movs	r1, #0
 8000bce:	f002 fd0b 	bl	80035e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bd2:	003b      	movs	r3, r7
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	2308      	movs	r3, #8
 8000bd8:	001a      	movs	r2, r3
 8000bda:	2100      	movs	r1, #0
 8000bdc:	f002 fd04 	bl	80035e8 <memset>

  htim21.Instance = TIM21;
 8000be0:	4b1e      	ldr	r3, [pc, #120]	; (8000c5c <MX_TIM21_Init+0xa0>)
 8000be2:	4a1f      	ldr	r2, [pc, #124]	; (8000c60 <MX_TIM21_Init+0xa4>)
 8000be4:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 15999;
 8000be6:	4b1d      	ldr	r3, [pc, #116]	; (8000c5c <MX_TIM21_Init+0xa0>)
 8000be8:	4a1e      	ldr	r2, [pc, #120]	; (8000c64 <MX_TIM21_Init+0xa8>)
 8000bea:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8000bec:	4b1b      	ldr	r3, [pc, #108]	; (8000c5c <MX_TIM21_Init+0xa0>)
 8000bee:	2210      	movs	r2, #16
 8000bf0:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 1;
 8000bf2:	4b1a      	ldr	r3, [pc, #104]	; (8000c5c <MX_TIM21_Init+0xa0>)
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bf8:	4b18      	ldr	r3, [pc, #96]	; (8000c5c <MX_TIM21_Init+0xa0>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bfe:	4b17      	ldr	r3, [pc, #92]	; (8000c5c <MX_TIM21_Init+0xa0>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8000c04:	4b15      	ldr	r3, [pc, #84]	; (8000c5c <MX_TIM21_Init+0xa0>)
 8000c06:	0018      	movs	r0, r3
 8000c08:	f002 f940 	bl	8002e8c <HAL_TIM_Base_Init>
 8000c0c:	1e03      	subs	r3, r0, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_TIM21_Init+0x58>
  {
    Error_Handler();
 8000c10:	f000 f82a 	bl	8000c68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c14:	2108      	movs	r1, #8
 8000c16:	187b      	adds	r3, r7, r1
 8000c18:	2280      	movs	r2, #128	; 0x80
 8000c1a:	0152      	lsls	r2, r2, #5
 8000c1c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8000c1e:	187a      	adds	r2, r7, r1
 8000c20:	4b0e      	ldr	r3, [pc, #56]	; (8000c5c <MX_TIM21_Init+0xa0>)
 8000c22:	0011      	movs	r1, r2
 8000c24:	0018      	movs	r0, r3
 8000c26:	f002 faa5 	bl	8003174 <HAL_TIM_ConfigClockSource>
 8000c2a:	1e03      	subs	r3, r0, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_TIM21_Init+0x76>
  {
    Error_Handler();
 8000c2e:	f000 f81b 	bl	8000c68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c32:	003b      	movs	r3, r7
 8000c34:	2200      	movs	r2, #0
 8000c36:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c38:	003b      	movs	r3, r7
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8000c3e:	003a      	movs	r2, r7
 8000c40:	4b06      	ldr	r3, [pc, #24]	; (8000c5c <MX_TIM21_Init+0xa0>)
 8000c42:	0011      	movs	r1, r2
 8000c44:	0018      	movs	r0, r3
 8000c46:	f002 fc77 	bl	8003538 <HAL_TIMEx_MasterConfigSynchronization>
 8000c4a:	1e03      	subs	r3, r0, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_TIM21_Init+0x96>
  {
    Error_Handler();
 8000c4e:	f000 f80b 	bl	8000c68 <Error_Handler>
  }

}
 8000c52:	46c0      	nop			; (mov r8, r8)
 8000c54:	46bd      	mov	sp, r7
 8000c56:	b006      	add	sp, #24
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	46c0      	nop			; (mov r8, r8)
 8000c5c:	20000110 	.word	0x20000110
 8000c60:	40010800 	.word	0x40010800
 8000c64:	00003e7f 	.word	0x00003e7f

08000c68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c6c:	b672      	cpsid	i
}
 8000c6e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c70:	e7fe      	b.n	8000c70 <Error_Handler+0x8>
	...

08000c74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c78:	4b07      	ldr	r3, [pc, #28]	; (8000c98 <HAL_MspInit+0x24>)
 8000c7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c7c:	4b06      	ldr	r3, [pc, #24]	; (8000c98 <HAL_MspInit+0x24>)
 8000c7e:	2101      	movs	r1, #1
 8000c80:	430a      	orrs	r2, r1
 8000c82:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c84:	4b04      	ldr	r3, [pc, #16]	; (8000c98 <HAL_MspInit+0x24>)
 8000c86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c88:	4b03      	ldr	r3, [pc, #12]	; (8000c98 <HAL_MspInit+0x24>)
 8000c8a:	2180      	movs	r1, #128	; 0x80
 8000c8c:	0549      	lsls	r1, r1, #21
 8000c8e:	430a      	orrs	r2, r1
 8000c90:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	40021000 	.word	0x40021000

08000c9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c9c:	b590      	push	{r4, r7, lr}
 8000c9e:	b089      	sub	sp, #36	; 0x24
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca4:	240c      	movs	r4, #12
 8000ca6:	193b      	adds	r3, r7, r4
 8000ca8:	0018      	movs	r0, r3
 8000caa:	2314      	movs	r3, #20
 8000cac:	001a      	movs	r2, r3
 8000cae:	2100      	movs	r1, #0
 8000cb0:	f002 fc9a 	bl	80035e8 <memset>
  if(hi2c->Instance==I2C1)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a18      	ldr	r2, [pc, #96]	; (8000d1c <HAL_I2C_MspInit+0x80>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d12a      	bne.n	8000d14 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cbe:	4b18      	ldr	r3, [pc, #96]	; (8000d20 <HAL_I2C_MspInit+0x84>)
 8000cc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cc2:	4b17      	ldr	r3, [pc, #92]	; (8000d20 <HAL_I2C_MspInit+0x84>)
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	430a      	orrs	r2, r1
 8000cc8:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cca:	4b15      	ldr	r3, [pc, #84]	; (8000d20 <HAL_I2C_MspInit+0x84>)
 8000ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cce:	2201      	movs	r2, #1
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	60bb      	str	r3, [r7, #8]
 8000cd4:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000cd6:	193b      	adds	r3, r7, r4
 8000cd8:	22c0      	movs	r2, #192	; 0xc0
 8000cda:	00d2      	lsls	r2, r2, #3
 8000cdc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cde:	0021      	movs	r1, r4
 8000ce0:	187b      	adds	r3, r7, r1
 8000ce2:	2212      	movs	r2, #18
 8000ce4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ce6:	187b      	adds	r3, r7, r1
 8000ce8:	2201      	movs	r2, #1
 8000cea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cec:	187b      	adds	r3, r7, r1
 8000cee:	2203      	movs	r2, #3
 8000cf0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000cf2:	187b      	adds	r3, r7, r1
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf8:	187a      	adds	r2, r7, r1
 8000cfa:	23a0      	movs	r3, #160	; 0xa0
 8000cfc:	05db      	lsls	r3, r3, #23
 8000cfe:	0011      	movs	r1, r2
 8000d00:	0018      	movs	r0, r3
 8000d02:	f000 f9fb 	bl	80010fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d06:	4b06      	ldr	r3, [pc, #24]	; (8000d20 <HAL_I2C_MspInit+0x84>)
 8000d08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000d0a:	4b05      	ldr	r3, [pc, #20]	; (8000d20 <HAL_I2C_MspInit+0x84>)
 8000d0c:	2180      	movs	r1, #128	; 0x80
 8000d0e:	0389      	lsls	r1, r1, #14
 8000d10:	430a      	orrs	r2, r1
 8000d12:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000d14:	46c0      	nop			; (mov r8, r8)
 8000d16:	46bd      	mov	sp, r7
 8000d18:	b009      	add	sp, #36	; 0x24
 8000d1a:	bd90      	pop	{r4, r7, pc}
 8000d1c:	40005400 	.word	0x40005400
 8000d20:	40021000 	.word	0x40021000

08000d24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	2380      	movs	r3, #128	; 0x80
 8000d32:	05db      	lsls	r3, r3, #23
 8000d34:	429a      	cmp	r2, r3
 8000d36:	d10e      	bne.n	8000d56 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d38:	4b12      	ldr	r3, [pc, #72]	; (8000d84 <HAL_TIM_Base_MspInit+0x60>)
 8000d3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000d3c:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <HAL_TIM_Base_MspInit+0x60>)
 8000d3e:	2101      	movs	r1, #1
 8000d40:	430a      	orrs	r2, r1
 8000d42:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000d44:	2200      	movs	r2, #0
 8000d46:	2100      	movs	r1, #0
 8000d48:	200f      	movs	r0, #15
 8000d4a:	f000 f9a5 	bl	8001098 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d4e:	200f      	movs	r0, #15
 8000d50:	f000 f9b7 	bl	80010c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }

}
 8000d54:	e012      	b.n	8000d7c <HAL_TIM_Base_MspInit+0x58>
  else if(htim_base->Instance==TIM21)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a0b      	ldr	r2, [pc, #44]	; (8000d88 <HAL_TIM_Base_MspInit+0x64>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d10d      	bne.n	8000d7c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM21_CLK_ENABLE();
 8000d60:	4b08      	ldr	r3, [pc, #32]	; (8000d84 <HAL_TIM_Base_MspInit+0x60>)
 8000d62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d64:	4b07      	ldr	r3, [pc, #28]	; (8000d84 <HAL_TIM_Base_MspInit+0x60>)
 8000d66:	2104      	movs	r1, #4
 8000d68:	430a      	orrs	r2, r1
 8000d6a:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2100      	movs	r1, #0
 8000d70:	2014      	movs	r0, #20
 8000d72:	f000 f991 	bl	8001098 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8000d76:	2014      	movs	r0, #20
 8000d78:	f000 f9a3 	bl	80010c2 <HAL_NVIC_EnableIRQ>
}
 8000d7c:	46c0      	nop			; (mov r8, r8)
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b002      	add	sp, #8
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	40021000 	.word	0x40021000
 8000d88:	40010800 	.word	0x40010800

08000d8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d90:	e7fe      	b.n	8000d90 <NMI_Handler+0x4>

08000d92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d96:	e7fe      	b.n	8000d96 <HardFault_Handler+0x4>

08000d98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d9c:	46c0      	nop			; (mov r8, r8)
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000da6:	46c0      	nop			; (mov r8, r8)
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000db0:	f000 f8aa 	bl	8000f08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000db4:	46c0      	nop			; (mov r8, r8)
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}

08000dba <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACC_INT0_Pin);
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	f000 fb28 	bl	8001414 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ACC_INT1_Pin);
 8000dc4:	2002      	movs	r0, #2
 8000dc6:	f000 fb25 	bl	8001414 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000dca:	46c0      	nop			; (mov r8, r8)
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000dd4:	4b03      	ldr	r3, [pc, #12]	; (8000de4 <TIM2_IRQHandler+0x14>)
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f002 f8e4 	bl	8002fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ddc:	46c0      	nop			; (mov r8, r8)
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	46c0      	nop			; (mov r8, r8)
 8000de4:	200000d0 	.word	0x200000d0

08000de8 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8000dec:	4b03      	ldr	r3, [pc, #12]	; (8000dfc <TIM21_IRQHandler+0x14>)
 8000dee:	0018      	movs	r0, r3
 8000df0:	f002 f8d8 	bl	8002fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8000df4:	46c0      	nop			; (mov r8, r8)
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	46c0      	nop			; (mov r8, r8)
 8000dfc:	20000110 	.word	0x20000110

08000e00 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e04:	46c0      	nop			; (mov r8, r8)
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
	...

08000e0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000e0c:	480d      	ldr	r0, [pc, #52]	; (8000e44 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000e0e:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e10:	f7ff fff6 	bl	8000e00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e14:	480c      	ldr	r0, [pc, #48]	; (8000e48 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e16:	490d      	ldr	r1, [pc, #52]	; (8000e4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e18:	4a0d      	ldr	r2, [pc, #52]	; (8000e50 <LoopForever+0xe>)
  movs r3, #0
 8000e1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e1c:	e002      	b.n	8000e24 <LoopCopyDataInit>

08000e1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e22:	3304      	adds	r3, #4

08000e24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e28:	d3f9      	bcc.n	8000e1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e2a:	4a0a      	ldr	r2, [pc, #40]	; (8000e54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e2c:	4c0a      	ldr	r4, [pc, #40]	; (8000e58 <LoopForever+0x16>)
  movs r3, #0
 8000e2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e30:	e001      	b.n	8000e36 <LoopFillZerobss>

08000e32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e34:	3204      	adds	r2, #4

08000e36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e38:	d3fb      	bcc.n	8000e32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e3a:	f002 fbdd 	bl	80035f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e3e:	f7ff fcc7 	bl	80007d0 <main>

08000e42 <LoopForever>:

LoopForever:
    b LoopForever
 8000e42:	e7fe      	b.n	8000e42 <LoopForever>
   ldr   r0, =_estack
 8000e44:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000e48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e4c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e50:	08003688 	.word	0x08003688
  ldr r2, =_sbss
 8000e54:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e58:	20000158 	.word	0x20000158

08000e5c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e5c:	e7fe      	b.n	8000e5c <ADC1_COMP_IRQHandler>
	...

08000e60 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e66:	1dfb      	adds	r3, r7, #7
 8000e68:	2200      	movs	r2, #0
 8000e6a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000e6c:	4b0b      	ldr	r3, [pc, #44]	; (8000e9c <HAL_Init+0x3c>)
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	4b0a      	ldr	r3, [pc, #40]	; (8000e9c <HAL_Init+0x3c>)
 8000e72:	2140      	movs	r1, #64	; 0x40
 8000e74:	430a      	orrs	r2, r1
 8000e76:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e78:	2003      	movs	r0, #3
 8000e7a:	f000 f811 	bl	8000ea0 <HAL_InitTick>
 8000e7e:	1e03      	subs	r3, r0, #0
 8000e80:	d003      	beq.n	8000e8a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000e82:	1dfb      	adds	r3, r7, #7
 8000e84:	2201      	movs	r2, #1
 8000e86:	701a      	strb	r2, [r3, #0]
 8000e88:	e001      	b.n	8000e8e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e8a:	f7ff fef3 	bl	8000c74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e8e:	1dfb      	adds	r3, r7, #7
 8000e90:	781b      	ldrb	r3, [r3, #0]
}
 8000e92:	0018      	movs	r0, r3
 8000e94:	46bd      	mov	sp, r7
 8000e96:	b002      	add	sp, #8
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	46c0      	nop			; (mov r8, r8)
 8000e9c:	40022000 	.word	0x40022000

08000ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea0:	b590      	push	{r4, r7, lr}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ea8:	4b14      	ldr	r3, [pc, #80]	; (8000efc <HAL_InitTick+0x5c>)
 8000eaa:	681c      	ldr	r4, [r3, #0]
 8000eac:	4b14      	ldr	r3, [pc, #80]	; (8000f00 <HAL_InitTick+0x60>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	0019      	movs	r1, r3
 8000eb2:	23fa      	movs	r3, #250	; 0xfa
 8000eb4:	0098      	lsls	r0, r3, #2
 8000eb6:	f7ff f927 	bl	8000108 <__udivsi3>
 8000eba:	0003      	movs	r3, r0
 8000ebc:	0019      	movs	r1, r3
 8000ebe:	0020      	movs	r0, r4
 8000ec0:	f7ff f922 	bl	8000108 <__udivsi3>
 8000ec4:	0003      	movs	r3, r0
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	f000 f90b 	bl	80010e2 <HAL_SYSTICK_Config>
 8000ecc:	1e03      	subs	r3, r0, #0
 8000ece:	d001      	beq.n	8000ed4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	e00f      	b.n	8000ef4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b03      	cmp	r3, #3
 8000ed8:	d80b      	bhi.n	8000ef2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eda:	6879      	ldr	r1, [r7, #4]
 8000edc:	2301      	movs	r3, #1
 8000ede:	425b      	negs	r3, r3
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	f000 f8d8 	bl	8001098 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee8:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <HAL_InitTick+0x64>)
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	e000      	b.n	8000ef4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ef2:	2301      	movs	r3, #1
}
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	b003      	add	sp, #12
 8000efa:	bd90      	pop	{r4, r7, pc}
 8000efc:	20000050 	.word	0x20000050
 8000f00:	20000058 	.word	0x20000058
 8000f04:	20000054 	.word	0x20000054

08000f08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f0c:	4b05      	ldr	r3, [pc, #20]	; (8000f24 <HAL_IncTick+0x1c>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	001a      	movs	r2, r3
 8000f12:	4b05      	ldr	r3, [pc, #20]	; (8000f28 <HAL_IncTick+0x20>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	18d2      	adds	r2, r2, r3
 8000f18:	4b03      	ldr	r3, [pc, #12]	; (8000f28 <HAL_IncTick+0x20>)
 8000f1a:	601a      	str	r2, [r3, #0]
}
 8000f1c:	46c0      	nop			; (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	20000058 	.word	0x20000058
 8000f28:	20000154 	.word	0x20000154

08000f2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f30:	4b02      	ldr	r3, [pc, #8]	; (8000f3c <HAL_GetTick+0x10>)
 8000f32:	681b      	ldr	r3, [r3, #0]
}
 8000f34:	0018      	movs	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	46c0      	nop			; (mov r8, r8)
 8000f3c:	20000154 	.word	0x20000154

08000f40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	0002      	movs	r2, r0
 8000f48:	1dfb      	adds	r3, r7, #7
 8000f4a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f4c:	1dfb      	adds	r3, r7, #7
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	2b7f      	cmp	r3, #127	; 0x7f
 8000f52:	d809      	bhi.n	8000f68 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f54:	1dfb      	adds	r3, r7, #7
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	001a      	movs	r2, r3
 8000f5a:	231f      	movs	r3, #31
 8000f5c:	401a      	ands	r2, r3
 8000f5e:	4b04      	ldr	r3, [pc, #16]	; (8000f70 <__NVIC_EnableIRQ+0x30>)
 8000f60:	2101      	movs	r1, #1
 8000f62:	4091      	lsls	r1, r2
 8000f64:	000a      	movs	r2, r1
 8000f66:	601a      	str	r2, [r3, #0]
  }
}
 8000f68:	46c0      	nop			; (mov r8, r8)
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	b002      	add	sp, #8
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	e000e100 	.word	0xe000e100

08000f74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f74:	b590      	push	{r4, r7, lr}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	0002      	movs	r2, r0
 8000f7c:	6039      	str	r1, [r7, #0]
 8000f7e:	1dfb      	adds	r3, r7, #7
 8000f80:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f82:	1dfb      	adds	r3, r7, #7
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	2b7f      	cmp	r3, #127	; 0x7f
 8000f88:	d828      	bhi.n	8000fdc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f8a:	4a2f      	ldr	r2, [pc, #188]	; (8001048 <__NVIC_SetPriority+0xd4>)
 8000f8c:	1dfb      	adds	r3, r7, #7
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	b25b      	sxtb	r3, r3
 8000f92:	089b      	lsrs	r3, r3, #2
 8000f94:	33c0      	adds	r3, #192	; 0xc0
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	589b      	ldr	r3, [r3, r2]
 8000f9a:	1dfa      	adds	r2, r7, #7
 8000f9c:	7812      	ldrb	r2, [r2, #0]
 8000f9e:	0011      	movs	r1, r2
 8000fa0:	2203      	movs	r2, #3
 8000fa2:	400a      	ands	r2, r1
 8000fa4:	00d2      	lsls	r2, r2, #3
 8000fa6:	21ff      	movs	r1, #255	; 0xff
 8000fa8:	4091      	lsls	r1, r2
 8000faa:	000a      	movs	r2, r1
 8000fac:	43d2      	mvns	r2, r2
 8000fae:	401a      	ands	r2, r3
 8000fb0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	019b      	lsls	r3, r3, #6
 8000fb6:	22ff      	movs	r2, #255	; 0xff
 8000fb8:	401a      	ands	r2, r3
 8000fba:	1dfb      	adds	r3, r7, #7
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	4003      	ands	r3, r0
 8000fc4:	00db      	lsls	r3, r3, #3
 8000fc6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fc8:	481f      	ldr	r0, [pc, #124]	; (8001048 <__NVIC_SetPriority+0xd4>)
 8000fca:	1dfb      	adds	r3, r7, #7
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	b25b      	sxtb	r3, r3
 8000fd0:	089b      	lsrs	r3, r3, #2
 8000fd2:	430a      	orrs	r2, r1
 8000fd4:	33c0      	adds	r3, #192	; 0xc0
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fda:	e031      	b.n	8001040 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fdc:	4a1b      	ldr	r2, [pc, #108]	; (800104c <__NVIC_SetPriority+0xd8>)
 8000fde:	1dfb      	adds	r3, r7, #7
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	0019      	movs	r1, r3
 8000fe4:	230f      	movs	r3, #15
 8000fe6:	400b      	ands	r3, r1
 8000fe8:	3b08      	subs	r3, #8
 8000fea:	089b      	lsrs	r3, r3, #2
 8000fec:	3306      	adds	r3, #6
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	18d3      	adds	r3, r2, r3
 8000ff2:	3304      	adds	r3, #4
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	1dfa      	adds	r2, r7, #7
 8000ff8:	7812      	ldrb	r2, [r2, #0]
 8000ffa:	0011      	movs	r1, r2
 8000ffc:	2203      	movs	r2, #3
 8000ffe:	400a      	ands	r2, r1
 8001000:	00d2      	lsls	r2, r2, #3
 8001002:	21ff      	movs	r1, #255	; 0xff
 8001004:	4091      	lsls	r1, r2
 8001006:	000a      	movs	r2, r1
 8001008:	43d2      	mvns	r2, r2
 800100a:	401a      	ands	r2, r3
 800100c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	019b      	lsls	r3, r3, #6
 8001012:	22ff      	movs	r2, #255	; 0xff
 8001014:	401a      	ands	r2, r3
 8001016:	1dfb      	adds	r3, r7, #7
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	0018      	movs	r0, r3
 800101c:	2303      	movs	r3, #3
 800101e:	4003      	ands	r3, r0
 8001020:	00db      	lsls	r3, r3, #3
 8001022:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001024:	4809      	ldr	r0, [pc, #36]	; (800104c <__NVIC_SetPriority+0xd8>)
 8001026:	1dfb      	adds	r3, r7, #7
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	001c      	movs	r4, r3
 800102c:	230f      	movs	r3, #15
 800102e:	4023      	ands	r3, r4
 8001030:	3b08      	subs	r3, #8
 8001032:	089b      	lsrs	r3, r3, #2
 8001034:	430a      	orrs	r2, r1
 8001036:	3306      	adds	r3, #6
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	18c3      	adds	r3, r0, r3
 800103c:	3304      	adds	r3, #4
 800103e:	601a      	str	r2, [r3, #0]
}
 8001040:	46c0      	nop			; (mov r8, r8)
 8001042:	46bd      	mov	sp, r7
 8001044:	b003      	add	sp, #12
 8001046:	bd90      	pop	{r4, r7, pc}
 8001048:	e000e100 	.word	0xe000e100
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	1e5a      	subs	r2, r3, #1
 800105c:	2380      	movs	r3, #128	; 0x80
 800105e:	045b      	lsls	r3, r3, #17
 8001060:	429a      	cmp	r2, r3
 8001062:	d301      	bcc.n	8001068 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001064:	2301      	movs	r3, #1
 8001066:	e010      	b.n	800108a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001068:	4b0a      	ldr	r3, [pc, #40]	; (8001094 <SysTick_Config+0x44>)
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	3a01      	subs	r2, #1
 800106e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001070:	2301      	movs	r3, #1
 8001072:	425b      	negs	r3, r3
 8001074:	2103      	movs	r1, #3
 8001076:	0018      	movs	r0, r3
 8001078:	f7ff ff7c 	bl	8000f74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800107c:	4b05      	ldr	r3, [pc, #20]	; (8001094 <SysTick_Config+0x44>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001082:	4b04      	ldr	r3, [pc, #16]	; (8001094 <SysTick_Config+0x44>)
 8001084:	2207      	movs	r2, #7
 8001086:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001088:	2300      	movs	r3, #0
}
 800108a:	0018      	movs	r0, r3
 800108c:	46bd      	mov	sp, r7
 800108e:	b002      	add	sp, #8
 8001090:	bd80      	pop	{r7, pc}
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	e000e010 	.word	0xe000e010

08001098 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	60b9      	str	r1, [r7, #8]
 80010a0:	607a      	str	r2, [r7, #4]
 80010a2:	210f      	movs	r1, #15
 80010a4:	187b      	adds	r3, r7, r1
 80010a6:	1c02      	adds	r2, r0, #0
 80010a8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80010aa:	68ba      	ldr	r2, [r7, #8]
 80010ac:	187b      	adds	r3, r7, r1
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	b25b      	sxtb	r3, r3
 80010b2:	0011      	movs	r1, r2
 80010b4:	0018      	movs	r0, r3
 80010b6:	f7ff ff5d 	bl	8000f74 <__NVIC_SetPriority>
}
 80010ba:	46c0      	nop			; (mov r8, r8)
 80010bc:	46bd      	mov	sp, r7
 80010be:	b004      	add	sp, #16
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	0002      	movs	r2, r0
 80010ca:	1dfb      	adds	r3, r7, #7
 80010cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010ce:	1dfb      	adds	r3, r7, #7
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	b25b      	sxtb	r3, r3
 80010d4:	0018      	movs	r0, r3
 80010d6:	f7ff ff33 	bl	8000f40 <__NVIC_EnableIRQ>
}
 80010da:	46c0      	nop			; (mov r8, r8)
 80010dc:	46bd      	mov	sp, r7
 80010de:	b002      	add	sp, #8
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b082      	sub	sp, #8
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	0018      	movs	r0, r3
 80010ee:	f7ff ffaf 	bl	8001050 <SysTick_Config>
 80010f2:	0003      	movs	r3, r0
}
 80010f4:	0018      	movs	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	b002      	add	sp, #8
 80010fa:	bd80      	pop	{r7, pc}

080010fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b086      	sub	sp, #24
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001112:	e149      	b.n	80013a8 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2101      	movs	r1, #1
 800111a:	697a      	ldr	r2, [r7, #20]
 800111c:	4091      	lsls	r1, r2
 800111e:	000a      	movs	r2, r1
 8001120:	4013      	ands	r3, r2
 8001122:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d100      	bne.n	800112c <HAL_GPIO_Init+0x30>
 800112a:	e13a      	b.n	80013a2 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	2203      	movs	r2, #3
 8001132:	4013      	ands	r3, r2
 8001134:	2b01      	cmp	r3, #1
 8001136:	d005      	beq.n	8001144 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	2203      	movs	r2, #3
 800113e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001140:	2b02      	cmp	r3, #2
 8001142:	d130      	bne.n	80011a6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	2203      	movs	r2, #3
 8001150:	409a      	lsls	r2, r3
 8001152:	0013      	movs	r3, r2
 8001154:	43da      	mvns	r2, r3
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	4013      	ands	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	68da      	ldr	r2, [r3, #12]
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	409a      	lsls	r2, r3
 8001166:	0013      	movs	r3, r2
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	4313      	orrs	r3, r2
 800116c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800117a:	2201      	movs	r2, #1
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	409a      	lsls	r2, r3
 8001180:	0013      	movs	r3, r2
 8001182:	43da      	mvns	r2, r3
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	4013      	ands	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	091b      	lsrs	r3, r3, #4
 8001190:	2201      	movs	r2, #1
 8001192:	401a      	ands	r2, r3
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	409a      	lsls	r2, r3
 8001198:	0013      	movs	r3, r2
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	4313      	orrs	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	2203      	movs	r2, #3
 80011ac:	4013      	ands	r3, r2
 80011ae:	2b03      	cmp	r3, #3
 80011b0:	d017      	beq.n	80011e2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	68db      	ldr	r3, [r3, #12]
 80011b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	2203      	movs	r2, #3
 80011be:	409a      	lsls	r2, r3
 80011c0:	0013      	movs	r3, r2
 80011c2:	43da      	mvns	r2, r3
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	4013      	ands	r3, r2
 80011c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	689a      	ldr	r2, [r3, #8]
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	409a      	lsls	r2, r3
 80011d4:	0013      	movs	r3, r2
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	4313      	orrs	r3, r2
 80011da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	2203      	movs	r2, #3
 80011e8:	4013      	ands	r3, r2
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d123      	bne.n	8001236 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	08da      	lsrs	r2, r3, #3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	3208      	adds	r2, #8
 80011f6:	0092      	lsls	r2, r2, #2
 80011f8:	58d3      	ldr	r3, [r2, r3]
 80011fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	2207      	movs	r2, #7
 8001200:	4013      	ands	r3, r2
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	220f      	movs	r2, #15
 8001206:	409a      	lsls	r2, r3
 8001208:	0013      	movs	r3, r2
 800120a:	43da      	mvns	r2, r3
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	4013      	ands	r3, r2
 8001210:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	691a      	ldr	r2, [r3, #16]
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	2107      	movs	r1, #7
 800121a:	400b      	ands	r3, r1
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	409a      	lsls	r2, r3
 8001220:	0013      	movs	r3, r2
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	4313      	orrs	r3, r2
 8001226:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	08da      	lsrs	r2, r3, #3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3208      	adds	r2, #8
 8001230:	0092      	lsls	r2, r2, #2
 8001232:	6939      	ldr	r1, [r7, #16]
 8001234:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	2203      	movs	r2, #3
 8001242:	409a      	lsls	r2, r3
 8001244:	0013      	movs	r3, r2
 8001246:	43da      	mvns	r2, r3
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	4013      	ands	r3, r2
 800124c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	2203      	movs	r2, #3
 8001254:	401a      	ands	r2, r3
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	409a      	lsls	r2, r3
 800125c:	0013      	movs	r3, r2
 800125e:	693a      	ldr	r2, [r7, #16]
 8001260:	4313      	orrs	r3, r2
 8001262:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685a      	ldr	r2, [r3, #4]
 800126e:	23c0      	movs	r3, #192	; 0xc0
 8001270:	029b      	lsls	r3, r3, #10
 8001272:	4013      	ands	r3, r2
 8001274:	d100      	bne.n	8001278 <HAL_GPIO_Init+0x17c>
 8001276:	e094      	b.n	80013a2 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001278:	4b51      	ldr	r3, [pc, #324]	; (80013c0 <HAL_GPIO_Init+0x2c4>)
 800127a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800127c:	4b50      	ldr	r3, [pc, #320]	; (80013c0 <HAL_GPIO_Init+0x2c4>)
 800127e:	2101      	movs	r1, #1
 8001280:	430a      	orrs	r2, r1
 8001282:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001284:	4a4f      	ldr	r2, [pc, #316]	; (80013c4 <HAL_GPIO_Init+0x2c8>)
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	089b      	lsrs	r3, r3, #2
 800128a:	3302      	adds	r3, #2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	589b      	ldr	r3, [r3, r2]
 8001290:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	2203      	movs	r2, #3
 8001296:	4013      	ands	r3, r2
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	220f      	movs	r2, #15
 800129c:	409a      	lsls	r2, r3
 800129e:	0013      	movs	r3, r2
 80012a0:	43da      	mvns	r2, r3
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	4013      	ands	r3, r2
 80012a6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	23a0      	movs	r3, #160	; 0xa0
 80012ac:	05db      	lsls	r3, r3, #23
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d013      	beq.n	80012da <HAL_GPIO_Init+0x1de>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a44      	ldr	r2, [pc, #272]	; (80013c8 <HAL_GPIO_Init+0x2cc>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d00d      	beq.n	80012d6 <HAL_GPIO_Init+0x1da>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a43      	ldr	r2, [pc, #268]	; (80013cc <HAL_GPIO_Init+0x2d0>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d007      	beq.n	80012d2 <HAL_GPIO_Init+0x1d6>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a42      	ldr	r2, [pc, #264]	; (80013d0 <HAL_GPIO_Init+0x2d4>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d101      	bne.n	80012ce <HAL_GPIO_Init+0x1d2>
 80012ca:	2305      	movs	r3, #5
 80012cc:	e006      	b.n	80012dc <HAL_GPIO_Init+0x1e0>
 80012ce:	2306      	movs	r3, #6
 80012d0:	e004      	b.n	80012dc <HAL_GPIO_Init+0x1e0>
 80012d2:	2302      	movs	r3, #2
 80012d4:	e002      	b.n	80012dc <HAL_GPIO_Init+0x1e0>
 80012d6:	2301      	movs	r3, #1
 80012d8:	e000      	b.n	80012dc <HAL_GPIO_Init+0x1e0>
 80012da:	2300      	movs	r3, #0
 80012dc:	697a      	ldr	r2, [r7, #20]
 80012de:	2103      	movs	r1, #3
 80012e0:	400a      	ands	r2, r1
 80012e2:	0092      	lsls	r2, r2, #2
 80012e4:	4093      	lsls	r3, r2
 80012e6:	693a      	ldr	r2, [r7, #16]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012ec:	4935      	ldr	r1, [pc, #212]	; (80013c4 <HAL_GPIO_Init+0x2c8>)
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	089b      	lsrs	r3, r3, #2
 80012f2:	3302      	adds	r3, #2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	693a      	ldr	r2, [r7, #16]
 80012f8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012fa:	4b36      	ldr	r3, [pc, #216]	; (80013d4 <HAL_GPIO_Init+0x2d8>)
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	43da      	mvns	r2, r3
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	4013      	ands	r3, r2
 8001308:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	685a      	ldr	r2, [r3, #4]
 800130e:	2380      	movs	r3, #128	; 0x80
 8001310:	035b      	lsls	r3, r3, #13
 8001312:	4013      	ands	r3, r2
 8001314:	d003      	beq.n	800131e <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8001316:	693a      	ldr	r2, [r7, #16]
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	4313      	orrs	r3, r2
 800131c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800131e:	4b2d      	ldr	r3, [pc, #180]	; (80013d4 <HAL_GPIO_Init+0x2d8>)
 8001320:	693a      	ldr	r2, [r7, #16]
 8001322:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001324:	4b2b      	ldr	r3, [pc, #172]	; (80013d4 <HAL_GPIO_Init+0x2d8>)
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	43da      	mvns	r2, r3
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	4013      	ands	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685a      	ldr	r2, [r3, #4]
 8001338:	2380      	movs	r3, #128	; 0x80
 800133a:	039b      	lsls	r3, r3, #14
 800133c:	4013      	ands	r3, r2
 800133e:	d003      	beq.n	8001348 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8001340:	693a      	ldr	r2, [r7, #16]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	4313      	orrs	r3, r2
 8001346:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001348:	4b22      	ldr	r3, [pc, #136]	; (80013d4 <HAL_GPIO_Init+0x2d8>)
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800134e:	4b21      	ldr	r3, [pc, #132]	; (80013d4 <HAL_GPIO_Init+0x2d8>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	43da      	mvns	r2, r3
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	4013      	ands	r3, r2
 800135c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685a      	ldr	r2, [r3, #4]
 8001362:	2380      	movs	r3, #128	; 0x80
 8001364:	029b      	lsls	r3, r3, #10
 8001366:	4013      	ands	r3, r2
 8001368:	d003      	beq.n	8001372 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	4313      	orrs	r3, r2
 8001370:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001372:	4b18      	ldr	r3, [pc, #96]	; (80013d4 <HAL_GPIO_Init+0x2d8>)
 8001374:	693a      	ldr	r2, [r7, #16]
 8001376:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001378:	4b16      	ldr	r3, [pc, #88]	; (80013d4 <HAL_GPIO_Init+0x2d8>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	43da      	mvns	r2, r3
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	4013      	ands	r3, r2
 8001386:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685a      	ldr	r2, [r3, #4]
 800138c:	2380      	movs	r3, #128	; 0x80
 800138e:	025b      	lsls	r3, r3, #9
 8001390:	4013      	ands	r3, r2
 8001392:	d003      	beq.n	800139c <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001394:	693a      	ldr	r2, [r7, #16]
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	4313      	orrs	r3, r2
 800139a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800139c:	4b0d      	ldr	r3, [pc, #52]	; (80013d4 <HAL_GPIO_Init+0x2d8>)
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	3301      	adds	r3, #1
 80013a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	40da      	lsrs	r2, r3
 80013b0:	1e13      	subs	r3, r2, #0
 80013b2:	d000      	beq.n	80013b6 <HAL_GPIO_Init+0x2ba>
 80013b4:	e6ae      	b.n	8001114 <HAL_GPIO_Init+0x18>
  }
}
 80013b6:	46c0      	nop			; (mov r8, r8)
 80013b8:	46c0      	nop			; (mov r8, r8)
 80013ba:	46bd      	mov	sp, r7
 80013bc:	b006      	add	sp, #24
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40021000 	.word	0x40021000
 80013c4:	40010000 	.word	0x40010000
 80013c8:	50000400 	.word	0x50000400
 80013cc:	50000800 	.word	0x50000800
 80013d0:	50001c00 	.word	0x50001c00
 80013d4:	40010400 	.word	0x40010400

080013d8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	0008      	movs	r0, r1
 80013e2:	0011      	movs	r1, r2
 80013e4:	1cbb      	adds	r3, r7, #2
 80013e6:	1c02      	adds	r2, r0, #0
 80013e8:	801a      	strh	r2, [r3, #0]
 80013ea:	1c7b      	adds	r3, r7, #1
 80013ec:	1c0a      	adds	r2, r1, #0
 80013ee:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013f0:	1c7b      	adds	r3, r7, #1
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d004      	beq.n	8001402 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013f8:	1cbb      	adds	r3, r7, #2
 80013fa:	881a      	ldrh	r2, [r3, #0]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001400:	e003      	b.n	800140a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001402:	1cbb      	adds	r3, r7, #2
 8001404:	881a      	ldrh	r2, [r3, #0]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	629a      	str	r2, [r3, #40]	; 0x28
}
 800140a:	46c0      	nop			; (mov r8, r8)
 800140c:	46bd      	mov	sp, r7
 800140e:	b002      	add	sp, #8
 8001410:	bd80      	pop	{r7, pc}
	...

08001414 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	0002      	movs	r2, r0
 800141c:	1dbb      	adds	r3, r7, #6
 800141e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001420:	4b09      	ldr	r3, [pc, #36]	; (8001448 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001422:	695b      	ldr	r3, [r3, #20]
 8001424:	1dba      	adds	r2, r7, #6
 8001426:	8812      	ldrh	r2, [r2, #0]
 8001428:	4013      	ands	r3, r2
 800142a:	d008      	beq.n	800143e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800142c:	4b06      	ldr	r3, [pc, #24]	; (8001448 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800142e:	1dba      	adds	r2, r7, #6
 8001430:	8812      	ldrh	r2, [r2, #0]
 8001432:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001434:	1dbb      	adds	r3, r7, #6
 8001436:	881b      	ldrh	r3, [r3, #0]
 8001438:	0018      	movs	r0, r3
 800143a:	f7ff fb0f 	bl	8000a5c <HAL_GPIO_EXTI_Callback>
  }
}
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	46bd      	mov	sp, r7
 8001442:	b002      	add	sp, #8
 8001444:	bd80      	pop	{r7, pc}
 8001446:	46c0      	nop			; (mov r8, r8)
 8001448:	40010400 	.word	0x40010400

0800144c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e082      	b.n	8001564 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2241      	movs	r2, #65	; 0x41
 8001462:	5c9b      	ldrb	r3, [r3, r2]
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2b00      	cmp	r3, #0
 8001468:	d107      	bne.n	800147a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2240      	movs	r2, #64	; 0x40
 800146e:	2100      	movs	r1, #0
 8001470:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	0018      	movs	r0, r3
 8001476:	f7ff fc11 	bl	8000c9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2241      	movs	r2, #65	; 0x41
 800147e:	2124      	movs	r1, #36	; 0x24
 8001480:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2101      	movs	r1, #1
 800148e:	438a      	bics	r2, r1
 8001490:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685a      	ldr	r2, [r3, #4]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4934      	ldr	r1, [pc, #208]	; (800156c <HAL_I2C_Init+0x120>)
 800149c:	400a      	ands	r2, r1
 800149e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	689a      	ldr	r2, [r3, #8]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4931      	ldr	r1, [pc, #196]	; (8001570 <HAL_I2C_Init+0x124>)
 80014ac:	400a      	ands	r2, r1
 80014ae:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d108      	bne.n	80014ca <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689a      	ldr	r2, [r3, #8]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2180      	movs	r1, #128	; 0x80
 80014c2:	0209      	lsls	r1, r1, #8
 80014c4:	430a      	orrs	r2, r1
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	e007      	b.n	80014da <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	689a      	ldr	r2, [r3, #8]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2184      	movs	r1, #132	; 0x84
 80014d4:	0209      	lsls	r1, r1, #8
 80014d6:	430a      	orrs	r2, r1
 80014d8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	68db      	ldr	r3, [r3, #12]
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d104      	bne.n	80014ec <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	2280      	movs	r2, #128	; 0x80
 80014e8:	0112      	lsls	r2, r2, #4
 80014ea:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	685a      	ldr	r2, [r3, #4]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	491f      	ldr	r1, [pc, #124]	; (8001574 <HAL_I2C_Init+0x128>)
 80014f8:	430a      	orrs	r2, r1
 80014fa:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	68da      	ldr	r2, [r3, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	491a      	ldr	r1, [pc, #104]	; (8001570 <HAL_I2C_Init+0x124>)
 8001508:	400a      	ands	r2, r1
 800150a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	691a      	ldr	r2, [r3, #16]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	695b      	ldr	r3, [r3, #20]
 8001514:	431a      	orrs	r2, r3
 8001516:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	430a      	orrs	r2, r1
 8001524:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	69d9      	ldr	r1, [r3, #28]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6a1a      	ldr	r2, [r3, #32]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	430a      	orrs	r2, r1
 8001534:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2101      	movs	r1, #1
 8001542:	430a      	orrs	r2, r1
 8001544:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2200      	movs	r2, #0
 800154a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2241      	movs	r2, #65	; 0x41
 8001550:	2120      	movs	r1, #32
 8001552:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2242      	movs	r2, #66	; 0x42
 800155e:	2100      	movs	r1, #0
 8001560:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001562:	2300      	movs	r3, #0
}
 8001564:	0018      	movs	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	b002      	add	sp, #8
 800156a:	bd80      	pop	{r7, pc}
 800156c:	f0ffffff 	.word	0xf0ffffff
 8001570:	ffff7fff 	.word	0xffff7fff
 8001574:	02008000 	.word	0x02008000

08001578 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001578:	b590      	push	{r4, r7, lr}
 800157a:	b089      	sub	sp, #36	; 0x24
 800157c:	af02      	add	r7, sp, #8
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	000c      	movs	r4, r1
 8001582:	0010      	movs	r0, r2
 8001584:	0019      	movs	r1, r3
 8001586:	230a      	movs	r3, #10
 8001588:	18fb      	adds	r3, r7, r3
 800158a:	1c22      	adds	r2, r4, #0
 800158c:	801a      	strh	r2, [r3, #0]
 800158e:	2308      	movs	r3, #8
 8001590:	18fb      	adds	r3, r7, r3
 8001592:	1c02      	adds	r2, r0, #0
 8001594:	801a      	strh	r2, [r3, #0]
 8001596:	1dbb      	adds	r3, r7, #6
 8001598:	1c0a      	adds	r2, r1, #0
 800159a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	2241      	movs	r2, #65	; 0x41
 80015a0:	5c9b      	ldrb	r3, [r3, r2]
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	2b20      	cmp	r3, #32
 80015a6:	d000      	beq.n	80015aa <HAL_I2C_Mem_Write+0x32>
 80015a8:	e10c      	b.n	80017c4 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80015aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d004      	beq.n	80015ba <HAL_I2C_Mem_Write+0x42>
 80015b0:	232c      	movs	r3, #44	; 0x2c
 80015b2:	18fb      	adds	r3, r7, r3
 80015b4:	881b      	ldrh	r3, [r3, #0]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d105      	bne.n	80015c6 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2280      	movs	r2, #128	; 0x80
 80015be:	0092      	lsls	r2, r2, #2
 80015c0:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e0ff      	b.n	80017c6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	2240      	movs	r2, #64	; 0x40
 80015ca:	5c9b      	ldrb	r3, [r3, r2]
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d101      	bne.n	80015d4 <HAL_I2C_Mem_Write+0x5c>
 80015d0:	2302      	movs	r3, #2
 80015d2:	e0f8      	b.n	80017c6 <HAL_I2C_Mem_Write+0x24e>
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	2240      	movs	r2, #64	; 0x40
 80015d8:	2101      	movs	r1, #1
 80015da:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80015dc:	f7ff fca6 	bl	8000f2c <HAL_GetTick>
 80015e0:	0003      	movs	r3, r0
 80015e2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80015e4:	2380      	movs	r3, #128	; 0x80
 80015e6:	0219      	lsls	r1, r3, #8
 80015e8:	68f8      	ldr	r0, [r7, #12]
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	9300      	str	r3, [sp, #0]
 80015ee:	2319      	movs	r3, #25
 80015f0:	2201      	movs	r2, #1
 80015f2:	f000 fb0b 	bl	8001c0c <I2C_WaitOnFlagUntilTimeout>
 80015f6:	1e03      	subs	r3, r0, #0
 80015f8:	d001      	beq.n	80015fe <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e0e3      	b.n	80017c6 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	2241      	movs	r2, #65	; 0x41
 8001602:	2121      	movs	r1, #33	; 0x21
 8001604:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	2242      	movs	r2, #66	; 0x42
 800160a:	2140      	movs	r1, #64	; 0x40
 800160c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	2200      	movs	r2, #0
 8001612:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001618:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	222c      	movs	r2, #44	; 0x2c
 800161e:	18ba      	adds	r2, r7, r2
 8001620:	8812      	ldrh	r2, [r2, #0]
 8001622:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	2200      	movs	r2, #0
 8001628:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800162a:	1dbb      	adds	r3, r7, #6
 800162c:	881c      	ldrh	r4, [r3, #0]
 800162e:	2308      	movs	r3, #8
 8001630:	18fb      	adds	r3, r7, r3
 8001632:	881a      	ldrh	r2, [r3, #0]
 8001634:	230a      	movs	r3, #10
 8001636:	18fb      	adds	r3, r7, r3
 8001638:	8819      	ldrh	r1, [r3, #0]
 800163a:	68f8      	ldr	r0, [r7, #12]
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	9301      	str	r3, [sp, #4]
 8001640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001642:	9300      	str	r3, [sp, #0]
 8001644:	0023      	movs	r3, r4
 8001646:	f000 f9f9 	bl	8001a3c <I2C_RequestMemoryWrite>
 800164a:	1e03      	subs	r3, r0, #0
 800164c:	d005      	beq.n	800165a <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2240      	movs	r2, #64	; 0x40
 8001652:	2100      	movs	r1, #0
 8001654:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e0b5      	b.n	80017c6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800165e:	b29b      	uxth	r3, r3
 8001660:	2bff      	cmp	r3, #255	; 0xff
 8001662:	d911      	bls.n	8001688 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	22ff      	movs	r2, #255	; 0xff
 8001668:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800166e:	b2da      	uxtb	r2, r3
 8001670:	2380      	movs	r3, #128	; 0x80
 8001672:	045c      	lsls	r4, r3, #17
 8001674:	230a      	movs	r3, #10
 8001676:	18fb      	adds	r3, r7, r3
 8001678:	8819      	ldrh	r1, [r3, #0]
 800167a:	68f8      	ldr	r0, [r7, #12]
 800167c:	2300      	movs	r3, #0
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	0023      	movs	r3, r4
 8001682:	f000 fc9b 	bl	8001fbc <I2C_TransferConfig>
 8001686:	e012      	b.n	80016ae <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800168c:	b29a      	uxth	r2, r3
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001696:	b2da      	uxtb	r2, r3
 8001698:	2380      	movs	r3, #128	; 0x80
 800169a:	049c      	lsls	r4, r3, #18
 800169c:	230a      	movs	r3, #10
 800169e:	18fb      	adds	r3, r7, r3
 80016a0:	8819      	ldrh	r1, [r3, #0]
 80016a2:	68f8      	ldr	r0, [r7, #12]
 80016a4:	2300      	movs	r3, #0
 80016a6:	9300      	str	r3, [sp, #0]
 80016a8:	0023      	movs	r3, r4
 80016aa:	f000 fc87 	bl	8001fbc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80016ae:	697a      	ldr	r2, [r7, #20]
 80016b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	0018      	movs	r0, r3
 80016b6:	f000 faf7 	bl	8001ca8 <I2C_WaitOnTXISFlagUntilTimeout>
 80016ba:	1e03      	subs	r3, r0, #0
 80016bc:	d001      	beq.n	80016c2 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e081      	b.n	80017c6 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c6:	781a      	ldrb	r2, [r3, #0]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d2:	1c5a      	adds	r2, r3, #1
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016dc:	b29b      	uxth	r3, r3
 80016de:	3b01      	subs	r3, #1
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016ea:	3b01      	subs	r3, #1
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d03a      	beq.n	8001772 <HAL_I2C_Mem_Write+0x1fa>
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001700:	2b00      	cmp	r3, #0
 8001702:	d136      	bne.n	8001772 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001704:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001706:	68f8      	ldr	r0, [r7, #12]
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	9300      	str	r3, [sp, #0]
 800170c:	0013      	movs	r3, r2
 800170e:	2200      	movs	r2, #0
 8001710:	2180      	movs	r1, #128	; 0x80
 8001712:	f000 fa7b 	bl	8001c0c <I2C_WaitOnFlagUntilTimeout>
 8001716:	1e03      	subs	r3, r0, #0
 8001718:	d001      	beq.n	800171e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e053      	b.n	80017c6 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001722:	b29b      	uxth	r3, r3
 8001724:	2bff      	cmp	r3, #255	; 0xff
 8001726:	d911      	bls.n	800174c <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	22ff      	movs	r2, #255	; 0xff
 800172c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001732:	b2da      	uxtb	r2, r3
 8001734:	2380      	movs	r3, #128	; 0x80
 8001736:	045c      	lsls	r4, r3, #17
 8001738:	230a      	movs	r3, #10
 800173a:	18fb      	adds	r3, r7, r3
 800173c:	8819      	ldrh	r1, [r3, #0]
 800173e:	68f8      	ldr	r0, [r7, #12]
 8001740:	2300      	movs	r3, #0
 8001742:	9300      	str	r3, [sp, #0]
 8001744:	0023      	movs	r3, r4
 8001746:	f000 fc39 	bl	8001fbc <I2C_TransferConfig>
 800174a:	e012      	b.n	8001772 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001750:	b29a      	uxth	r2, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800175a:	b2da      	uxtb	r2, r3
 800175c:	2380      	movs	r3, #128	; 0x80
 800175e:	049c      	lsls	r4, r3, #18
 8001760:	230a      	movs	r3, #10
 8001762:	18fb      	adds	r3, r7, r3
 8001764:	8819      	ldrh	r1, [r3, #0]
 8001766:	68f8      	ldr	r0, [r7, #12]
 8001768:	2300      	movs	r3, #0
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	0023      	movs	r3, r4
 800176e:	f000 fc25 	bl	8001fbc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001776:	b29b      	uxth	r3, r3
 8001778:	2b00      	cmp	r3, #0
 800177a:	d198      	bne.n	80016ae <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800177c:	697a      	ldr	r2, [r7, #20]
 800177e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	0018      	movs	r0, r3
 8001784:	f000 fad6 	bl	8001d34 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001788:	1e03      	subs	r3, r0, #0
 800178a:	d001      	beq.n	8001790 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e01a      	b.n	80017c6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2220      	movs	r2, #32
 8001796:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	685a      	ldr	r2, [r3, #4]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	490b      	ldr	r1, [pc, #44]	; (80017d0 <HAL_I2C_Mem_Write+0x258>)
 80017a4:	400a      	ands	r2, r1
 80017a6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2241      	movs	r2, #65	; 0x41
 80017ac:	2120      	movs	r1, #32
 80017ae:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2242      	movs	r2, #66	; 0x42
 80017b4:	2100      	movs	r1, #0
 80017b6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2240      	movs	r2, #64	; 0x40
 80017bc:	2100      	movs	r1, #0
 80017be:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80017c0:	2300      	movs	r3, #0
 80017c2:	e000      	b.n	80017c6 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80017c4:	2302      	movs	r3, #2
  }
}
 80017c6:	0018      	movs	r0, r3
 80017c8:	46bd      	mov	sp, r7
 80017ca:	b007      	add	sp, #28
 80017cc:	bd90      	pop	{r4, r7, pc}
 80017ce:	46c0      	nop			; (mov r8, r8)
 80017d0:	fe00e800 	.word	0xfe00e800

080017d4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017d4:	b590      	push	{r4, r7, lr}
 80017d6:	b089      	sub	sp, #36	; 0x24
 80017d8:	af02      	add	r7, sp, #8
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	000c      	movs	r4, r1
 80017de:	0010      	movs	r0, r2
 80017e0:	0019      	movs	r1, r3
 80017e2:	230a      	movs	r3, #10
 80017e4:	18fb      	adds	r3, r7, r3
 80017e6:	1c22      	adds	r2, r4, #0
 80017e8:	801a      	strh	r2, [r3, #0]
 80017ea:	2308      	movs	r3, #8
 80017ec:	18fb      	adds	r3, r7, r3
 80017ee:	1c02      	adds	r2, r0, #0
 80017f0:	801a      	strh	r2, [r3, #0]
 80017f2:	1dbb      	adds	r3, r7, #6
 80017f4:	1c0a      	adds	r2, r1, #0
 80017f6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2241      	movs	r2, #65	; 0x41
 80017fc:	5c9b      	ldrb	r3, [r3, r2]
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	2b20      	cmp	r3, #32
 8001802:	d000      	beq.n	8001806 <HAL_I2C_Mem_Read+0x32>
 8001804:	e110      	b.n	8001a28 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001808:	2b00      	cmp	r3, #0
 800180a:	d004      	beq.n	8001816 <HAL_I2C_Mem_Read+0x42>
 800180c:	232c      	movs	r3, #44	; 0x2c
 800180e:	18fb      	adds	r3, r7, r3
 8001810:	881b      	ldrh	r3, [r3, #0]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d105      	bne.n	8001822 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	2280      	movs	r2, #128	; 0x80
 800181a:	0092      	lsls	r2, r2, #2
 800181c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e103      	b.n	8001a2a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	2240      	movs	r2, #64	; 0x40
 8001826:	5c9b      	ldrb	r3, [r3, r2]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d101      	bne.n	8001830 <HAL_I2C_Mem_Read+0x5c>
 800182c:	2302      	movs	r3, #2
 800182e:	e0fc      	b.n	8001a2a <HAL_I2C_Mem_Read+0x256>
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2240      	movs	r2, #64	; 0x40
 8001834:	2101      	movs	r1, #1
 8001836:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001838:	f7ff fb78 	bl	8000f2c <HAL_GetTick>
 800183c:	0003      	movs	r3, r0
 800183e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001840:	2380      	movs	r3, #128	; 0x80
 8001842:	0219      	lsls	r1, r3, #8
 8001844:	68f8      	ldr	r0, [r7, #12]
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	9300      	str	r3, [sp, #0]
 800184a:	2319      	movs	r3, #25
 800184c:	2201      	movs	r2, #1
 800184e:	f000 f9dd 	bl	8001c0c <I2C_WaitOnFlagUntilTimeout>
 8001852:	1e03      	subs	r3, r0, #0
 8001854:	d001      	beq.n	800185a <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e0e7      	b.n	8001a2a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2241      	movs	r2, #65	; 0x41
 800185e:	2122      	movs	r1, #34	; 0x22
 8001860:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	2242      	movs	r2, #66	; 0x42
 8001866:	2140      	movs	r1, #64	; 0x40
 8001868:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	2200      	movs	r2, #0
 800186e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001874:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	222c      	movs	r2, #44	; 0x2c
 800187a:	18ba      	adds	r2, r7, r2
 800187c:	8812      	ldrh	r2, [r2, #0]
 800187e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	2200      	movs	r2, #0
 8001884:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001886:	1dbb      	adds	r3, r7, #6
 8001888:	881c      	ldrh	r4, [r3, #0]
 800188a:	2308      	movs	r3, #8
 800188c:	18fb      	adds	r3, r7, r3
 800188e:	881a      	ldrh	r2, [r3, #0]
 8001890:	230a      	movs	r3, #10
 8001892:	18fb      	adds	r3, r7, r3
 8001894:	8819      	ldrh	r1, [r3, #0]
 8001896:	68f8      	ldr	r0, [r7, #12]
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	9301      	str	r3, [sp, #4]
 800189c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800189e:	9300      	str	r3, [sp, #0]
 80018a0:	0023      	movs	r3, r4
 80018a2:	f000 f92f 	bl	8001b04 <I2C_RequestMemoryRead>
 80018a6:	1e03      	subs	r3, r0, #0
 80018a8:	d005      	beq.n	80018b6 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2240      	movs	r2, #64	; 0x40
 80018ae:	2100      	movs	r1, #0
 80018b0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e0b9      	b.n	8001a2a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	2bff      	cmp	r3, #255	; 0xff
 80018be:	d911      	bls.n	80018e4 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	22ff      	movs	r2, #255	; 0xff
 80018c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018ca:	b2da      	uxtb	r2, r3
 80018cc:	2380      	movs	r3, #128	; 0x80
 80018ce:	045c      	lsls	r4, r3, #17
 80018d0:	230a      	movs	r3, #10
 80018d2:	18fb      	adds	r3, r7, r3
 80018d4:	8819      	ldrh	r1, [r3, #0]
 80018d6:	68f8      	ldr	r0, [r7, #12]
 80018d8:	4b56      	ldr	r3, [pc, #344]	; (8001a34 <HAL_I2C_Mem_Read+0x260>)
 80018da:	9300      	str	r3, [sp, #0]
 80018dc:	0023      	movs	r3, r4
 80018de:	f000 fb6d 	bl	8001fbc <I2C_TransferConfig>
 80018e2:	e012      	b.n	800190a <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018f2:	b2da      	uxtb	r2, r3
 80018f4:	2380      	movs	r3, #128	; 0x80
 80018f6:	049c      	lsls	r4, r3, #18
 80018f8:	230a      	movs	r3, #10
 80018fa:	18fb      	adds	r3, r7, r3
 80018fc:	8819      	ldrh	r1, [r3, #0]
 80018fe:	68f8      	ldr	r0, [r7, #12]
 8001900:	4b4c      	ldr	r3, [pc, #304]	; (8001a34 <HAL_I2C_Mem_Read+0x260>)
 8001902:	9300      	str	r3, [sp, #0]
 8001904:	0023      	movs	r3, r4
 8001906:	f000 fb59 	bl	8001fbc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800190a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800190c:	68f8      	ldr	r0, [r7, #12]
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	0013      	movs	r3, r2
 8001914:	2200      	movs	r2, #0
 8001916:	2104      	movs	r1, #4
 8001918:	f000 f978 	bl	8001c0c <I2C_WaitOnFlagUntilTimeout>
 800191c:	1e03      	subs	r3, r0, #0
 800191e:	d001      	beq.n	8001924 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e082      	b.n	8001a2a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800192e:	b2d2      	uxtb	r2, r2
 8001930:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001936:	1c5a      	adds	r2, r3, #1
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001940:	3b01      	subs	r3, #1
 8001942:	b29a      	uxth	r2, r3
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800194c:	b29b      	uxth	r3, r3
 800194e:	3b01      	subs	r3, #1
 8001950:	b29a      	uxth	r2, r3
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800195a:	b29b      	uxth	r3, r3
 800195c:	2b00      	cmp	r3, #0
 800195e:	d03a      	beq.n	80019d6 <HAL_I2C_Mem_Read+0x202>
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001964:	2b00      	cmp	r3, #0
 8001966:	d136      	bne.n	80019d6 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001968:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800196a:	68f8      	ldr	r0, [r7, #12]
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	9300      	str	r3, [sp, #0]
 8001970:	0013      	movs	r3, r2
 8001972:	2200      	movs	r2, #0
 8001974:	2180      	movs	r1, #128	; 0x80
 8001976:	f000 f949 	bl	8001c0c <I2C_WaitOnFlagUntilTimeout>
 800197a:	1e03      	subs	r3, r0, #0
 800197c:	d001      	beq.n	8001982 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e053      	b.n	8001a2a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001986:	b29b      	uxth	r3, r3
 8001988:	2bff      	cmp	r3, #255	; 0xff
 800198a:	d911      	bls.n	80019b0 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	22ff      	movs	r2, #255	; 0xff
 8001990:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001996:	b2da      	uxtb	r2, r3
 8001998:	2380      	movs	r3, #128	; 0x80
 800199a:	045c      	lsls	r4, r3, #17
 800199c:	230a      	movs	r3, #10
 800199e:	18fb      	adds	r3, r7, r3
 80019a0:	8819      	ldrh	r1, [r3, #0]
 80019a2:	68f8      	ldr	r0, [r7, #12]
 80019a4:	2300      	movs	r3, #0
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	0023      	movs	r3, r4
 80019aa:	f000 fb07 	bl	8001fbc <I2C_TransferConfig>
 80019ae:	e012      	b.n	80019d6 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019b4:	b29a      	uxth	r2, r3
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019be:	b2da      	uxtb	r2, r3
 80019c0:	2380      	movs	r3, #128	; 0x80
 80019c2:	049c      	lsls	r4, r3, #18
 80019c4:	230a      	movs	r3, #10
 80019c6:	18fb      	adds	r3, r7, r3
 80019c8:	8819      	ldrh	r1, [r3, #0]
 80019ca:	68f8      	ldr	r0, [r7, #12]
 80019cc:	2300      	movs	r3, #0
 80019ce:	9300      	str	r3, [sp, #0]
 80019d0:	0023      	movs	r3, r4
 80019d2:	f000 faf3 	bl	8001fbc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019da:	b29b      	uxth	r3, r3
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d194      	bne.n	800190a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019e0:	697a      	ldr	r2, [r7, #20]
 80019e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	0018      	movs	r0, r3
 80019e8:	f000 f9a4 	bl	8001d34 <I2C_WaitOnSTOPFlagUntilTimeout>
 80019ec:	1e03      	subs	r3, r0, #0
 80019ee:	d001      	beq.n	80019f4 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e01a      	b.n	8001a2a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2220      	movs	r2, #32
 80019fa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	490c      	ldr	r1, [pc, #48]	; (8001a38 <HAL_I2C_Mem_Read+0x264>)
 8001a08:	400a      	ands	r2, r1
 8001a0a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2241      	movs	r2, #65	; 0x41
 8001a10:	2120      	movs	r1, #32
 8001a12:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2242      	movs	r2, #66	; 0x42
 8001a18:	2100      	movs	r1, #0
 8001a1a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2240      	movs	r2, #64	; 0x40
 8001a20:	2100      	movs	r1, #0
 8001a22:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a24:	2300      	movs	r3, #0
 8001a26:	e000      	b.n	8001a2a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001a28:	2302      	movs	r3, #2
  }
}
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	b007      	add	sp, #28
 8001a30:	bd90      	pop	{r4, r7, pc}
 8001a32:	46c0      	nop			; (mov r8, r8)
 8001a34:	80002400 	.word	0x80002400
 8001a38:	fe00e800 	.word	0xfe00e800

08001a3c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001a3c:	b5b0      	push	{r4, r5, r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af02      	add	r7, sp, #8
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	000c      	movs	r4, r1
 8001a46:	0010      	movs	r0, r2
 8001a48:	0019      	movs	r1, r3
 8001a4a:	250a      	movs	r5, #10
 8001a4c:	197b      	adds	r3, r7, r5
 8001a4e:	1c22      	adds	r2, r4, #0
 8001a50:	801a      	strh	r2, [r3, #0]
 8001a52:	2308      	movs	r3, #8
 8001a54:	18fb      	adds	r3, r7, r3
 8001a56:	1c02      	adds	r2, r0, #0
 8001a58:	801a      	strh	r2, [r3, #0]
 8001a5a:	1dbb      	adds	r3, r7, #6
 8001a5c:	1c0a      	adds	r2, r1, #0
 8001a5e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001a60:	1dbb      	adds	r3, r7, #6
 8001a62:	881b      	ldrh	r3, [r3, #0]
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	2380      	movs	r3, #128	; 0x80
 8001a68:	045c      	lsls	r4, r3, #17
 8001a6a:	197b      	adds	r3, r7, r5
 8001a6c:	8819      	ldrh	r1, [r3, #0]
 8001a6e:	68f8      	ldr	r0, [r7, #12]
 8001a70:	4b23      	ldr	r3, [pc, #140]	; (8001b00 <I2C_RequestMemoryWrite+0xc4>)
 8001a72:	9300      	str	r3, [sp, #0]
 8001a74:	0023      	movs	r3, r4
 8001a76:	f000 faa1 	bl	8001fbc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a7c:	6a39      	ldr	r1, [r7, #32]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	0018      	movs	r0, r3
 8001a82:	f000 f911 	bl	8001ca8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001a86:	1e03      	subs	r3, r0, #0
 8001a88:	d001      	beq.n	8001a8e <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e033      	b.n	8001af6 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001a8e:	1dbb      	adds	r3, r7, #6
 8001a90:	881b      	ldrh	r3, [r3, #0]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d107      	bne.n	8001aa6 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001a96:	2308      	movs	r3, #8
 8001a98:	18fb      	adds	r3, r7, r3
 8001a9a:	881b      	ldrh	r3, [r3, #0]
 8001a9c:	b2da      	uxtb	r2, r3
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	629a      	str	r2, [r3, #40]	; 0x28
 8001aa4:	e019      	b.n	8001ada <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001aa6:	2308      	movs	r3, #8
 8001aa8:	18fb      	adds	r3, r7, r3
 8001aaa:	881b      	ldrh	r3, [r3, #0]
 8001aac:	0a1b      	lsrs	r3, r3, #8
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ab8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001aba:	6a39      	ldr	r1, [r7, #32]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	0018      	movs	r0, r3
 8001ac0:	f000 f8f2 	bl	8001ca8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ac4:	1e03      	subs	r3, r0, #0
 8001ac6:	d001      	beq.n	8001acc <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e014      	b.n	8001af6 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001acc:	2308      	movs	r3, #8
 8001ace:	18fb      	adds	r3, r7, r3
 8001ad0:	881b      	ldrh	r3, [r3, #0]
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001ada:	6a3a      	ldr	r2, [r7, #32]
 8001adc:	68f8      	ldr	r0, [r7, #12]
 8001ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	0013      	movs	r3, r2
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2180      	movs	r1, #128	; 0x80
 8001ae8:	f000 f890 	bl	8001c0c <I2C_WaitOnFlagUntilTimeout>
 8001aec:	1e03      	subs	r3, r0, #0
 8001aee:	d001      	beq.n	8001af4 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e000      	b.n	8001af6 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	0018      	movs	r0, r3
 8001af8:	46bd      	mov	sp, r7
 8001afa:	b004      	add	sp, #16
 8001afc:	bdb0      	pop	{r4, r5, r7, pc}
 8001afe:	46c0      	nop			; (mov r8, r8)
 8001b00:	80002000 	.word	0x80002000

08001b04 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001b04:	b5b0      	push	{r4, r5, r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af02      	add	r7, sp, #8
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	000c      	movs	r4, r1
 8001b0e:	0010      	movs	r0, r2
 8001b10:	0019      	movs	r1, r3
 8001b12:	250a      	movs	r5, #10
 8001b14:	197b      	adds	r3, r7, r5
 8001b16:	1c22      	adds	r2, r4, #0
 8001b18:	801a      	strh	r2, [r3, #0]
 8001b1a:	2308      	movs	r3, #8
 8001b1c:	18fb      	adds	r3, r7, r3
 8001b1e:	1c02      	adds	r2, r0, #0
 8001b20:	801a      	strh	r2, [r3, #0]
 8001b22:	1dbb      	adds	r3, r7, #6
 8001b24:	1c0a      	adds	r2, r1, #0
 8001b26:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001b28:	1dbb      	adds	r3, r7, #6
 8001b2a:	881b      	ldrh	r3, [r3, #0]
 8001b2c:	b2da      	uxtb	r2, r3
 8001b2e:	197b      	adds	r3, r7, r5
 8001b30:	8819      	ldrh	r1, [r3, #0]
 8001b32:	68f8      	ldr	r0, [r7, #12]
 8001b34:	4b23      	ldr	r3, [pc, #140]	; (8001bc4 <I2C_RequestMemoryRead+0xc0>)
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	2300      	movs	r3, #0
 8001b3a:	f000 fa3f 	bl	8001fbc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b40:	6a39      	ldr	r1, [r7, #32]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	0018      	movs	r0, r3
 8001b46:	f000 f8af 	bl	8001ca8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001b4a:	1e03      	subs	r3, r0, #0
 8001b4c:	d001      	beq.n	8001b52 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e033      	b.n	8001bba <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001b52:	1dbb      	adds	r3, r7, #6
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d107      	bne.n	8001b6a <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001b5a:	2308      	movs	r3, #8
 8001b5c:	18fb      	adds	r3, r7, r3
 8001b5e:	881b      	ldrh	r3, [r3, #0]
 8001b60:	b2da      	uxtb	r2, r3
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	629a      	str	r2, [r3, #40]	; 0x28
 8001b68:	e019      	b.n	8001b9e <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001b6a:	2308      	movs	r3, #8
 8001b6c:	18fb      	adds	r3, r7, r3
 8001b6e:	881b      	ldrh	r3, [r3, #0]
 8001b70:	0a1b      	lsrs	r3, r3, #8
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	b2da      	uxtb	r2, r3
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b7e:	6a39      	ldr	r1, [r7, #32]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	0018      	movs	r0, r3
 8001b84:	f000 f890 	bl	8001ca8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001b88:	1e03      	subs	r3, r0, #0
 8001b8a:	d001      	beq.n	8001b90 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e014      	b.n	8001bba <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001b90:	2308      	movs	r3, #8
 8001b92:	18fb      	adds	r3, r7, r3
 8001b94:	881b      	ldrh	r3, [r3, #0]
 8001b96:	b2da      	uxtb	r2, r3
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001b9e:	6a3a      	ldr	r2, [r7, #32]
 8001ba0:	68f8      	ldr	r0, [r7, #12]
 8001ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	0013      	movs	r3, r2
 8001ba8:	2200      	movs	r2, #0
 8001baa:	2140      	movs	r1, #64	; 0x40
 8001bac:	f000 f82e 	bl	8001c0c <I2C_WaitOnFlagUntilTimeout>
 8001bb0:	1e03      	subs	r3, r0, #0
 8001bb2:	d001      	beq.n	8001bb8 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e000      	b.n	8001bba <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	0018      	movs	r0, r3
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	b004      	add	sp, #16
 8001bc0:	bdb0      	pop	{r4, r5, r7, pc}
 8001bc2:	46c0      	nop			; (mov r8, r8)
 8001bc4:	80002000 	.word	0x80002000

08001bc8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	2202      	movs	r2, #2
 8001bd8:	4013      	ands	r3, r2
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d103      	bne.n	8001be6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2200      	movs	r2, #0
 8001be4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	2201      	movs	r2, #1
 8001bee:	4013      	ands	r3, r2
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d007      	beq.n	8001c04 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	699a      	ldr	r2, [r3, #24]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2101      	movs	r1, #1
 8001c00:	430a      	orrs	r2, r1
 8001c02:	619a      	str	r2, [r3, #24]
  }
}
 8001c04:	46c0      	nop			; (mov r8, r8)
 8001c06:	46bd      	mov	sp, r7
 8001c08:	b002      	add	sp, #8
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	603b      	str	r3, [r7, #0]
 8001c18:	1dfb      	adds	r3, r7, #7
 8001c1a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c1c:	e030      	b.n	8001c80 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	3301      	adds	r3, #1
 8001c22:	d02d      	beq.n	8001c80 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c24:	f7ff f982 	bl	8000f2c <HAL_GetTick>
 8001c28:	0002      	movs	r2, r0
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d302      	bcc.n	8001c3a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d122      	bne.n	8001c80 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	4013      	ands	r3, r2
 8001c44:	68ba      	ldr	r2, [r7, #8]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	425a      	negs	r2, r3
 8001c4a:	4153      	adcs	r3, r2
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	001a      	movs	r2, r3
 8001c50:	1dfb      	adds	r3, r7, #7
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d113      	bne.n	8001c80 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5c:	2220      	movs	r2, #32
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2241      	movs	r2, #65	; 0x41
 8001c68:	2120      	movs	r1, #32
 8001c6a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2242      	movs	r2, #66	; 0x42
 8001c70:	2100      	movs	r1, #0
 8001c72:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2240      	movs	r2, #64	; 0x40
 8001c78:	2100      	movs	r1, #0
 8001c7a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e00f      	b.n	8001ca0 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	68ba      	ldr	r2, [r7, #8]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	68ba      	ldr	r2, [r7, #8]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	425a      	negs	r2, r3
 8001c90:	4153      	adcs	r3, r2
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	001a      	movs	r2, r3
 8001c96:	1dfb      	adds	r3, r7, #7
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d0bf      	beq.n	8001c1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c9e:	2300      	movs	r3, #0
}
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	b004      	add	sp, #16
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001cb4:	e032      	b.n	8001d1c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	68b9      	ldr	r1, [r7, #8]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	f000 f87d 	bl	8001dbc <I2C_IsErrorOccurred>
 8001cc2:	1e03      	subs	r3, r0, #0
 8001cc4:	d001      	beq.n	8001cca <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e030      	b.n	8001d2c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	d025      	beq.n	8001d1c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cd0:	f7ff f92c 	bl	8000f2c <HAL_GetTick>
 8001cd4:	0002      	movs	r2, r0
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d302      	bcc.n	8001ce6 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d11a      	bne.n	8001d1c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	2202      	movs	r2, #2
 8001cee:	4013      	ands	r3, r2
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d013      	beq.n	8001d1c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cf8:	2220      	movs	r2, #32
 8001cfa:	431a      	orrs	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2241      	movs	r2, #65	; 0x41
 8001d04:	2120      	movs	r1, #32
 8001d06:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2242      	movs	r2, #66	; 0x42
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2240      	movs	r2, #64	; 0x40
 8001d14:	2100      	movs	r1, #0
 8001d16:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e007      	b.n	8001d2c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	2202      	movs	r2, #2
 8001d24:	4013      	ands	r3, r2
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d1c5      	bne.n	8001cb6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001d2a:	2300      	movs	r3, #0
}
 8001d2c:	0018      	movs	r0, r3
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	b004      	add	sp, #16
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d40:	e02f      	b.n	8001da2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	68b9      	ldr	r1, [r7, #8]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	0018      	movs	r0, r3
 8001d4a:	f000 f837 	bl	8001dbc <I2C_IsErrorOccurred>
 8001d4e:	1e03      	subs	r3, r0, #0
 8001d50:	d001      	beq.n	8001d56 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e02d      	b.n	8001db2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d56:	f7ff f8e9 	bl	8000f2c <HAL_GetTick>
 8001d5a:	0002      	movs	r2, r0
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	68ba      	ldr	r2, [r7, #8]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d302      	bcc.n	8001d6c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d11a      	bne.n	8001da2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	2220      	movs	r2, #32
 8001d74:	4013      	ands	r3, r2
 8001d76:	2b20      	cmp	r3, #32
 8001d78:	d013      	beq.n	8001da2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7e:	2220      	movs	r2, #32
 8001d80:	431a      	orrs	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2241      	movs	r2, #65	; 0x41
 8001d8a:	2120      	movs	r1, #32
 8001d8c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2242      	movs	r2, #66	; 0x42
 8001d92:	2100      	movs	r1, #0
 8001d94:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2240      	movs	r2, #64	; 0x40
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e007      	b.n	8001db2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	2220      	movs	r2, #32
 8001daa:	4013      	ands	r3, r2
 8001dac:	2b20      	cmp	r3, #32
 8001dae:	d1c8      	bne.n	8001d42 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	0018      	movs	r0, r3
 8001db4:	46bd      	mov	sp, r7
 8001db6:	b004      	add	sp, #16
 8001db8:	bd80      	pop	{r7, pc}
	...

08001dbc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001dbc:	b590      	push	{r4, r7, lr}
 8001dbe:	b08b      	sub	sp, #44	; 0x2c
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dc8:	2327      	movs	r3, #39	; 0x27
 8001dca:	18fb      	adds	r3, r7, r3
 8001dcc:	2200      	movs	r2, #0
 8001dce:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	699b      	ldr	r3, [r3, #24]
 8001dd6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	2210      	movs	r2, #16
 8001de4:	4013      	ands	r3, r2
 8001de6:	d100      	bne.n	8001dea <I2C_IsErrorOccurred+0x2e>
 8001de8:	e082      	b.n	8001ef0 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2210      	movs	r2, #16
 8001df0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001df2:	e060      	b.n	8001eb6 <I2C_IsErrorOccurred+0xfa>
 8001df4:	2427      	movs	r4, #39	; 0x27
 8001df6:	193b      	adds	r3, r7, r4
 8001df8:	193a      	adds	r2, r7, r4
 8001dfa:	7812      	ldrb	r2, [r2, #0]
 8001dfc:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	3301      	adds	r3, #1
 8001e02:	d058      	beq.n	8001eb6 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001e04:	f7ff f892 	bl	8000f2c <HAL_GetTick>
 8001e08:	0002      	movs	r2, r0
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	68ba      	ldr	r2, [r7, #8]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d306      	bcc.n	8001e22 <I2C_IsErrorOccurred+0x66>
 8001e14:	193b      	adds	r3, r7, r4
 8001e16:	193a      	adds	r2, r7, r4
 8001e18:	7812      	ldrb	r2, [r2, #0]
 8001e1a:	701a      	strb	r2, [r3, #0]
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d149      	bne.n	8001eb6 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	2380      	movs	r3, #128	; 0x80
 8001e2a:	01db      	lsls	r3, r3, #7
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001e30:	2013      	movs	r0, #19
 8001e32:	183b      	adds	r3, r7, r0
 8001e34:	68fa      	ldr	r2, [r7, #12]
 8001e36:	2142      	movs	r1, #66	; 0x42
 8001e38:	5c52      	ldrb	r2, [r2, r1]
 8001e3a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	699a      	ldr	r2, [r3, #24]
 8001e42:	2380      	movs	r3, #128	; 0x80
 8001e44:	021b      	lsls	r3, r3, #8
 8001e46:	401a      	ands	r2, r3
 8001e48:	2380      	movs	r3, #128	; 0x80
 8001e4a:	021b      	lsls	r3, r3, #8
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d126      	bne.n	8001e9e <I2C_IsErrorOccurred+0xe2>
 8001e50:	697a      	ldr	r2, [r7, #20]
 8001e52:	2380      	movs	r3, #128	; 0x80
 8001e54:	01db      	lsls	r3, r3, #7
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d021      	beq.n	8001e9e <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8001e5a:	183b      	adds	r3, r7, r0
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	2b20      	cmp	r3, #32
 8001e60:	d01d      	beq.n	8001e9e <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	685a      	ldr	r2, [r3, #4]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2180      	movs	r1, #128	; 0x80
 8001e6e:	01c9      	lsls	r1, r1, #7
 8001e70:	430a      	orrs	r2, r1
 8001e72:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001e74:	f7ff f85a 	bl	8000f2c <HAL_GetTick>
 8001e78:	0003      	movs	r3, r0
 8001e7a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e7c:	e00f      	b.n	8001e9e <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001e7e:	f7ff f855 	bl	8000f2c <HAL_GetTick>
 8001e82:	0002      	movs	r2, r0
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b19      	cmp	r3, #25
 8001e8a:	d908      	bls.n	8001e9e <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001e8c:	6a3b      	ldr	r3, [r7, #32]
 8001e8e:	2220      	movs	r2, #32
 8001e90:	4313      	orrs	r3, r2
 8001e92:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001e94:	2327      	movs	r3, #39	; 0x27
 8001e96:	18fb      	adds	r3, r7, r3
 8001e98:	2201      	movs	r2, #1
 8001e9a:	701a      	strb	r2, [r3, #0]

              break;
 8001e9c:	e00b      	b.n	8001eb6 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	2220      	movs	r2, #32
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	2127      	movs	r1, #39	; 0x27
 8001eaa:	187a      	adds	r2, r7, r1
 8001eac:	1879      	adds	r1, r7, r1
 8001eae:	7809      	ldrb	r1, [r1, #0]
 8001eb0:	7011      	strb	r1, [r2, #0]
 8001eb2:	2b20      	cmp	r3, #32
 8001eb4:	d1e3      	bne.n	8001e7e <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	2220      	movs	r2, #32
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	2b20      	cmp	r3, #32
 8001ec2:	d004      	beq.n	8001ece <I2C_IsErrorOccurred+0x112>
 8001ec4:	2327      	movs	r3, #39	; 0x27
 8001ec6:	18fb      	adds	r3, r7, r3
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d092      	beq.n	8001df4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001ece:	2327      	movs	r3, #39	; 0x27
 8001ed0:	18fb      	adds	r3, r7, r3
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d103      	bne.n	8001ee0 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2220      	movs	r2, #32
 8001ede:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001ee0:	6a3b      	ldr	r3, [r7, #32]
 8001ee2:	2204      	movs	r2, #4
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001ee8:	2327      	movs	r3, #39	; 0x27
 8001eea:	18fb      	adds	r3, r7, r3
 8001eec:	2201      	movs	r2, #1
 8001eee:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	699b      	ldr	r3, [r3, #24]
 8001ef6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	2380      	movs	r3, #128	; 0x80
 8001efc:	005b      	lsls	r3, r3, #1
 8001efe:	4013      	ands	r3, r2
 8001f00:	d00c      	beq.n	8001f1c <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001f02:	6a3b      	ldr	r3, [r7, #32]
 8001f04:	2201      	movs	r2, #1
 8001f06:	4313      	orrs	r3, r2
 8001f08:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2280      	movs	r2, #128	; 0x80
 8001f10:	0052      	lsls	r2, r2, #1
 8001f12:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f14:	2327      	movs	r3, #39	; 0x27
 8001f16:	18fb      	adds	r3, r7, r3
 8001f18:	2201      	movs	r2, #1
 8001f1a:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	2380      	movs	r3, #128	; 0x80
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	4013      	ands	r3, r2
 8001f24:	d00c      	beq.n	8001f40 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001f26:	6a3b      	ldr	r3, [r7, #32]
 8001f28:	2208      	movs	r2, #8
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	2280      	movs	r2, #128	; 0x80
 8001f34:	00d2      	lsls	r2, r2, #3
 8001f36:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f38:	2327      	movs	r3, #39	; 0x27
 8001f3a:	18fb      	adds	r3, r7, r3
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	2380      	movs	r3, #128	; 0x80
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4013      	ands	r3, r2
 8001f48:	d00c      	beq.n	8001f64 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001f4a:	6a3b      	ldr	r3, [r7, #32]
 8001f4c:	2202      	movs	r2, #2
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2280      	movs	r2, #128	; 0x80
 8001f58:	0092      	lsls	r2, r2, #2
 8001f5a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f5c:	2327      	movs	r3, #39	; 0x27
 8001f5e:	18fb      	adds	r3, r7, r3
 8001f60:	2201      	movs	r2, #1
 8001f62:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001f64:	2327      	movs	r3, #39	; 0x27
 8001f66:	18fb      	adds	r3, r7, r3
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d01d      	beq.n	8001faa <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	0018      	movs	r0, r3
 8001f72:	f7ff fe29 	bl	8001bc8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	685a      	ldr	r2, [r3, #4]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	490d      	ldr	r1, [pc, #52]	; (8001fb8 <I2C_IsErrorOccurred+0x1fc>)
 8001f82:	400a      	ands	r2, r1
 8001f84:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f8a:	6a3b      	ldr	r3, [r7, #32]
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2241      	movs	r2, #65	; 0x41
 8001f96:	2120      	movs	r1, #32
 8001f98:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2242      	movs	r2, #66	; 0x42
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2240      	movs	r2, #64	; 0x40
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001faa:	2327      	movs	r3, #39	; 0x27
 8001fac:	18fb      	adds	r3, r7, r3
 8001fae:	781b      	ldrb	r3, [r3, #0]
}
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	b00b      	add	sp, #44	; 0x2c
 8001fb6:	bd90      	pop	{r4, r7, pc}
 8001fb8:	fe00e800 	.word	0xfe00e800

08001fbc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001fbc:	b590      	push	{r4, r7, lr}
 8001fbe:	b087      	sub	sp, #28
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	0008      	movs	r0, r1
 8001fc6:	0011      	movs	r1, r2
 8001fc8:	607b      	str	r3, [r7, #4]
 8001fca:	240a      	movs	r4, #10
 8001fcc:	193b      	adds	r3, r7, r4
 8001fce:	1c02      	adds	r2, r0, #0
 8001fd0:	801a      	strh	r2, [r3, #0]
 8001fd2:	2009      	movs	r0, #9
 8001fd4:	183b      	adds	r3, r7, r0
 8001fd6:	1c0a      	adds	r2, r1, #0
 8001fd8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001fda:	193b      	adds	r3, r7, r4
 8001fdc:	881b      	ldrh	r3, [r3, #0]
 8001fde:	059b      	lsls	r3, r3, #22
 8001fe0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001fe2:	183b      	adds	r3, r7, r0
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	0419      	lsls	r1, r3, #16
 8001fe8:	23ff      	movs	r3, #255	; 0xff
 8001fea:	041b      	lsls	r3, r3, #16
 8001fec:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001fee:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	085b      	lsrs	r3, r3, #1
 8001ffc:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002006:	0d51      	lsrs	r1, r2, #21
 8002008:	2280      	movs	r2, #128	; 0x80
 800200a:	00d2      	lsls	r2, r2, #3
 800200c:	400a      	ands	r2, r1
 800200e:	4907      	ldr	r1, [pc, #28]	; (800202c <I2C_TransferConfig+0x70>)
 8002010:	430a      	orrs	r2, r1
 8002012:	43d2      	mvns	r2, r2
 8002014:	401a      	ands	r2, r3
 8002016:	0011      	movs	r1, r2
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	697a      	ldr	r2, [r7, #20]
 800201e:	430a      	orrs	r2, r1
 8002020:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002022:	46c0      	nop			; (mov r8, r8)
 8002024:	46bd      	mov	sp, r7
 8002026:	b007      	add	sp, #28
 8002028:	bd90      	pop	{r4, r7, pc}
 800202a:	46c0      	nop			; (mov r8, r8)
 800202c:	03ff63ff 	.word	0x03ff63ff

08002030 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2241      	movs	r2, #65	; 0x41
 800203e:	5c9b      	ldrb	r3, [r3, r2]
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2b20      	cmp	r3, #32
 8002044:	d138      	bne.n	80020b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2240      	movs	r2, #64	; 0x40
 800204a:	5c9b      	ldrb	r3, [r3, r2]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d101      	bne.n	8002054 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002050:	2302      	movs	r3, #2
 8002052:	e032      	b.n	80020ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2240      	movs	r2, #64	; 0x40
 8002058:	2101      	movs	r1, #1
 800205a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2241      	movs	r2, #65	; 0x41
 8002060:	2124      	movs	r1, #36	; 0x24
 8002062:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2101      	movs	r1, #1
 8002070:	438a      	bics	r2, r1
 8002072:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4911      	ldr	r1, [pc, #68]	; (80020c4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002080:	400a      	ands	r2, r1
 8002082:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	6819      	ldr	r1, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	683a      	ldr	r2, [r7, #0]
 8002090:	430a      	orrs	r2, r1
 8002092:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2101      	movs	r1, #1
 80020a0:	430a      	orrs	r2, r1
 80020a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2241      	movs	r2, #65	; 0x41
 80020a8:	2120      	movs	r1, #32
 80020aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2240      	movs	r2, #64	; 0x40
 80020b0:	2100      	movs	r1, #0
 80020b2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80020b4:	2300      	movs	r3, #0
 80020b6:	e000      	b.n	80020ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80020b8:	2302      	movs	r3, #2
  }
}
 80020ba:	0018      	movs	r0, r3
 80020bc:	46bd      	mov	sp, r7
 80020be:	b002      	add	sp, #8
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	46c0      	nop			; (mov r8, r8)
 80020c4:	ffffefff 	.word	0xffffefff

080020c8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2241      	movs	r2, #65	; 0x41
 80020d6:	5c9b      	ldrb	r3, [r3, r2]
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b20      	cmp	r3, #32
 80020dc:	d139      	bne.n	8002152 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2240      	movs	r2, #64	; 0x40
 80020e2:	5c9b      	ldrb	r3, [r3, r2]
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80020e8:	2302      	movs	r3, #2
 80020ea:	e033      	b.n	8002154 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2240      	movs	r2, #64	; 0x40
 80020f0:	2101      	movs	r1, #1
 80020f2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2241      	movs	r2, #65	; 0x41
 80020f8:	2124      	movs	r1, #36	; 0x24
 80020fa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	2101      	movs	r1, #1
 8002108:	438a      	bics	r2, r1
 800210a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	4a11      	ldr	r2, [pc, #68]	; (800215c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002118:	4013      	ands	r3, r2
 800211a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	021b      	lsls	r3, r3, #8
 8002120:	68fa      	ldr	r2, [r7, #12]
 8002122:	4313      	orrs	r3, r2
 8002124:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2101      	movs	r1, #1
 800213a:	430a      	orrs	r2, r1
 800213c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2241      	movs	r2, #65	; 0x41
 8002142:	2120      	movs	r1, #32
 8002144:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2240      	movs	r2, #64	; 0x40
 800214a:	2100      	movs	r1, #0
 800214c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800214e:	2300      	movs	r3, #0
 8002150:	e000      	b.n	8002154 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002152:	2302      	movs	r3, #2
  }
}
 8002154:	0018      	movs	r0, r3
 8002156:	46bd      	mov	sp, r7
 8002158:	b004      	add	sp, #16
 800215a:	bd80      	pop	{r7, pc}
 800215c:	fffff0ff 	.word	0xfffff0ff

08002160 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002160:	b5b0      	push	{r4, r5, r7, lr}
 8002162:	b08a      	sub	sp, #40	; 0x28
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d102      	bne.n	8002174 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	f000 fb6c 	bl	800284c <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002174:	4bc8      	ldr	r3, [pc, #800]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	220c      	movs	r2, #12
 800217a:	4013      	ands	r3, r2
 800217c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800217e:	4bc6      	ldr	r3, [pc, #792]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002180:	68da      	ldr	r2, [r3, #12]
 8002182:	2380      	movs	r3, #128	; 0x80
 8002184:	025b      	lsls	r3, r3, #9
 8002186:	4013      	ands	r3, r2
 8002188:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2201      	movs	r2, #1
 8002190:	4013      	ands	r3, r2
 8002192:	d100      	bne.n	8002196 <HAL_RCC_OscConfig+0x36>
 8002194:	e07d      	b.n	8002292 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	2b08      	cmp	r3, #8
 800219a:	d007      	beq.n	80021ac <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	2b0c      	cmp	r3, #12
 80021a0:	d112      	bne.n	80021c8 <HAL_RCC_OscConfig+0x68>
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	2380      	movs	r3, #128	; 0x80
 80021a6:	025b      	lsls	r3, r3, #9
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d10d      	bne.n	80021c8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ac:	4bba      	ldr	r3, [pc, #744]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	2380      	movs	r3, #128	; 0x80
 80021b2:	029b      	lsls	r3, r3, #10
 80021b4:	4013      	ands	r3, r2
 80021b6:	d100      	bne.n	80021ba <HAL_RCC_OscConfig+0x5a>
 80021b8:	e06a      	b.n	8002290 <HAL_RCC_OscConfig+0x130>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d166      	bne.n	8002290 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	f000 fb42 	bl	800284c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685a      	ldr	r2, [r3, #4]
 80021cc:	2380      	movs	r3, #128	; 0x80
 80021ce:	025b      	lsls	r3, r3, #9
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d107      	bne.n	80021e4 <HAL_RCC_OscConfig+0x84>
 80021d4:	4bb0      	ldr	r3, [pc, #704]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	4baf      	ldr	r3, [pc, #700]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80021da:	2180      	movs	r1, #128	; 0x80
 80021dc:	0249      	lsls	r1, r1, #9
 80021de:	430a      	orrs	r2, r1
 80021e0:	601a      	str	r2, [r3, #0]
 80021e2:	e027      	b.n	8002234 <HAL_RCC_OscConfig+0xd4>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	23a0      	movs	r3, #160	; 0xa0
 80021ea:	02db      	lsls	r3, r3, #11
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d10e      	bne.n	800220e <HAL_RCC_OscConfig+0xae>
 80021f0:	4ba9      	ldr	r3, [pc, #676]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	4ba8      	ldr	r3, [pc, #672]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80021f6:	2180      	movs	r1, #128	; 0x80
 80021f8:	02c9      	lsls	r1, r1, #11
 80021fa:	430a      	orrs	r2, r1
 80021fc:	601a      	str	r2, [r3, #0]
 80021fe:	4ba6      	ldr	r3, [pc, #664]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	4ba5      	ldr	r3, [pc, #660]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002204:	2180      	movs	r1, #128	; 0x80
 8002206:	0249      	lsls	r1, r1, #9
 8002208:	430a      	orrs	r2, r1
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	e012      	b.n	8002234 <HAL_RCC_OscConfig+0xd4>
 800220e:	4ba2      	ldr	r3, [pc, #648]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	4ba1      	ldr	r3, [pc, #644]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002214:	49a1      	ldr	r1, [pc, #644]	; (800249c <HAL_RCC_OscConfig+0x33c>)
 8002216:	400a      	ands	r2, r1
 8002218:	601a      	str	r2, [r3, #0]
 800221a:	4b9f      	ldr	r3, [pc, #636]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	2380      	movs	r3, #128	; 0x80
 8002220:	025b      	lsls	r3, r3, #9
 8002222:	4013      	ands	r3, r2
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	4b9b      	ldr	r3, [pc, #620]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	4b9a      	ldr	r3, [pc, #616]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 800222e:	499c      	ldr	r1, [pc, #624]	; (80024a0 <HAL_RCC_OscConfig+0x340>)
 8002230:	400a      	ands	r2, r1
 8002232:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d014      	beq.n	8002266 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223c:	f7fe fe76 	bl	8000f2c <HAL_GetTick>
 8002240:	0003      	movs	r3, r0
 8002242:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002244:	e008      	b.n	8002258 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002246:	f7fe fe71 	bl	8000f2c <HAL_GetTick>
 800224a:	0002      	movs	r2, r0
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	2b64      	cmp	r3, #100	; 0x64
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e2f9      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002258:	4b8f      	ldr	r3, [pc, #572]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	2380      	movs	r3, #128	; 0x80
 800225e:	029b      	lsls	r3, r3, #10
 8002260:	4013      	ands	r3, r2
 8002262:	d0f0      	beq.n	8002246 <HAL_RCC_OscConfig+0xe6>
 8002264:	e015      	b.n	8002292 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002266:	f7fe fe61 	bl	8000f2c <HAL_GetTick>
 800226a:	0003      	movs	r3, r0
 800226c:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800226e:	e008      	b.n	8002282 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002270:	f7fe fe5c 	bl	8000f2c <HAL_GetTick>
 8002274:	0002      	movs	r2, r0
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b64      	cmp	r3, #100	; 0x64
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e2e4      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002282:	4b85      	ldr	r3, [pc, #532]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	2380      	movs	r3, #128	; 0x80
 8002288:	029b      	lsls	r3, r3, #10
 800228a:	4013      	ands	r3, r2
 800228c:	d1f0      	bne.n	8002270 <HAL_RCC_OscConfig+0x110>
 800228e:	e000      	b.n	8002292 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002290:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2202      	movs	r2, #2
 8002298:	4013      	ands	r3, r2
 800229a:	d100      	bne.n	800229e <HAL_RCC_OscConfig+0x13e>
 800229c:	e099      	b.n	80023d2 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80022a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a6:	2220      	movs	r2, #32
 80022a8:	4013      	ands	r3, r2
 80022aa:	d009      	beq.n	80022c0 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80022ac:	4b7a      	ldr	r3, [pc, #488]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	4b79      	ldr	r3, [pc, #484]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80022b2:	2120      	movs	r1, #32
 80022b4:	430a      	orrs	r2, r1
 80022b6:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80022b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ba:	2220      	movs	r2, #32
 80022bc:	4393      	bics	r3, r2
 80022be:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	2b04      	cmp	r3, #4
 80022c4:	d005      	beq.n	80022d2 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	2b0c      	cmp	r3, #12
 80022ca:	d13e      	bne.n	800234a <HAL_RCC_OscConfig+0x1ea>
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d13b      	bne.n	800234a <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80022d2:	4b71      	ldr	r3, [pc, #452]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2204      	movs	r2, #4
 80022d8:	4013      	ands	r3, r2
 80022da:	d004      	beq.n	80022e6 <HAL_RCC_OscConfig+0x186>
 80022dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d101      	bne.n	80022e6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e2b2      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e6:	4b6c      	ldr	r3, [pc, #432]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	4a6e      	ldr	r2, [pc, #440]	; (80024a4 <HAL_RCC_OscConfig+0x344>)
 80022ec:	4013      	ands	r3, r2
 80022ee:	0019      	movs	r1, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	021a      	lsls	r2, r3, #8
 80022f6:	4b68      	ldr	r3, [pc, #416]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80022f8:	430a      	orrs	r2, r1
 80022fa:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80022fc:	4b66      	ldr	r3, [pc, #408]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2209      	movs	r2, #9
 8002302:	4393      	bics	r3, r2
 8002304:	0019      	movs	r1, r3
 8002306:	4b64      	ldr	r3, [pc, #400]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002308:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800230a:	430a      	orrs	r2, r1
 800230c:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800230e:	f000 fbeb 	bl	8002ae8 <HAL_RCC_GetSysClockFreq>
 8002312:	0001      	movs	r1, r0
 8002314:	4b60      	ldr	r3, [pc, #384]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	091b      	lsrs	r3, r3, #4
 800231a:	220f      	movs	r2, #15
 800231c:	4013      	ands	r3, r2
 800231e:	4a62      	ldr	r2, [pc, #392]	; (80024a8 <HAL_RCC_OscConfig+0x348>)
 8002320:	5cd3      	ldrb	r3, [r2, r3]
 8002322:	000a      	movs	r2, r1
 8002324:	40da      	lsrs	r2, r3
 8002326:	4b61      	ldr	r3, [pc, #388]	; (80024ac <HAL_RCC_OscConfig+0x34c>)
 8002328:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800232a:	4b61      	ldr	r3, [pc, #388]	; (80024b0 <HAL_RCC_OscConfig+0x350>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2513      	movs	r5, #19
 8002330:	197c      	adds	r4, r7, r5
 8002332:	0018      	movs	r0, r3
 8002334:	f7fe fdb4 	bl	8000ea0 <HAL_InitTick>
 8002338:	0003      	movs	r3, r0
 800233a:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800233c:	197b      	adds	r3, r7, r5
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d046      	beq.n	80023d2 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8002344:	197b      	adds	r3, r7, r5
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	e280      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800234a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800234c:	2b00      	cmp	r3, #0
 800234e:	d027      	beq.n	80023a0 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002350:	4b51      	ldr	r3, [pc, #324]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2209      	movs	r2, #9
 8002356:	4393      	bics	r3, r2
 8002358:	0019      	movs	r1, r3
 800235a:	4b4f      	ldr	r3, [pc, #316]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 800235c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800235e:	430a      	orrs	r2, r1
 8002360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002362:	f7fe fde3 	bl	8000f2c <HAL_GetTick>
 8002366:	0003      	movs	r3, r0
 8002368:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800236a:	e008      	b.n	800237e <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800236c:	f7fe fdde 	bl	8000f2c <HAL_GetTick>
 8002370:	0002      	movs	r2, r0
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	2b02      	cmp	r3, #2
 8002378:	d901      	bls.n	800237e <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e266      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800237e:	4b46      	ldr	r3, [pc, #280]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	2204      	movs	r2, #4
 8002384:	4013      	ands	r3, r2
 8002386:	d0f1      	beq.n	800236c <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002388:	4b43      	ldr	r3, [pc, #268]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	4a45      	ldr	r2, [pc, #276]	; (80024a4 <HAL_RCC_OscConfig+0x344>)
 800238e:	4013      	ands	r3, r2
 8002390:	0019      	movs	r1, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	021a      	lsls	r2, r3, #8
 8002398:	4b3f      	ldr	r3, [pc, #252]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 800239a:	430a      	orrs	r2, r1
 800239c:	605a      	str	r2, [r3, #4]
 800239e:	e018      	b.n	80023d2 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023a0:	4b3d      	ldr	r3, [pc, #244]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	4b3c      	ldr	r3, [pc, #240]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80023a6:	2101      	movs	r1, #1
 80023a8:	438a      	bics	r2, r1
 80023aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ac:	f7fe fdbe 	bl	8000f2c <HAL_GetTick>
 80023b0:	0003      	movs	r3, r0
 80023b2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80023b4:	e008      	b.n	80023c8 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023b6:	f7fe fdb9 	bl	8000f2c <HAL_GetTick>
 80023ba:	0002      	movs	r2, r0
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d901      	bls.n	80023c8 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e241      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80023c8:	4b33      	ldr	r3, [pc, #204]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2204      	movs	r2, #4
 80023ce:	4013      	ands	r3, r2
 80023d0:	d1f1      	bne.n	80023b6 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2210      	movs	r2, #16
 80023d8:	4013      	ands	r3, r2
 80023da:	d100      	bne.n	80023de <HAL_RCC_OscConfig+0x27e>
 80023dc:	e0a1      	b.n	8002522 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d140      	bne.n	8002466 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023e4:	4b2c      	ldr	r3, [pc, #176]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	2380      	movs	r3, #128	; 0x80
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4013      	ands	r3, r2
 80023ee:	d005      	beq.n	80023fc <HAL_RCC_OscConfig+0x29c>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d101      	bne.n	80023fc <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e227      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023fc:	4b26      	ldr	r3, [pc, #152]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	4a2c      	ldr	r2, [pc, #176]	; (80024b4 <HAL_RCC_OscConfig+0x354>)
 8002402:	4013      	ands	r3, r2
 8002404:	0019      	movs	r1, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a1a      	ldr	r2, [r3, #32]
 800240a:	4b23      	ldr	r3, [pc, #140]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 800240c:	430a      	orrs	r2, r1
 800240e:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002410:	4b21      	ldr	r3, [pc, #132]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	021b      	lsls	r3, r3, #8
 8002416:	0a19      	lsrs	r1, r3, #8
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69db      	ldr	r3, [r3, #28]
 800241c:	061a      	lsls	r2, r3, #24
 800241e:	4b1e      	ldr	r3, [pc, #120]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002420:	430a      	orrs	r2, r1
 8002422:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6a1b      	ldr	r3, [r3, #32]
 8002428:	0b5b      	lsrs	r3, r3, #13
 800242a:	3301      	adds	r3, #1
 800242c:	2280      	movs	r2, #128	; 0x80
 800242e:	0212      	lsls	r2, r2, #8
 8002430:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002432:	4b19      	ldr	r3, [pc, #100]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	091b      	lsrs	r3, r3, #4
 8002438:	210f      	movs	r1, #15
 800243a:	400b      	ands	r3, r1
 800243c:	491a      	ldr	r1, [pc, #104]	; (80024a8 <HAL_RCC_OscConfig+0x348>)
 800243e:	5ccb      	ldrb	r3, [r1, r3]
 8002440:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002442:	4b1a      	ldr	r3, [pc, #104]	; (80024ac <HAL_RCC_OscConfig+0x34c>)
 8002444:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002446:	4b1a      	ldr	r3, [pc, #104]	; (80024b0 <HAL_RCC_OscConfig+0x350>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2513      	movs	r5, #19
 800244c:	197c      	adds	r4, r7, r5
 800244e:	0018      	movs	r0, r3
 8002450:	f7fe fd26 	bl	8000ea0 <HAL_InitTick>
 8002454:	0003      	movs	r3, r0
 8002456:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002458:	197b      	adds	r3, r7, r5
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d060      	beq.n	8002522 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8002460:	197b      	adds	r3, r7, r5
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	e1f2      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	699b      	ldr	r3, [r3, #24]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d03f      	beq.n	80024ee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800246e:	4b0a      	ldr	r3, [pc, #40]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	4b09      	ldr	r3, [pc, #36]	; (8002498 <HAL_RCC_OscConfig+0x338>)
 8002474:	2180      	movs	r1, #128	; 0x80
 8002476:	0049      	lsls	r1, r1, #1
 8002478:	430a      	orrs	r2, r1
 800247a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800247c:	f7fe fd56 	bl	8000f2c <HAL_GetTick>
 8002480:	0003      	movs	r3, r0
 8002482:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002484:	e018      	b.n	80024b8 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002486:	f7fe fd51 	bl	8000f2c <HAL_GetTick>
 800248a:	0002      	movs	r2, r0
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	2b02      	cmp	r3, #2
 8002492:	d911      	bls.n	80024b8 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e1d9      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
 8002498:	40021000 	.word	0x40021000
 800249c:	fffeffff 	.word	0xfffeffff
 80024a0:	fffbffff 	.word	0xfffbffff
 80024a4:	ffffe0ff 	.word	0xffffe0ff
 80024a8:	0800365c 	.word	0x0800365c
 80024ac:	20000050 	.word	0x20000050
 80024b0:	20000054 	.word	0x20000054
 80024b4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80024b8:	4bc9      	ldr	r3, [pc, #804]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	2380      	movs	r3, #128	; 0x80
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	4013      	ands	r3, r2
 80024c2:	d0e0      	beq.n	8002486 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024c4:	4bc6      	ldr	r3, [pc, #792]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	4ac6      	ldr	r2, [pc, #792]	; (80027e4 <HAL_RCC_OscConfig+0x684>)
 80024ca:	4013      	ands	r3, r2
 80024cc:	0019      	movs	r1, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a1a      	ldr	r2, [r3, #32]
 80024d2:	4bc3      	ldr	r3, [pc, #780]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80024d4:	430a      	orrs	r2, r1
 80024d6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024d8:	4bc1      	ldr	r3, [pc, #772]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	021b      	lsls	r3, r3, #8
 80024de:	0a19      	lsrs	r1, r3, #8
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	69db      	ldr	r3, [r3, #28]
 80024e4:	061a      	lsls	r2, r3, #24
 80024e6:	4bbe      	ldr	r3, [pc, #760]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80024e8:	430a      	orrs	r2, r1
 80024ea:	605a      	str	r2, [r3, #4]
 80024ec:	e019      	b.n	8002522 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80024ee:	4bbc      	ldr	r3, [pc, #752]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	4bbb      	ldr	r3, [pc, #748]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80024f4:	49bc      	ldr	r1, [pc, #752]	; (80027e8 <HAL_RCC_OscConfig+0x688>)
 80024f6:	400a      	ands	r2, r1
 80024f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024fa:	f7fe fd17 	bl	8000f2c <HAL_GetTick>
 80024fe:	0003      	movs	r3, r0
 8002500:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002502:	e008      	b.n	8002516 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002504:	f7fe fd12 	bl	8000f2c <HAL_GetTick>
 8002508:	0002      	movs	r2, r0
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b02      	cmp	r3, #2
 8002510:	d901      	bls.n	8002516 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e19a      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002516:	4bb2      	ldr	r3, [pc, #712]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	2380      	movs	r3, #128	; 0x80
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	4013      	ands	r3, r2
 8002520:	d1f0      	bne.n	8002504 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2208      	movs	r2, #8
 8002528:	4013      	ands	r3, r2
 800252a:	d036      	beq.n	800259a <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	695b      	ldr	r3, [r3, #20]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d019      	beq.n	8002568 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002534:	4baa      	ldr	r3, [pc, #680]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002536:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002538:	4ba9      	ldr	r3, [pc, #676]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800253a:	2101      	movs	r1, #1
 800253c:	430a      	orrs	r2, r1
 800253e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002540:	f7fe fcf4 	bl	8000f2c <HAL_GetTick>
 8002544:	0003      	movs	r3, r0
 8002546:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002548:	e008      	b.n	800255c <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800254a:	f7fe fcef 	bl	8000f2c <HAL_GetTick>
 800254e:	0002      	movs	r2, r0
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b02      	cmp	r3, #2
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e177      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800255c:	4ba0      	ldr	r3, [pc, #640]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800255e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002560:	2202      	movs	r2, #2
 8002562:	4013      	ands	r3, r2
 8002564:	d0f1      	beq.n	800254a <HAL_RCC_OscConfig+0x3ea>
 8002566:	e018      	b.n	800259a <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002568:	4b9d      	ldr	r3, [pc, #628]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800256a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800256c:	4b9c      	ldr	r3, [pc, #624]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800256e:	2101      	movs	r1, #1
 8002570:	438a      	bics	r2, r1
 8002572:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002574:	f7fe fcda 	bl	8000f2c <HAL_GetTick>
 8002578:	0003      	movs	r3, r0
 800257a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800257c:	e008      	b.n	8002590 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800257e:	f7fe fcd5 	bl	8000f2c <HAL_GetTick>
 8002582:	0002      	movs	r2, r0
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b02      	cmp	r3, #2
 800258a:	d901      	bls.n	8002590 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e15d      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002590:	4b93      	ldr	r3, [pc, #588]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002592:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002594:	2202      	movs	r2, #2
 8002596:	4013      	ands	r3, r2
 8002598:	d1f1      	bne.n	800257e <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2204      	movs	r2, #4
 80025a0:	4013      	ands	r3, r2
 80025a2:	d100      	bne.n	80025a6 <HAL_RCC_OscConfig+0x446>
 80025a4:	e0ae      	b.n	8002704 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025a6:	2023      	movs	r0, #35	; 0x23
 80025a8:	183b      	adds	r3, r7, r0
 80025aa:	2200      	movs	r2, #0
 80025ac:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ae:	4b8c      	ldr	r3, [pc, #560]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80025b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80025b2:	2380      	movs	r3, #128	; 0x80
 80025b4:	055b      	lsls	r3, r3, #21
 80025b6:	4013      	ands	r3, r2
 80025b8:	d109      	bne.n	80025ce <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025ba:	4b89      	ldr	r3, [pc, #548]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80025bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80025be:	4b88      	ldr	r3, [pc, #544]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80025c0:	2180      	movs	r1, #128	; 0x80
 80025c2:	0549      	lsls	r1, r1, #21
 80025c4:	430a      	orrs	r2, r1
 80025c6:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80025c8:	183b      	adds	r3, r7, r0
 80025ca:	2201      	movs	r2, #1
 80025cc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ce:	4b87      	ldr	r3, [pc, #540]	; (80027ec <HAL_RCC_OscConfig+0x68c>)
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	2380      	movs	r3, #128	; 0x80
 80025d4:	005b      	lsls	r3, r3, #1
 80025d6:	4013      	ands	r3, r2
 80025d8:	d11a      	bne.n	8002610 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025da:	4b84      	ldr	r3, [pc, #528]	; (80027ec <HAL_RCC_OscConfig+0x68c>)
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	4b83      	ldr	r3, [pc, #524]	; (80027ec <HAL_RCC_OscConfig+0x68c>)
 80025e0:	2180      	movs	r1, #128	; 0x80
 80025e2:	0049      	lsls	r1, r1, #1
 80025e4:	430a      	orrs	r2, r1
 80025e6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025e8:	f7fe fca0 	bl	8000f2c <HAL_GetTick>
 80025ec:	0003      	movs	r3, r0
 80025ee:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025f0:	e008      	b.n	8002604 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025f2:	f7fe fc9b 	bl	8000f2c <HAL_GetTick>
 80025f6:	0002      	movs	r2, r0
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	2b64      	cmp	r3, #100	; 0x64
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e123      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002604:	4b79      	ldr	r3, [pc, #484]	; (80027ec <HAL_RCC_OscConfig+0x68c>)
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	2380      	movs	r3, #128	; 0x80
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	4013      	ands	r3, r2
 800260e:	d0f0      	beq.n	80025f2 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689a      	ldr	r2, [r3, #8]
 8002614:	2380      	movs	r3, #128	; 0x80
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	429a      	cmp	r2, r3
 800261a:	d107      	bne.n	800262c <HAL_RCC_OscConfig+0x4cc>
 800261c:	4b70      	ldr	r3, [pc, #448]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800261e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002620:	4b6f      	ldr	r3, [pc, #444]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002622:	2180      	movs	r1, #128	; 0x80
 8002624:	0049      	lsls	r1, r1, #1
 8002626:	430a      	orrs	r2, r1
 8002628:	651a      	str	r2, [r3, #80]	; 0x50
 800262a:	e031      	b.n	8002690 <HAL_RCC_OscConfig+0x530>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10c      	bne.n	800264e <HAL_RCC_OscConfig+0x4ee>
 8002634:	4b6a      	ldr	r3, [pc, #424]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002636:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002638:	4b69      	ldr	r3, [pc, #420]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800263a:	496b      	ldr	r1, [pc, #428]	; (80027e8 <HAL_RCC_OscConfig+0x688>)
 800263c:	400a      	ands	r2, r1
 800263e:	651a      	str	r2, [r3, #80]	; 0x50
 8002640:	4b67      	ldr	r3, [pc, #412]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002642:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002644:	4b66      	ldr	r3, [pc, #408]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002646:	496a      	ldr	r1, [pc, #424]	; (80027f0 <HAL_RCC_OscConfig+0x690>)
 8002648:	400a      	ands	r2, r1
 800264a:	651a      	str	r2, [r3, #80]	; 0x50
 800264c:	e020      	b.n	8002690 <HAL_RCC_OscConfig+0x530>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	689a      	ldr	r2, [r3, #8]
 8002652:	23a0      	movs	r3, #160	; 0xa0
 8002654:	00db      	lsls	r3, r3, #3
 8002656:	429a      	cmp	r2, r3
 8002658:	d10e      	bne.n	8002678 <HAL_RCC_OscConfig+0x518>
 800265a:	4b61      	ldr	r3, [pc, #388]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800265c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800265e:	4b60      	ldr	r3, [pc, #384]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002660:	2180      	movs	r1, #128	; 0x80
 8002662:	00c9      	lsls	r1, r1, #3
 8002664:	430a      	orrs	r2, r1
 8002666:	651a      	str	r2, [r3, #80]	; 0x50
 8002668:	4b5d      	ldr	r3, [pc, #372]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800266a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800266c:	4b5c      	ldr	r3, [pc, #368]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800266e:	2180      	movs	r1, #128	; 0x80
 8002670:	0049      	lsls	r1, r1, #1
 8002672:	430a      	orrs	r2, r1
 8002674:	651a      	str	r2, [r3, #80]	; 0x50
 8002676:	e00b      	b.n	8002690 <HAL_RCC_OscConfig+0x530>
 8002678:	4b59      	ldr	r3, [pc, #356]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800267a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800267c:	4b58      	ldr	r3, [pc, #352]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800267e:	495a      	ldr	r1, [pc, #360]	; (80027e8 <HAL_RCC_OscConfig+0x688>)
 8002680:	400a      	ands	r2, r1
 8002682:	651a      	str	r2, [r3, #80]	; 0x50
 8002684:	4b56      	ldr	r3, [pc, #344]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002686:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002688:	4b55      	ldr	r3, [pc, #340]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800268a:	4959      	ldr	r1, [pc, #356]	; (80027f0 <HAL_RCC_OscConfig+0x690>)
 800268c:	400a      	ands	r2, r1
 800268e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d015      	beq.n	80026c4 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002698:	f7fe fc48 	bl	8000f2c <HAL_GetTick>
 800269c:	0003      	movs	r3, r0
 800269e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026a0:	e009      	b.n	80026b6 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026a2:	f7fe fc43 	bl	8000f2c <HAL_GetTick>
 80026a6:	0002      	movs	r2, r0
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	4a51      	ldr	r2, [pc, #324]	; (80027f4 <HAL_RCC_OscConfig+0x694>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e0ca      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026b6:	4b4a      	ldr	r3, [pc, #296]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80026b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80026ba:	2380      	movs	r3, #128	; 0x80
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	4013      	ands	r3, r2
 80026c0:	d0ef      	beq.n	80026a2 <HAL_RCC_OscConfig+0x542>
 80026c2:	e014      	b.n	80026ee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026c4:	f7fe fc32 	bl	8000f2c <HAL_GetTick>
 80026c8:	0003      	movs	r3, r0
 80026ca:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80026cc:	e009      	b.n	80026e2 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026ce:	f7fe fc2d 	bl	8000f2c <HAL_GetTick>
 80026d2:	0002      	movs	r2, r0
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	4a46      	ldr	r2, [pc, #280]	; (80027f4 <HAL_RCC_OscConfig+0x694>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e0b4      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80026e2:	4b3f      	ldr	r3, [pc, #252]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80026e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80026e6:	2380      	movs	r3, #128	; 0x80
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	4013      	ands	r3, r2
 80026ec:	d1ef      	bne.n	80026ce <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026ee:	2323      	movs	r3, #35	; 0x23
 80026f0:	18fb      	adds	r3, r7, r3
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d105      	bne.n	8002704 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026f8:	4b39      	ldr	r3, [pc, #228]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80026fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026fc:	4b38      	ldr	r3, [pc, #224]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80026fe:	493e      	ldr	r1, [pc, #248]	; (80027f8 <HAL_RCC_OscConfig+0x698>)
 8002700:	400a      	ands	r2, r1
 8002702:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002708:	2b00      	cmp	r3, #0
 800270a:	d100      	bne.n	800270e <HAL_RCC_OscConfig+0x5ae>
 800270c:	e09d      	b.n	800284a <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	2b0c      	cmp	r3, #12
 8002712:	d100      	bne.n	8002716 <HAL_RCC_OscConfig+0x5b6>
 8002714:	e076      	b.n	8002804 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271a:	2b02      	cmp	r3, #2
 800271c:	d145      	bne.n	80027aa <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800271e:	4b30      	ldr	r3, [pc, #192]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	4b2f      	ldr	r3, [pc, #188]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002724:	4935      	ldr	r1, [pc, #212]	; (80027fc <HAL_RCC_OscConfig+0x69c>)
 8002726:	400a      	ands	r2, r1
 8002728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800272a:	f7fe fbff 	bl	8000f2c <HAL_GetTick>
 800272e:	0003      	movs	r3, r0
 8002730:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002734:	f7fe fbfa 	bl	8000f2c <HAL_GetTick>
 8002738:	0002      	movs	r2, r0
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b02      	cmp	r3, #2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e082      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002746:	4b26      	ldr	r3, [pc, #152]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	2380      	movs	r3, #128	; 0x80
 800274c:	049b      	lsls	r3, r3, #18
 800274e:	4013      	ands	r3, r2
 8002750:	d1f0      	bne.n	8002734 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002752:	4b23      	ldr	r3, [pc, #140]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	4a2a      	ldr	r2, [pc, #168]	; (8002800 <HAL_RCC_OscConfig+0x6a0>)
 8002758:	4013      	ands	r3, r2
 800275a:	0019      	movs	r1, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002764:	431a      	orrs	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276a:	431a      	orrs	r2, r3
 800276c:	4b1c      	ldr	r3, [pc, #112]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800276e:	430a      	orrs	r2, r1
 8002770:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002772:	4b1b      	ldr	r3, [pc, #108]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	4b1a      	ldr	r3, [pc, #104]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 8002778:	2180      	movs	r1, #128	; 0x80
 800277a:	0449      	lsls	r1, r1, #17
 800277c:	430a      	orrs	r2, r1
 800277e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002780:	f7fe fbd4 	bl	8000f2c <HAL_GetTick>
 8002784:	0003      	movs	r3, r0
 8002786:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002788:	e008      	b.n	800279c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800278a:	f7fe fbcf 	bl	8000f2c <HAL_GetTick>
 800278e:	0002      	movs	r2, r0
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	2b02      	cmp	r3, #2
 8002796:	d901      	bls.n	800279c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e057      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800279c:	4b10      	ldr	r3, [pc, #64]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	2380      	movs	r3, #128	; 0x80
 80027a2:	049b      	lsls	r3, r3, #18
 80027a4:	4013      	ands	r3, r2
 80027a6:	d0f0      	beq.n	800278a <HAL_RCC_OscConfig+0x62a>
 80027a8:	e04f      	b.n	800284a <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027aa:	4b0d      	ldr	r3, [pc, #52]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	4b0c      	ldr	r3, [pc, #48]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80027b0:	4912      	ldr	r1, [pc, #72]	; (80027fc <HAL_RCC_OscConfig+0x69c>)
 80027b2:	400a      	ands	r2, r1
 80027b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b6:	f7fe fbb9 	bl	8000f2c <HAL_GetTick>
 80027ba:	0003      	movs	r3, r0
 80027bc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80027be:	e008      	b.n	80027d2 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027c0:	f7fe fbb4 	bl	8000f2c <HAL_GetTick>
 80027c4:	0002      	movs	r2, r0
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d901      	bls.n	80027d2 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e03c      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80027d2:	4b03      	ldr	r3, [pc, #12]	; (80027e0 <HAL_RCC_OscConfig+0x680>)
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	2380      	movs	r3, #128	; 0x80
 80027d8:	049b      	lsls	r3, r3, #18
 80027da:	4013      	ands	r3, r2
 80027dc:	d1f0      	bne.n	80027c0 <HAL_RCC_OscConfig+0x660>
 80027de:	e034      	b.n	800284a <HAL_RCC_OscConfig+0x6ea>
 80027e0:	40021000 	.word	0x40021000
 80027e4:	ffff1fff 	.word	0xffff1fff
 80027e8:	fffffeff 	.word	0xfffffeff
 80027ec:	40007000 	.word	0x40007000
 80027f0:	fffffbff 	.word	0xfffffbff
 80027f4:	00001388 	.word	0x00001388
 80027f8:	efffffff 	.word	0xefffffff
 80027fc:	feffffff 	.word	0xfeffffff
 8002800:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002808:	2b01      	cmp	r3, #1
 800280a:	d101      	bne.n	8002810 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e01d      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002810:	4b10      	ldr	r3, [pc, #64]	; (8002854 <HAL_RCC_OscConfig+0x6f4>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	2380      	movs	r3, #128	; 0x80
 800281a:	025b      	lsls	r3, r3, #9
 800281c:	401a      	ands	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002822:	429a      	cmp	r2, r3
 8002824:	d10f      	bne.n	8002846 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002826:	69ba      	ldr	r2, [r7, #24]
 8002828:	23f0      	movs	r3, #240	; 0xf0
 800282a:	039b      	lsls	r3, r3, #14
 800282c:	401a      	ands	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002832:	429a      	cmp	r2, r3
 8002834:	d107      	bne.n	8002846 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	23c0      	movs	r3, #192	; 0xc0
 800283a:	041b      	lsls	r3, r3, #16
 800283c:	401a      	ands	r2, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002842:	429a      	cmp	r2, r3
 8002844:	d001      	beq.n	800284a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e000      	b.n	800284c <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800284a:	2300      	movs	r3, #0
}
 800284c:	0018      	movs	r0, r3
 800284e:	46bd      	mov	sp, r7
 8002850:	b00a      	add	sp, #40	; 0x28
 8002852:	bdb0      	pop	{r4, r5, r7, pc}
 8002854:	40021000 	.word	0x40021000

08002858 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002858:	b5b0      	push	{r4, r5, r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d101      	bne.n	800286c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e128      	b.n	8002abe <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800286c:	4b96      	ldr	r3, [pc, #600]	; (8002ac8 <HAL_RCC_ClockConfig+0x270>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2201      	movs	r2, #1
 8002872:	4013      	ands	r3, r2
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	429a      	cmp	r2, r3
 8002878:	d91e      	bls.n	80028b8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800287a:	4b93      	ldr	r3, [pc, #588]	; (8002ac8 <HAL_RCC_ClockConfig+0x270>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2201      	movs	r2, #1
 8002880:	4393      	bics	r3, r2
 8002882:	0019      	movs	r1, r3
 8002884:	4b90      	ldr	r3, [pc, #576]	; (8002ac8 <HAL_RCC_ClockConfig+0x270>)
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	430a      	orrs	r2, r1
 800288a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800288c:	f7fe fb4e 	bl	8000f2c <HAL_GetTick>
 8002890:	0003      	movs	r3, r0
 8002892:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002894:	e009      	b.n	80028aa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002896:	f7fe fb49 	bl	8000f2c <HAL_GetTick>
 800289a:	0002      	movs	r2, r0
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	4a8a      	ldr	r2, [pc, #552]	; (8002acc <HAL_RCC_ClockConfig+0x274>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e109      	b.n	8002abe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028aa:	4b87      	ldr	r3, [pc, #540]	; (8002ac8 <HAL_RCC_ClockConfig+0x270>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2201      	movs	r2, #1
 80028b0:	4013      	ands	r3, r2
 80028b2:	683a      	ldr	r2, [r7, #0]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d1ee      	bne.n	8002896 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2202      	movs	r2, #2
 80028be:	4013      	ands	r3, r2
 80028c0:	d009      	beq.n	80028d6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028c2:	4b83      	ldr	r3, [pc, #524]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	22f0      	movs	r2, #240	; 0xf0
 80028c8:	4393      	bics	r3, r2
 80028ca:	0019      	movs	r1, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689a      	ldr	r2, [r3, #8]
 80028d0:	4b7f      	ldr	r3, [pc, #508]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 80028d2:	430a      	orrs	r2, r1
 80028d4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	2201      	movs	r2, #1
 80028dc:	4013      	ands	r3, r2
 80028de:	d100      	bne.n	80028e2 <HAL_RCC_ClockConfig+0x8a>
 80028e0:	e089      	b.n	80029f6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d107      	bne.n	80028fa <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028ea:	4b79      	ldr	r3, [pc, #484]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	2380      	movs	r3, #128	; 0x80
 80028f0:	029b      	lsls	r3, r3, #10
 80028f2:	4013      	ands	r3, r2
 80028f4:	d120      	bne.n	8002938 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e0e1      	b.n	8002abe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	2b03      	cmp	r3, #3
 8002900:	d107      	bne.n	8002912 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002902:	4b73      	ldr	r3, [pc, #460]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	2380      	movs	r3, #128	; 0x80
 8002908:	049b      	lsls	r3, r3, #18
 800290a:	4013      	ands	r3, r2
 800290c:	d114      	bne.n	8002938 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e0d5      	b.n	8002abe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d106      	bne.n	8002928 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800291a:	4b6d      	ldr	r3, [pc, #436]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2204      	movs	r2, #4
 8002920:	4013      	ands	r3, r2
 8002922:	d109      	bne.n	8002938 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e0ca      	b.n	8002abe <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002928:	4b69      	ldr	r3, [pc, #420]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	2380      	movs	r3, #128	; 0x80
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	4013      	ands	r3, r2
 8002932:	d101      	bne.n	8002938 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e0c2      	b.n	8002abe <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002938:	4b65      	ldr	r3, [pc, #404]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	2203      	movs	r2, #3
 800293e:	4393      	bics	r3, r2
 8002940:	0019      	movs	r1, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685a      	ldr	r2, [r3, #4]
 8002946:	4b62      	ldr	r3, [pc, #392]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 8002948:	430a      	orrs	r2, r1
 800294a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800294c:	f7fe faee 	bl	8000f2c <HAL_GetTick>
 8002950:	0003      	movs	r3, r0
 8002952:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	2b02      	cmp	r3, #2
 800295a:	d111      	bne.n	8002980 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800295c:	e009      	b.n	8002972 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800295e:	f7fe fae5 	bl	8000f2c <HAL_GetTick>
 8002962:	0002      	movs	r2, r0
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	4a58      	ldr	r2, [pc, #352]	; (8002acc <HAL_RCC_ClockConfig+0x274>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e0a5      	b.n	8002abe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002972:	4b57      	ldr	r3, [pc, #348]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	220c      	movs	r2, #12
 8002978:	4013      	ands	r3, r2
 800297a:	2b08      	cmp	r3, #8
 800297c:	d1ef      	bne.n	800295e <HAL_RCC_ClockConfig+0x106>
 800297e:	e03a      	b.n	80029f6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	2b03      	cmp	r3, #3
 8002986:	d111      	bne.n	80029ac <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002988:	e009      	b.n	800299e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800298a:	f7fe facf 	bl	8000f2c <HAL_GetTick>
 800298e:	0002      	movs	r2, r0
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	4a4d      	ldr	r2, [pc, #308]	; (8002acc <HAL_RCC_ClockConfig+0x274>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d901      	bls.n	800299e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e08f      	b.n	8002abe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800299e:	4b4c      	ldr	r3, [pc, #304]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	220c      	movs	r2, #12
 80029a4:	4013      	ands	r3, r2
 80029a6:	2b0c      	cmp	r3, #12
 80029a8:	d1ef      	bne.n	800298a <HAL_RCC_ClockConfig+0x132>
 80029aa:	e024      	b.n	80029f6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d11b      	bne.n	80029ec <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80029b4:	e009      	b.n	80029ca <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029b6:	f7fe fab9 	bl	8000f2c <HAL_GetTick>
 80029ba:	0002      	movs	r2, r0
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	4a42      	ldr	r2, [pc, #264]	; (8002acc <HAL_RCC_ClockConfig+0x274>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e079      	b.n	8002abe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80029ca:	4b41      	ldr	r3, [pc, #260]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	220c      	movs	r2, #12
 80029d0:	4013      	ands	r3, r2
 80029d2:	2b04      	cmp	r3, #4
 80029d4:	d1ef      	bne.n	80029b6 <HAL_RCC_ClockConfig+0x15e>
 80029d6:	e00e      	b.n	80029f6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029d8:	f7fe faa8 	bl	8000f2c <HAL_GetTick>
 80029dc:	0002      	movs	r2, r0
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	4a3a      	ldr	r2, [pc, #232]	; (8002acc <HAL_RCC_ClockConfig+0x274>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d901      	bls.n	80029ec <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80029e8:	2303      	movs	r3, #3
 80029ea:	e068      	b.n	8002abe <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80029ec:	4b38      	ldr	r3, [pc, #224]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	220c      	movs	r2, #12
 80029f2:	4013      	ands	r3, r2
 80029f4:	d1f0      	bne.n	80029d8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029f6:	4b34      	ldr	r3, [pc, #208]	; (8002ac8 <HAL_RCC_ClockConfig+0x270>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2201      	movs	r2, #1
 80029fc:	4013      	ands	r3, r2
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d21e      	bcs.n	8002a42 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a04:	4b30      	ldr	r3, [pc, #192]	; (8002ac8 <HAL_RCC_ClockConfig+0x270>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	4393      	bics	r3, r2
 8002a0c:	0019      	movs	r1, r3
 8002a0e:	4b2e      	ldr	r3, [pc, #184]	; (8002ac8 <HAL_RCC_ClockConfig+0x270>)
 8002a10:	683a      	ldr	r2, [r7, #0]
 8002a12:	430a      	orrs	r2, r1
 8002a14:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002a16:	f7fe fa89 	bl	8000f2c <HAL_GetTick>
 8002a1a:	0003      	movs	r3, r0
 8002a1c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a1e:	e009      	b.n	8002a34 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a20:	f7fe fa84 	bl	8000f2c <HAL_GetTick>
 8002a24:	0002      	movs	r2, r0
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	4a28      	ldr	r2, [pc, #160]	; (8002acc <HAL_RCC_ClockConfig+0x274>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d901      	bls.n	8002a34 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e044      	b.n	8002abe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a34:	4b24      	ldr	r3, [pc, #144]	; (8002ac8 <HAL_RCC_ClockConfig+0x270>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d1ee      	bne.n	8002a20 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2204      	movs	r2, #4
 8002a48:	4013      	ands	r3, r2
 8002a4a:	d009      	beq.n	8002a60 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a4c:	4b20      	ldr	r3, [pc, #128]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	4a20      	ldr	r2, [pc, #128]	; (8002ad4 <HAL_RCC_ClockConfig+0x27c>)
 8002a52:	4013      	ands	r3, r2
 8002a54:	0019      	movs	r1, r3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	68da      	ldr	r2, [r3, #12]
 8002a5a:	4b1d      	ldr	r3, [pc, #116]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2208      	movs	r2, #8
 8002a66:	4013      	ands	r3, r2
 8002a68:	d00a      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a6a:	4b19      	ldr	r3, [pc, #100]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	4a1a      	ldr	r2, [pc, #104]	; (8002ad8 <HAL_RCC_ClockConfig+0x280>)
 8002a70:	4013      	ands	r3, r2
 8002a72:	0019      	movs	r1, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	691b      	ldr	r3, [r3, #16]
 8002a78:	00da      	lsls	r2, r3, #3
 8002a7a:	4b15      	ldr	r3, [pc, #84]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a80:	f000 f832 	bl	8002ae8 <HAL_RCC_GetSysClockFreq>
 8002a84:	0001      	movs	r1, r0
 8002a86:	4b12      	ldr	r3, [pc, #72]	; (8002ad0 <HAL_RCC_ClockConfig+0x278>)
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	091b      	lsrs	r3, r3, #4
 8002a8c:	220f      	movs	r2, #15
 8002a8e:	4013      	ands	r3, r2
 8002a90:	4a12      	ldr	r2, [pc, #72]	; (8002adc <HAL_RCC_ClockConfig+0x284>)
 8002a92:	5cd3      	ldrb	r3, [r2, r3]
 8002a94:	000a      	movs	r2, r1
 8002a96:	40da      	lsrs	r2, r3
 8002a98:	4b11      	ldr	r3, [pc, #68]	; (8002ae0 <HAL_RCC_ClockConfig+0x288>)
 8002a9a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a9c:	4b11      	ldr	r3, [pc, #68]	; (8002ae4 <HAL_RCC_ClockConfig+0x28c>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	250b      	movs	r5, #11
 8002aa2:	197c      	adds	r4, r7, r5
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	f7fe f9fb 	bl	8000ea0 <HAL_InitTick>
 8002aaa:	0003      	movs	r3, r0
 8002aac:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002aae:	197b      	adds	r3, r7, r5
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d002      	beq.n	8002abc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002ab6:	197b      	adds	r3, r7, r5
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	e000      	b.n	8002abe <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	0018      	movs	r0, r3
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	b004      	add	sp, #16
 8002ac4:	bdb0      	pop	{r4, r5, r7, pc}
 8002ac6:	46c0      	nop			; (mov r8, r8)
 8002ac8:	40022000 	.word	0x40022000
 8002acc:	00001388 	.word	0x00001388
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	fffff8ff 	.word	0xfffff8ff
 8002ad8:	ffffc7ff 	.word	0xffffc7ff
 8002adc:	0800365c 	.word	0x0800365c
 8002ae0:	20000050 	.word	0x20000050
 8002ae4:	20000054 	.word	0x20000054

08002ae8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ae8:	b5b0      	push	{r4, r5, r7, lr}
 8002aea:	b08e      	sub	sp, #56	; 0x38
 8002aec:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002aee:	4b4c      	ldr	r3, [pc, #304]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x138>)
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002af4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002af6:	230c      	movs	r3, #12
 8002af8:	4013      	ands	r3, r2
 8002afa:	2b0c      	cmp	r3, #12
 8002afc:	d014      	beq.n	8002b28 <HAL_RCC_GetSysClockFreq+0x40>
 8002afe:	d900      	bls.n	8002b02 <HAL_RCC_GetSysClockFreq+0x1a>
 8002b00:	e07b      	b.n	8002bfa <HAL_RCC_GetSysClockFreq+0x112>
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	d002      	beq.n	8002b0c <HAL_RCC_GetSysClockFreq+0x24>
 8002b06:	2b08      	cmp	r3, #8
 8002b08:	d00b      	beq.n	8002b22 <HAL_RCC_GetSysClockFreq+0x3a>
 8002b0a:	e076      	b.n	8002bfa <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002b0c:	4b44      	ldr	r3, [pc, #272]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x138>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2210      	movs	r2, #16
 8002b12:	4013      	ands	r3, r2
 8002b14:	d002      	beq.n	8002b1c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002b16:	4b43      	ldr	r3, [pc, #268]	; (8002c24 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002b18:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002b1a:	e07c      	b.n	8002c16 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002b1c:	4b42      	ldr	r3, [pc, #264]	; (8002c28 <HAL_RCC_GetSysClockFreq+0x140>)
 8002b1e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b20:	e079      	b.n	8002c16 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b22:	4b42      	ldr	r3, [pc, #264]	; (8002c2c <HAL_RCC_GetSysClockFreq+0x144>)
 8002b24:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b26:	e076      	b.n	8002c16 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b2a:	0c9a      	lsrs	r2, r3, #18
 8002b2c:	230f      	movs	r3, #15
 8002b2e:	401a      	ands	r2, r3
 8002b30:	4b3f      	ldr	r3, [pc, #252]	; (8002c30 <HAL_RCC_GetSysClockFreq+0x148>)
 8002b32:	5c9b      	ldrb	r3, [r3, r2]
 8002b34:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b38:	0d9a      	lsrs	r2, r3, #22
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	3301      	adds	r3, #1
 8002b40:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b42:	4b37      	ldr	r3, [pc, #220]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x138>)
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	2380      	movs	r3, #128	; 0x80
 8002b48:	025b      	lsls	r3, r3, #9
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	d01a      	beq.n	8002b84 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b50:	61bb      	str	r3, [r7, #24]
 8002b52:	2300      	movs	r3, #0
 8002b54:	61fb      	str	r3, [r7, #28]
 8002b56:	4a35      	ldr	r2, [pc, #212]	; (8002c2c <HAL_RCC_GetSysClockFreq+0x144>)
 8002b58:	2300      	movs	r3, #0
 8002b5a:	69b8      	ldr	r0, [r7, #24]
 8002b5c:	69f9      	ldr	r1, [r7, #28]
 8002b5e:	f7fd fb7f 	bl	8000260 <__aeabi_lmul>
 8002b62:	0002      	movs	r2, r0
 8002b64:	000b      	movs	r3, r1
 8002b66:	0010      	movs	r0, r2
 8002b68:	0019      	movs	r1, r3
 8002b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6c:	613b      	str	r3, [r7, #16]
 8002b6e:	2300      	movs	r3, #0
 8002b70:	617b      	str	r3, [r7, #20]
 8002b72:	693a      	ldr	r2, [r7, #16]
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	f7fd fb53 	bl	8000220 <__aeabi_uldivmod>
 8002b7a:	0002      	movs	r2, r0
 8002b7c:	000b      	movs	r3, r1
 8002b7e:	0013      	movs	r3, r2
 8002b80:	637b      	str	r3, [r7, #52]	; 0x34
 8002b82:	e037      	b.n	8002bf4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002b84:	4b26      	ldr	r3, [pc, #152]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x138>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2210      	movs	r2, #16
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	d01a      	beq.n	8002bc4 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b90:	60bb      	str	r3, [r7, #8]
 8002b92:	2300      	movs	r3, #0
 8002b94:	60fb      	str	r3, [r7, #12]
 8002b96:	4a23      	ldr	r2, [pc, #140]	; (8002c24 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002b98:	2300      	movs	r3, #0
 8002b9a:	68b8      	ldr	r0, [r7, #8]
 8002b9c:	68f9      	ldr	r1, [r7, #12]
 8002b9e:	f7fd fb5f 	bl	8000260 <__aeabi_lmul>
 8002ba2:	0002      	movs	r2, r0
 8002ba4:	000b      	movs	r3, r1
 8002ba6:	0010      	movs	r0, r2
 8002ba8:	0019      	movs	r1, r3
 8002baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bac:	603b      	str	r3, [r7, #0]
 8002bae:	2300      	movs	r3, #0
 8002bb0:	607b      	str	r3, [r7, #4]
 8002bb2:	683a      	ldr	r2, [r7, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f7fd fb33 	bl	8000220 <__aeabi_uldivmod>
 8002bba:	0002      	movs	r2, r0
 8002bbc:	000b      	movs	r3, r1
 8002bbe:	0013      	movs	r3, r2
 8002bc0:	637b      	str	r3, [r7, #52]	; 0x34
 8002bc2:	e017      	b.n	8002bf4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	2300      	movs	r3, #0
 8002bca:	0019      	movs	r1, r3
 8002bcc:	4a16      	ldr	r2, [pc, #88]	; (8002c28 <HAL_RCC_GetSysClockFreq+0x140>)
 8002bce:	2300      	movs	r3, #0
 8002bd0:	f7fd fb46 	bl	8000260 <__aeabi_lmul>
 8002bd4:	0002      	movs	r2, r0
 8002bd6:	000b      	movs	r3, r1
 8002bd8:	0010      	movs	r0, r2
 8002bda:	0019      	movs	r1, r3
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bde:	001c      	movs	r4, r3
 8002be0:	2300      	movs	r3, #0
 8002be2:	001d      	movs	r5, r3
 8002be4:	0022      	movs	r2, r4
 8002be6:	002b      	movs	r3, r5
 8002be8:	f7fd fb1a 	bl	8000220 <__aeabi_uldivmod>
 8002bec:	0002      	movs	r2, r0
 8002bee:	000b      	movs	r3, r1
 8002bf0:	0013      	movs	r3, r2
 8002bf2:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002bf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bf6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002bf8:	e00d      	b.n	8002c16 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002bfa:	4b09      	ldr	r3, [pc, #36]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x138>)
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	0b5b      	lsrs	r3, r3, #13
 8002c00:	2207      	movs	r2, #7
 8002c02:	4013      	ands	r3, r2
 8002c04:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002c06:	6a3b      	ldr	r3, [r7, #32]
 8002c08:	3301      	adds	r3, #1
 8002c0a:	2280      	movs	r2, #128	; 0x80
 8002c0c:	0212      	lsls	r2, r2, #8
 8002c0e:	409a      	lsls	r2, r3
 8002c10:	0013      	movs	r3, r2
 8002c12:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c14:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002c18:	0018      	movs	r0, r3
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	b00e      	add	sp, #56	; 0x38
 8002c1e:	bdb0      	pop	{r4, r5, r7, pc}
 8002c20:	40021000 	.word	0x40021000
 8002c24:	003d0900 	.word	0x003d0900
 8002c28:	00f42400 	.word	0x00f42400
 8002c2c:	007a1200 	.word	0x007a1200
 8002c30:	0800366c 	.word	0x0800366c

08002c34 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002c3c:	2017      	movs	r0, #23
 8002c3e:	183b      	adds	r3, r7, r0
 8002c40:	2200      	movs	r2, #0
 8002c42:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2220      	movs	r2, #32
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	d100      	bne.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002c4e:	e0c7      	b.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c50:	4b84      	ldr	r3, [pc, #528]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c54:	2380      	movs	r3, #128	; 0x80
 8002c56:	055b      	lsls	r3, r3, #21
 8002c58:	4013      	ands	r3, r2
 8002c5a:	d109      	bne.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c5c:	4b81      	ldr	r3, [pc, #516]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c60:	4b80      	ldr	r3, [pc, #512]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002c62:	2180      	movs	r1, #128	; 0x80
 8002c64:	0549      	lsls	r1, r1, #21
 8002c66:	430a      	orrs	r2, r1
 8002c68:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002c6a:	183b      	adds	r3, r7, r0
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c70:	4b7d      	ldr	r3, [pc, #500]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	2380      	movs	r3, #128	; 0x80
 8002c76:	005b      	lsls	r3, r3, #1
 8002c78:	4013      	ands	r3, r2
 8002c7a:	d11a      	bne.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c7c:	4b7a      	ldr	r3, [pc, #488]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	4b79      	ldr	r3, [pc, #484]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002c82:	2180      	movs	r1, #128	; 0x80
 8002c84:	0049      	lsls	r1, r1, #1
 8002c86:	430a      	orrs	r2, r1
 8002c88:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c8a:	f7fe f94f 	bl	8000f2c <HAL_GetTick>
 8002c8e:	0003      	movs	r3, r0
 8002c90:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c92:	e008      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c94:	f7fe f94a 	bl	8000f2c <HAL_GetTick>
 8002c98:	0002      	movs	r2, r0
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	2b64      	cmp	r3, #100	; 0x64
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e0d9      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca6:	4b70      	ldr	r3, [pc, #448]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	2380      	movs	r3, #128	; 0x80
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	4013      	ands	r3, r2
 8002cb0:	d0f0      	beq.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002cb2:	4b6c      	ldr	r3, [pc, #432]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	23c0      	movs	r3, #192	; 0xc0
 8002cb8:	039b      	lsls	r3, r3, #14
 8002cba:	4013      	ands	r3, r2
 8002cbc:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	685a      	ldr	r2, [r3, #4]
 8002cc2:	23c0      	movs	r3, #192	; 0xc0
 8002cc4:	039b      	lsls	r3, r3, #14
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	68fa      	ldr	r2, [r7, #12]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d013      	beq.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685a      	ldr	r2, [r3, #4]
 8002cd2:	23c0      	movs	r3, #192	; 0xc0
 8002cd4:	029b      	lsls	r3, r3, #10
 8002cd6:	401a      	ands	r2, r3
 8002cd8:	23c0      	movs	r3, #192	; 0xc0
 8002cda:	029b      	lsls	r3, r3, #10
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d10a      	bne.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002ce0:	4b60      	ldr	r3, [pc, #384]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	2380      	movs	r3, #128	; 0x80
 8002ce6:	029b      	lsls	r3, r3, #10
 8002ce8:	401a      	ands	r2, r3
 8002cea:	2380      	movs	r3, #128	; 0x80
 8002cec:	029b      	lsls	r3, r3, #10
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d101      	bne.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e0b1      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002cf6:	4b5b      	ldr	r3, [pc, #364]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002cf8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002cfa:	23c0      	movs	r3, #192	; 0xc0
 8002cfc:	029b      	lsls	r3, r3, #10
 8002cfe:	4013      	ands	r3, r2
 8002d00:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d03b      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	23c0      	movs	r3, #192	; 0xc0
 8002d0e:	029b      	lsls	r3, r3, #10
 8002d10:	4013      	ands	r3, r2
 8002d12:	68fa      	ldr	r2, [r7, #12]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d033      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2220      	movs	r2, #32
 8002d1e:	4013      	ands	r3, r2
 8002d20:	d02e      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002d22:	4b50      	ldr	r3, [pc, #320]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002d24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d26:	4a51      	ldr	r2, [pc, #324]	; (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002d28:	4013      	ands	r3, r2
 8002d2a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d2c:	4b4d      	ldr	r3, [pc, #308]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002d2e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d30:	4b4c      	ldr	r3, [pc, #304]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002d32:	2180      	movs	r1, #128	; 0x80
 8002d34:	0309      	lsls	r1, r1, #12
 8002d36:	430a      	orrs	r2, r1
 8002d38:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d3a:	4b4a      	ldr	r3, [pc, #296]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002d3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d3e:	4b49      	ldr	r3, [pc, #292]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002d40:	494b      	ldr	r1, [pc, #300]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002d42:	400a      	ands	r2, r1
 8002d44:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002d46:	4b47      	ldr	r3, [pc, #284]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002d48:	68fa      	ldr	r2, [r7, #12]
 8002d4a:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002d4c:	68fa      	ldr	r2, [r7, #12]
 8002d4e:	2380      	movs	r3, #128	; 0x80
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	4013      	ands	r3, r2
 8002d54:	d014      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d56:	f7fe f8e9 	bl	8000f2c <HAL_GetTick>
 8002d5a:	0003      	movs	r3, r0
 8002d5c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d5e:	e009      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d60:	f7fe f8e4 	bl	8000f2c <HAL_GetTick>
 8002d64:	0002      	movs	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	4a42      	ldr	r2, [pc, #264]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d901      	bls.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e072      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d74:	4b3b      	ldr	r3, [pc, #236]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002d76:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d78:	2380      	movs	r3, #128	; 0x80
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	d0ef      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2220      	movs	r2, #32
 8002d86:	4013      	ands	r3, r2
 8002d88:	d01f      	beq.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	23c0      	movs	r3, #192	; 0xc0
 8002d90:	029b      	lsls	r3, r3, #10
 8002d92:	401a      	ands	r2, r3
 8002d94:	23c0      	movs	r3, #192	; 0xc0
 8002d96:	029b      	lsls	r3, r3, #10
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d10c      	bne.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002d9c:	4b31      	ldr	r3, [pc, #196]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a35      	ldr	r2, [pc, #212]	; (8002e78 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002da2:	4013      	ands	r3, r2
 8002da4:	0019      	movs	r1, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	23c0      	movs	r3, #192	; 0xc0
 8002dac:	039b      	lsls	r3, r3, #14
 8002dae:	401a      	ands	r2, r3
 8002db0:	4b2c      	ldr	r3, [pc, #176]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002db2:	430a      	orrs	r2, r1
 8002db4:	601a      	str	r2, [r3, #0]
 8002db6:	4b2b      	ldr	r3, [pc, #172]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002db8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	23c0      	movs	r3, #192	; 0xc0
 8002dc0:	029b      	lsls	r3, r3, #10
 8002dc2:	401a      	ands	r2, r3
 8002dc4:	4b27      	ldr	r3, [pc, #156]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002dca:	2317      	movs	r3, #23
 8002dcc:	18fb      	adds	r3, r7, r3
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d105      	bne.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dd4:	4b23      	ldr	r3, [pc, #140]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002dd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dd8:	4b22      	ldr	r3, [pc, #136]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002dda:	4928      	ldr	r1, [pc, #160]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ddc:	400a      	ands	r2, r1
 8002dde:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2202      	movs	r2, #2
 8002de6:	4013      	ands	r3, r2
 8002de8:	d009      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002dea:	4b1e      	ldr	r3, [pc, #120]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dee:	220c      	movs	r2, #12
 8002df0:	4393      	bics	r3, r2
 8002df2:	0019      	movs	r1, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689a      	ldr	r2, [r3, #8]
 8002df8:	4b1a      	ldr	r3, [pc, #104]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2204      	movs	r2, #4
 8002e04:	4013      	ands	r3, r2
 8002e06:	d009      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e08:	4b16      	ldr	r3, [pc, #88]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002e0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e0c:	4a1c      	ldr	r2, [pc, #112]	; (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002e0e:	4013      	ands	r3, r2
 8002e10:	0019      	movs	r1, r3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	68da      	ldr	r2, [r3, #12]
 8002e16:	4b13      	ldr	r3, [pc, #76]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2208      	movs	r2, #8
 8002e22:	4013      	ands	r3, r2
 8002e24:	d009      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e26:	4b0f      	ldr	r3, [pc, #60]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e2a:	4a16      	ldr	r2, [pc, #88]	; (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	0019      	movs	r1, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	691a      	ldr	r2, [r3, #16]
 8002e34:	4b0b      	ldr	r3, [pc, #44]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002e36:	430a      	orrs	r2, r1
 8002e38:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2280      	movs	r2, #128	; 0x80
 8002e40:	4013      	ands	r3, r2
 8002e42:	d009      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002e44:	4b07      	ldr	r3, [pc, #28]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002e46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e48:	4a0f      	ldr	r2, [pc, #60]	; (8002e88 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	0019      	movs	r1, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	695a      	ldr	r2, [r3, #20]
 8002e52:	4b04      	ldr	r3, [pc, #16]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002e54:	430a      	orrs	r2, r1
 8002e56:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	0018      	movs	r0, r3
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	b006      	add	sp, #24
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	46c0      	nop			; (mov r8, r8)
 8002e64:	40021000 	.word	0x40021000
 8002e68:	40007000 	.word	0x40007000
 8002e6c:	fffcffff 	.word	0xfffcffff
 8002e70:	fff7ffff 	.word	0xfff7ffff
 8002e74:	00001388 	.word	0x00001388
 8002e78:	ffcfffff 	.word	0xffcfffff
 8002e7c:	efffffff 	.word	0xefffffff
 8002e80:	fffff3ff 	.word	0xfffff3ff
 8002e84:	ffffcfff 	.word	0xffffcfff
 8002e88:	fff3ffff 	.word	0xfff3ffff

08002e8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d101      	bne.n	8002e9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e032      	b.n	8002f04 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2239      	movs	r2, #57	; 0x39
 8002ea2:	5c9b      	ldrb	r3, [r3, r2]
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d107      	bne.n	8002eba <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2238      	movs	r2, #56	; 0x38
 8002eae:	2100      	movs	r1, #0
 8002eb0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	f7fd ff35 	bl	8000d24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2239      	movs	r2, #57	; 0x39
 8002ebe:	2102      	movs	r1, #2
 8002ec0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	3304      	adds	r3, #4
 8002eca:	0019      	movs	r1, r3
 8002ecc:	0010      	movs	r0, r2
 8002ece:	f000 fa45 	bl	800335c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	223e      	movs	r2, #62	; 0x3e
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	223a      	movs	r2, #58	; 0x3a
 8002ede:	2101      	movs	r1, #1
 8002ee0:	5499      	strb	r1, [r3, r2]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	223b      	movs	r2, #59	; 0x3b
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	5499      	strb	r1, [r3, r2]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	223c      	movs	r2, #60	; 0x3c
 8002eee:	2101      	movs	r1, #1
 8002ef0:	5499      	strb	r1, [r3, r2]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	223d      	movs	r2, #61	; 0x3d
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2239      	movs	r2, #57	; 0x39
 8002efe:	2101      	movs	r1, #1
 8002f00:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	0018      	movs	r0, r3
 8002f06:	46bd      	mov	sp, r7
 8002f08:	b002      	add	sp, #8
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2239      	movs	r2, #57	; 0x39
 8002f18:	5c9b      	ldrb	r3, [r3, r2]
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d001      	beq.n	8002f24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e036      	b.n	8002f92 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2239      	movs	r2, #57	; 0x39
 8002f28:	2102      	movs	r1, #2
 8002f2a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	68da      	ldr	r2, [r3, #12]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2101      	movs	r1, #1
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	2380      	movs	r3, #128	; 0x80
 8002f42:	05db      	lsls	r3, r3, #23
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d009      	beq.n	8002f5c <HAL_TIM_Base_Start_IT+0x50>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a13      	ldr	r2, [pc, #76]	; (8002f9c <HAL_TIM_Base_Start_IT+0x90>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d004      	beq.n	8002f5c <HAL_TIM_Base_Start_IT+0x50>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a12      	ldr	r2, [pc, #72]	; (8002fa0 <HAL_TIM_Base_Start_IT+0x94>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d111      	bne.n	8002f80 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	2207      	movs	r2, #7
 8002f64:	4013      	ands	r3, r2
 8002f66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2b06      	cmp	r3, #6
 8002f6c:	d010      	beq.n	8002f90 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2101      	movs	r1, #1
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f7e:	e007      	b.n	8002f90 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	0018      	movs	r0, r3
 8002f94:	46bd      	mov	sp, r7
 8002f96:	b004      	add	sp, #16
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	46c0      	nop			; (mov r8, r8)
 8002f9c:	40010800 	.word	0x40010800
 8002fa0:	40011400 	.word	0x40011400

08002fa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	2202      	movs	r2, #2
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d124      	bne.n	8003004 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d11d      	bne.n	8003004 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2203      	movs	r2, #3
 8002fce:	4252      	negs	r2, r2
 8002fd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	2203      	movs	r2, #3
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	d004      	beq.n	8002fee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	0018      	movs	r0, r3
 8002fe8:	f000 f9a0 	bl	800332c <HAL_TIM_IC_CaptureCallback>
 8002fec:	e007      	b.n	8002ffe <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f000 f993 	bl	800331c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	f000 f99f 	bl	800333c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	691b      	ldr	r3, [r3, #16]
 800300a:	2204      	movs	r2, #4
 800300c:	4013      	ands	r3, r2
 800300e:	2b04      	cmp	r3, #4
 8003010:	d125      	bne.n	800305e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	2204      	movs	r2, #4
 800301a:	4013      	ands	r3, r2
 800301c:	2b04      	cmp	r3, #4
 800301e:	d11e      	bne.n	800305e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2205      	movs	r2, #5
 8003026:	4252      	negs	r2, r2
 8003028:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2202      	movs	r2, #2
 800302e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	699a      	ldr	r2, [r3, #24]
 8003036:	23c0      	movs	r3, #192	; 0xc0
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4013      	ands	r3, r2
 800303c:	d004      	beq.n	8003048 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	0018      	movs	r0, r3
 8003042:	f000 f973 	bl	800332c <HAL_TIM_IC_CaptureCallback>
 8003046:	e007      	b.n	8003058 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	0018      	movs	r0, r3
 800304c:	f000 f966 	bl	800331c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	0018      	movs	r0, r3
 8003054:	f000 f972 	bl	800333c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	691b      	ldr	r3, [r3, #16]
 8003064:	2208      	movs	r2, #8
 8003066:	4013      	ands	r3, r2
 8003068:	2b08      	cmp	r3, #8
 800306a:	d124      	bne.n	80030b6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	2208      	movs	r2, #8
 8003074:	4013      	ands	r3, r2
 8003076:	2b08      	cmp	r3, #8
 8003078:	d11d      	bne.n	80030b6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	2209      	movs	r2, #9
 8003080:	4252      	negs	r2, r2
 8003082:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2204      	movs	r2, #4
 8003088:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	69db      	ldr	r3, [r3, #28]
 8003090:	2203      	movs	r2, #3
 8003092:	4013      	ands	r3, r2
 8003094:	d004      	beq.n	80030a0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	0018      	movs	r0, r3
 800309a:	f000 f947 	bl	800332c <HAL_TIM_IC_CaptureCallback>
 800309e:	e007      	b.n	80030b0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	0018      	movs	r0, r3
 80030a4:	f000 f93a 	bl	800331c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	0018      	movs	r0, r3
 80030ac:	f000 f946 	bl	800333c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	691b      	ldr	r3, [r3, #16]
 80030bc:	2210      	movs	r2, #16
 80030be:	4013      	ands	r3, r2
 80030c0:	2b10      	cmp	r3, #16
 80030c2:	d125      	bne.n	8003110 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	2210      	movs	r2, #16
 80030cc:	4013      	ands	r3, r2
 80030ce:	2b10      	cmp	r3, #16
 80030d0:	d11e      	bne.n	8003110 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2211      	movs	r2, #17
 80030d8:	4252      	negs	r2, r2
 80030da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2208      	movs	r2, #8
 80030e0:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	69da      	ldr	r2, [r3, #28]
 80030e8:	23c0      	movs	r3, #192	; 0xc0
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4013      	ands	r3, r2
 80030ee:	d004      	beq.n	80030fa <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	0018      	movs	r0, r3
 80030f4:	f000 f91a 	bl	800332c <HAL_TIM_IC_CaptureCallback>
 80030f8:	e007      	b.n	800310a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	0018      	movs	r0, r3
 80030fe:	f000 f90d 	bl	800331c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	0018      	movs	r0, r3
 8003106:	f000 f919 	bl	800333c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	2201      	movs	r2, #1
 8003118:	4013      	ands	r3, r2
 800311a:	2b01      	cmp	r3, #1
 800311c:	d10f      	bne.n	800313e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	2201      	movs	r2, #1
 8003126:	4013      	ands	r3, r2
 8003128:	2b01      	cmp	r3, #1
 800312a:	d108      	bne.n	800313e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2202      	movs	r2, #2
 8003132:	4252      	negs	r2, r2
 8003134:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	0018      	movs	r0, r3
 800313a:	f7fd fcc1 	bl	8000ac0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	2240      	movs	r2, #64	; 0x40
 8003146:	4013      	ands	r3, r2
 8003148:	2b40      	cmp	r3, #64	; 0x40
 800314a:	d10f      	bne.n	800316c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	2240      	movs	r2, #64	; 0x40
 8003154:	4013      	ands	r3, r2
 8003156:	2b40      	cmp	r3, #64	; 0x40
 8003158:	d108      	bne.n	800316c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2241      	movs	r2, #65	; 0x41
 8003160:	4252      	negs	r2, r2
 8003162:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	0018      	movs	r0, r3
 8003168:	f000 f8f0 	bl	800334c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800316c:	46c0      	nop			; (mov r8, r8)
 800316e:	46bd      	mov	sp, r7
 8003170:	b002      	add	sp, #8
 8003172:	bd80      	pop	{r7, pc}

08003174 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800317e:	230f      	movs	r3, #15
 8003180:	18fb      	adds	r3, r7, r3
 8003182:	2200      	movs	r2, #0
 8003184:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2238      	movs	r2, #56	; 0x38
 800318a:	5c9b      	ldrb	r3, [r3, r2]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d101      	bne.n	8003194 <HAL_TIM_ConfigClockSource+0x20>
 8003190:	2302      	movs	r3, #2
 8003192:	e0bc      	b.n	800330e <HAL_TIM_ConfigClockSource+0x19a>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2238      	movs	r2, #56	; 0x38
 8003198:	2101      	movs	r1, #1
 800319a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2239      	movs	r2, #57	; 0x39
 80031a0:	2102      	movs	r1, #2
 80031a2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	2277      	movs	r2, #119	; 0x77
 80031b0:	4393      	bics	r3, r2
 80031b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	4a58      	ldr	r2, [pc, #352]	; (8003318 <HAL_TIM_ConfigClockSource+0x1a4>)
 80031b8:	4013      	ands	r3, r2
 80031ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68ba      	ldr	r2, [r7, #8]
 80031c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2280      	movs	r2, #128	; 0x80
 80031ca:	0192      	lsls	r2, r2, #6
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d040      	beq.n	8003252 <HAL_TIM_ConfigClockSource+0xde>
 80031d0:	2280      	movs	r2, #128	; 0x80
 80031d2:	0192      	lsls	r2, r2, #6
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d900      	bls.n	80031da <HAL_TIM_ConfigClockSource+0x66>
 80031d8:	e088      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x178>
 80031da:	2280      	movs	r2, #128	; 0x80
 80031dc:	0152      	lsls	r2, r2, #5
 80031de:	4293      	cmp	r3, r2
 80031e0:	d100      	bne.n	80031e4 <HAL_TIM_ConfigClockSource+0x70>
 80031e2:	e088      	b.n	80032f6 <HAL_TIM_ConfigClockSource+0x182>
 80031e4:	2280      	movs	r2, #128	; 0x80
 80031e6:	0152      	lsls	r2, r2, #5
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d900      	bls.n	80031ee <HAL_TIM_ConfigClockSource+0x7a>
 80031ec:	e07e      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x178>
 80031ee:	2b70      	cmp	r3, #112	; 0x70
 80031f0:	d018      	beq.n	8003224 <HAL_TIM_ConfigClockSource+0xb0>
 80031f2:	d900      	bls.n	80031f6 <HAL_TIM_ConfigClockSource+0x82>
 80031f4:	e07a      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x178>
 80031f6:	2b60      	cmp	r3, #96	; 0x60
 80031f8:	d04f      	beq.n	800329a <HAL_TIM_ConfigClockSource+0x126>
 80031fa:	d900      	bls.n	80031fe <HAL_TIM_ConfigClockSource+0x8a>
 80031fc:	e076      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x178>
 80031fe:	2b50      	cmp	r3, #80	; 0x50
 8003200:	d03b      	beq.n	800327a <HAL_TIM_ConfigClockSource+0x106>
 8003202:	d900      	bls.n	8003206 <HAL_TIM_ConfigClockSource+0x92>
 8003204:	e072      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x178>
 8003206:	2b40      	cmp	r3, #64	; 0x40
 8003208:	d057      	beq.n	80032ba <HAL_TIM_ConfigClockSource+0x146>
 800320a:	d900      	bls.n	800320e <HAL_TIM_ConfigClockSource+0x9a>
 800320c:	e06e      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x178>
 800320e:	2b30      	cmp	r3, #48	; 0x30
 8003210:	d063      	beq.n	80032da <HAL_TIM_ConfigClockSource+0x166>
 8003212:	d86b      	bhi.n	80032ec <HAL_TIM_ConfigClockSource+0x178>
 8003214:	2b20      	cmp	r3, #32
 8003216:	d060      	beq.n	80032da <HAL_TIM_ConfigClockSource+0x166>
 8003218:	d868      	bhi.n	80032ec <HAL_TIM_ConfigClockSource+0x178>
 800321a:	2b00      	cmp	r3, #0
 800321c:	d05d      	beq.n	80032da <HAL_TIM_ConfigClockSource+0x166>
 800321e:	2b10      	cmp	r3, #16
 8003220:	d05b      	beq.n	80032da <HAL_TIM_ConfigClockSource+0x166>
 8003222:	e063      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003234:	f000 f960 	bl	80034f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	2277      	movs	r2, #119	; 0x77
 8003244:	4313      	orrs	r3, r2
 8003246:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68ba      	ldr	r2, [r7, #8]
 800324e:	609a      	str	r2, [r3, #8]
      break;
 8003250:	e052      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003262:	f000 f949 	bl	80034f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2180      	movs	r1, #128	; 0x80
 8003272:	01c9      	lsls	r1, r1, #7
 8003274:	430a      	orrs	r2, r1
 8003276:	609a      	str	r2, [r3, #8]
      break;
 8003278:	e03e      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003286:	001a      	movs	r2, r3
 8003288:	f000 f8bc 	bl	8003404 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2150      	movs	r1, #80	; 0x50
 8003292:	0018      	movs	r0, r3
 8003294:	f000 f916 	bl	80034c4 <TIM_ITRx_SetConfig>
      break;
 8003298:	e02e      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80032a6:	001a      	movs	r2, r3
 80032a8:	f000 f8da 	bl	8003460 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2160      	movs	r1, #96	; 0x60
 80032b2:	0018      	movs	r0, r3
 80032b4:	f000 f906 	bl	80034c4 <TIM_ITRx_SetConfig>
      break;
 80032b8:	e01e      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032c6:	001a      	movs	r2, r3
 80032c8:	f000 f89c 	bl	8003404 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2140      	movs	r1, #64	; 0x40
 80032d2:	0018      	movs	r0, r3
 80032d4:	f000 f8f6 	bl	80034c4 <TIM_ITRx_SetConfig>
      break;
 80032d8:	e00e      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	0019      	movs	r1, r3
 80032e4:	0010      	movs	r0, r2
 80032e6:	f000 f8ed 	bl	80034c4 <TIM_ITRx_SetConfig>
      break;
 80032ea:	e005      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80032ec:	230f      	movs	r3, #15
 80032ee:	18fb      	adds	r3, r7, r3
 80032f0:	2201      	movs	r2, #1
 80032f2:	701a      	strb	r2, [r3, #0]
      break;
 80032f4:	e000      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80032f6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2239      	movs	r2, #57	; 0x39
 80032fc:	2101      	movs	r1, #1
 80032fe:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2238      	movs	r2, #56	; 0x38
 8003304:	2100      	movs	r1, #0
 8003306:	5499      	strb	r1, [r3, r2]

  return status;
 8003308:	230f      	movs	r3, #15
 800330a:	18fb      	adds	r3, r7, r3
 800330c:	781b      	ldrb	r3, [r3, #0]
}
 800330e:	0018      	movs	r0, r3
 8003310:	46bd      	mov	sp, r7
 8003312:	b004      	add	sp, #16
 8003314:	bd80      	pop	{r7, pc}
 8003316:	46c0      	nop			; (mov r8, r8)
 8003318:	ffff00ff 	.word	0xffff00ff

0800331c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003324:	46c0      	nop			; (mov r8, r8)
 8003326:	46bd      	mov	sp, r7
 8003328:	b002      	add	sp, #8
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003334:	46c0      	nop			; (mov r8, r8)
 8003336:	46bd      	mov	sp, r7
 8003338:	b002      	add	sp, #8
 800333a:	bd80      	pop	{r7, pc}

0800333c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003344:	46c0      	nop			; (mov r8, r8)
 8003346:	46bd      	mov	sp, r7
 8003348:	b002      	add	sp, #8
 800334a:	bd80      	pop	{r7, pc}

0800334c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003354:	46c0      	nop			; (mov r8, r8)
 8003356:	46bd      	mov	sp, r7
 8003358:	b002      	add	sp, #8
 800335a:	bd80      	pop	{r7, pc}

0800335c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	2380      	movs	r3, #128	; 0x80
 8003370:	05db      	lsls	r3, r3, #23
 8003372:	429a      	cmp	r2, r3
 8003374:	d007      	beq.n	8003386 <TIM_Base_SetConfig+0x2a>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a1f      	ldr	r2, [pc, #124]	; (80033f8 <TIM_Base_SetConfig+0x9c>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d003      	beq.n	8003386 <TIM_Base_SetConfig+0x2a>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a1e      	ldr	r2, [pc, #120]	; (80033fc <TIM_Base_SetConfig+0xa0>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d108      	bne.n	8003398 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2270      	movs	r2, #112	; 0x70
 800338a:	4393      	bics	r3, r2
 800338c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	4313      	orrs	r3, r2
 8003396:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	2380      	movs	r3, #128	; 0x80
 800339c:	05db      	lsls	r3, r3, #23
 800339e:	429a      	cmp	r2, r3
 80033a0:	d007      	beq.n	80033b2 <TIM_Base_SetConfig+0x56>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a14      	ldr	r2, [pc, #80]	; (80033f8 <TIM_Base_SetConfig+0x9c>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d003      	beq.n	80033b2 <TIM_Base_SetConfig+0x56>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a13      	ldr	r2, [pc, #76]	; (80033fc <TIM_Base_SetConfig+0xa0>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d108      	bne.n	80033c4 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	4a12      	ldr	r2, [pc, #72]	; (8003400 <TIM_Base_SetConfig+0xa4>)
 80033b6:	4013      	ands	r3, r2
 80033b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2280      	movs	r2, #128	; 0x80
 80033c8:	4393      	bics	r3, r2
 80033ca:	001a      	movs	r2, r3
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	691b      	ldr	r3, [r3, #16]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68fa      	ldr	r2, [r7, #12]
 80033d8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	689a      	ldr	r2, [r3, #8]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	615a      	str	r2, [r3, #20]
}
 80033f0:	46c0      	nop			; (mov r8, r8)
 80033f2:	46bd      	mov	sp, r7
 80033f4:	b004      	add	sp, #16
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	40010800 	.word	0x40010800
 80033fc:	40011400 	.word	0x40011400
 8003400:	fffffcff 	.word	0xfffffcff

08003404 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b086      	sub	sp, #24
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	2201      	movs	r2, #1
 800341c:	4393      	bics	r3, r2
 800341e:	001a      	movs	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	699b      	ldr	r3, [r3, #24]
 8003428:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	22f0      	movs	r2, #240	; 0xf0
 800342e:	4393      	bics	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	4313      	orrs	r3, r2
 800343a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	220a      	movs	r2, #10
 8003440:	4393      	bics	r3, r2
 8003442:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	4313      	orrs	r3, r2
 800344a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	693a      	ldr	r2, [r7, #16]
 8003450:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	621a      	str	r2, [r3, #32]
}
 8003458:	46c0      	nop			; (mov r8, r8)
 800345a:	46bd      	mov	sp, r7
 800345c:	b006      	add	sp, #24
 800345e:	bd80      	pop	{r7, pc}

08003460 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b086      	sub	sp, #24
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6a1b      	ldr	r3, [r3, #32]
 8003470:	2210      	movs	r2, #16
 8003472:	4393      	bics	r3, r2
 8003474:	001a      	movs	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6a1b      	ldr	r3, [r3, #32]
 8003484:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	4a0d      	ldr	r2, [pc, #52]	; (80034c0 <TIM_TI2_ConfigInputStage+0x60>)
 800348a:	4013      	ands	r3, r2
 800348c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	031b      	lsls	r3, r3, #12
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	4313      	orrs	r3, r2
 8003496:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	22a0      	movs	r2, #160	; 0xa0
 800349c:	4393      	bics	r3, r2
 800349e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	011b      	lsls	r3, r3, #4
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	697a      	ldr	r2, [r7, #20]
 80034ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	621a      	str	r2, [r3, #32]
}
 80034b6:	46c0      	nop			; (mov r8, r8)
 80034b8:	46bd      	mov	sp, r7
 80034ba:	b006      	add	sp, #24
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	46c0      	nop			; (mov r8, r8)
 80034c0:	ffff0fff 	.word	0xffff0fff

080034c4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2270      	movs	r2, #112	; 0x70
 80034d8:	4393      	bics	r3, r2
 80034da:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034dc:	683a      	ldr	r2, [r7, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	2207      	movs	r2, #7
 80034e4:	4313      	orrs	r3, r2
 80034e6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68fa      	ldr	r2, [r7, #12]
 80034ec:	609a      	str	r2, [r3, #8]
}
 80034ee:	46c0      	nop			; (mov r8, r8)
 80034f0:	46bd      	mov	sp, r7
 80034f2:	b004      	add	sp, #16
 80034f4:	bd80      	pop	{r7, pc}
	...

080034f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b086      	sub	sp, #24
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]
 8003504:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	4a09      	ldr	r2, [pc, #36]	; (8003534 <TIM_ETR_SetConfig+0x3c>)
 8003510:	4013      	ands	r3, r2
 8003512:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	021a      	lsls	r2, r3, #8
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	431a      	orrs	r2, r3
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	4313      	orrs	r3, r2
 8003520:	697a      	ldr	r2, [r7, #20]
 8003522:	4313      	orrs	r3, r2
 8003524:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	697a      	ldr	r2, [r7, #20]
 800352a:	609a      	str	r2, [r3, #8]
}
 800352c:	46c0      	nop			; (mov r8, r8)
 800352e:	46bd      	mov	sp, r7
 8003530:	b006      	add	sp, #24
 8003532:	bd80      	pop	{r7, pc}
 8003534:	ffff00ff 	.word	0xffff00ff

08003538 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2238      	movs	r2, #56	; 0x38
 8003546:	5c9b      	ldrb	r3, [r3, r2]
 8003548:	2b01      	cmp	r3, #1
 800354a:	d101      	bne.n	8003550 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800354c:	2302      	movs	r3, #2
 800354e:	e042      	b.n	80035d6 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2238      	movs	r2, #56	; 0x38
 8003554:	2101      	movs	r1, #1
 8003556:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2239      	movs	r2, #57	; 0x39
 800355c:	2102      	movs	r1, #2
 800355e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2270      	movs	r2, #112	; 0x70
 8003574:	4393      	bics	r3, r2
 8003576:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	68fa      	ldr	r2, [r7, #12]
 800357e:	4313      	orrs	r3, r2
 8003580:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68fa      	ldr	r2, [r7, #12]
 8003588:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	2380      	movs	r3, #128	; 0x80
 8003590:	05db      	lsls	r3, r3, #23
 8003592:	429a      	cmp	r2, r3
 8003594:	d009      	beq.n	80035aa <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a11      	ldr	r2, [pc, #68]	; (80035e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d004      	beq.n	80035aa <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a0f      	ldr	r2, [pc, #60]	; (80035e4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d10c      	bne.n	80035c4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	2280      	movs	r2, #128	; 0x80
 80035ae:	4393      	bics	r3, r2
 80035b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	68ba      	ldr	r2, [r7, #8]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	68ba      	ldr	r2, [r7, #8]
 80035c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2239      	movs	r2, #57	; 0x39
 80035c8:	2101      	movs	r1, #1
 80035ca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2238      	movs	r2, #56	; 0x38
 80035d0:	2100      	movs	r1, #0
 80035d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	0018      	movs	r0, r3
 80035d8:	46bd      	mov	sp, r7
 80035da:	b004      	add	sp, #16
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	46c0      	nop			; (mov r8, r8)
 80035e0:	40010800 	.word	0x40010800
 80035e4:	40011400 	.word	0x40011400

080035e8 <memset>:
 80035e8:	0003      	movs	r3, r0
 80035ea:	1882      	adds	r2, r0, r2
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d100      	bne.n	80035f2 <memset+0xa>
 80035f0:	4770      	bx	lr
 80035f2:	7019      	strb	r1, [r3, #0]
 80035f4:	3301      	adds	r3, #1
 80035f6:	e7f9      	b.n	80035ec <memset+0x4>

080035f8 <__libc_init_array>:
 80035f8:	b570      	push	{r4, r5, r6, lr}
 80035fa:	2600      	movs	r6, #0
 80035fc:	4c0c      	ldr	r4, [pc, #48]	; (8003630 <__libc_init_array+0x38>)
 80035fe:	4d0d      	ldr	r5, [pc, #52]	; (8003634 <__libc_init_array+0x3c>)
 8003600:	1b64      	subs	r4, r4, r5
 8003602:	10a4      	asrs	r4, r4, #2
 8003604:	42a6      	cmp	r6, r4
 8003606:	d109      	bne.n	800361c <__libc_init_array+0x24>
 8003608:	2600      	movs	r6, #0
 800360a:	f000 f819 	bl	8003640 <_init>
 800360e:	4c0a      	ldr	r4, [pc, #40]	; (8003638 <__libc_init_array+0x40>)
 8003610:	4d0a      	ldr	r5, [pc, #40]	; (800363c <__libc_init_array+0x44>)
 8003612:	1b64      	subs	r4, r4, r5
 8003614:	10a4      	asrs	r4, r4, #2
 8003616:	42a6      	cmp	r6, r4
 8003618:	d105      	bne.n	8003626 <__libc_init_array+0x2e>
 800361a:	bd70      	pop	{r4, r5, r6, pc}
 800361c:	00b3      	lsls	r3, r6, #2
 800361e:	58eb      	ldr	r3, [r5, r3]
 8003620:	4798      	blx	r3
 8003622:	3601      	adds	r6, #1
 8003624:	e7ee      	b.n	8003604 <__libc_init_array+0xc>
 8003626:	00b3      	lsls	r3, r6, #2
 8003628:	58eb      	ldr	r3, [r5, r3]
 800362a:	4798      	blx	r3
 800362c:	3601      	adds	r6, #1
 800362e:	e7f2      	b.n	8003616 <__libc_init_array+0x1e>
 8003630:	08003680 	.word	0x08003680
 8003634:	08003680 	.word	0x08003680
 8003638:	08003684 	.word	0x08003684
 800363c:	08003680 	.word	0x08003680

08003640 <_init>:
 8003640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003642:	46c0      	nop			; (mov r8, r8)
 8003644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003646:	bc08      	pop	{r3}
 8003648:	469e      	mov	lr, r3
 800364a:	4770      	bx	lr

0800364c <_fini>:
 800364c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800364e:	46c0      	nop			; (mov r8, r8)
 8003650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003652:	bc08      	pop	{r3}
 8003654:	469e      	mov	lr, r3
 8003656:	4770      	bx	lr
