
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: en (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002815    0.013970    0.007317    1.007317 ^ en (in)
                                                         en (net)
                      0.013972    0.000000    1.007317 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.004950    0.049980    0.060290    1.067608 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.049984    0.000361    1.067968 ^ fanout47/A (sky130_fd_sc_hd__buf_2)
     8    0.040429    0.150297    0.156606    1.224574 ^ fanout47/X (sky130_fd_sc_hd__buf_2)
                                                         net47 (net)
                      0.150414    0.003453    1.228027 ^ fanout46/A (sky130_fd_sc_hd__buf_2)
    10    0.045821    0.169274    0.189188    1.417214 ^ fanout46/X (sky130_fd_sc_hd__buf_2)
                                                         net46 (net)
                      0.169371    0.003351    1.420566 ^ _324_/A (sky130_fd_sc_hd__inv_2)
     4    0.013681    0.053716    0.041756    1.462321 v _324_/Y (sky130_fd_sc_hd__inv_2)
                                                         _150_ (net)
                      0.053726    0.000626    1.462947 v _235_/A (sky130_fd_sc_hd__nor4_1)
     3    0.011799    0.364923    0.344466    1.807414 ^ _235_/Y (sky130_fd_sc_hd__nor4_1)
                                                         _082_ (net)
                      0.364924    0.000430    1.807844 ^ max_cap38/A (sky130_fd_sc_hd__buf_1)
     4    0.014771    0.133622    0.124797    1.932641 ^ max_cap38/X (sky130_fd_sc_hd__buf_1)
                                                         net38 (net)
                      0.133639    0.001219    1.933860 ^ _248_/B (sky130_fd_sc_hd__nand4_1)
     2    0.005779    0.070507    0.073125    2.006985 v _248_/Y (sky130_fd_sc_hd__nand4_1)
                                                         _092_ (net)
                      0.070507    0.000226    2.007211 v _249_/A (sky130_fd_sc_hd__nand2_1)
     1    0.003221    0.040425    0.054064    2.061276 ^ _249_/Y (sky130_fd_sc_hd__nand2_1)
                                                         _093_ (net)
                      0.040426    0.000219    2.061495 ^ _250_/B (sky130_fd_sc_hd__nor2_1)
     1    0.002256    0.031676    0.020683    2.082178 v _250_/Y (sky130_fd_sc_hd__nor2_1)
                                                         _014_ (net)
                      0.031676    0.000107    2.082285 v _350_/D (sky130_fd_sc_hd__dfxtp_1)
                                              2.082285   data arrival time

                                  8.000000    8.000000   clock clk (rise edge)
                                  0.000000    8.000000   clock source latency
     1    0.016857    0.061309    0.041935    8.041935 ^ clk (in)
                                                         clk (net)
                      0.061328    0.000000    8.041935 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.040709    0.045710    0.105348    8.147284 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.045878    0.001893    8.149176 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.030062    0.038399    0.094810    8.243986 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.038558    0.001690    8.245676 ^ _350_/CLK (sky130_fd_sc_hd__dfxtp_1)
                                 -0.250000    7.995677   clock uncertainty
                                  0.000000    7.995677   clock reconvergence pessimism
                                 -0.069256    7.926420   library setup time
                                              7.926420   data required time
---------------------------------------------------------------------------------------------
                                              7.926420   data required time
                                             -2.082285   data arrival time
---------------------------------------------------------------------------------------------
                                              5.844135   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/X
 clkload1/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
