Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 18 21:12:01 2019
| Host         : DESKTOP-SP15L6C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 44 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/bounceCLK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/digit_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/hour_al_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/hour_al_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/hour_al_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/hour_al_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/hour_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/hour_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/hour_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/hour_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_al_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_al_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_al_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_al_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_al_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/min_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/mode_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/mode_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 97 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.245        0.000                      0                  358        0.228        0.000                      0                  358        9.625        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.125}     20.250          49.383          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.245        0.000                      0                  358        0.228        0.000                      0                  358        9.625        0.000                       0                   176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.245ns  (required time - arrival time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/ring_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.250ns  (clk_fpga_0 rise@20.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.686ns  (logic 3.043ns (31.418%)  route 6.643ns (68.582%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns = ( 23.578 - 20.250 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.608ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.635     3.767    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X25Y74         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     4.223 r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[1]/Q
                         net (fo=2, routed)           0.578     4.801    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[1]
    SLICE_X23Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.457 r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.009     5.466    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[0]_i_8_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.580    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[0]_i_10_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.694 r  design_1_i/DIGITAL_CLOCK_0/inst/min_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.694    design_1_i/DIGITAL_CLOCK_0/inst/min_reg[5]_i_11_n_0
    SLICE_X23Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.808 r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.808    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[0]_i_9_n_0
    SLICE_X23Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.121 f  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[0]_i_13/O[3]
                         net (fo=3, routed)           0.958     7.079    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[0]_i_13_n_4
    SLICE_X24Y76         LUT3 (Prop_lut3_I0_O)        0.328     7.407 r  design_1_i/DIGITAL_CLOCK_0/inst/min[5]_i_8/O
                         net (fo=1, routed)           0.452     7.860    design_1_i/DIGITAL_CLOCK_0/inst/min[5]_i_8_n_0
    SLICE_X24Y76         LUT6 (Prop_lut6_I4_O)        0.328     8.188 r  design_1_i/DIGITAL_CLOCK_0/inst/min[5]_i_5/O
                         net (fo=2, routed)           0.851     9.038    design_1_i/DIGITAL_CLOCK_0/inst/min[5]_i_5_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124     9.162 f  design_1_i/DIGITAL_CLOCK_0/inst/min[5]_i_3/O
                         net (fo=10, routed)          0.655     9.817    design_1_i/DIGITAL_CLOCK_0/inst/min[5]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.124     9.941 r  design_1_i/DIGITAL_CLOCK_0/inst/min[5]_i_1/O
                         net (fo=2, routed)           1.228    11.169    design_1_i/DIGITAL_CLOCK_0/inst/min[5]_i_1_n_0
    SLICE_X29Y81         LUT5 (Prop_lut5_I1_O)        0.124    11.293 f  design_1_i/DIGITAL_CLOCK_0/inst/ring_i_5/O
                         net (fo=1, routed)           0.808    12.101    design_1_i/DIGITAL_CLOCK_0/inst/ring_i_5_n_0
    SLICE_X29Y81         LUT6 (Prop_lut6_I2_O)        0.124    12.225 r  design_1_i/DIGITAL_CLOCK_0/inst/ring_i_2/O
                         net (fo=1, routed)           1.103    13.328    design_1_i/DIGITAL_CLOCK_0/inst/ring_i_2_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.452 r  design_1_i/DIGITAL_CLOCK_0/inst/ring_i_1/O
                         net (fo=1, routed)           0.000    13.452    design_1_i/DIGITAL_CLOCK_0/inst/ring_i_1_n_0
    SLICE_X33Y82         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.250    20.250 r  
    PS7_X0Y0             PS7                          0.000    20.250 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    22.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.100 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.479    23.578    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X33Y82         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/ring_reg/C
                         clock pessimism              0.396    23.975    
                         clock uncertainty           -0.306    23.669    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.029    23.698    design_1_i/DIGITAL_CLOCK_0/inst/ring_reg
  -------------------------------------------------------------------
                         required time                         23.698    
                         arrival time                         -13.452    
  -------------------------------------------------------------------
                         slack                                 10.245    

Slack (MET) :             10.714ns  (required time - arrival time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.250ns  (clk_fpga_0 rise@20.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.284ns  (logic 3.217ns (34.650%)  route 6.067ns (65.350%))
  Logic Levels:           14  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 23.650 - 20.250 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.608ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.726     3.858    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X40Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.314 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/Q
                         net (fo=3, routed)           0.648     4.962    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]
    SLICE_X41Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.542 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.542    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.656    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.770 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.770    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.884    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.998    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.112 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.112    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.446 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.163     7.608    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17_n_6
    SLICE_X43Y80         LUT4 (Prop_lut4_I2_O)        0.303     7.911 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16/O
                         net (fo=1, routed)           0.433     8.344    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16_n_0
    SLICE_X43Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.468 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10/O
                         net (fo=1, routed)           0.520     8.989    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.113 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4/O
                         net (fo=6, routed)           1.122    10.235    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4_n_0
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2/O
                         net (fo=2, routed)           0.170    10.529    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.653 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2/O
                         net (fo=7, routed)           1.207    11.859    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2_n_0
    SLICE_X42Y77         LUT3 (Prop_lut3_I1_O)        0.150    12.009 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[2]_i_2/O
                         net (fo=1, routed)           0.805    12.814    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[2]_i_2_n_0
    SLICE_X42Y78         LUT5 (Prop_lut5_I1_O)        0.328    13.142 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[2]_i_1/O
                         net (fo=1, routed)           0.000    13.142    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[2]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.250    20.250 r  
    PS7_X0Y0             PS7                          0.000    20.250 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    22.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.100 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.551    23.650    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X42Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[2]/C
                         clock pessimism              0.434    24.085    
                         clock uncertainty           -0.306    23.779    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)        0.077    23.856    design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[2]
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -13.142    
  -------------------------------------------------------------------
                         slack                                 10.714    

Slack (MET) :             10.776ns  (required time - arrival time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.250ns  (clk_fpga_0 rise@20.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 2.987ns (32.697%)  route 6.149ns (67.303%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 23.650 - 20.250 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.608ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.726     3.858    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X40Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.314 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/Q
                         net (fo=3, routed)           0.648     4.962    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]
    SLICE_X41Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.542 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.542    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.656    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.770 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.770    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.884    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.998    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.112 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.112    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.446 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.163     7.608    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17_n_6
    SLICE_X43Y80         LUT4 (Prop_lut4_I2_O)        0.303     7.911 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16/O
                         net (fo=1, routed)           0.433     8.344    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16_n_0
    SLICE_X43Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.468 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10/O
                         net (fo=1, routed)           0.520     8.989    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.113 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4/O
                         net (fo=6, routed)           1.122    10.235    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4_n_0
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2/O
                         net (fo=2, routed)           0.170    10.529    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.653 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2/O
                         net (fo=7, routed)           0.786    11.438    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.124    11.562 f  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4/O
                         net (fo=11, routed)          1.307    12.869    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4_n_0
    SLICE_X37Y79         LUT5 (Prop_lut5_I4_O)        0.124    12.993 r  design_1_i/DIGITAL_CLOCK_0/inst/timeout_i_1/O
                         net (fo=1, routed)           0.000    12.993    design_1_i/DIGITAL_CLOCK_0/inst/timeout_i_1_n_0
    SLICE_X37Y79         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.250    20.250 r  
    PS7_X0Y0             PS7                          0.000    20.250 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    22.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.100 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.551    23.650    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X37Y79         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/timeout_reg/C
                         clock pessimism              0.396    24.047    
                         clock uncertainty           -0.306    23.741    
    SLICE_X37Y79         FDRE (Setup_fdre_C_D)        0.029    23.770    design_1_i/DIGITAL_CLOCK_0/inst/timeout_reg
  -------------------------------------------------------------------
                         required time                         23.770    
                         arrival time                         -12.993    
  -------------------------------------------------------------------
                         slack                                 10.776    

Slack (MET) :             10.988ns  (required time - arrival time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.250ns  (clk_fpga_0 rise@20.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 2.987ns (33.473%)  route 5.937ns (66.527%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 23.650 - 20.250 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.608ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.726     3.858    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X40Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.314 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/Q
                         net (fo=3, routed)           0.648     4.962    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]
    SLICE_X41Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.542 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.542    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.656    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.770 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.770    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.884    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.998    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.112 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.112    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.446 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.163     7.608    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17_n_6
    SLICE_X43Y80         LUT4 (Prop_lut4_I2_O)        0.303     7.911 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16/O
                         net (fo=1, routed)           0.433     8.344    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16_n_0
    SLICE_X43Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.468 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10/O
                         net (fo=1, routed)           0.520     8.989    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.113 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4/O
                         net (fo=6, routed)           1.122    10.235    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4_n_0
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2/O
                         net (fo=2, routed)           0.170    10.529    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.653 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2/O
                         net (fo=7, routed)           0.786    11.438    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.124    11.562 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4/O
                         net (fo=11, routed)          1.095    12.657    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4_n_0
    SLICE_X36Y79         LUT5 (Prop_lut5_I4_O)        0.124    12.781 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[0]_i_1/O
                         net (fo=1, routed)           0.000    12.781    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[0]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.250    20.250 r  
    PS7_X0Y0             PS7                          0.000    20.250 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    22.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.100 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.551    23.650    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X36Y79         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[0]/C
                         clock pessimism              0.396    24.047    
                         clock uncertainty           -0.306    23.741    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.029    23.770    design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[0]
  -------------------------------------------------------------------
                         required time                         23.770    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                 10.988    

Slack (MET) :             11.009ns  (required time - arrival time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/hour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.250ns  (clk_fpga_0 rise@20.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 1.955ns (22.641%)  route 6.680ns (77.359%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 23.575 - 20.250 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.608ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.635     3.767    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X25Y74         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     4.223 r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[1]/Q
                         net (fo=2, routed)           0.578     4.801    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[1]
    SLICE_X23Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     5.349 r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[0]_i_8/O[1]
                         net (fo=3, routed)           1.115     6.464    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[0]_i_8_n_6
    SLICE_X22Y74         LUT4 (Prop_lut4_I0_O)        0.303     6.767 r  design_1_i/DIGITAL_CLOCK_0/inst/min[5]_i_10/O
                         net (fo=1, routed)           0.815     7.582    design_1_i/DIGITAL_CLOCK_0/inst/min[5]_i_10_n_0
    SLICE_X22Y76         LUT5 (Prop_lut5_I0_O)        0.124     7.706 r  design_1_i/DIGITAL_CLOCK_0/inst/min[5]_i_6/O
                         net (fo=3, routed)           0.797     8.503    design_1_i/DIGITAL_CLOCK_0/inst/min[5]_i_6_n_0
    SLICE_X24Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.627 r  design_1_i/DIGITAL_CLOCK_0/inst/min[4]_i_3/O
                         net (fo=9, routed)           1.041     9.668    design_1_i/DIGITAL_CLOCK_0/inst/min[4]_i_3_n_0
    SLICE_X26Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  design_1_i/DIGITAL_CLOCK_0/inst/min[0]_i_2/O
                         net (fo=6, routed)           1.161    10.953    design_1_i/DIGITAL_CLOCK_0/inst/min[0]_i_2_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I4_O)        0.124    11.077 f  design_1_i/DIGITAL_CLOCK_0/inst/hour[4]_i_2/O
                         net (fo=1, routed)           0.667    11.744    design_1_i/DIGITAL_CLOCK_0/inst/hour[4]_i_2_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I4_O)        0.152    11.896 r  design_1_i/DIGITAL_CLOCK_0/inst/hour[4]_i_1/O
                         net (fo=1, routed)           0.506    12.402    design_1_i/DIGITAL_CLOCK_0/inst/hour[4]_i_1_n_0
    SLICE_X35Y79         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/hour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.250    20.250 r  
    PS7_X0Y0             PS7                          0.000    20.250 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    22.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.100 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.476    23.575    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X35Y79         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/hour_reg[4]/C
                         clock pessimism              0.396    23.972    
                         clock uncertainty           -0.306    23.666    
    SLICE_X35Y79         FDRE (Setup_fdre_C_D)       -0.255    23.411    design_1_i/DIGITAL_CLOCK_0/inst/hour_reg[4]
  -------------------------------------------------------------------
                         required time                         23.411    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                 11.009    

Slack (MET) :             11.045ns  (required time - arrival time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.250ns  (clk_fpga_0 rise@20.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 2.987ns (33.699%)  route 5.877ns (66.301%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 23.647 - 20.250 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.608ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.726     3.858    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X40Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.314 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/Q
                         net (fo=3, routed)           0.648     4.962    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]
    SLICE_X41Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.542 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.542    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.656    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.770 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.770    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.884    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.998    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.112 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.112    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.446 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.163     7.608    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17_n_6
    SLICE_X43Y80         LUT4 (Prop_lut4_I2_O)        0.303     7.911 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16/O
                         net (fo=1, routed)           0.433     8.344    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16_n_0
    SLICE_X43Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.468 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10/O
                         net (fo=1, routed)           0.520     8.989    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.113 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4/O
                         net (fo=6, routed)           1.122    10.235    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4_n_0
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2/O
                         net (fo=2, routed)           0.170    10.529    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.653 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2/O
                         net (fo=7, routed)           0.786    11.438    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.124    11.562 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4/O
                         net (fo=11, routed)          1.035    12.598    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I5_O)        0.124    12.722 r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_1/O
                         net (fo=1, routed)           0.000    12.722    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_1_n_0
    SLICE_X36Y77         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.250    20.250 r  
    PS7_X0Y0             PS7                          0.000    20.250 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    22.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.100 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.548    23.647    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X36Y77         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[2]/C
                         clock pessimism              0.396    24.044    
                         clock uncertainty           -0.306    23.738    
    SLICE_X36Y77         FDRE (Setup_fdre_C_D)        0.029    23.767    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[2]
  -------------------------------------------------------------------
                         required time                         23.767    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 11.045    

Slack (MET) :             11.048ns  (required time - arrival time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.250ns  (clk_fpga_0 rise@20.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 2.987ns (33.529%)  route 5.922ns (66.471%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 23.647 - 20.250 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.608ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.726     3.858    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X40Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.314 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/Q
                         net (fo=3, routed)           0.648     4.962    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]
    SLICE_X41Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.542 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.542    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.656    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.770 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.770    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.884    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.998    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.112 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.112    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.446 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.163     7.608    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17_n_6
    SLICE_X43Y80         LUT4 (Prop_lut4_I2_O)        0.303     7.911 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16/O
                         net (fo=1, routed)           0.433     8.344    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16_n_0
    SLICE_X43Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.468 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10/O
                         net (fo=1, routed)           0.520     8.989    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.113 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4/O
                         net (fo=6, routed)           1.122    10.235    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4_n_0
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2/O
                         net (fo=2, routed)           0.170    10.529    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.653 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2/O
                         net (fo=7, routed)           0.786    11.438    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.124    11.562 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4/O
                         net (fo=11, routed)          1.080    12.643    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4_n_0
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.124    12.767 r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[0]_i_1/O
                         net (fo=1, routed)           0.000    12.767    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[0]_i_1_n_0
    SLICE_X38Y77         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.250    20.250 r  
    PS7_X0Y0             PS7                          0.000    20.250 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    22.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.100 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.548    23.647    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X38Y77         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[0]/C
                         clock pessimism              0.396    24.044    
                         clock uncertainty           -0.306    23.738    
    SLICE_X38Y77         FDRE (Setup_fdre_C_D)        0.077    23.815    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[0]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                 11.048    

Slack (MET) :             11.054ns  (required time - arrival time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.250ns  (clk_fpga_0 rise@20.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 2.987ns (33.536%)  route 5.920ns (66.464%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 23.647 - 20.250 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.608ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.726     3.858    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X40Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.314 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/Q
                         net (fo=3, routed)           0.648     4.962    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]
    SLICE_X41Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.542 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.542    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.656    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.770 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.770    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.884    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.998    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.112 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.112    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.446 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.163     7.608    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17_n_6
    SLICE_X43Y80         LUT4 (Prop_lut4_I2_O)        0.303     7.911 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16/O
                         net (fo=1, routed)           0.433     8.344    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16_n_0
    SLICE_X43Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.468 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10/O
                         net (fo=1, routed)           0.520     8.989    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.113 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4/O
                         net (fo=6, routed)           1.122    10.235    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4_n_0
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2/O
                         net (fo=2, routed)           0.170    10.529    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.653 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2/O
                         net (fo=7, routed)           0.786    11.438    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.124    11.562 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4/O
                         net (fo=11, routed)          1.078    12.641    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4_n_0
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.124    12.765 r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[1]_i_1/O
                         net (fo=1, routed)           0.000    12.765    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[1]_i_1_n_0
    SLICE_X38Y77         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.250    20.250 r  
    PS7_X0Y0             PS7                          0.000    20.250 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    22.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.100 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.548    23.647    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X38Y77         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[1]/C
                         clock pessimism              0.396    24.044    
                         clock uncertainty           -0.306    23.738    
    SLICE_X38Y77         FDRE (Setup_fdre_C_D)        0.081    23.819    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[1]
  -------------------------------------------------------------------
                         required time                         23.819    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                 11.054    

Slack (MET) :             11.099ns  (required time - arrival time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.250ns  (clk_fpga_0 rise@20.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.987ns (33.897%)  route 5.825ns (66.103%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 23.647 - 20.250 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.608ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.726     3.858    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X40Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.314 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/Q
                         net (fo=3, routed)           0.648     4.962    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]
    SLICE_X41Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.542 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.542    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.656    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.770 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.770    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.884    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.998    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.112 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.112    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.446 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.163     7.608    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17_n_6
    SLICE_X43Y80         LUT4 (Prop_lut4_I2_O)        0.303     7.911 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16/O
                         net (fo=1, routed)           0.433     8.344    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16_n_0
    SLICE_X43Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.468 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10/O
                         net (fo=1, routed)           0.520     8.989    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.113 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4/O
                         net (fo=6, routed)           1.122    10.235    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4_n_0
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2/O
                         net (fo=2, routed)           0.170    10.529    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.653 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2/O
                         net (fo=7, routed)           0.786    11.438    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.124    11.562 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4/O
                         net (fo=11, routed)          0.983    12.546    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4_n_0
    SLICE_X36Y77         LUT4 (Prop_lut4_I3_O)        0.124    12.670 r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[5]_i_1/O
                         net (fo=1, routed)           0.000    12.670    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[5]_i_1_n_0
    SLICE_X36Y77         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.250    20.250 r  
    PS7_X0Y0             PS7                          0.000    20.250 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    22.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.100 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.548    23.647    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X36Y77         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[5]/C
                         clock pessimism              0.396    24.044    
                         clock uncertainty           -0.306    23.738    
    SLICE_X36Y77         FDRE (Setup_fdre_C_D)        0.031    23.769    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd_reg[5]
  -------------------------------------------------------------------
                         required time                         23.769    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                 11.099    

Slack (MET) :             11.254ns  (required time - arrival time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.250ns  (clk_fpga_0 rise@20.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 2.987ns (34.359%)  route 5.706ns (65.641%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 23.648 - 20.250 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.608ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.726     3.858    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X40Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.314 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]/Q
                         net (fo=3, routed)           0.648     4.962    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]
    SLICE_X41Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.542 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.542    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_7_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.656    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_12_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.770 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.770    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_13_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.884    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.998    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_9_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.112 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.112    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_8_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.446 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.163     7.608    design_1_i/DIGITAL_CLOCK_0/inst/tick2_reg[0]_i_17_n_6
    SLICE_X43Y80         LUT4 (Prop_lut4_I2_O)        0.303     7.911 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16/O
                         net (fo=1, routed)           0.433     8.344    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_16_n_0
    SLICE_X43Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.468 r  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10/O
                         net (fo=1, routed)           0.520     8.989    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_10_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.113 f  design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4/O
                         net (fo=6, routed)           1.122    10.235    design_1_i/DIGITAL_CLOCK_0/inst/tick2[0]_i_4_n_0
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.124    10.359 r  design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2/O
                         net (fo=2, routed)           0.170    10.529    design_1_i/DIGITAL_CLOCK_0/inst/sec_cd[2]_i_2_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.653 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2/O
                         net (fo=7, routed)           0.786    11.438    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[1]_i_2_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.124    11.562 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4/O
                         net (fo=11, routed)          0.865    12.427    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_4_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.124    12.551 r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_2/O
                         net (fo=1, routed)           0.000    12.551    design_1_i/DIGITAL_CLOCK_0/inst/min_cd[4]_i_2_n_0
    SLICE_X40Y77         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.250    20.250 r  
    PS7_X0Y0             PS7                          0.000    20.250 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    22.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.100 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         1.549    23.648    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X40Y77         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[4]/C
                         clock pessimism              0.434    24.083    
                         clock uncertainty           -0.306    23.777    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029    23.806    design_1_i/DIGITAL_CLOCK_0/inst/min_cd_reg[4]
  -------------------------------------------------------------------
                         required time                         23.806    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                 11.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/PL_LED_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/PL_LED_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.911%)  route 0.140ns (40.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.587     1.506    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X42Y91         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/PL_LED_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  design_1_i/DIGITAL_CLOCK_0/inst/PL_LED_R_reg/Q
                         net (fo=3, routed)           0.140     1.810    design_1_i/DIGITAL_CLOCK_0/inst/PL_LED_R
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.855 r  design_1_i/DIGITAL_CLOCK_0/inst/PL_LED_R_i_1/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/DIGITAL_CLOCK_0/inst/PL_LED_R_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/PL_LED_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.857     1.895    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X42Y91         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/PL_LED_R_reg/C
                         clock pessimism             -0.388     1.506    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.121     1.627    design_1_i/DIGITAL_CLOCK_0/inst/PL_LED_R_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/min_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/min_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.231ns (63.241%)  route 0.134ns (36.759%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.549     1.468    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X29Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/min_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  design_1_i/DIGITAL_CLOCK_0/inst/min_reg[5]/Q
                         net (fo=100, routed)         0.078     1.688    design_1_i/DIGITAL_CLOCK_0/inst/min[5]
    SLICE_X28Y78         LUT6 (Prop_lut6_I2_O)        0.045     1.733 r  design_1_i/DIGITAL_CLOCK_0/inst/min[1]_i_2/O
                         net (fo=1, routed)           0.056     1.789    design_1_i/DIGITAL_CLOCK_0/inst/min[1]_i_2_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  design_1_i/DIGITAL_CLOCK_0/inst/min[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    design_1_i/DIGITAL_CLOCK_0/inst/min[1]_i_1_n_0
    SLICE_X28Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/min_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.816     1.854    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X28Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/min_reg[1]/C
                         clock pessimism             -0.372     1.481    
    SLICE_X28Y78         FDRE (Hold_fdre_C_D)         0.120     1.601    design_1_i/DIGITAL_CLOCK_0/inst/min_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.251ns (68.540%)  route 0.115ns (31.460%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.560     1.479    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X35Y99         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[17]/Q
                         net (fo=2, routed)           0.115     1.736    design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[17]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.846 r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.846    design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[16]_i_1_n_6
    SLICE_X35Y99         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.830     1.868    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X35Y99         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[17]/C
                         clock pessimism             -0.388     1.479    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.105     1.584    design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.546     1.465    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X25Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y78         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[19]/Q
                         net (fo=2, routed)           0.118     1.725    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[19]
    SLICE_X25Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[16]_i_1_n_4
    SLICE_X25Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.813     1.851    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X25Y78         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[19]/C
                         clock pessimism             -0.385     1.465    
    SLICE_X25Y78         FDRE (Hold_fdre_C_D)         0.105     1.570    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.547     1.466    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X25Y79         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[23]/Q
                         net (fo=2, routed)           0.118     1.726    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[23]
    SLICE_X25Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[20]_i_1_n_4
    SLICE_X25Y79         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.814     1.852    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X25Y79         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[23]/C
                         clock pessimism             -0.385     1.466    
    SLICE_X25Y79         FDRE (Hold_fdre_C_D)         0.105     1.571    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.549     1.468    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X35Y77         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[19]/Q
                         net (fo=2, routed)           0.119     1.729    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[19]
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[16]_i_1_n_4
    SLICE_X35Y77         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.816     1.854    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X35Y77         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[19]/C
                         clock pessimism             -0.385     1.468    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.105     1.573    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.547     1.466    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X35Y76         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[15]/Q
                         net (fo=2, routed)           0.119     1.727    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[15]
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[12]_i_1_n_4
    SLICE_X35Y76         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.814     1.852    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X35Y76         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[15]/C
                         clock pessimism             -0.385     1.466    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.105     1.571    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.547     1.466    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X35Y73         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[3]/Q
                         net (fo=2, routed)           0.119     1.727    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[3]
    SLICE_X35Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.835    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[0]_i_2_n_4
    SLICE_X35Y73         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.814     1.852    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X35Y73         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[3]/C
                         clock pessimism             -0.385     1.466    
    SLICE_X35Y73         FDRE (Hold_fdre_C_D)         0.105     1.571    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.560     1.479    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X35Y97         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[11]/Q
                         net (fo=2, routed)           0.119     1.740    design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[11]
    SLICE_X35Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[8]_i_1_n_4
    SLICE_X35Y97         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.830     1.868    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X35Y97         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[11]/C
                         clock pessimism             -0.388     1.479    
    SLICE_X35Y97         FDRE (Hold_fdre_C_D)         0.105     1.584    design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Destination:            design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.125ns period=20.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.560     1.479    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X35Y98         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[15]/Q
                         net (fo=2, routed)           0.119     1.740    design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[15]
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[12]_i_1_n_4
    SLICE_X35Y98         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=175, routed)         0.830     1.868    design_1_i/DIGITAL_CLOCK_0/inst/CLK
    SLICE_X35Y98         FDRE                                         r  design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[15]/C
                         clock pessimism             -0.388     1.479    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.105     1.584    design_1_i/DIGITAL_CLOCK_0/inst/interval_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.125 }
Period(ns):         20.250
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.250      18.095     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.250      19.250     SLICE_X35Y76    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.250      19.250     SLICE_X35Y76    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.250      19.250     SLICE_X35Y76    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.250      19.250     SLICE_X35Y77    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.250      19.250     SLICE_X35Y77    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.250      19.250     SLICE_X35Y77    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.250      19.250     SLICE_X35Y77    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.250      19.250     SLICE_X35Y73    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.250      19.250     SLICE_X35Y78    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y76    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y76    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y76    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y73    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y73    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y73    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y73    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X25Y79    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X25Y79    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X25Y79    design_1_i/DIGITAL_CLOCK_0/inst/tick_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y77    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y77    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y77    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y77    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y78    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y78    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y78    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X35Y78    design_1_i/DIGITAL_CLOCK_0/inst/debounce_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X40Y93    design_1_i/DIGITAL_CLOCK_0/inst/beep_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.125      9.625      SLICE_X40Y93    design_1_i/DIGITAL_CLOCK_0/inst/beep_reg[11]/C



