// Seed: 4073680623
module module_0;
  assign id_1 = 1'b0;
  id_2 :
  assert property (@(posedge id_1(1)) 1)
  else $display;
  wire id_3;
  initial begin : id_4
    $display(id_2, 1, 1);
  end
  wire id_5;
  initial id_3 = ~id_2;
  wire id_6;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wire id_3,
    input tri id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wand id_7,
    input supply1 id_8,
    input wire id_9,
    input wand id_10
    , id_14,
    output tri id_11,
    output supply1 id_12
);
  module_0();
  wire id_15;
endmodule
