--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml struct_desc.twx struct_desc.ncd -o struct_desc.twr
struct_desc.pcf -ucf decoder_2_4.ucf

Design file:              struct_desc.ncd
Physical constraint file: struct_desc.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DPSwitch<0>    |LED<0>         |    7.405|
DPSwitch<0>    |LED<1>         |    7.638|
DPSwitch<0>    |LED<2>         |    7.250|
DPSwitch<0>    |LED<3>         |    7.295|
DPSwitch<1>    |LED<0>         |    6.534|
DPSwitch<1>    |LED<1>         |    6.733|
DPSwitch<1>    |LED<2>         |    6.531|
DPSwitch<1>    |LED<3>         |    6.573|
Switch<0>      |LED<0>         |    7.012|
Switch<0>      |LED<1>         |    7.214|
Switch<0>      |LED<2>         |    6.911|
Switch<0>      |LED<3>         |    6.934|
Switch<1>      |LED<4>         |    6.950|
Switch<1>      |LED<5>         |    7.169|
Switch<1>      |LED<6>         |    7.230|
Switch<1>      |LED<7>         |    7.149|
Switch<2>      |LED<4>         |    6.678|
Switch<2>      |LED<5>         |    6.935|
Switch<2>      |LED<6>         |    6.958|
Switch<2>      |LED<7>         |    6.915|
Switch<3>      |LED<4>         |    6.809|
Switch<3>      |LED<5>         |    7.062|
Switch<3>      |LED<6>         |    7.089|
Switch<3>      |LED<7>         |    7.042|
Switch<4>      |LED<4>         |    6.743|
Switch<4>      |LED<5>         |    6.965|
Switch<4>      |LED<6>         |    7.023|
Switch<4>      |LED<7>         |    6.945|
---------------+---------------+---------+


Analysis completed Sun Sep 21 18:49:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



