/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allregs_h.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_HASH_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1080003,
        0,
        0,
        11,
        soc_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1080004,
        0,
        0,
        12,
        soc_HASH_CONTROL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x01014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6000400,
        0,
        0,
        11,
        soc_HASH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6000400,
        0,
        0,
        14,
        soc_HASH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1080004,
        0,
        0,
        8,
        soc_HASH_CONTROL_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6000400,
        0,
        0,
        8,
        soc_HASH_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1080004,
        0,
        0,
        12,
        soc_HASH_CONTROL_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x01014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002200,
        0,
        0,
        14,
        soc_HASH_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000300,
        0,
        0,
        15,
        soc_HASH_CONTROL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
        26,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002200,
        0,
        0,
        14,
        soc_HASH_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6e000300,
        0,
        0,
        15,
        soc_HASH_CONTROL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
        27,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1080004,
        0,
        0,
        11,
        soc_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16004000,
        0,
        0,
        15,
        soc_HASH_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1080004,
        0,
        0,
        13,
        soc_HASH_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16002600,
        0,
        0,
        12,
        soc_HASH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56770_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        16,
        soc_HASH_CONTROL_BCM56770_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
        26,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1080604,
        0,
        0,
        13,
        soc_HASH_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080640,
        0,
        0,
        13,
        soc_HASH_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56840_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5080640,
        0,
        0,
        14,
        soc_HASH_CONTROL_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16004000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        14,
        soc_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x16004000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        15,
        soc_HASH_CONTROL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6a000300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        15,
        soc_HASH_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
        26,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a001700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        14,
        soc_HASH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
        14,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x5e001700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        14,
        soc_HASH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
        23,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe000500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        10,
        soc_HASH_CONTROL_BCM56980_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000016, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HASH_TABLE_PARITY_CONTROLr */
        soc_block_list[87],
        soc_genreg,
        1,
        0,
        0xfe001a00,
        0,
        0,
        5,
        soc_HASH_TABLE_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        63,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_ADDR_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1c2,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_HBC_BIST_ADDR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_BIST_ADDR_CONFIG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1a1,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_HBC_BIST_ADDR_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_BIST_ADDR_CONFIG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1b4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_HBC_BIST_ADDR_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_BIST_ADDR_CONFIG_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x138,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_HBC_BIST_ADDR_CONFIG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_BANK_REORDERr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1c5,
        0,
        0,
        5,
        soc_HBC_BIST_BANK_REORDERr_fields,
        SOC_RESET_VAL_DEC(0x00000463, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_BIST_BANK_REORDER_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1a4,
        0,
        0,
        5,
        soc_HBC_BIST_BANK_REORDER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000463, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_BIST_BANK_REORDER_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1b7,
        0,
        0,
        5,
        soc_HBC_BIST_BANK_REORDER_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000463, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_BIST_BANK_REORDER_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x139,
        0,
        0,
        5,
        soc_HBC_BIST_BANK_REORDER_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000463, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_COMMAND_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1bf,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_HBC_BIST_COMMAND_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_BIST_COMMAND_CONFIG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x19e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_HBC_BIST_COMMAND_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_BIST_COMMAND_CONFIG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1b1,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_HBC_BIST_COMMAND_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_BIST_COMMAND_CONFIG_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x137,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_HBC_BIST_COMMAND_CONFIG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_CONTROLr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1ba,
        0,
        0,
        3,
        soc_HBC_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_BIST_CONTROL_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x199,
        0,
        0,
        3,
        soc_HBC_BIST_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_BIST_CONTROL_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1ac,
        0,
        0,
        3,
        soc_HBC_BIST_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_BIST_CONTROL_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x135,
        0,
        0,
        3,
        soc_HBC_BIST_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_DATA_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1c6,
        0,
        0,
        3,
        soc_HBC_BIST_DATA_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_BIST_DATA_CONFIG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1a5,
        0,
        0,
        3,
        soc_HBC_BIST_DATA_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_BIST_DATA_CONFIG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1b8,
        0,
        0,
        3,
        soc_HBC_BIST_DATA_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_BIST_DATA_CONFIG_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x13a,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_HBC_BIST_DATA_CONFIG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_DATA_MISR_MAPr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x21f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        20,
        soc_HBC_BIST_DATA_MISR_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_BIST_DATA_MISR_MAP_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x211,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        20,
        soc_HBC_BIST_DATA_MISR_MAP_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_DATA_PRESETr */
        soc_block_list[165],
        soc_genreg,
        16,
        0,
        0x20f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_HBC_BIST_DATA_PRESETr_fields,
        SOC_RESET_VAL_DEC(0x000aaaaa, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_BIST_DATA_PRESET_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        16,
        0,
        0x1ee,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_HBC_BIST_DATA_PRESET_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000aaaaa, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_BIST_DATA_PRESET_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        16,
        0,
        0x201,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_HBC_BIST_DATA_PRESET_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x000aaaaa, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_DWORD_MISR_STATEr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x22b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_HBC_BIST_DWORD_MISR_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_BIST_DWORD_MISR_STATE_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x206,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_HBC_BIST_DWORD_MISR_STATE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_BIST_DWORD_MISR_STATE_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x21d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_HBC_BIST_DWORD_MISR_STATE_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_ERR_COUNTERSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x223,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        6,
        soc_HBC_BIST_ERR_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_BIST_ERR_COUNTERS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1fe,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        6,
        soc_HBC_BIST_ERR_COUNTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_BIST_ERR_COUNTERS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x215,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        6,
        soc_HBC_BIST_ERR_COUNTERS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_BIST_ERR_COUNTERS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x144,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_HBC_BIST_ERR_COUNTERS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_PATTERNr */
        soc_block_list[165],
        soc_genreg,
        8,
        0,
        0x1c7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_BIST_PATTERNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_BIST_PATTERN_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        8,
        0,
        0x1a6,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_BIST_PATTERN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_BIST_PATTERN_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        8,
        0,
        0x1b9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_BIST_PATTERN_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_BIST_PATTERN_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        8,
        0,
        0x13c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_HBC_BIST_PATTERN_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_BIST_PRBS_SEEDr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x13b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_HBC_BIST_PRBS_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_STATUSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1bb,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        5,
        soc_HBC_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_BIST_STATUS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x19a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        5,
        soc_HBC_BIST_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_BIST_STATUS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1ad,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        5,
        soc_HBC_BIST_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_BIST_STATUS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x136,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_BIST_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BLOCKED_BY_COHERENCY_CNTr */
        soc_block_list[165],
        soc_genreg,
        32,
        0,
        0x13a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_HBC_BLOCKED_BY_COHERENCY_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_BLOCKED_BY_COHERENCY_CNT_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        32,
        0,
        0x12e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_HBC_BLOCKED_BY_COHERENCY_CNT_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_BROADCAST_IDSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        2,
        soc_HBC_BROADCAST_IDSr_fields,
        SOC_RESET_VAL_DEC(0x003ffffe, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_COMMON_ASYNC_FIFO_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_64_BITS,
        0,
        22,
        soc_HBC_COMMON_ASYNC_FIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_DATA_PATH_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x148,
        0,
        0,
        2,
        soc_HBC_DATA_PATH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_DATA_SOURCE_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        2,
        0,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_DATA_SOURCE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0003e9f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_DATA_SOURCE_CONFIG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        2,
        0,
        0x10f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_DATA_SOURCE_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0003e9f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_DATA_SOURCE_CONFIG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10f,
        SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_DATA_SOURCE_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003e9f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_DATA_SOURCE_CONFIG_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        2,
        0,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_DATA_SOURCE_CONFIG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003e9f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_DFI_PHY_LVL_HAND_SHAKEr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x147,
        0,
        0,
        2,
        soc_HBC_DFI_PHY_LVL_HAND_SHAKEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_DRAM_CHANNEL_BLOCKED_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x176,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_HBC_DRAM_CHANNEL_BLOCKED_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x3ec02711, 0x00006401)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_DRAM_CHANNEL_BLOCKED_CONFIG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x155,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_HBC_DRAM_CHANNEL_BLOCKED_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3ec02711, 0x00006401)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_DRAM_CHANNEL_BLOCKED_CONFIG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_HBC_DRAM_CHANNEL_BLOCKED_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ec02711, 0x00006401)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_DRAM_CHANNEL_BLOCKED_STATUSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x178,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_HBC_DRAM_CHANNEL_BLOCKED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_DRAM_CHANNEL_BLOCKED_STATUS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x157,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_HBC_DRAM_CHANNEL_BLOCKED_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_DRAM_CHANNEL_BLOCKED_STATUS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x16a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_HBC_DRAM_CHANNEL_BLOCKED_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_DSI_ASYNC_FIFO_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        2,
        0,
        0x112,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        16,
        soc_HBC_DSI_ASYNC_FIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_DSI_ASYNC_FIFO_CONFIG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        2,
        0,
        0x111,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        16,
        soc_HBC_DSI_ASYNC_FIFO_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_DSI_ASYNC_FIFO_CONFIG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_REG_ARRAY,
        0,
        14,
        soc_HBC_DSI_ASYNC_FIFO_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_DSI_INTERRUPT_MASK_REGISTERr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        36,
        soc_HBC_DSI_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_DSI_INTERRUPT_MASK_REGISTER_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        26,
        soc_HBC_DSI_INTERRUPT_MASK_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_DSI_INTERRUPT_MASK_REGISTER_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        12,
        soc_HBC_DSI_INTERRUPT_MASK_REGISTER_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_DSI_INTERRUPT_MASK_REGISTER_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x101,
        SOC_REG_FLAG_64_BITS,
        0,
        37,
        soc_HBC_DSI_INTERRUPT_MASK_REGISTER_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_DSI_INTERRUPT_REGISTERr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        36,
        soc_HBC_DSI_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_DSI_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        26,
        soc_HBC_DSI_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_DSI_INTERRUPT_REGISTER_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        12,
        soc_HBC_DSI_INTERRUPT_REGISTER_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_DSI_INTERRUPT_REGISTER_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        37,
        soc_HBC_DSI_INTERRUPT_REGISTER_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_DSI_INTERRUPT_REGISTER_TESTr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x103,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_HBC_DSI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_DSI_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        1,
        soc_HBC_DSI_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_DSI_INTERRUPT_REGISTER_TEST_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        1,
        soc_HBC_DSI_INTERRUPT_REGISTER_TEST_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_DSI_INTERRUPT_REGISTER_TEST_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_HBC_DSI_INTERRUPT_REGISTER_TEST_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_DS_ASYNC_FIFO_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        2,
        0,
        0x10e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_DS_ASYNC_FIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_1B_ERR_CNTr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_ECC_1B_ERR_CNT_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_ECC_1B_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_ECC_1B_ERR_CNT_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_ECC_1B_ERR_CNT_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_ECC_1B_ERR_CNT_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_ECC_1B_ERR_CNT_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_2B_ERR_CNTr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_ECC_2B_ERR_CNT_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_ECC_2B_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_ECC_2B_ERR_CNT_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_ECC_2B_ERR_CNT_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_ECC_2B_ERR_CNT_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_ECC_2B_ERR_CNT_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        11,
        soc_HBC_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        11,
        soc_HBC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        8,
        soc_HBC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        6,
        soc_HBC_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        11,
        soc_HBC_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        11,
        soc_HBC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        8,
        soc_HBC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        6,
        soc_HBC_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTERr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_HBC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_HBC_ECC_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTER_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_HBC_ECC_INTERRUPT_REGISTER_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTER_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_HBC_ECC_INTERRUPT_REGISTER_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_HBC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_HBC_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTER_MASK_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_HBC_ECC_INTERRUPT_REGISTER_MASK_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTER_MASK_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_HBC_ECC_INTERRUPT_REGISTER_MASK_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_HBC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_HBC_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTER_TEST_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_HBC_ECC_INTERRUPT_REGISTER_TEST_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTER_TEST_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_HBC_ECC_INTERRUPT_REGISTER_TEST_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_HBC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_HBC_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_HBC_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_HBC_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ERROR_INITIATION_DATAr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_HBC_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_FIFOS_ENTRIESr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x145,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        15,
        soc_HBC_FIFOS_ENTRIESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_GTIMER_CONFIGURATIONr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_HBC_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_GTIMER_CONFIGURATION_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_HBC_GTIMER_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_GTIMER_CONFIGURATION_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_HBC_GTIMER_CONFIGURATION_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_GTIMER_CONFIGURATION_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_HBC_GTIMER_CONFIGURATION_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_GTIMER_CYCLEr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_HBC_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_GTIMER_CYCLE_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_HBC_GTIMER_CYCLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_GTIMER_CYCLE_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_HBC_GTIMER_CYCLE_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_GTIMER_CYCLE_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_HBC_GTIMER_CYCLE_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_COLUMN_ACCESS_TIMINGSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x161,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_HBC_HBM_COLUMN_ACCESS_TIMINGSr_fields,
        SOC_RESET_VAL_DEC(0x83204084, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_HBM_COLUMN_ACCESS_TIMINGS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_HBC_HBM_COLUMN_ACCESS_TIMINGS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x83204084, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_HBM_COLUMN_ACCESS_TIMINGS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x153,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_HBC_HBM_COLUMN_ACCESS_TIMINGS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x83204084, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_HBM_COLUMN_ACCESS_TIMINGS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x11b,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_HBC_HBM_COLUMN_ACCESS_TIMINGS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x83204084, 0x000000a2)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_COMMAND_COUNTERSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x19c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        7,
        soc_HBC_HBM_COMMAND_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_HBM_COMMAND_COUNTERS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x17b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        7,
        soc_HBC_HBM_COMMAND_COUNTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_HBM_COMMAND_COUNTERS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x18e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        7,
        soc_HBC_HBM_COMMAND_COUNTERS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_HBM_COMMAND_COUNTERS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        7,
        soc_HBC_HBM_COMMAND_COUNTERS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10a,
        0,
        0,
        13,
        soc_HBC_HBM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x001301d4, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_HBM_CONFIG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x109,
        0,
        0,
        13,
        soc_HBC_HBM_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x001301d4, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_HBM_CONFIG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x109,
        0,
        0,
        13,
        soc_HBC_HBM_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x001301d4, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_HBM_CONFIG_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x109,
        0,
        0,
        9,
        soc_HBC_HBM_CONFIG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001301, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_CPU_CONTROLr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_64_BITS,
        0,
        21,
        soc_HBC_HBM_CPU_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x0ff00c00)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_HBM_CPU_CONTROL_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x15f,
        SOC_REG_FLAG_64_BITS,
        0,
        21,
        soc_HBC_HBM_CPU_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x0ff00c00)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_HBM_CPU_CONTROL_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_64_BITS,
        0,
        21,
        soc_HBC_HBM_CPU_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x0ff00c00)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_HBM_CPU_CONTROL_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x12c,
        0,
        0,
        8,
        soc_HBC_HBM_CPU_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_ECC_ERR_INFOr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x192,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_HBC_HBM_ECC_ERR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_HBM_ECC_ERR_INFO_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x171,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_HBC_HBM_ECC_ERR_INFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_HBM_ECC_ERR_INFO_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x184,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_HBC_HBM_ECC_ERR_INFO_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_HBM_ECC_ERR_INFO_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x12e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        7,
        soc_HBC_HBM_ECC_ERR_INFO_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_ERR_COUNTERSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x182,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        13,
        soc_HBC_HBM_ERR_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_HBM_ERR_COUNTERS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x161,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        13,
        soc_HBC_HBM_ERR_COUNTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_HBM_ERR_COUNTERS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x174,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        13,
        soc_HBC_HBM_ERR_COUNTERS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_HBM_ERR_COUNTERS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x12d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        13,
        soc_HBC_HBM_ERR_COUNTERS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_GENERAL_TIMINGSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x164,
        0,
        0,
        2,
        soc_HBC_HBM_GENERAL_TIMINGSr_fields,
        SOC_RESET_VAL_DEC(0x000003c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_HBM_GENERAL_TIMINGS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x143,
        0,
        0,
        2,
        soc_HBC_HBM_GENERAL_TIMINGS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000003c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_HBM_GENERAL_TIMINGS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x156,
        0,
        0,
        2,
        soc_HBC_HBM_GENERAL_TIMINGS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_HBM_GENERAL_TIMINGS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x11d,
        0,
        0,
        2,
        soc_HBC_HBM_GENERAL_TIMINGS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_MODE_REGISTERSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_HBC_HBM_MODE_REGISTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_HBM_MODE_REGISTERS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_HBC_HBM_MODE_REGISTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_HBM_MODE_REGISTERS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_HBC_HBM_MODE_REGISTERS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_HBM_MODE_REGISTERS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_HBC_HBM_MODE_REGISTERS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_MODE_REGISTER_MANAGER_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        2,
        soc_HBC_HBM_MODE_REGISTER_MANAGER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_HBM_MODE_REGISTER_MANAGER_CONFIG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10e,
        0,
        0,
        2,
        soc_HBC_HBM_MODE_REGISTER_MANAGER_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_HBM_MODE_REGISTER_MANAGER_CONFIG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10e,
        0,
        0,
        2,
        soc_HBC_HBM_MODE_REGISTER_MANAGER_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_HBM_MODE_REGISTER_MANAGER_CONFIG_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10b,
        0,
        0,
        2,
        soc_HBC_HBM_MODE_REGISTER_MANAGER_CONFIG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_PHY_CH_REGISTER_ACCESS_ERRORr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x235,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_HBC_HBM_PHY_CH_REGISTER_ACCESS_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_HBM_PHY_CH_REGISTER_ACCESS_ERROR_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x210,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_HBC_HBM_PHY_CH_REGISTER_ACCESS_ERROR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_HBM_PHY_CH_REGISTER_ACCESS_ERROR_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x227,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_HBC_HBM_PHY_CH_REGISTER_ACCESS_ERROR_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_REFRESH_INTERVALSr */
        soc_block_list[165],
        soc_genreg,
        8,
        0,
        0x165,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_HBM_REFRESH_INTERVALSr_fields,
        SOC_RESET_VAL_DEC(0x003d0f3c, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_HBM_REFRESH_INTERVALS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        8,
        0,
        0x144,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_HBM_REFRESH_INTERVALS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x003d0f3c, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_HBM_REFRESH_INTERVALS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        8,
        0,
        0x157,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_HBM_REFRESH_INTERVALS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x003d0f3c, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_HBM_REFRESH_INTERVALS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        8,
        0,
        0x11e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_HBM_REFRESH_INTERVALS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x003d0f3c, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_REFRESH_TIMINGSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x163,
        0,
        0,
        3,
        soc_HBC_HBM_REFRESH_TIMINGSr_fields,
        SOC_RESET_VAL_DEC(0x00a28104, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_HBM_REFRESH_TIMINGS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x142,
        0,
        0,
        3,
        soc_HBC_HBM_REFRESH_TIMINGS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00a28104, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_HBM_REFRESH_TIMINGS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x155,
        0,
        0,
        3,
        soc_HBC_HBM_REFRESH_TIMINGS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a28104, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_HBM_REFRESH_TIMINGS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x11c,
        0,
        0,
        3,
        soc_HBC_HBM_REFRESH_TIMINGS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a28104, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_ROW_ACCESS_TIMINGSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x15e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        11,
        soc_HBC_HBM_ROW_ACCESS_TIMINGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_HBM_ROW_ACCESS_TIMINGS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x13d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        11,
        soc_HBC_HBM_ROW_ACCESS_TIMINGS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_HBM_ROW_ACCESS_TIMINGS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x150,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        11,
        soc_HBC_HBM_ROW_ACCESS_TIMINGS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_HBM_ROW_ACCESS_TIMINGS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x11a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        11,
        soc_HBC_HBM_ROW_ACCESS_TIMINGS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMANDr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_HBC_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_HBC_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_HBC_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_ADDRESS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_HBC_INDIRECT_COMMAND_ADDRESS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_ADDRESS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_HBC_INDIRECT_COMMAND_ADDRESS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_HBC_INDIRECT_COMMAND_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_HBC_INDIRECT_COMMAND_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_HBC_INDIRECT_COMMAND_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBC_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBC_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_RD_DATA_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBC_INDIRECT_COMMAND_RD_DATA_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_RD_DATA_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBC_INDIRECT_COMMAND_RD_DATA_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_HBC_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_HBC_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_WR_DATA_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_HBC_INDIRECT_COMMAND_WR_DATA_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_WR_DATA_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_HBC_INDIRECT_COMMAND_WR_DATA_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_HBC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_INDIRECT_FORCE_BUBBLE_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_HBC_INDIRECT_FORCE_BUBBLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_FORCE_BUBBLE_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_HBC_INDIRECT_FORCE_BUBBLE_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_FORCE_BUBBLE_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        5,
        soc_HBC_INDIRECT_FORCE_BUBBLE_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INTERRUPT_MASK_REGISTERr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_HBC_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_INTERRUPT_MASK_REGISTER_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_HBC_INTERRUPT_MASK_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_INTERRUPT_MASK_REGISTER_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_HBC_INTERRUPT_MASK_REGISTER_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_INTERRUPT_MASK_REGISTER_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_HBC_INTERRUPT_MASK_REGISTER_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INTERRUPT_REGISTERr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        6,
        soc_HBC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        6,
        soc_HBC_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_INTERRUPT_REGISTER_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        6,
        soc_HBC_INTERRUPT_REGISTER_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_INTERRUPT_REGISTER_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        6,
        soc_HBC_INTERRUPT_REGISTER_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_HBC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_HBC_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_INTERRUPT_REGISTER_TEST_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_HBC_INTERRUPT_REGISTER_TEST_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_INTERRUPT_REGISTER_TEST_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_HBC_INTERRUPT_REGISTER_TEST_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_LAST_RETURNED_DATAr */
        soc_block_list[165],
        soc_genreg,
        4,
        0,
        0x1a5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_HBC_LAST_RETURNED_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_LAST_RETURNED_DATA_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        4,
        0,
        0x184,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_HBC_LAST_RETURNED_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_LAST_RETURNED_DATA_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        4,
        0,
        0x197,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_HBC_LAST_RETURNED_DATA_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_LAST_RETURNED_DATA_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        4,
        0,
        0x130,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_HBC_LAST_RETURNED_DATA_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PARITY_ERR_CNTr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_PARITY_ERR_CNT_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_PARITY_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_PARITY_ERR_CNT_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_PARITY_ERR_CNT_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_PARITY_ERR_CNT_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_PARITY_ERR_CNT_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PAR_ERR_MEM_MASKr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        22,
        soc_HBC_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_PAR_ERR_MEM_MASK_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        20,
        soc_HBC_PAR_ERR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_PAR_ERR_MEM_MASK_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        17,
        soc_HBC_PAR_ERR_MEM_MASK_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_PAR_ERR_MEM_MASK_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        8,
        soc_HBC_PAR_ERR_MEM_MASK_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_PHY_INIT_STATUSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x146,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_HBC_PHY_INIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_BANK_REMAPPINGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x17e,
        0,
        0,
        5,
        soc_HBC_PIPELINES_BANK_REMAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00004688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_PIPELINES_BANK_REMAPPING_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x15d,
        0,
        0,
        5,
        soc_HBC_PIPELINES_BANK_REMAPPING_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_BANK_REMAPPING_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x170,
        0,
        0,
        5,
        soc_HBC_PIPELINES_BANK_REMAPPING_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_BANK_REMAPPING_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x12a,
        0,
        0,
        5,
        soc_HBC_PIPELINES_BANK_REMAPPING_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004688, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_COMMAND_PIN_MUXr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x17c,
        SOC_REG_FLAG_64_BITS,
        0,
        14,
        soc_HBC_PIPELINES_COMMAND_PIN_MUXr_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00dcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_PIPELINES_COMMAND_PIN_MUX_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x15b,
        SOC_REG_FLAG_64_BITS,
        0,
        14,
        soc_HBC_PIPELINES_COMMAND_PIN_MUX_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00dcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_COMMAND_PIN_MUX_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x16e,
        SOC_REG_FLAG_64_BITS,
        0,
        14,
        soc_HBC_PIPELINES_COMMAND_PIN_MUX_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00dcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x17b,
        0,
        0,
        12,
        soc_HBC_PIPELINES_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000508cc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_PIPELINES_CONFIG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x15a,
        0,
        0,
        12,
        soc_HBC_PIPELINES_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000508cc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_CONFIG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x16d,
        0,
        0,
        12,
        soc_HBC_PIPELINES_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x000508cc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_CONFIG_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x129,
        0,
        0,
        11,
        soc_HBC_PIPELINES_CONFIG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040508, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_DEBUGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1b9,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        8,
        soc_HBC_PIPELINES_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_PIPELINES_DEBUG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x198,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        8,
        soc_HBC_PIPELINES_DEBUG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_DEBUG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x1ab,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        8,
        soc_HBC_PIPELINES_DEBUG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_DEBUG_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x134,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        8,
        soc_HBC_PIPELINES_DEBUG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_INTERRUPT_MASK_REGISTERr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        14,
        soc_HBC_PIPELINES_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_PIPELINES_INTERRUPT_MASK_REGISTER_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        14,
        soc_HBC_PIPELINES_INTERRUPT_MASK_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_INTERRUPT_MASK_REGISTER_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        14,
        soc_HBC_PIPELINES_INTERRUPT_MASK_REGISTER_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_INTERRUPT_MASK_REGISTER_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        22,
        soc_HBC_PIPELINES_INTERRUPT_MASK_REGISTER_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_INTERRUPT_REGISTERr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x107,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        14,
        soc_HBC_PIPELINES_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_PIPELINES_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x106,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        14,
        soc_HBC_PIPELINES_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_INTERRUPT_REGISTER_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x106,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        14,
        soc_HBC_PIPELINES_INTERRUPT_REGISTER_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_INTERRUPT_REGISTER_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x106,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        22,
        soc_HBC_PIPELINES_INTERRUPT_REGISTER_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_INTERRUPT_REGISTER_TESTr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x109,
        0,
        0,
        1,
        soc_HBC_PIPELINES_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_PIPELINES_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_HBC_PIPELINES_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_INTERRUPT_REGISTER_TEST_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_HBC_PIPELINES_INTERRUPT_REGISTER_TEST_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_INTERRUPT_REGISTER_TEST_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_HBC_PIPELINES_INTERRUPT_REGISTER_TEST_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_PHY_RCMDr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x17f,
        0,
        0,
        4,
        soc_HBC_PIPELINES_PHY_RCMDr_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_PIPELINES_PHY_RCMD_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x15e,
        0,
        0,
        4,
        soc_HBC_PIPELINES_PHY_RCMD_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_PHY_RCMD_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x171,
        0,
        0,
        4,
        soc_HBC_PIPELINES_PHY_RCMD_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_PHY_RCMD_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x12b,
        0,
        0,
        2,
        soc_HBC_PIPELINES_PHY_RCMD_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RDR_DS_TRANS_CNTr */
        soc_block_list[165],
        soc_genreg,
        2,
        0,
        0x15b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_HBC_RDR_DS_TRANS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RDR_DS_TRANS_CNT_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        2,
        0,
        0x13a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_HBC_RDR_DS_TRANS_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RDR_INTERRUPT_MASK_REGISTERr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        2,
        soc_HBC_RDR_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RDR_INTERRUPT_MASK_REGISTER_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        2,
        soc_HBC_RDR_INTERRUPT_MASK_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_RDR_INTERRUPT_MASK_REGISTER_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        2,
        soc_HBC_RDR_INTERRUPT_MASK_REGISTER_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_RDR_INTERRUPT_MASK_REGISTER_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        9,
        soc_HBC_RDR_INTERRUPT_MASK_REGISTER_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RDR_INTERRUPT_REGISTERr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x104,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        2,
        soc_HBC_RDR_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RDR_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x103,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        2,
        soc_HBC_RDR_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_RDR_INTERRUPT_REGISTER_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x103,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        2,
        soc_HBC_RDR_INTERRUPT_REGISTER_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_RDR_INTERRUPT_REGISTER_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x103,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        9,
        soc_HBC_RDR_INTERRUPT_REGISTER_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RDR_INTERRUPT_REGISTER_TESTr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        1,
        soc_HBC_RDR_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RDR_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        1,
        soc_HBC_RDR_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_RDR_INTERRUPT_REGISTER_TEST_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        1,
        soc_HBC_RDR_INTERRUPT_REGISTER_TEST_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_RDR_INTERRUPT_REGISTER_TEST_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        1,
        soc_HBC_RDR_INTERRUPT_REGISTER_TEST_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RDR_RD_INFO_WMKr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x15d,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_HBC_RDR_RD_INFO_WMKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RDR_RD_INFO_WMK_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x13c,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_HBC_RDR_RD_INFO_WMK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_RDR_RD_INFO_WMK_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x14f,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_HBC_RDR_RD_INFO_WMK_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_RDR_RD_INFO_WMK_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x119,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_HBC_RDR_RD_INFO_WMK_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RDR_TOT_TRANS_CNTr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x15a,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_HBC_RDR_TOT_TRANS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RDR_TOT_TRANS_CNT_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x139,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_HBC_RDR_TOT_TRANS_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_RDR_TOT_TRANS_CNT_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x14e,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_HBC_RDR_TOT_TRANS_CNT_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_RDR_TOT_TRANS_CNT_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x118,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_HBC_RDR_TOT_TRANS_CNT_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_READ_DATA_REORDER_STATUSr */
        soc_block_list[165],
        soc_genreg,
        2,
        0,
        0x114,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_READ_DATA_REORDER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_READ_DATA_REORDER_STATUS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        2,
        0,
        0x113,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_READ_DATA_REORDER_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_READ_DATA_REORDER_STATUS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_READ_DATA_REORDER_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_READ_DATA_REORDER_STATUS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        2,
        0,
        0x111,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBC_READ_DATA_REORDER_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_REG_0041r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_HBC_REG_0041r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_REG_0041_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_HBC_REG_0041_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_REG_0041_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_HBC_REG_0041_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_REG_0041_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_HBC_REG_0041_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_REG_00A4r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        11,
        soc_HBC_REG_00A4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_REG_00A6r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        11,
        soc_HBC_REG_00A6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_REG_00AAr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        22,
        soc_HBC_REG_00AAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_REG_00C2r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_HBC_REG_00C2r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_REG_00C2_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_HBC_REG_00C2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_REG_00C2_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_HBC_REG_00C2_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_REG_00C2_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_HBC_REG_00C2_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_REQUEST_PATH_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x149,
        0,
        0,
        2,
        soc_HBC_REQUEST_PATH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_MIRROR_ADDRr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_HBC_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RESERVED_MIRROR_ADDR_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_HBC_RESERVED_MIRROR_ADDR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_MTCDr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_HBC_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RESERVED_MTCD_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_HBC_RESERVED_MTCD_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_RESERVED_MTCD_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_HBC_RESERVED_MTCD_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_RESERVED_MTCD_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        9,
        soc_HBC_RESERVED_MTCD_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_MTCPr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_HBC_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RESERVED_MTCP_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_HBC_RESERVED_MTCP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_RESERVED_MTCP_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_HBC_RESERVED_MTCP_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_RESERVED_MTCP_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        24,
        soc_HBC_RESERVED_MTCP_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_1r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_2r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_3r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_0_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_0_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_0_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_1_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_1_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_1_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_1_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_1_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_2_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_2_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_2_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_2_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_2_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_3_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_3_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_3_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_3_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_HBC_RESERVED_SPARE_3_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RPBQ_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x131,
        0,
        0,
        2,
        soc_HBC_RPBQ_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000108, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RPBQ_CONFIG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x130,
        0,
        0,
        2,
        soc_HBC_RPBQ_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000108, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_RPBQ_CONFIG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x125,
        0,
        0,
        2,
        soc_HBC_RPBQ_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000108, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_RPBQ_CONFIG_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x116,
        0,
        0,
        2,
        soc_HBC_RPBQ_CONFIG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000108, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RPBQ_STATUSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x132,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBC_RPBQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_RPBQ_STATUS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBC_RPBQ_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_RPBQ_STATUS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBC_RPBQ_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_RPBQ_STATUS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x117,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBC_RPBQ_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_SBUS_BROADCAST_IDr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_HBC_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_SBUS_BROADCAST_ID_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_HBC_SBUS_BROADCAST_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_SBUS_BROADCAST_ID_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_HBC_SBUS_BROADCAST_ID_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_SBUS_LAST_IN_CHAINr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_HBC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_SBUS_LAST_IN_CHAIN_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_HBC_SBUS_LAST_IN_CHAIN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_SBUS_LAST_IN_CHAIN_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_HBC_SBUS_LAST_IN_CHAIN_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_SBUS_LAST_IN_CHAIN_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_HBC_SBUS_LAST_IN_CHAIN_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_SPECIAL_CLOCK_CONTROLSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        1,
        soc_HBC_SPECIAL_CLOCK_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_SPECIAL_CLOCK_CONTROLS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        2,
        soc_HBC_SPECIAL_CLOCK_CONTROLS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_SPECIAL_CLOCK_CONTROLS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0xac,
        0,
        0,
        2,
        soc_HBC_SPECIAL_CLOCK_CONTROLS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_TSM_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x16d,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_HBC_TSM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00008106)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_TSM_CONFIG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x14c,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_HBC_TSM_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00008106)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_TSM_CONFIG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x15f,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_HBC_TSM_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x20008106)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_TSM_CONFIG_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_HBC_TSM_CONFIG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00008106)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_TSM_DEBUGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x172,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_TSM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_TSM_DEBUG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x151,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_TSM_DEBUG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_TSM_DEBUG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_TSM_DEBUG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_TSM_DEBUG_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HBC_TSM_DEBUG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_TSM_READ_WRITE_SWITCH_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x16f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        11,
        soc_HBC_TSM_READ_WRITE_SWITCH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_TSM_READ_WRITE_SWITCH_CONFIG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x14e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        11,
        soc_HBC_TSM_READ_WRITE_SWITCH_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_TSM_READ_WRITE_SWITCH_CONFIG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x161,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        11,
        soc_HBC_TSM_READ_WRITE_SWITCH_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_TSM_READ_WRITE_SWITCH_CONFIG_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        13,
        soc_HBC_TSM_READ_WRITE_SWITCH_CONFIG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_WDB_STATUSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_HBC_WDB_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_WDB_STATUS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x125,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_HBC_WDB_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_WDB_STATUS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x11a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_HBC_WDB_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_WDB_STATUS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x113,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_HBC_WDB_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_WPBQ_CONFIGr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x128,
        0,
        0,
        1,
        soc_HBC_WPBQ_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_WPBQ_CONFIG_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x127,
        0,
        0,
        1,
        soc_HBC_WPBQ_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_WPBQ_CONFIG_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x11c,
        0,
        0,
        1,
        soc_HBC_WPBQ_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_WPBQ_CONFIG_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x114,
        0,
        0,
        1,
        soc_HBC_WPBQ_CONFIG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_WPBQ_STATUSr */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBC_WPBQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBC_WPBQ_STATUS_BCM88690_B0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBC_WPBQ_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBC_WPBQ_STATUS_BCM88800_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x11d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBC_WPBQ_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBC_WPBQ_STATUS_BCM88850_A0r */
        soc_block_list[165],
        soc_genreg,
        1,
        0,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBC_WPBQ_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_BROADCAST_IDSr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        2,
        soc_HBMC_BROADCAST_IDSr_fields,
        SOC_RESET_VAL_DEC(0x003ffffe, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTERr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_HBMC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_HBMC_ECC_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTER_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_HBMC_ECC_INTERRUPT_REGISTER_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTER_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_HBMC_ECC_INTERRUPT_REGISTER_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_HBMC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_HBMC_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTER_MASK_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_HBMC_ECC_INTERRUPT_REGISTER_MASK_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTER_MASK_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_HBMC_ECC_INTERRUPT_REGISTER_MASK_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_HBMC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_HBMC_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTER_TEST_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_HBMC_ECC_INTERRUPT_REGISTER_TEST_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTER_TEST_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_HBMC_ECC_INTERRUPT_REGISTER_TEST_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_HBMC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_HBMC_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_HBMC_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_HBMC_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_GTIMER_CONFIGURATIONr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_HBMC_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_GTIMER_CYCLEr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_HBMC_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_CHANNEL_CONTROLr */
        soc_block_list[186],
        soc_genreg,
        9,
        0,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBMC_HBM_PHY_CHANNEL_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_CHANNEL_CONTROL_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        9,
        0,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBMC_HBM_PHY_CHANNEL_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_CHANNEL_CONTROL_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        9,
        0,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_HBMC_HBM_PHY_CHANNEL_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_CHM_REGISTER_ACCESS_ERRORr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x116,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_HBMC_HBM_PHY_CHM_REGISTER_ACCESS_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_CHM_REGISTER_ACCESS_ERROR_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x116,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_HBMC_HBM_PHY_CHM_REGISTER_ACCESS_ERROR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_CHM_REGISTER_ACCESS_ERROR_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x116,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_HBMC_HBM_PHY_CHM_REGISTER_ACCESS_ERROR_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_CONTROLr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x10b,
        0,
        0,
        3,
        soc_HBMC_HBM_PHY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_CONTROL_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x10b,
        0,
        0,
        3,
        soc_HBMC_HBM_PHY_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_CONTROL_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x10b,
        0,
        0,
        3,
        soc_HBMC_HBM_PHY_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_CONTROL_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        2,
        soc_HBMC_HBM_PHY_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_REGISTER_CONTROLr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        4,
        soc_HBMC_HBM_PHY_REGISTER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00022221, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_REGISTER_STATUSr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x105,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_HBMC_HBM_PHY_REGISTER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_SBUS_MASTER_REGISTER_STATUSr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x106,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_HBMC_HBM_PHY_SBUS_MASTER_REGISTER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_PLL_CONFIGr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        74,
        soc_HBMC_HBM_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_HBM_PLL_CONFIG_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        74,
        soc_HBMC_HBM_PLL_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_HBM_PLL_CONFIG_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        74,
        soc_HBMC_HBM_PLL_CONFIG_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_HBM_PLL_CONFIG_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        64,
        soc_HBMC_HBM_PLL_CONFIG_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_PLL_STATUSr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x109,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_HBMC_HBM_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_HBM_PLL_STATUS_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x109,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_HBMC_HBM_PLL_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_HBM_PLL_STATUS_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x109,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_HBMC_HBM_PLL_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_HBM_PLL_STATUS_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x101,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        9,
        soc_HBMC_HBM_PLL_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_REPAIR_CONTROLr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x117,
        0,
        0,
        1,
        soc_HBMC_HBM_REPAIR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_HBM_REPAIR_CONTROL_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x117,
        0,
        0,
        1,
        soc_HBMC_HBM_REPAIR_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_HBM_REPAIR_CONTROL_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x117,
        0,
        0,
        1,
        soc_HBMC_HBM_REPAIR_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_REPAIR_STATUSr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x118,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_HBMC_HBM_REPAIR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_HBM_REPAIR_STATUS_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x118,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_HBMC_HBM_REPAIR_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_HBM_REPAIR_STATUS_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x118,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_HBMC_HBM_REPAIR_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_RESET_CONTROLr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x10a,
        0,
        0,
        3,
        soc_HBMC_HBM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_HBM_RESET_CONTROL_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x10a,
        0,
        0,
        5,
        soc_HBMC_HBM_RESET_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_HBM_RESET_CONTROL_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x10a,
        0,
        0,
        5,
        soc_HBMC_HBM_RESET_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_HBM_RESET_CONTROL_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x103,
        0,
        0,
        3,
        soc_HBMC_HBM_RESET_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_STATUSr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x115,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_HBMC_HBM_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_HBM_STATUS_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x115,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_HBMC_HBM_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_HBM_STATUS_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x115,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_HBMC_HBM_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_HBM_STATUS_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x107,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_HBMC_HBM_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMANDr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_HBMC_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_HBMC_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_HBMC_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_ADDRESS_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_HBMC_INDIRECT_COMMAND_ADDRESS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_ADDRESS_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_HBMC_INDIRECT_COMMAND_ADDRESS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_HBMC_INDIRECT_COMMAND_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_HBMC_INDIRECT_COMMAND_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_HBMC_INDIRECT_COMMAND_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBMC_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBMC_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_RD_DATA_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBMC_INDIRECT_COMMAND_RD_DATA_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_RD_DATA_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_HBMC_INDIRECT_COMMAND_RD_DATA_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x20,
        0,
        0,
        1,
        soc_HBMC_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x20,
        0,
        0,
        1,
        soc_HBMC_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_WR_DATA_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x20,
        0,
        0,
        1,
        soc_HBMC_INDIRECT_COMMAND_WR_DATA_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_WR_DATA_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x20,
        0,
        0,
        1,
        soc_HBMC_INDIRECT_COMMAND_WR_DATA_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_HBMC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_INDIRECT_FORCE_BUBBLE_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_HBMC_INDIRECT_FORCE_BUBBLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_FORCE_BUBBLE_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_HBMC_INDIRECT_FORCE_BUBBLE_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_FORCE_BUBBLE_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        5,
        soc_HBMC_INDIRECT_FORCE_BUBBLE_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_MASK_REGISTERr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        2,
        soc_HBMC_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_MASK_REGISTER_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        3,
        soc_HBMC_INTERRUPT_MASK_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_MASK_REGISTER_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        3,
        soc_HBMC_INTERRUPT_MASK_REGISTER_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_MASK_REGISTER_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        3,
        soc_HBMC_INTERRUPT_MASK_REGISTER_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_REGISTERr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        2,
        soc_HBMC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_HBMC_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_REGISTER_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_HBMC_INTERRUPT_REGISTER_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_REGISTER_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_HBMC_INTERRUPT_REGISTER_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_HBMC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_HBMC_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_REGISTER_TEST_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_HBMC_INTERRUPT_REGISTER_TEST_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_REGISTER_TEST_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_HBMC_INTERRUPT_REGISTER_TEST_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_HBMC_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_1r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_HBMC_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_2r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_HBMC_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_3r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_HBMC_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_4r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_HBMC_PCMI_4r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_5r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xbf,
        0,
        0,
        1,
        soc_HBMC_PCMI_5r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_0_Sr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_HBMC_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_0_Tr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_HBMC_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_1_Sr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_HBMC_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_1_Tr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_HBMC_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_2_Sr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_HBMC_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_2_Tr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_HBMC_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_3_Sr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_HBMC_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_3_Tr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_HBMC_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_4_Sr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_HBMC_PCMI_4_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_4_Tr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_HBMC_PCMI_4_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_5_Sr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xc0,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_HBMC_PCMI_5_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PCMI_5_Tr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        2,
        soc_HBMC_PCMI_5_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PVT_MON_CONTROL_REGr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HBMC_PVT_MON_CONTROL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_PVT_MON_THERMAL_DATAr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x109,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_HBMC_PVT_MON_THERMAL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_REG_0041r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_HBMC_REG_0041r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_REG_0041_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_HBMC_REG_0041_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_REG_0041_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_HBMC_REG_0041_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_REG_0041_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_HBMC_REG_0041_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_REG_009Ar */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        1,
        soc_HBMC_REG_009Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_REG_009A_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        1,
        soc_HBMC_REG_009A_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_REG_009A_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        1,
        soc_HBMC_REG_009A_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_REG_009A_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        1,
        soc_HBMC_REG_009A_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_REG_009Cr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        1,
        soc_HBMC_REG_009Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_REG_009C_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        1,
        soc_HBMC_REG_009C_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_REG_009C_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        1,
        soc_HBMC_REG_009C_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_REG_009C_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        1,
        soc_HBMC_REG_009C_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_REG_00A4r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        1,
        soc_HBMC_REG_00A4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_REG_00A6r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        1,
        soc_HBMC_REG_00A6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_MIRROR_ADDRr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_HBMC_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_RESERVED_MIRROR_ADDR_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_HBMC_RESERVED_MIRROR_ADDR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_MTCDr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_HBMC_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_RESERVED_MTCD_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_HBMC_RESERVED_MTCD_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_MTCD_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_HBMC_RESERVED_MTCD_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_MTCD_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        9,
        soc_HBMC_RESERVED_MTCD_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_MTCPr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_HBMC_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_RESERVED_MTCP_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_HBMC_RESERVED_MTCP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_MTCP_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_HBMC_RESERVED_MTCP_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_MTCP_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        24,
        soc_HBMC_RESERVED_MTCP_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_1r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_2r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_3r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_0_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_0_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_0_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_1_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_1_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_1_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_1_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_1_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_2_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_2_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_2_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_2_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_2_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_3_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_3_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_3_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_3_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_3_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_SBUS_BROADCAST_IDr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_HBMC_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_SBUS_BROADCAST_ID_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_HBMC_SBUS_BROADCAST_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_SBUS_BROADCAST_ID_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_HBMC_SBUS_BROADCAST_ID_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_SBUS_LAST_IN_CHAINr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_HBMC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_SBUS_LAST_IN_CHAIN_BCM88690_B0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_HBMC_SBUS_LAST_IN_CHAIN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_SBUS_LAST_IN_CHAIN_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_HBMC_SBUS_LAST_IN_CHAIN_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_SBUS_LAST_IN_CHAIN_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_HBMC_SBUS_LAST_IN_CHAIN_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_HBMC_SPECIAL_CLOCK_CONTROLSr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        1,
        soc_HBMC_SPECIAL_CLOCK_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_HBMC_SPECIAL_CLOCK_CONTROLS_BCM88800_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        2,
        soc_HBMC_SPECIAL_CLOCK_CONTROLS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_SPECIAL_CLOCK_CONTROLS_BCM88850_A0r */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0xac,
        0,
        0,
        2,
        soc_HBMC_SPECIAL_CLOCK_CONTROLS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HBMC_VDDCMON_STATUSr */
        soc_block_list[186],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_HBMC_VDDCMON_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HCFC_ERRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x52002100,
        0,
        0,
        1,
        soc_HCFC_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_HCFC_ERR_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x56001300,
        0,
        0,
        1,
        soc_HCFC_ERR_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        21,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HCFC_ERR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x56002300,
        0,
        0,
        1,
        soc_HCFC_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        21,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HCFC_ERR_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x56003100,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HCFC_ERR_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        21,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HCFC_ERR_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x56003100,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HCFC_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        21,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HDR_CAPTURE_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8011e,
        0,
        0,
        3,
        soc_HDR_CAPTURE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HDR_CAPTURE_DATAr */
        soc_block_list[5],
        soc_genreg,
        32,
        0,
        0x8011f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HDR_CAPTURE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HDR_CAPTURE_MDATA0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8013f,
        0,
        0,
        10,
        soc_HDR_CAPTURE_MDATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HDR_CAPTURE_MDATA1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80140,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_HDR_CAPTURE_MDATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_L0_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x18002b00,
        0,
        0,
        2,
        soc_HES_L0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        58,
        6,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_PORT_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x18000100,
        0,
        0,
        5,
        soc_HES_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        58,
        6,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_Q_COSMASKr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x18002f00,
        0,
        0,
        1,
        soc_HES_Q_COSMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        58,
        6,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_Q_COSWEIGHTSr */
        soc_block_list[4],
        soc_portreg,
        20,
        0,
        0x18003100,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HES_Q_COSWEIGHTSr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        58,
        6,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_Q_MINSPr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x18002d00,
        0,
        0,
        1,
        soc_HES_Q_MINSPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        58,
        6,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_Q_WERRCOUNTr */
        soc_block_list[4],
        soc_portreg,
        20,
        0,
        0x18005900,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HES_Q_WERRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        58,
        6,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802bb,
        0,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019900,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e018f00,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d8d,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802bc,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d8b,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019000,
        0,
        0,
        5,
        soc_HG_COUNTERS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d8e,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802bd,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d8c,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019100,
        0,
        0,
        5,
        soc_HG_COUNTERS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d8f,
        0,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HG_EH_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa004200,
        0,
        0,
        1,
        soc_HG_EH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa002800,
        0,
        0,
        1,
        soc_HG_EH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4e018d00,
        0,
        0,
        1,
        soc_HG_EH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
        19,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa002800,
        0,
        0,
        1,
        soc_HG_EH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52018d00,
        0,
        0,
        1,
        soc_HG_EH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
        20,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa009800,
        0,
        0,
        1,
        soc_HG_EH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa009800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_EH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x4e018d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_EH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
        19,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e001e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_EH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
        11,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52001e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_EH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
        20,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATIONr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080008,
        0,
        0,
        2,
        soc_HG_LOOKUP_DESTINATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa000200,
        0,
        0,
        2,
        soc_HG_LOOKUP_DESTINATION_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa000200,
        0,
        0,
        2,
        soc_HG_LOOKUP_DESTINATION_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa000200,
        0,
        0,
        2,
        soc_HG_LOOKUP_DESTINATION_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa000200,
        0,
        0,
        2,
        soc_HG_LOOKUP_DESTINATION_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x8000200,
        0,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        87,
        2,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x8000200,
        0,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        90,
        2,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0,
        0x8000200,
        0,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        74,
        2,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000800,
        0,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x2000008,
        0,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000200,
        0,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080608,
        0,
        0,
        2,
        soc_HG_LOOKUP_DESTINATION_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x2000608,
        0,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x8000800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x2c000100,
        (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
        11,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56970_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x50000100,
        (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
        20,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HG_PKT_SIGNATURE_1r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x4c018500,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_HG_PKT_SIGNATURE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        19,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HG_PKT_SIGNATURE_2r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x4c018600,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_HG_PKT_SIGNATURE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        19,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HG_PKT_SIGNATURE_3r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x4c018700,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_HG_PKT_SIGNATURE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        19,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_HG_PKT_SIGNATURE_1_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x4c018500,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_HG_PKT_SIGNATURE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        19,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HG_PKT_SIGNATURE_1_BCM56470_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x50018500,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_HG_PKT_SIGNATURE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        20,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_HG_PKT_SIGNATURE_2_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x4c018600,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_HG_PKT_SIGNATURE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        19,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HG_PKT_SIGNATURE_2_BCM56470_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x50018600,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_HG_PKT_SIGNATURE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        20,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_HG_PKT_SIGNATURE_3_BCM56370_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x4c018700,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_HG_PKT_SIGNATURE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        19,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HG_PKT_SIGNATURE_3_BCM56470_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x50018700,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_HG_PKT_SIGNATURE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        20,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAPr */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0xe080628,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HG_TRUNK_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_64r */
        soc_block_list[5],
        soc_genreg,
        16,
        0,
        0xe080028,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_HG_TRUNK_BITMAP_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x42006900,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HG_TRUNK_BITMAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM53540_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42006900,
        0,
        0,
        1,
        soc_HG_TRUNK_BITMAP_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x1108008f,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HG_TRUNK_BITMAP_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x46006900,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HG_TRUNK_BITMAP_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x42006900,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HG_TRUNK_BITMAP_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x11080028,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HG_TRUNK_BITMAP_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x11080028,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HG_TRUNK_BITMAP_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0xf0806b8,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HG_TRUNK_BITMAP_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x8080075,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HG_TRUNK_BITMAP_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        8,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_HIr */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x4200a300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HG_TRUNK_BITMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_B0) || defined(BCM_56070_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_HI_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x4200a700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HG_TRUNK_BITMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_LOr */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x42009a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HG_TRUNK_BITMAP_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_B0) || defined(BCM_56070_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_LO_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x42009e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HG_TRUNK_BITMAP_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080638,
        0,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080048,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_EMIRROR_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42002b00,
        0,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080093,
        0,
        0,
        1,
        soc_IMIRROR_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46002b00,
        0,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42002b00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080038,
        0,
        0,
        1,
        soc_IMIRROR_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080038,
        0,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080686,
        0,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_HIr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42006000,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HG_TRUNK_FAILOVER_ENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_B0) || defined(BCM_56070_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_HI_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42006400,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HG_TRUNK_FAILOVER_ENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_LOr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42005f00,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_B0) || defined(BCM_56070_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_LO_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42006300,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUPr */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0xe080630,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        11,
        soc_HG_TRUNK_GROUPr_fields,
        SOC_RESET_VAL_DEC(0x0ffffff8, 0x00007fff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x42007100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        10,
        soc_HG_TRUNK_GROUP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x01084210, 0x00010842)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM53540_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42007100,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_HG_TRUNK_GROUP_BCM53540_A0r_fields,
        SOC_RESET_VAL_DEC(0x01084210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x4200ab00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        10,
        soc_HG_TRUNK_GROUP_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x02040810, 0x00408102)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_B0) || defined(BCM_56070_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x4200af00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        11,
        soc_HG_TRUNK_GROUP_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x02040810, 0x00408102)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x11080091,
        SOC_REG_FLAG_ARRAY,
        0,
        5,
        soc_HG_TRUNK_GROUP_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x006b5ad0, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x46006b00,
        SOC_REG_FLAG_ARRAY,
        0,
        5,
        soc_HG_TRUNK_GROUP_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x006b5ad0, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x11080030,
        SOC_REG_FLAG_ARRAY,
        0,
        7,
        soc_HG_TRUNK_GROUP_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x006b5ad0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x11080030,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        11,
        soc_HG_TRUNK_GROUP_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x07fffff8, 0x00ffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        16,
        0,
        0xe080038,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        11,
        soc_HG_TRUNK_GROUP_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x07fffff8, 0x00ffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0xf0806c0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        11,
        soc_HG_TRUNK_GROUP_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ffffff8, 0x00007fff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_HIr */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0xf0806c8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        10,
        soc_HG_TRUNK_GROUP_HIr_fields,
        SOC_RESET_VAL_DEC(0x0ffffff8, 0x00007fff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEEDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        20,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        32,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x92000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        36,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000a00,
        0,
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        20,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000a00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        20,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000a00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        20,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        20,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE0_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82000a00,
        0,
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        32,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x92000a00,
        0,
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        36,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE1_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x82000a00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        32,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x92000a00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        36,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x92000a00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        36,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x92000a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        36,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HIGH_SPEED_PORT_BMP_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x32000b00,
        0,
        0,
        1,
        soc_HIGH_SPEED_PORT_BMP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HIGH_SPEED_PORT_BMP_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x32000c00,
        0,
        0,
        1,
        soc_HIGH_SPEED_PORT_BMP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_HIGH_SPEED_PORT_BMP_0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x32000900,
        0,
        0,
        1,
        soc_HIGH_SPEED_PORT_BMP_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_HIGIGPORTBITMAP_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2081800,
        0,
        0,
        1,
        soc_HIGIGPORTBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_HIGIGPORTBITMAP_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2081900,
        0,
        0,
        1,
        soc_HIGIGPORTBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_HIGIGPORTBITMAP_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2081a00,
        0,
        0,
        1,
        soc_HIGIGPORTBITMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HIGIGPORTBITMAP_0_BCM56070_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2082000,
        0,
        0,
        1,
        soc_HIGIGPORTBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HIGIGPORTBITMAP_1_BCM56070_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2082100,
        0,
        0,
        1,
        soc_HIGIGPORTBITMAP_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HIGIGPORTBITMAP_2_BCM56070_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2082200,
        0,
        0,
        1,
        soc_HIGIGPORTBITMAP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HIGIG_AUX_HDR_BITMAP_PRIORITY_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86008a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_VRF_MASK_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
        33,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_HIGIG_AUX_HDR_BITMAP_PRIORITY_MASK_BCM56275_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86009c00,
        0,
        0,
        1,
        soc_HIGIG_AUX_HDR_BITMAP_PRIORITY_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
        3,
        33,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HIGIG_AUX_HDR_BITMAP_PRIORITY_MASK_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x86009c00,
        0,
        0,
        1,
        soc_VRF_MASK_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
        33,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HIGIG_AUX_HDR_BITMAP_PRIORITY_MASK_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8600eb00,
        0,
        0,
        1,
        soc_HIGIG_AUX_HDR_BITMAP_PRIORITY_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
        3,
        33,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HIGIG_BITMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080054,
        0,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HIGIG_BITMAP_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080064,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_HIGIG_BITMAP_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42003300,
        0,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108009f,
        0,
        0,
        1,
        soc_IMIRROR_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46003300,
        0,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42003300,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HIGIG_BITMAP_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080055,
        0,
        0,
        1,
        soc_IMIRROR_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_HIr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42006b00,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HG_TRUNK_FAILOVER_ENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_B0) || defined(BCM_56070_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_HI_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42006f00,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HG_TRUNK_FAILOVER_ENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_LOr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42006a00,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_B0) || defined(BCM_56070_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_LO_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42006e00,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080109,
        0,
        0,
        11,
        soc_HIGIG_TRUNK_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000f0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08001f,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_HIGIG_TRUNK_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x003fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08010e,
        0,
        0,
        11,
        soc_HIGIG_TRUNK_CONTROL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42002600,
        0,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ffffffc, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108008a,
        0,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46002600,
        0,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42002600,
        0,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0xfffffffc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08010e,
        0,
        0,
        11,
        soc_HIGIG_TRUNK_CONTROL_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x03f00000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108001f,
        0,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108001f,
        0,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080613,
        0,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08063a,
        0,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_HIr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42005800,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HIGIG_TRUNK_CONTROL_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_B0) || defined(BCM_56070_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_HI_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42005c00,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HIGIG_TRUNK_CONTROL_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_LOr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42005700,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_HIGIG_TRUNK_CONTROL_LOr_fields,
        SOC_RESET_VAL_DEC(0xfffffffc, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_B0) || defined(BCM_56070_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_LO_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42005b00,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_HIGIG_TRUNK_CONTROL_LOr_fields,
        SOC_RESET_VAL_DEC(0xfffffffc, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_GROUPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080108,
        0,
        0,
        10,
        soc_HIGIG_TRUNK_GROUPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_GROUP_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08010d,
        0,
        0,
        10,
        soc_HIGIG_TRUNK_GROUP_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_GROUP_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08010d,
        0,
        0,
        10,
        soc_HIGIG_TRUNK_GROUP_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_GROUP_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080108,
        0,
        0,
        12,
        soc_HIGIG_TRUNK_GROUP_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_PUBLIC_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80f0004,
        0,
        0,
        3,
        soc_HLA_PUBLIC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_PUBLIC_DEBUG_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80f0010,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_PUBLIC_ECOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80f000c,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_PUBLIC_GENERICr */
        soc_block_list[61],
        soc_iprocreg,
        16,
        0,
        0xe80f0400,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HLA_PUBLIC_GENERICr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_PUBLIC_INTR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80f0008,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_PUBLIC_PKA_ECC_CTRL_REG1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80f001c,
        0,
        0,
        20,
        soc_ICFG_PKA_ECC_CTRL_REG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_PUBLIC_PKA_ECC_STAT_REG2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80f0020,
        SOC_REG_FLAG_RO,
        0,
        15,
        soc_ICFG_PKA_ECC_STAT_REG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00077777, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_PUBLIC_PKA_ECC_STAT_REG3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80f0024,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_ICFG_PKA_ECC_STAT_REG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03fdff3f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_PUBLIC_PKA_ECC_STAT_REG4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80f0028,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_ICFG_PKA_ECC_STAT_REG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003fdff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_PUBLIC_PKA_MEM_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80f0018,
        0,
        0,
        2,
        soc_ICFG_PKA_MEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_PUBLIC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80f0014,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_HLA_SECURE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_GENERICr */
        soc_block_list[61],
        soc_iprocreg,
        4,
        0,
        0xe80e4800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HLA_PUBLIC_GENERICr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_GENERIC_INr */
        soc_block_list[61],
        soc_iprocreg,
        4,
        0,
        0xe80e4600,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_HLA_SECURE_GENERIC_INr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_GENERIC_OUTr */
        soc_block_list[61],
        soc_iprocreg,
        64,
        0,
        0xe80e4400,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HLA_SECURE_GENERIC_OUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e407c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4084,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4088,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e406c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_MASKr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e401c,
        0,
        0,
        2,
        soc_HLA_SECURE_INTR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_MASK_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_MASK_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e405c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_MASK_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_MASK_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4064,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_MASK_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4068,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_MASK_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e404c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_MASK_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_INTR_MASK_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_PKAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4008,
        0,
        0,
        2,
        soc_HLA_SECURE_PKAr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_RAW_INTR_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_RAW_INTR_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e403c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_RAW_INTR_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_RAW_INTR_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4044,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_RAW_INTR_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4048,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_RAW_INTR_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e402c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_RAW_INTR_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_RAW_INTR_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_RNGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e400c,
        0,
        0,
        2,
        soc_HLA_SECURE_PKAr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_ROM_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4018,
        0,
        0,
        3,
        soc_HLA_SECURE_ROM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x80000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x807f0001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_SRAMr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4014,
        0,
        0,
        1,
        soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4004,
        0,
        0,
        1,
        soc_HLA_SECURE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HLA_SECURE_UARTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0xe80e4010,
        0,
        0,
        3,
        soc_HLA_SECURE_UARTr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOS0MINXQCNTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x17,
        0,
        0,
        1,
        soc_HOLCOS0MINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOS1MINXQCNTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_HOLCOS1MINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOS2MINXQCNTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x19,
        0,
        0,
        1,
        soc_HOLCOS2MINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOS3MINXQCNTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x1a,
        0,
        0,
        1,
        soc_HOLCOS2MINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMITr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0xa5,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMITr_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM53314_A0r */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0xa5,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00954960, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0xed00,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM53540_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0xf800,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM53540_A0r_fields,
        SOC_RESET_VAL_DEC(0x007fe7ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM53570_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x10000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ff87ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        102,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM56070_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x10000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM56070_A0r_fields,
        SOC_RESET_VAL_DEC(0x007fc7ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        102,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM56142_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0xed,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x0bffefff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0xed00,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x0bffefff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM56160_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0xed00,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_QGROUPr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0xc8e00,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_QGROUPr_fields,
        SOC_RESET_VAL_DEC(0x03ff87ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_QGROUP_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0xc9100,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_QGROUPr_fields,
        SOC_RESET_VAL_DEC(0x03ff87ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_QGROUP_BCM56070_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0xc9900,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_QGROUP_BCM56070_A0r_fields,
        SOC_RESET_VAL_DEC(0x01ffc7ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_QLAYERr */
        soc_block_list[4],
        soc_portreg,
        64,
        0,
        0xc4e00,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_QGROUPr_fields,
        SOC_RESET_VAL_DEC(0x03ff87ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_QLAYER_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        64,
        0,
        0xc5100,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_QGROUPr_fields,
        SOC_RESET_VAL_DEC(0x03ff87ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_QLAYER_BCM56070_A0r */
        soc_block_list[4],
        soc_portreg,
        64,
        0,
        0xc5900,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSCELLMAXLIMIT_QGROUP_BCM56070_A0r_fields,
        SOC_RESET_VAL_DEC(0x01ffc7ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSMINXQCNTr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x17,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSMINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x4800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSMINXQCNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_BCM53540_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x3800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSMINXQCNT_BCM53540_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_BCM53570_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x4000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSMINXQCNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        102,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_BCM56142_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x48,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSMINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x4800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSMINXQCNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_BCM56160_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x4800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSMINXQCNT_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_QLAYERr */
        soc_block_list[4],
        soc_portreg,
        64,
        0,
        0xa8e00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSMINXQCNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_QLAYER_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        64,
        0,
        0xa9100,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSMINXQCNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_QLAYER_BCM56070_A0r */
        soc_block_list[4],
        soc_portreg,
        64,
        0,
        0xa9900,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSMINXQCNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMITr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0xf,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM53314_A0r */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0xf,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ef, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x2800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM53540_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x3000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53540_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000017, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM53570_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x3800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        102,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM56142_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x28,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x2800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM56160_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x2800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_QGROUPr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0xa4e00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_QGROUP_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0xa5100,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_QGROUP_BCM56070_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0xa5900,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_QLAYERr */
        soc_block_list[4],
        soc_portreg,
        64,
        0,
        0xa0e00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_QLAYER_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        64,
        0,
        0xa1100,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_QLAYER_BCM56070_A0r */
        soc_block_list[4],
        soc_portreg,
        64,
        0,
        0xa1900,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMITr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x10,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSPKTSETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000900, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM53314_A0r */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0x7,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM53540_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x2800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53540_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001c, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM53570_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x3000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        102,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56142_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x8,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56160_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56224_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x7,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56314_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x10,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSPKTSETLIMIT_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000860, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56504_B0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x10,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSPKTSETLIMIT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x000008c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56514_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x10,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_HOLCOSPKTSETLIMIT_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x000500c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_QGROUPr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x9ce00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_QGROUP_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x9d100,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_QGROUP_BCM56070_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x9d900,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_QLAYERr */
        soc_block_list[4],
        soc_portreg,
        64,
        0,
        0x98e00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_QLAYER_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        64,
        0,
        0x99100,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_QLAYER_BCM56070_A0r */
        soc_block_list[4],
        soc_portreg,
        64,
        0,
        0x99900,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLCOSSTATUSr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x80008,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_BKPMETERINGDISCSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x80005,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2024500,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2024800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x80005,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2024500,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM56160_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2024500,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM56224_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x80005,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_HOLCOSSTATUS_PBMP0r */
        soc_block_list[4],
        soc_genreg,
        64,
        0,
        0x2037800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_HOLCOSSTATUS_PBMP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_HOLCOSSTATUS_PBMP1r */
        soc_block_list[4],
        soc_genreg,
        64,
        0,
        0x203b800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_HOLCOSSTATUS_PBMP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_HOLCOSSTATUS_PBMP2r */
        soc_block_list[4],
        soc_genreg,
        64,
        0,
        0x203f800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_HOLCOSSTATUS_PBMP2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_PBMP0_BCM56070_A0r */
        soc_block_list[4],
        soc_genreg,
        64,
        0,
        0x2038000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_HOLCOSSTATUS_PBMP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_PBMP1_BCM56070_A0r */
        soc_block_list[4],
        soc_genreg,
        64,
        0,
        0x203c000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_HOLCOSSTATUS_PBMP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_PBMP2_BCM56070_A0r */
        soc_block_list[4],
        soc_genreg,
        64,
        0,
        0x2040000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_HOLCOSSTATUS_PBMP2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_QGROUPr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xd0e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_HOLCOSSTATUS_QGROUPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_HOLCOSSTATUS_QGROUP_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xd1100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_HOLCOSSTATUS_QGROUPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_QGROUP_BCM56070_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xd1900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_HOLCOSSTATUS_QGROUPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLDr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000014,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        20,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOLDROP_PKT_CNTr */
        soc_block_list[4],
        soc_portreg,
        32,
        0,
        0xe000040,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CFAP_DROP_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        9,
        14,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000021,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000014,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        20,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HOLD_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x1100001c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HOLD_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00001c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000c1c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOLD_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000c1c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        28,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080015,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080016,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080017,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080018,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080019,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08001a,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08001b,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08001c,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS0_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42005b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        91,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS0_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42008d00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        141,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS0_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080050,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        80,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS0_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        91,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS0_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080015,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS0_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080c00,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS0_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080200,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS0_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080400,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS1_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42005c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        92,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS1_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42008e00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        142,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS1_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080051,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        81,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS1_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        92,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS1_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080016,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS1_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080c01,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS1_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080201,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS1_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080401,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS2_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42005d00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        93,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS2_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42008f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        143,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS2_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080052,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        82,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS2_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005d00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        93,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS2_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080017,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS2_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080c02,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS2_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080202,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS2_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080402,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS3_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42005e00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        94,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS3_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        144,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS3_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080053,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        83,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS3_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005e00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        94,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS3_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080018,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS3_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080c03,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS3_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080203,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS3_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080403,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS4_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42005f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        95,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS4_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        145,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS4_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080054,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        84,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS4_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46005f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        95,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS4_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080019,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS4_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080c04,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS4_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080204,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS4_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080404,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS5_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42006000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        96,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS5_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009200,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        146,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS5_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080055,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        85,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS5_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46006000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        96,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS5_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08001a,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS5_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080c05,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS5_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080205,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS5_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080405,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS6_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42006100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        97,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS6_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009300,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        147,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS6_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080056,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        86,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS6_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46006100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        97,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS6_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08001b,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS6_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080c06,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS6_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080206,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS6_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080406,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS7_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42006200,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        98,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS7_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009400,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        148,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS7_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080057,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        87,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS7_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46006200,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        98,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS7_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08001c,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS7_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080c07,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS7_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080207,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS7_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080407,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080118,
        0,
        0,
        1,
        soc_HOLD_COS_PORT_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42006800,
        0,
        0,
        1,
        soc_HOLD_COS_PORT_SELECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009900,
        0,
        0,
        1,
        soc_HOLD_COS_PORT_SELECT_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x110800a7,
        0,
        0,
        1,
        soc_HOLD_COS_PORT_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46006800,
        0,
        0,
        1,
        soc_HOLD_COS_PORT_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080128,
        0,
        0,
        1,
        soc_HOLD_COS_PORT_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080622,
        0,
        0,
        1,
        soc_HOLD_COS_PORT_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_QMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080c09,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_QM_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080209,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_QM_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080409,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_SCr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080c08,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_SC_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080208,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_SC_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080408,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_Xr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00021c,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOLD_X_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00021c,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_Yr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe00041c,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOLD_Y_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00041c,
        SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOL_DROPr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44005100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOL_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOL_DROP_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40005100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_HOL_DROP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOL_DROP_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40008900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_EP_NUM_NORM_CELLS_RECVD_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAPr */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0xe08010d,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_BKP_DISC_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0xf080114,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_BKP_DISC_BMAP_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0xf080114,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_BKP_DISC_BMAP_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        10,
        0,
        0xe080614,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HOL_STAT_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_HIr */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0xf08011c,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_BKP_DISC_BMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_HI_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0xf08011c,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_BKP_DISC_BMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HOL_STAT_CPUr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080022,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_HOL_STAT_CPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42002500,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HOL_STAT_CPU_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42005600,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HOL_STAT_CPU_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42005a00,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HOL_STAT_CPU_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM56070_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42005a00,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HOL_STAT_CPU_BCM56070_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x11080089,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HOL_STAT_CPU_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46002500,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HOL_STAT_CPU_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080022,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_HOL_STAT_CPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf08006d,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_HOL_STAT_CPU_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HOL_STAT_PORTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000067,
        0,
        0,
        1,
        soc_HOL_STAT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        4,
        17,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40002400,
        0,
        0,
        1,
        soc_HOL_STAT_PORT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        32,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40005500,
        0,
        0,
        1,
        soc_HOL_STAT_PORT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        39,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_B0) || defined(BCM_56070_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM53570_B0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40005900,
        0,
        0,
        1,
        soc_HOL_STAT_PORT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        39,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000088,
        0,
        0,
        1,
        soc_HOL_STAT_PORT_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        32,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44002400,
        0,
        0,
        1,
        soc_HOL_STAT_PORT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        32,
        17,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56160_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40002400,
        0,
        0,
        1,
        soc_HOL_STAT_PORT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        93,
        16,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000067,
        0,
        0,
        1,
        soc_HOL_STAT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        32,
        17,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000067,
        0,
        0,
        1,
        soc_HOL_STAT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        4,
        14,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf00006c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_HOL_STAT_PORT_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        10,
        15,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP0_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15841800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP0_TBL_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15841a00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP0_TBL_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15841a00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP0_TBL_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15841900,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP0_TBL_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15841900,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP1_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15842400,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP1_TBL_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15842600,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP1_TBL_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15842600,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP1_TBL_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15842500,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP1_TBL_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15842500,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP2_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15843000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP2_TBL_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15843200,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP2_TBL_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15843200,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP2_TBL_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15843100,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP2_TBL_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15843100,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP3_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15843c00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP3_TBL_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15843e00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP3_TBL_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15843e00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP3_TBL_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15843d00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP3_TBL_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15843d00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP4_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15844800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP4_TBL_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15844a00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP4_TBL_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15844a00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP4_TBL_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15844900,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP4_TBL_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15844900,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP5_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15845400,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP5_TBL_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15845600,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP5_TBL_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15845600,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP5_TBL_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15845500,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP5_TBL_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x15845500,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP_CFGr */
        soc_block_list[125],
        soc_pipereg,
        6,
        0,
        0x15840c00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_OVR_SUB_GRP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000048, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP_CFG_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        6,
        0,
        0x15840e00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_OVR_SUB_GRP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000048, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP_CFG_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        6,
        0,
        0x15840d00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_OVR_SUB_GRP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000048, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK0_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15846000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK0_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15846200,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK0_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15846100,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK1_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15846700,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK1_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15846900,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK1_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15846800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK2_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15846e00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK2_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15847000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK2_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15846f00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK3_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15847500,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK3_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15847700,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK3_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15847600,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK4_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15847c00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK4_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15847e00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK4_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15847d00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK5_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15848300,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK5_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15848500,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK5_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15848400,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK6_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15848a00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK6_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15848c00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK6_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15848b00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK7_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15849100,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK7_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15849300,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK7_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15849200,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK8_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15849900,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK8_CALENDAR_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15849a00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK9_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x1584a000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP0_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584a500,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP0_TBL_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584a700,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP0_TBL_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584ae00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP0_TBL_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584b400,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP0_TBL_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584a600,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP1_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584b100,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP1_TBL_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584b300,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP1_TBL_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584ba00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP1_TBL_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584c000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP1_TBL_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584b200,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP2_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584bd00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP2_TBL_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584bf00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP2_TBL_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584c600,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP2_TBL_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584cc00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP2_TBL_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584be00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP3_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584c900,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP3_TBL_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584cb00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP3_TBL_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584d200,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP3_TBL_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584d800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP3_TBL_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584ca00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP4_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584d500,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP4_TBL_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584d700,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP4_TBL_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584de00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP4_TBL_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584e400,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP4_TBL_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584d600,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP5_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584e100,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP5_TBL_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584e300,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP5_TBL_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584ea00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP5_TBL_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584f000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_HPIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP5_TBL_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x1584e200,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP_CFGr */
        soc_block_list[125],
        soc_pipereg,
        6,
        0,
        0x15849900,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_OVR_SUB_GRP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000048, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP_CFG_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        6,
        0,
        0x15849b00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_OVR_SUB_GRP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000048, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP_CFG_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        6,
        0,
        0x1584a200,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_OVR_SUB_GRP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000048, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP_CFG_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        6,
        0,
        0x1584a800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_OVR_SUB_GRP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000048, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP_CFG_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        6,
        0,
        0x15849a00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_OVR_SUB_GRP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000048, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK0_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x1584ed00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK0_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x1584ef00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK0_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x1584ee00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK1_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x1584f400,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK1_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x1584f600,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK1_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x1584f500,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK2_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x1584fb00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK2_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x1584fd00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK2_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x1584fc00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK3_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15850200,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK3_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15850400,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK3_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15850300,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK4_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15850900,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK4_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15850b00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK4_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15850a00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK5_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15851000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK5_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15851200,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK5_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15851100,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK6_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15851700,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK6_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15851900,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK6_CALENDAR_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15852600,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK6_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15851800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK7_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15851e00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK7_CALENDAR_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15852000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK7_CALENDAR_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15852700,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK7_CALENDAR_BCM56770_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15852d00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK7_CALENDAR_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15851f00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK8_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15853400,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK8_CALENDAR_BCM56470_A0r */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15852e00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK9_CALENDARr */
        soc_block_list[125],
        soc_pipereg,
        7,
        0,
        0x15853b00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
        5,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_BROADCAST_IDSr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        2,
        soc_HRC_BROADCAST_IDSr_fields,
        SOC_RESET_VAL_DEC(0x003ffffe, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_ECC_1B_ERR_CNTr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HRC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_ECC_2B_ERR_CNTr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_HRC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        1,
        soc_HRC_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        1,
        soc_HRC_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_ECC_INTERRUPT_REGISTERr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_HRC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_HRC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_HRC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_GTIMER_CONFIGURATIONr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_HRC_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_GTIMER_CYCLEr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_HRC_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_INTERRUPT_MASK_REGISTERr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        4,
        soc_HRC_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_INTERRUPT_REGISTERr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        4,
        soc_HRC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_HRC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_READ_DATA_PATH_CONFIGr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HRC_READ_DATA_PATH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_READ_DATA_PATH_COUNTERSr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x104,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_HRC_READ_DATA_PATH_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_READ_REQUEST_PATH_CONFIGr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        2,
        soc_HRC_READ_REQUEST_PATH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_REG_00C2r */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_HRC_REG_00C2r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_REQUEST_PATH_COUNTERSr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x103,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        3,
        soc_HRC_REQUEST_PATH_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_RESERVED_MTCDr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        9,
        soc_HRC_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_RESERVED_MTCPr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        24,
        soc_HRC_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_RESERVED_SPARE_0r */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_HRC_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_RESERVED_SPARE_1r */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_HRC_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_RESERVED_SPARE_2r */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_HRC_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_RESERVED_SPARE_3r */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_HRC_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_SBUS_LAST_IN_CHAINr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_HRC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_SPECIAL_CLOCK_CONTROLSr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0xac,
        0,
        0,
        2,
        soc_HRC_SPECIAL_CLOCK_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_HRC_WRITE_REQUEST_PATH_CONFIGr */
        soc_block_list[203],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        2,
        soc_HRC_WRITE_REQUEST_PATH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HSP_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1a000000,
        0,
        0,
        4,
        soc_HSP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x10001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HSP_EMPTY_STATUS_P0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1a008600,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_HSP_EMPTY_STATUS_P0r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HSP_EMPTY_STATUS_P1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1a008700,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_HSP_EMPTY_STATUS_P0r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_EN_COR_ERR_RPTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080400,
        0,
        0,
        14,
        soc_HSP_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_EN_COR_ERR_RPT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080400,
        0,
        0,
        7,
        soc_HSP_EN_COR_ERR_RPT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_EN_COR_ERR_RPT_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080600,
        0,
        0,
        13,
        soc_HSP_EN_COR_ERR_RPT_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_EN_COR_ERR_RPT_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080700,
        0,
        0,
        14,
        soc_HSP_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_MEMORY_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080300,
        0,
        0,
        14,
        soc_HSP_MEMORY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080300,
        0,
        0,
        6,
        soc_HSP_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080400,
        0,
        0,
        3,
        soc_HSP_MEMORY_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080500,
        0,
        0,
        6,
        soc_HSP_MEMORY_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080600,
        0,
        0,
        3,
        soc_HSP_MEMORY_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080500,
        0,
        0,
        2,
        soc_HSP_MEMORY_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_0_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080200,
        0,
        0,
        6,
        soc_HSP_MEMORY_TM_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_0_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080100,
        0,
        0,
        4,
        soc_HSP_MEMORY_TM_0_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_1_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080300,
        0,
        0,
        3,
        soc_HSP_MEMORY_TM_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_1_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080200,
        0,
        0,
        2,
        soc_HSP_MEMORY_TM_1_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_2_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080300,
        0,
        0,
        2,
        soc_HSP_MEMORY_TM_2_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_3_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080400,
        0,
        0,
        2,
        soc_HSP_MEMORY_TM_3_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_PIPEX_SPECIAL_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080100,
        0,
        0,
        5,
        soc_HSP_PIPEX_SPECIAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_PIPEX_SPECIAL_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080100,
        0,
        0,
        5,
        soc_HSP_PIPEX_SPECIAL_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_PIPEX_SPECIAL_CONFIG_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080000,
        0,
        0,
        6,
        soc_HSP_PIPEX_SPECIAL_CONFIG_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_PIPEY_SPECIAL_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080200,
        0,
        0,
        5,
        soc_HSP_PIPEX_SPECIAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_GLOBAL_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080000,
        0,
        0,
        2,
        soc_HSP_SCHED_GLOBAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_GLOBAL_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080000,
        0,
        0,
        1,
        soc_HSP_SCHED_GLOBAL_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_4_CONNECTION_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x98044000,
        0,
        0,
        1,
        soc_HSP_SCHED_L0_NODE_4_CONNECTION_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        109,
        38,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x98000000,
        0,
        0,
        3,
        soc_HSP_SCHED_L0_NODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        73,
        38,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x98000000,
        0,
        0,
        3,
        soc_HSP_SCHED_L0_NODE_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        85,
        38,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_CONFIG_BCM56670_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x98000000,
        0,
        0,
        3,
        soc_HSP_SCHED_L0_NODE_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        109,
        38,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_CONNECTION_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        5,
        0,
        0x98011000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HSP_SCHED_L0_NODE_CONNECTION_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        73,
        38,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_CONNECTION_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        5,
        0,
        0x98011000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HSP_SCHED_L0_NODE_CONNECTION_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        85,
        38,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_CONNECTION_CONFIG_BCM56670_A0r */
        soc_block_list[4],
        soc_portreg,
        3,
        0,
        0x98011000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HSP_SCHED_L0_NODE_CONNECTION_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        109,
        38,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_WEIGHTr */
        soc_block_list[4],
        soc_portreg,
        5,
        0,
        0x98010000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        73,
        38,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_WEIGHT_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        5,
        0,
        0x98010000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        85,
        38,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L1_NODE_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x9c000000,
        0,
        0,
        3,
        soc_HSP_SCHED_L1_NODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        73,
        39,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L1_NODE_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x9c000000,
        0,
        0,
        3,
        soc_Q_SCHED_CPU_L0_NODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        85,
        39,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_SCHED_L1_NODE_CONFIG_BCM56670_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x9c000000,
        0,
        0,
        3,
        soc_Q_SCHED_CPU_L0_NODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        109,
        39,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L1_NODE_WEIGHTr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x9c010000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        73,
        39,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L1_NODE_WEIGHT_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x9c010000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        85,
        39,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_CPU_QUEUE_CONFIG0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080800,
        0,
        0,
        2,
        soc_HSP_SCHED_L2_MC_CPU_QUEUE_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_CPU_QUEUE_CONFIG1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080900,
        0,
        0,
        2,
        soc_HSP_SCHED_L2_MC_CPU_QUEUE_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_CPU_QUEUE_CONFIG2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96080a00,
        0,
        0,
        2,
        soc_HSP_SCHED_L2_MC_CPU_QUEUE_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_QUEUE_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xa0000100,
        0,
        0,
        2,
        soc_HSP_SCHED_L2_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        73,
        40,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_QUEUE_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xa0000100,
        0,
        0,
        2,
        soc_Q_SCHED_L1_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        85,
        40,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_QUEUE_CONFIG_BCM56670_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xa0020000,
        0,
        0,
        2,
        soc_Q_SCHED_L1_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        109,
        40,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_QUEUE_WEIGHTr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0xa0011000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        73,
        40,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_QUEUE_WEIGHT_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0xa0011000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        85,
        40,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L2_UC_QUEUE_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xa0000000,
        0,
        0,
        2,
        soc_HSP_SCHED_L2_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        73,
        40,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L2_UC_QUEUE_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xa0000000,
        0,
        0,
        2,
        soc_Q_SCHED_L1_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        85,
        40,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_SCHED_L2_UC_QUEUE_CONFIG_BCM56670_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xa0000000,
        0,
        0,
        2,
        soc_Q_SCHED_L1_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        110,
        40,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L2_UC_QUEUE_WEIGHTr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0xa0010000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        73,
        40,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L2_UC_QUEUE_WEIGHT_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0xa0010000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        85,
        40,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_SCHED_PORT_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x94080500,
        0,
        0,
        2,
        soc_HSP_SCHED_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        73,
        37,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_PORT_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x94080500,
        0,
        0,
        2,
        soc_HSP_SCHED_PORT_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        85,
        37,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_SCHED_PORT_CONFIG_BCM56670_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x94080700,
        0,
        0,
        2,
        soc_HSP_SCHED_PORT_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        109,
        37,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_PORT_CONFIG_BCM56860_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x94080800,
        0,
        0,
        2,
        soc_HSP_SCHED_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        73,
        37,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_HSP_SCHED_PORT_PREEMPT_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x94080c00,
        0,
        0,
        2,
        soc_HSP_SCHED_PORT_PREEMPT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        110,
        37,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0)
    { /* SOC_REG_INT_HW_MAC_LEARNINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6000d00,
        0,
        0,
        1,
        soc_HW_MAC_LEARNINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        1,
    },
#endif /* chips */

