Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Nov  7 16:12:55 2018
| Host         : DESKTOP-NPCV5OK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   102 |
| Unused register locations in slices containing registers |   239 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             501 |          159 |
| No           | No                    | Yes                    |              54 |           15 |
| No           | Yes                   | No                     |             269 |           87 |
| Yes          | No                    | No                     |             532 |          123 |
| Yes          | No                    | Yes                    |              22 |            6 |
| Yes          | Yes                   | No                     |             551 |          148 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                          Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  design_1_i/seg_0/inst/clkout                            |                                                                                                                                                                | design_1_i/seg_0/inst/cnt[35]_i_2_n_0                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                3 |              4 |
|  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1 | design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/dis_mode                                                                                                    |                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                       |                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                           |                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr_reg[4]_0[0]                                                                                | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                             | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                              | design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                    |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                               | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                    |                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                              |                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/p_1_in[0]                                                                                          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/p_1_in[15]                                                                                         | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/p_1_in[31]                                                                                         | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/p_1_in[23]                                                                                         | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/flow_led_0/inst/led_r0                                                                                                                              | design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/dac_data_r[7]_i_1_n_0                                                                              | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                               | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                               | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                               | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                               | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                               | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                               | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                               | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                               | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                      |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/dac_data_cnt[8]_i_1_n_0                                                                            | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                         |                2 |             10 |
|  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1 |                                                                                                                                                                | design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1_n_0                                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |             11 |
|  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1 | design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1_n_0                                                                                           | design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt[11]_i_1_n_0                                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                          |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/flow_led_0/inst/cnt_second[13]_i_1_n_0                                                                                                              | design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[24]                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                          |                3 |             16 |
|  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1 | design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/sel                                                                                                         | design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clear                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                          |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                          |               10 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[22]                    |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |               10 |             23 |
|  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1 |                                                                                                                                                                |                                                                                                                                          |               14 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                          | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                     |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                          | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                     |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                              | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                       |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[23]_0[0]                                                                              | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                       |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                         |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                | design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                    |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                               | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataTx_L_reg[0][0]                                                                 | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                    | design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/clear                                                                        |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                          |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                          |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                          |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/seg_0/inst/cnt[35]_i_2_n_0                                                                                                    |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                          |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                          |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                                |                                                                                                                                          |                7 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                          |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                          |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                          |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               12 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                |                                                                                                                                          |              146 |            479 |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                    17 |
| 5      |                     4 |
| 6      |                     3 |
| 8      |                    23 |
| 9      |                     4 |
| 10     |                     2 |
| 11     |                     3 |
| 12     |                     5 |
| 13     |                     2 |
| 14     |                     4 |
| 16+    |                    33 |
+--------+-----------------------+


