// Seed: 3091069152
module module_0 (
    input tri1 id_0
);
endmodule
module module_1 (
    input  uwire id_0
    , id_5,
    input  tri0  id_1,
    output wire  id_2,
    input  wor   id_3
);
  logic id_6;
  ;
  wire id_7;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  assign id_5 = 1;
  parameter id_8 = -1;
  parameter id_9 = id_8;
endmodule
module module_2 #(
    parameter id_6 = 32'd39
) (
    input supply0 id_0,
    output wand id_1,
    input wire id_2,
    output supply0 id_3,
    output wor id_4,
    input supply1 id_5,
    input supply0 _id_6,
    input supply1 id_7
);
  wire [1 'b0 : id_6] id_9, id_10;
  wire id_11;
  module_0 modCall_1 (id_5);
endmodule
