Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Feb 23 16:16:37 2025
| Host         : ubuntu running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/AES_Encrypt_axi_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------+---------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                    Instance                    |                             Module                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+------------------------------------------------+---------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                   |                                                         (top) |       2134 |       2134 |       0 |    0 | 1639 |      0 |     12 |    0 |          0 |
|   bd_0_i                                       |                                                          bd_0 |       2134 |       2134 |       0 |    0 | 1639 |      0 |     12 |    0 |          0 |
|     hls_inst                                   |                                               bd_0_hls_inst_0 |       2134 |       2134 |       0 |    0 | 1639 |      0 |     12 |    0 |          0 |
|       (hls_inst)                               |                                               bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                     |                               bd_0_hls_inst_0_AES_Encrypt_axi |       2134 |       2134 |       0 |    0 | 1639 |      0 |     12 |    0 |          0 |
|         (inst)                                 |                               bd_0_hls_inst_0_AES_Encrypt_axi |          0 |          0 |       0 |    0 |  368 |      0 |      0 |    0 |          0 |
|         CONTROL_BUS_s_axi_U                    |             bd_0_hls_inst_0_AES_Encrypt_axi_CONTROL_BUS_s_axi |        293 |        293 |       0 |    0 |   27 |      0 |      0 |    0 |          0 |
|         ctx_1_U                                |             bd_0_hls_inst_0_AES_Encrypt_axi_ctx_RAM_AUTO_1R1W |         16 |         16 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         ctx_2_U                                |           bd_0_hls_inst_0_AES_Encrypt_axi_ctx_RAM_AUTO_1R1W_0 |         16 |         16 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         ctx_3_U                                |           bd_0_hls_inst_0_AES_Encrypt_axi_ctx_RAM_AUTO_1R1W_1 |         16 |         16 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         ctx_4_U                                |           bd_0_hls_inst_0_AES_Encrypt_axi_ctx_RAM_AUTO_1R1W_2 |         16 |         16 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         ctx_5_U                                |           bd_0_hls_inst_0_AES_Encrypt_axi_ctx_RAM_AUTO_1R1W_3 |         16 |         16 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         ctx_6_U                                |           bd_0_hls_inst_0_AES_Encrypt_axi_ctx_RAM_AUTO_1R1W_4 |         16 |         16 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         ctx_7_U                                |           bd_0_hls_inst_0_AES_Encrypt_axi_ctx_RAM_AUTO_1R1W_5 |         17 |         17 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         ctx_U                                  |           bd_0_hls_inst_0_AES_Encrypt_axi_ctx_RAM_AUTO_1R1W_6 |         16 |         16 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|         grp_AddRoundKey_fu_236                 |                   bd_0_hls_inst_0_AES_Encrypt_axi_AddRoundKey |          1 |          1 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|         grp_KeyExpansion_fu_206                |                  bd_0_hls_inst_0_AES_Encrypt_axi_KeyExpansion |       1232 |       1232 |       0 |    0 |  843 |      0 |      0 |    0 |          0 |
|         grp_SubBytes_fu_276                    |                      bd_0_hls_inst_0_AES_Encrypt_axi_SubBytes |         92 |         92 |       0 |    0 |  131 |      0 |      0 |    0 |          0 |
|         regslice_both_INPUT_STREAM_V_data_V_U  |                 bd_0_hls_inst_0_AES_Encrypt_axi_regslice_both |         38 |         38 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|         regslice_both_OUTPUT_STREAM_V_data_V_U |               bd_0_hls_inst_0_AES_Encrypt_axi_regslice_both_7 |         33 |         33 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|         regslice_both_OUTPUT_STREAM_V_last_V_U | bd_0_hls_inst_0_AES_Encrypt_axi_regslice_both__parameterized1 |          6 |          6 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|         s_box_U                                |             bd_0_hls_inst_0_AES_Encrypt_axi_s_box_ROM_AUTO_1R |        310 |        310 |       0 |    0 |    0 |      0 |      4 |    0 |          0 |
+------------------------------------------------+---------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


