{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730931493883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730931493883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 19:18:13 2024 " "Processing started: Wed Nov  6 19:18:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730931493883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931493883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cachorro -c cachorro " "Command: quartus_map --read_settings_files=on --write_settings_files=off cachorro -c cachorro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931493883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730931494123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730931494123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider " "Found entity 1: clockdivider" {  } { { "clockdivider.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730931500304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931500304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_digit " "Found entity 1: mux_2x1_digit" {  } { { "mux_2x1_digit.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/mux_2x1_digit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730931500307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931500307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_act_spd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_act_spd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_act_spd " "Found entity 1: mux_2x1_act_spd" {  } { { "mux_2x1_act_spd.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/mux_2x1_act_spd.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730931500309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931500309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730931500310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931500310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg_act.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_7seg_act.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg_act " "Found entity 1: dec_7seg_act" {  } { { "dec_7seg_act.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/dec_7seg_act.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730931500318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931500318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg_spd.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_7seg_spd.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg_spd " "Found entity 1: dec_7seg_spd" {  } { { "dec_7seg_spd.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/dec_7seg_spd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730931500320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931500320 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "JK_ff.v(7) " "Verilog HDL information at JK_ff.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "JK_ff.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/JK_ff.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730931500326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 JK_ff " "Found entity 1: JK_ff" {  } { { "JK_ff.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/JK_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730931500326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931500326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_3bits " "Found entity 1: contador_3bits" {  } { { "contador_3bits.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/contador_3bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730931500327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931500327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_clk_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1_clk_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_clk_selector " "Found entity 1: mux4x1_clk_selector" {  } { { "mux4x1_clk_selector.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/mux4x1_clk_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730931500329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931500329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730931500330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931500330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730931500331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931500331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_act contador_3bits.v(13) " "Verilog HDL Implicit Net warning at contador_3bits.v(13): created implicit net for \"rst_act\"" {  } { { "contador_3bits.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/contador_3bits.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730931500331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk sistema.v(8) " "Verilog HDL Implicit Net warning at sistema.v(8): created implicit net for \"clk\"" {  } { { "sistema.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/sistema.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730931500331 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sistema.v(40) " "Verilog HDL Instantiation warning at sistema.v(40): instance has no name" {  } { { "sistema.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/sistema.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730931500332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema " "Elaborating entity \"sistema\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730931500356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivider clockdivider:clk_outs_inst " "Elaborating entity \"clockdivider\" for hierarchy \"clockdivider:clk_outs_inst\"" {  } { { "sistema.v" "clk_outs_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/sistema.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730931500373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_ff clockdivider:clk_outs_inst\|JK_ff:tff1 " "Elaborating entity \"JK_ff\" for hierarchy \"clockdivider:clk_outs_inst\|JK_ff:tff1\"" {  } { { "clockdivider.v" "tff1" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/clockdivider.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730931500383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer_inst " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer_inst\"" {  } { { "sistema.v" "debouncer_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/sistema.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730931500394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_clk_selector mux4x1_clk_selector:comb_5 " "Elaborating entity \"mux4x1_clk_selector\" for hierarchy \"mux4x1_clk_selector:comb_5\"" {  } { { "sistema.v" "comb_5" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/sistema.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730931500404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_3bits contador_3bits:counter_inst " "Elaborating entity \"contador_3bits\" for hierarchy \"contador_3bits:counter_inst\"" {  } { { "sistema.v" "counter_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/sistema.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730931500414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display_inst " "Elaborating entity \"display\" for hierarchy \"display:display_inst\"" {  } { { "sistema.v" "display_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/sistema.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730931500424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_act_spd display:display_inst\|mux_2x1_act_spd:mux_act_spd_inst " "Elaborating entity \"mux_2x1_act_spd\" for hierarchy \"display:display_inst\|mux_2x1_act_spd:mux_act_spd_inst\"" {  } { { "display.v" "mux_act_spd_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/display.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730931500434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg_act display:display_inst\|mux_2x1_act_spd:mux_act_spd_inst\|dec_7seg_act:dis_act_inst " "Elaborating entity \"dec_7seg_act\" for hierarchy \"display:display_inst\|mux_2x1_act_spd:mux_act_spd_inst\|dec_7seg_act:dis_act_inst\"" {  } { { "mux_2x1_act_spd.v" "dis_act_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/mux_2x1_act_spd.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730931500444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg_spd display:display_inst\|mux_2x1_act_spd:mux_act_spd_inst\|dec_7seg_spd:dis_spd_inst " "Elaborating entity \"dec_7seg_spd\" for hierarchy \"display:display_inst\|mux_2x1_act_spd:mux_act_spd_inst\|dec_7seg_spd:dis_spd_inst\"" {  } { { "mux_2x1_act_spd.v" "dis_spd_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/mux_2x1_act_spd.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730931500454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_digit display:display_inst\|mux_2x1_digit:mux_digit_inst " "Elaborating entity \"mux_2x1_digit\" for hierarchy \"display:display_inst\|mux_2x1_digit:mux_digit_inst\"" {  } { { "display.v" "mux_digit_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/display.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730931500466 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730931500592 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D2 VCC " "Pin \"D2\" is stuck at VCC" {  } { { "sistema.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/sistema.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730931500607 "|sistema|D2"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3 VCC " "Pin \"D3\" is stuck at VCC" {  } { { "sistema.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/sistema.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730931500607 "|sistema|D3"} { "Warning" "WMLS_MLS_STUCK_PIN" "P VCC " "Pin \"P\" is stuck at VCC" {  } { { "sistema.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/sistema.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730931500607 "|sistema|P"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730931500607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730931500617 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730931500617 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730931500617 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730931500617 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/output_files/cachorro.map.smsg " "Generated suppressed messages file C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_2/PBL_2_Cachorro_de_Brinquedo/Projeto/output_files/cachorro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931500641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730931500655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 19:18:20 2024 " "Processing ended: Wed Nov  6 19:18:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730931500655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730931500655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730931500655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730931500655 ""}
