// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Block_proc_HH_
#define _Block_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "process_r.h"
#include "reload_weights.h"
#include "Block_proc_Conv_0bDo.h"
#include "Block_proc_Conv_0bEo.h"
#include "Block_proc_Conv_0bFp.h"
#include "Block_proc_Conv_0bGp.h"
#include "Block_proc_Conv_0bHp.h"
#include "Block_proc_Conv_0bIp.h"
#include "Block_proc_Conv_0bJp.h"
#include "Block_proc_Conv_0bKp.h"
#include "Block_proc_Conv_0bLp.h"
#include "Block_proc_Conv_0bMq.h"
#include "Block_proc_Conv_0bNq.h"
#include "Block_proc_Conv_0bOq.h"
#include "Block_proc_Conv_0bPq.h"
#include "Block_proc_Conv_0bQq.h"
#include "Block_proc_Conv_0bRq.h"
#include "Block_proc_Conv_0bSr.h"
#include "Block_proc_Conv_0bTr.h"
#include "Block_proc_Conv_0bUr.h"
#include "Block_proc_Conv_0bVr.h"
#include "Block_proc_Conv_0bWr.h"
#include "Block_proc_Conv_0bXr.h"
#include "Block_proc_Conv_0bYs.h"
#include "Block_proc_Conv_0bZs.h"
#include "Block_proc_Conv_0b0s.h"
#include "Block_proc_Conv_0b1s.h"
#include "Block_proc_Conv_0b2s.h"
#include "Block_proc_Conv_0b3s.h"
#include "Block_proc_Conv_0b4t.h"
#include "Block_proc_Conv_0b5t.h"
#include "Block_proc_Conv_0b6t.h"
#include "Block_proc_Conv_0b7t.h"
#include "Block_proc_Conv_0b8t.h"
#include "Block_proc_Conv_0b9t.h"
#include "Block_proc_Conv_0cau.h"
#include "Block_proc_Conv_0cbu.h"
#include "Block_proc_Conv_0ccu.h"
#include "Block_proc_Conv_0cdu.h"
#include "Block_proc_Conv_0ceu.h"
#include "Block_proc_Conv_0cfu.h"
#include "Block_proc_Conv_0cgu.h"
#include "Block_proc_Conv_0chv.h"
#include "Block_proc_Conv_0civ.h"
#include "Block_proc_Conv_0cjv.h"
#include "Block_proc_Conv_0ckv.h"
#include "Block_proc_Conv_0clv.h"
#include "Block_proc_Conv_0cmv.h"
#include "Block_proc_Conv_0cnw.h"
#include "Block_proc_Conv_0cow.h"
#include "Block_proc_Conv_0cpw.h"
#include "Block_proc_Conv_0cqw.h"
#include "Block_proc_Conv_0crw.h"
#include "Block_proc_Conv_0csw.h"
#include "Block_proc_Conv_0ctx.h"
#include "Block_proc_Conv_0cux.h"
#include "Block_proc_Conv_0cvx.h"
#include "Block_proc_Conv_0cwx.h"
#include "Block_proc_Conv_0cxx.h"
#include "Block_proc_Conv_0cyx.h"
#include "Block_proc_Conv_0czy.h"
#include "Block_proc_Conv_0cAy.h"
#include "Block_proc_Conv_0cBy.h"
#include "Block_proc_Conv_0cCy.h"
#include "Block_proc_Conv_0cDy.h"
#include "Block_proc_Conv_0cEy.h"
#include "Block_proc_Conv_0cFz.h"
#include "Block_proc_Conv_0cGz.h"
#include "Block_proc_Conv_0cHz.h"
#include "Block_proc_Conv_0cIz.h"
#include "Block_proc_Conv_0cJz.h"
#include "Block_proc_Conv_0cKz.h"
#include "Block_proc_Conv_0cLz.h"
#include "Block_proc_Conv_0cMA.h"
#include "Block_proc_Conv_0cNA.h"
#include "Block_proc_Conv_0cOA.h"
#include "Block_proc_Conv_0cPA.h"
#include "Block_proc_Conv_0cQA.h"
#include "Block_proc_Conv_0cRA.h"
#include "Block_proc_Conv_0cSB.h"
#include "Block_proc_Conv_0cTB.h"
#include "Block_proc_Conv_0cUB.h"
#include "Block_proc_Conv_0cVB.h"
#include "Block_proc_Conv_0cWB.h"
#include "Block_proc_Conv_0cXB.h"
#include "Block_proc_Conv_0cYC.h"
#include "Block_proc_Conv_0cZC.h"
#include "Block_proc_Conv_0c0C.h"
#include "Block_proc_Conv_0c1C.h"
#include "Block_proc_Conv_0c2C.h"
#include "Block_proc_Conv_0c3C.h"
#include "Block_proc_Conv_0c4D.h"
#include "Block_proc_Conv_0c5D.h"
#include "Block_proc_Conv_0c6D.h"
#include "Block_proc_Conv_0c7D.h"
#include "Block_proc_Conv_0c8D.h"
#include "Block_proc_Conv_0c9D.h"
#include "Block_proc_Conv_0daE.h"
#include "Block_proc_Conv_0dbE.h"
#include "Block_proc_Conv_0dcE.h"
#include "Block_proc_Conv_0ddE.h"
#include "Block_proc_Conv_0deE.h"

namespace ap_rtl {

struct Block_proc : public sc_module {
    // Port declarations 147
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > mode;
    sc_in< sc_lv<32> > weights_reloading_index;
    sc_out< sc_logic > m_axi_fpgaconvnet_in_0_V_AWVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_in_0_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_fpgaconvnet_in_0_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_in_0_V_AWID;
    sc_out< sc_lv<32> > m_axi_fpgaconvnet_in_0_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_in_0_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_in_0_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_in_0_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_in_0_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_in_0_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_in_0_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_in_0_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_in_0_V_AWUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_in_0_V_WVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_in_0_V_WREADY;
    sc_out< sc_lv<64> > m_axi_fpgaconvnet_in_0_V_WDATA;
    sc_out< sc_lv<8> > m_axi_fpgaconvnet_in_0_V_WSTRB;
    sc_out< sc_logic > m_axi_fpgaconvnet_in_0_V_WLAST;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_in_0_V_WID;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_in_0_V_WUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_in_0_V_ARVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_in_0_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_fpgaconvnet_in_0_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_in_0_V_ARID;
    sc_out< sc_lv<32> > m_axi_fpgaconvnet_in_0_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_in_0_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_in_0_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_in_0_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_in_0_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_in_0_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_in_0_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_in_0_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_in_0_V_ARUSER;
    sc_in< sc_logic > m_axi_fpgaconvnet_in_0_V_RVALID;
    sc_out< sc_logic > m_axi_fpgaconvnet_in_0_V_RREADY;
    sc_in< sc_lv<64> > m_axi_fpgaconvnet_in_0_V_RDATA;
    sc_in< sc_logic > m_axi_fpgaconvnet_in_0_V_RLAST;
    sc_in< sc_lv<1> > m_axi_fpgaconvnet_in_0_V_RID;
    sc_in< sc_lv<1> > m_axi_fpgaconvnet_in_0_V_RUSER;
    sc_in< sc_lv<2> > m_axi_fpgaconvnet_in_0_V_RRESP;
    sc_in< sc_logic > m_axi_fpgaconvnet_in_0_V_BVALID;
    sc_out< sc_logic > m_axi_fpgaconvnet_in_0_V_BREADY;
    sc_in< sc_lv<2> > m_axi_fpgaconvnet_in_0_V_BRESP;
    sc_in< sc_lv<1> > m_axi_fpgaconvnet_in_0_V_BID;
    sc_in< sc_lv<1> > m_axi_fpgaconvnet_in_0_V_BUSER;
    sc_in< sc_lv<32> > fpgaconvnet_in_0_V_offset;
    sc_out< sc_logic > m_axi_fpgaconvnet_out_0_V_AWVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_out_0_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_fpgaconvnet_out_0_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_out_0_V_AWID;
    sc_out< sc_lv<32> > m_axi_fpgaconvnet_out_0_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_out_0_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_out_0_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_out_0_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_out_0_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_out_0_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_out_0_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_out_0_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_out_0_V_AWUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_out_0_V_WVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_out_0_V_WREADY;
    sc_out< sc_lv<64> > m_axi_fpgaconvnet_out_0_V_WDATA;
    sc_out< sc_lv<8> > m_axi_fpgaconvnet_out_0_V_WSTRB;
    sc_out< sc_logic > m_axi_fpgaconvnet_out_0_V_WLAST;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_out_0_V_WID;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_out_0_V_WUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_out_0_V_ARVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_out_0_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_fpgaconvnet_out_0_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_out_0_V_ARID;
    sc_out< sc_lv<32> > m_axi_fpgaconvnet_out_0_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_out_0_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_out_0_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_out_0_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_out_0_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_out_0_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_out_0_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_out_0_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_out_0_V_ARUSER;
    sc_in< sc_logic > m_axi_fpgaconvnet_out_0_V_RVALID;
    sc_out< sc_logic > m_axi_fpgaconvnet_out_0_V_RREADY;
    sc_in< sc_lv<64> > m_axi_fpgaconvnet_out_0_V_RDATA;
    sc_in< sc_logic > m_axi_fpgaconvnet_out_0_V_RLAST;
    sc_in< sc_lv<1> > m_axi_fpgaconvnet_out_0_V_RID;
    sc_in< sc_lv<1> > m_axi_fpgaconvnet_out_0_V_RUSER;
    sc_in< sc_lv<2> > m_axi_fpgaconvnet_out_0_V_RRESP;
    sc_in< sc_logic > m_axi_fpgaconvnet_out_0_V_BVALID;
    sc_out< sc_logic > m_axi_fpgaconvnet_out_0_V_BREADY;
    sc_in< sc_lv<2> > m_axi_fpgaconvnet_out_0_V_BRESP;
    sc_in< sc_lv<1> > m_axi_fpgaconvnet_out_0_V_BID;
    sc_in< sc_lv<1> > m_axi_fpgaconvnet_out_0_V_BUSER;
    sc_in< sc_lv<32> > fpgaconvnet_out_0_V_offset;
    sc_out< sc_logic > m_axi_fpgaconvnet_wr_0_V_AWVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_wr_0_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_fpgaconvnet_wr_0_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_wr_0_V_AWID;
    sc_out< sc_lv<32> > m_axi_fpgaconvnet_wr_0_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_wr_0_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_wr_0_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_wr_0_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_wr_0_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_wr_0_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_wr_0_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_wr_0_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_wr_0_V_AWUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_wr_0_V_WVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_wr_0_V_WREADY;
    sc_out< sc_lv<64> > m_axi_fpgaconvnet_wr_0_V_WDATA;
    sc_out< sc_lv<8> > m_axi_fpgaconvnet_wr_0_V_WSTRB;
    sc_out< sc_logic > m_axi_fpgaconvnet_wr_0_V_WLAST;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_wr_0_V_WID;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_wr_0_V_WUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_wr_0_V_ARVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_wr_0_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_fpgaconvnet_wr_0_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_wr_0_V_ARID;
    sc_out< sc_lv<32> > m_axi_fpgaconvnet_wr_0_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_wr_0_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_wr_0_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_wr_0_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_wr_0_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_wr_0_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_wr_0_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_wr_0_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_fpgaconvnet_wr_0_V_ARUSER;
    sc_in< sc_logic > m_axi_fpgaconvnet_wr_0_V_RVALID;
    sc_out< sc_logic > m_axi_fpgaconvnet_wr_0_V_RREADY;
    sc_in< sc_lv<64> > m_axi_fpgaconvnet_wr_0_V_RDATA;
    sc_in< sc_logic > m_axi_fpgaconvnet_wr_0_V_RLAST;
    sc_in< sc_lv<1> > m_axi_fpgaconvnet_wr_0_V_RID;
    sc_in< sc_lv<1> > m_axi_fpgaconvnet_wr_0_V_RUSER;
    sc_in< sc_lv<2> > m_axi_fpgaconvnet_wr_0_V_RRESP;
    sc_in< sc_logic > m_axi_fpgaconvnet_wr_0_V_BVALID;
    sc_out< sc_logic > m_axi_fpgaconvnet_wr_0_V_BREADY;
    sc_in< sc_lv<2> > m_axi_fpgaconvnet_wr_0_V_BRESP;
    sc_in< sc_lv<1> > m_axi_fpgaconvnet_wr_0_V_BID;
    sc_in< sc_lv<1> > m_axi_fpgaconvnet_wr_0_V_BUSER;
    sc_in< sc_lv<32> > fpgaconvnet_wr_0_V_offset;
    sc_signal< sc_logic > ap_var_for_const5;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const3;
    sc_signal< sc_lv<16> > ap_var_for_const4;


    // Module declarations
    Block_proc(sc_module_name name);
    SC_HAS_PROCESS(Block_proc);

    ~Block_proc();

    sc_trace_file* mVcdFile;

    Block_proc_Conv_0bDo* Conv_0_weights_V_0_0_24_U;
    Block_proc_Conv_0bEo* Conv_0_weights_V_0_0_23_U;
    Block_proc_Conv_0bFp* Conv_0_weights_V_0_0_22_U;
    Block_proc_Conv_0bGp* Conv_0_weights_V_0_0_21_U;
    Block_proc_Conv_0bHp* Conv_0_weights_V_0_0_20_U;
    Block_proc_Conv_0bIp* Conv_0_weights_V_0_0_19_U;
    Block_proc_Conv_0bJp* Conv_0_weights_V_0_0_18_U;
    Block_proc_Conv_0bKp* Conv_0_weights_V_0_0_17_U;
    Block_proc_Conv_0bLp* Conv_0_weights_V_0_0_16_U;
    Block_proc_Conv_0bMq* Conv_0_weights_V_0_0_15_U;
    Block_proc_Conv_0bNq* Conv_0_weights_V_0_0_14_U;
    Block_proc_Conv_0bOq* Conv_0_weights_V_0_0_13_U;
    Block_proc_Conv_0bPq* Conv_0_weights_V_0_0_12_U;
    Block_proc_Conv_0bQq* Conv_0_weights_V_0_0_11_U;
    Block_proc_Conv_0bRq* Conv_0_weights_V_0_0_10_U;
    Block_proc_Conv_0bSr* Conv_0_weights_V_0_0_9_U;
    Block_proc_Conv_0bTr* Conv_0_weights_V_0_0_8_U;
    Block_proc_Conv_0bUr* Conv_0_weights_V_0_0_7_U;
    Block_proc_Conv_0bVr* Conv_0_weights_V_0_0_6_U;
    Block_proc_Conv_0bWr* Conv_0_weights_V_0_0_5_U;
    Block_proc_Conv_0bXr* Conv_0_weights_V_0_0_4_U;
    Block_proc_Conv_0bYs* Conv_0_weights_V_0_0_3_U;
    Block_proc_Conv_0bZs* Conv_0_weights_V_0_0_2_U;
    Block_proc_Conv_0b0s* Conv_0_weights_V_0_0_1_U;
    Block_proc_Conv_0b1s* Conv_0_weights_V_0_0_U;
    Block_proc_Conv_0b2s* Conv_0_weights_V_0_1_24_U;
    Block_proc_Conv_0b3s* Conv_0_weights_V_0_1_23_U;
    Block_proc_Conv_0b4t* Conv_0_weights_V_0_1_22_U;
    Block_proc_Conv_0b5t* Conv_0_weights_V_0_1_21_U;
    Block_proc_Conv_0b6t* Conv_0_weights_V_0_1_20_U;
    Block_proc_Conv_0b7t* Conv_0_weights_V_0_1_19_U;
    Block_proc_Conv_0b8t* Conv_0_weights_V_0_1_18_U;
    Block_proc_Conv_0b9t* Conv_0_weights_V_0_1_17_U;
    Block_proc_Conv_0cau* Conv_0_weights_V_0_1_16_U;
    Block_proc_Conv_0cbu* Conv_0_weights_V_0_1_15_U;
    Block_proc_Conv_0ccu* Conv_0_weights_V_0_1_14_U;
    Block_proc_Conv_0cdu* Conv_0_weights_V_0_1_13_U;
    Block_proc_Conv_0ceu* Conv_0_weights_V_0_1_12_U;
    Block_proc_Conv_0cfu* Conv_0_weights_V_0_1_11_U;
    Block_proc_Conv_0cgu* Conv_0_weights_V_0_1_10_U;
    Block_proc_Conv_0chv* Conv_0_weights_V_0_1_9_U;
    Block_proc_Conv_0civ* Conv_0_weights_V_0_1_8_U;
    Block_proc_Conv_0cjv* Conv_0_weights_V_0_1_7_U;
    Block_proc_Conv_0ckv* Conv_0_weights_V_0_1_6_U;
    Block_proc_Conv_0clv* Conv_0_weights_V_0_1_5_U;
    Block_proc_Conv_0cmv* Conv_0_weights_V_0_1_4_U;
    Block_proc_Conv_0cnw* Conv_0_weights_V_0_1_3_U;
    Block_proc_Conv_0cow* Conv_0_weights_V_0_1_2_U;
    Block_proc_Conv_0cpw* Conv_0_weights_V_0_1_1_U;
    Block_proc_Conv_0cqw* Conv_0_weights_V_0_1_U;
    Block_proc_Conv_0crw* Conv_0_weights_V_0_2_24_U;
    Block_proc_Conv_0csw* Conv_0_weights_V_0_2_23_U;
    Block_proc_Conv_0ctx* Conv_0_weights_V_0_2_22_U;
    Block_proc_Conv_0cux* Conv_0_weights_V_0_2_21_U;
    Block_proc_Conv_0cvx* Conv_0_weights_V_0_2_20_U;
    Block_proc_Conv_0cwx* Conv_0_weights_V_0_2_19_U;
    Block_proc_Conv_0cxx* Conv_0_weights_V_0_2_18_U;
    Block_proc_Conv_0cyx* Conv_0_weights_V_0_2_17_U;
    Block_proc_Conv_0czy* Conv_0_weights_V_0_2_16_U;
    Block_proc_Conv_0cAy* Conv_0_weights_V_0_2_15_U;
    Block_proc_Conv_0cBy* Conv_0_weights_V_0_2_14_U;
    Block_proc_Conv_0cCy* Conv_0_weights_V_0_2_13_U;
    Block_proc_Conv_0cDy* Conv_0_weights_V_0_2_12_U;
    Block_proc_Conv_0cEy* Conv_0_weights_V_0_2_11_U;
    Block_proc_Conv_0cFz* Conv_0_weights_V_0_2_10_U;
    Block_proc_Conv_0cGz* Conv_0_weights_V_0_2_9_U;
    Block_proc_Conv_0cHz* Conv_0_weights_V_0_2_8_U;
    Block_proc_Conv_0cIz* Conv_0_weights_V_0_2_7_U;
    Block_proc_Conv_0cJz* Conv_0_weights_V_0_2_6_U;
    Block_proc_Conv_0cKz* Conv_0_weights_V_0_2_5_U;
    Block_proc_Conv_0cLz* Conv_0_weights_V_0_2_4_U;
    Block_proc_Conv_0cMA* Conv_0_weights_V_0_2_3_U;
    Block_proc_Conv_0cNA* Conv_0_weights_V_0_2_2_U;
    Block_proc_Conv_0cOA* Conv_0_weights_V_0_2_1_U;
    Block_proc_Conv_0cPA* Conv_0_weights_V_0_2_U;
    Block_proc_Conv_0cQA* Conv_0_weights_V_0_3_24_U;
    Block_proc_Conv_0cRA* Conv_0_weights_V_0_3_23_U;
    Block_proc_Conv_0cSB* Conv_0_weights_V_0_3_22_U;
    Block_proc_Conv_0cTB* Conv_0_weights_V_0_3_21_U;
    Block_proc_Conv_0cUB* Conv_0_weights_V_0_3_20_U;
    Block_proc_Conv_0cVB* Conv_0_weights_V_0_3_19_U;
    Block_proc_Conv_0cWB* Conv_0_weights_V_0_3_18_U;
    Block_proc_Conv_0cXB* Conv_0_weights_V_0_3_17_U;
    Block_proc_Conv_0cYC* Conv_0_weights_V_0_3_16_U;
    Block_proc_Conv_0cZC* Conv_0_weights_V_0_3_15_U;
    Block_proc_Conv_0c0C* Conv_0_weights_V_0_3_14_U;
    Block_proc_Conv_0c1C* Conv_0_weights_V_0_3_13_U;
    Block_proc_Conv_0c2C* Conv_0_weights_V_0_3_12_U;
    Block_proc_Conv_0c3C* Conv_0_weights_V_0_3_11_U;
    Block_proc_Conv_0c4D* Conv_0_weights_V_0_3_10_U;
    Block_proc_Conv_0c5D* Conv_0_weights_V_0_3_9_U;
    Block_proc_Conv_0c6D* Conv_0_weights_V_0_3_8_U;
    Block_proc_Conv_0c7D* Conv_0_weights_V_0_3_7_U;
    Block_proc_Conv_0c8D* Conv_0_weights_V_0_3_6_U;
    Block_proc_Conv_0c9D* Conv_0_weights_V_0_3_5_U;
    Block_proc_Conv_0daE* Conv_0_weights_V_0_3_4_U;
    Block_proc_Conv_0dbE* Conv_0_weights_V_0_3_3_U;
    Block_proc_Conv_0dcE* Conv_0_weights_V_0_3_2_U;
    Block_proc_Conv_0ddE* Conv_0_weights_V_0_3_1_U;
    Block_proc_Conv_0deE* Conv_0_weights_V_0_3_U;
    process_r* grp_process_r_fu_328;
    reload_weights* grp_reload_weights_fu_572;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_24_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_24_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_24_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_24_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_23_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_23_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_23_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_23_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_22_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_22_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_22_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_22_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_21_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_21_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_21_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_21_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_20_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_20_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_20_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_20_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_19_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_19_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_19_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_19_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_18_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_18_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_18_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_18_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_17_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_17_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_17_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_17_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_16_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_16_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_16_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_16_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_15_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_15_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_15_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_15_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_14_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_14_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_14_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_14_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_13_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_13_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_13_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_13_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_12_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_12_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_12_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_12_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_11_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_11_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_11_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_11_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_10_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_10_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_10_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_10_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_9_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_9_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_9_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_9_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_8_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_8_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_8_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_8_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_7_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_7_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_7_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_7_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_6_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_6_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_6_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_6_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_5_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_5_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_5_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_5_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_4_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_4_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_4_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_4_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_3_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_3_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_3_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_3_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_2_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_2_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_2_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_2_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_1_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_1_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_1_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_1_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_0_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_0_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_0_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_24_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_24_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_24_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_24_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_23_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_23_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_23_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_23_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_22_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_22_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_22_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_22_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_21_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_21_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_21_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_21_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_20_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_20_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_20_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_20_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_19_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_19_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_19_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_19_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_18_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_18_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_18_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_18_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_17_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_17_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_17_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_17_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_16_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_16_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_16_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_16_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_15_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_15_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_15_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_15_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_14_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_14_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_14_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_14_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_13_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_13_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_13_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_13_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_12_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_12_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_12_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_12_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_11_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_11_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_11_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_11_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_10_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_10_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_10_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_10_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_9_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_9_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_9_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_9_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_8_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_8_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_8_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_8_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_7_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_7_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_7_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_7_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_6_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_6_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_6_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_6_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_5_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_5_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_5_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_5_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_4_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_4_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_4_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_4_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_3_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_3_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_3_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_3_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_2_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_2_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_2_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_2_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_1_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_1_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_1_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_1_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_1_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_1_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_1_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_24_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_24_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_24_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_24_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_23_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_23_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_23_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_23_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_22_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_22_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_22_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_22_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_21_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_21_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_21_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_21_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_20_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_20_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_20_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_20_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_19_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_19_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_19_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_19_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_18_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_18_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_18_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_18_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_17_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_17_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_17_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_17_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_16_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_16_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_16_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_16_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_15_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_15_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_15_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_15_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_14_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_14_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_14_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_14_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_13_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_13_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_13_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_13_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_12_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_12_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_12_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_12_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_11_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_11_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_11_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_11_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_10_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_10_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_10_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_10_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_9_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_9_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_9_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_9_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_8_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_8_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_8_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_8_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_7_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_7_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_7_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_7_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_6_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_6_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_6_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_6_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_5_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_5_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_5_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_5_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_4_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_4_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_4_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_4_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_3_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_3_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_3_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_3_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_2_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_2_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_2_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_2_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_1_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_1_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_1_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_1_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_2_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_2_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_2_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_24_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_24_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_24_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_24_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_23_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_23_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_23_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_23_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_22_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_22_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_22_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_22_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_21_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_21_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_21_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_21_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_20_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_20_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_20_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_20_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_19_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_19_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_19_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_19_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_18_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_18_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_18_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_18_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_17_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_17_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_17_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_17_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_16_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_16_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_16_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_16_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_15_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_15_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_15_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_15_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_14_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_14_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_14_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_14_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_13_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_13_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_13_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_13_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_12_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_12_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_12_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_12_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_11_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_11_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_11_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_11_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_10_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_10_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_10_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_10_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_9_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_9_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_9_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_9_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_8_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_8_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_8_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_8_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_7_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_7_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_7_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_7_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_6_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_6_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_6_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_6_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_5_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_5_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_5_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_5_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_4_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_4_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_4_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_4_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_3_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_3_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_3_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_3_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_2_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_2_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_2_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_2_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_1_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_1_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_1_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_1_q0;
    sc_signal< sc_lv<2> > Conv_0_weights_V_0_3_address0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_ce0;
    sc_signal< sc_logic > Conv_0_weights_V_0_3_we0;
    sc_signal< sc_lv<16> > Conv_0_weights_V_0_3_q0;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<29> > fpgaconvnet_wr_0_V_s_reg_829;
    sc_signal< sc_lv<29> > fpgaconvnet_out_0_V_1_reg_834;
    sc_signal< sc_lv<29> > fpgaconvnet_in_0_V_s_reg_839;
    sc_signal< sc_lv<1> > icmp_ln175_fu_812_p2;
    sc_signal< sc_lv<1> > icmp_ln175_reg_844;
    sc_signal< sc_lv<1> > icmp_ln177_fu_818_p2;
    sc_signal< sc_lv<1> > icmp_ln177_reg_848;
    sc_signal< sc_logic > grp_process_r_fu_328_m_axi_in_hw_V_AWVALID;
    sc_signal< sc_lv<32> > grp_process_r_fu_328_m_axi_in_hw_V_AWADDR;
    sc_signal< sc_lv<1> > grp_process_r_fu_328_m_axi_in_hw_V_AWID;
    sc_signal< sc_lv<32> > grp_process_r_fu_328_m_axi_in_hw_V_AWLEN;
    sc_signal< sc_lv<3> > grp_process_r_fu_328_m_axi_in_hw_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_m_axi_in_hw_V_AWBURST;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_m_axi_in_hw_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_process_r_fu_328_m_axi_in_hw_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_process_r_fu_328_m_axi_in_hw_V_AWPROT;
    sc_signal< sc_lv<4> > grp_process_r_fu_328_m_axi_in_hw_V_AWQOS;
    sc_signal< sc_lv<4> > grp_process_r_fu_328_m_axi_in_hw_V_AWREGION;
    sc_signal< sc_lv<1> > grp_process_r_fu_328_m_axi_in_hw_V_AWUSER;
    sc_signal< sc_logic > grp_process_r_fu_328_m_axi_in_hw_V_WVALID;
    sc_signal< sc_lv<64> > grp_process_r_fu_328_m_axi_in_hw_V_WDATA;
    sc_signal< sc_lv<8> > grp_process_r_fu_328_m_axi_in_hw_V_WSTRB;
    sc_signal< sc_logic > grp_process_r_fu_328_m_axi_in_hw_V_WLAST;
    sc_signal< sc_lv<1> > grp_process_r_fu_328_m_axi_in_hw_V_WID;
    sc_signal< sc_lv<1> > grp_process_r_fu_328_m_axi_in_hw_V_WUSER;
    sc_signal< sc_logic > grp_process_r_fu_328_m_axi_in_hw_V_ARVALID;
    sc_signal< sc_lv<32> > grp_process_r_fu_328_m_axi_in_hw_V_ARADDR;
    sc_signal< sc_lv<1> > grp_process_r_fu_328_m_axi_in_hw_V_ARID;
    sc_signal< sc_lv<32> > grp_process_r_fu_328_m_axi_in_hw_V_ARLEN;
    sc_signal< sc_lv<3> > grp_process_r_fu_328_m_axi_in_hw_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_m_axi_in_hw_V_ARBURST;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_m_axi_in_hw_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_process_r_fu_328_m_axi_in_hw_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_process_r_fu_328_m_axi_in_hw_V_ARPROT;
    sc_signal< sc_lv<4> > grp_process_r_fu_328_m_axi_in_hw_V_ARQOS;
    sc_signal< sc_lv<4> > grp_process_r_fu_328_m_axi_in_hw_V_ARREGION;
    sc_signal< sc_lv<1> > grp_process_r_fu_328_m_axi_in_hw_V_ARUSER;
    sc_signal< sc_logic > grp_process_r_fu_328_m_axi_in_hw_V_RREADY;
    sc_signal< sc_logic > grp_process_r_fu_328_m_axi_in_hw_V_BREADY;
    sc_signal< sc_logic > grp_process_r_fu_328_m_axi_out_hw_V_AWVALID;
    sc_signal< sc_lv<32> > grp_process_r_fu_328_m_axi_out_hw_V_AWADDR;
    sc_signal< sc_lv<1> > grp_process_r_fu_328_m_axi_out_hw_V_AWID;
    sc_signal< sc_lv<32> > grp_process_r_fu_328_m_axi_out_hw_V_AWLEN;
    sc_signal< sc_lv<3> > grp_process_r_fu_328_m_axi_out_hw_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_m_axi_out_hw_V_AWBURST;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_m_axi_out_hw_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_process_r_fu_328_m_axi_out_hw_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_process_r_fu_328_m_axi_out_hw_V_AWPROT;
    sc_signal< sc_lv<4> > grp_process_r_fu_328_m_axi_out_hw_V_AWQOS;
    sc_signal< sc_lv<4> > grp_process_r_fu_328_m_axi_out_hw_V_AWREGION;
    sc_signal< sc_lv<1> > grp_process_r_fu_328_m_axi_out_hw_V_AWUSER;
    sc_signal< sc_logic > grp_process_r_fu_328_m_axi_out_hw_V_WVALID;
    sc_signal< sc_lv<64> > grp_process_r_fu_328_m_axi_out_hw_V_WDATA;
    sc_signal< sc_lv<8> > grp_process_r_fu_328_m_axi_out_hw_V_WSTRB;
    sc_signal< sc_logic > grp_process_r_fu_328_m_axi_out_hw_V_WLAST;
    sc_signal< sc_lv<1> > grp_process_r_fu_328_m_axi_out_hw_V_WID;
    sc_signal< sc_lv<1> > grp_process_r_fu_328_m_axi_out_hw_V_WUSER;
    sc_signal< sc_logic > grp_process_r_fu_328_m_axi_out_hw_V_ARVALID;
    sc_signal< sc_lv<32> > grp_process_r_fu_328_m_axi_out_hw_V_ARADDR;
    sc_signal< sc_lv<1> > grp_process_r_fu_328_m_axi_out_hw_V_ARID;
    sc_signal< sc_lv<32> > grp_process_r_fu_328_m_axi_out_hw_V_ARLEN;
    sc_signal< sc_lv<3> > grp_process_r_fu_328_m_axi_out_hw_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_m_axi_out_hw_V_ARBURST;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_m_axi_out_hw_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_process_r_fu_328_m_axi_out_hw_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_process_r_fu_328_m_axi_out_hw_V_ARPROT;
    sc_signal< sc_lv<4> > grp_process_r_fu_328_m_axi_out_hw_V_ARQOS;
    sc_signal< sc_lv<4> > grp_process_r_fu_328_m_axi_out_hw_V_ARREGION;
    sc_signal< sc_lv<1> > grp_process_r_fu_328_m_axi_out_hw_V_ARUSER;
    sc_signal< sc_logic > grp_process_r_fu_328_m_axi_out_hw_V_RREADY;
    sc_signal< sc_logic > grp_process_r_fu_328_m_axi_out_hw_V_BREADY;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_24_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_24_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_24_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_24_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_24_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_24_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_24_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_24_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_23_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_23_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_23_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_23_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_23_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_23_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_23_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_23_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_22_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_22_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_22_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_22_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_22_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_22_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_22_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_22_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_21_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_21_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_21_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_21_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_21_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_21_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_21_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_21_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_20_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_20_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_20_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_20_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_20_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_20_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_20_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_20_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_19_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_19_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_19_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_19_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_19_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_19_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_19_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_19_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_18_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_18_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_18_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_18_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_18_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_18_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_18_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_18_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_17_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_17_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_17_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_17_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_17_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_17_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_17_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_17_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_16_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_16_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_16_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_16_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_16_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_16_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_16_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_16_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_15_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_15_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_15_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_15_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_15_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_15_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_15_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_15_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_14_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_14_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_14_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_14_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_14_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_14_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_14_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_14_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_13_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_13_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_13_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_13_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_13_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_13_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_13_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_13_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_12_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_12_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_12_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_12_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_12_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_12_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_12_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_12_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_11_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_11_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_11_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_11_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_11_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_11_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_11_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_11_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_10_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_10_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_10_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_10_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_10_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_10_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_10_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_10_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_9_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_9_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_9_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_9_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_9_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_9_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_9_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_9_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_8_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_8_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_8_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_8_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_8_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_8_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_8_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_8_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_7_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_7_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_7_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_7_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_7_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_7_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_7_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_7_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_6_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_6_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_6_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_6_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_6_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_6_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_6_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_6_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_5_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_5_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_5_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_5_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_5_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_5_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_5_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_5_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_4_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_4_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_4_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_4_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_4_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_4_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_4_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_4_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_3_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_3_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_3_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_3_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_3_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_3_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_3_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_3_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_2_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_2_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_2_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_2_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_2_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_2_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_2_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_2_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_1_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_1_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_1_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_1_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_1_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_1_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_1_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_1_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_0_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_0_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_0_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_24_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_24_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_24_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_24_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_24_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_24_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_24_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_24_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_23_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_23_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_23_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_23_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_23_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_23_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_23_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_23_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_22_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_22_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_22_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_22_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_22_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_22_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_22_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_22_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_21_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_21_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_21_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_21_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_21_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_21_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_21_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_21_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_20_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_20_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_20_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_20_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_20_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_20_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_20_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_20_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_19_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_19_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_19_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_19_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_19_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_19_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_19_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_19_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_18_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_18_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_18_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_18_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_18_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_18_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_18_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_18_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_17_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_17_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_17_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_17_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_17_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_17_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_17_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_17_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_16_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_16_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_16_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_16_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_16_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_16_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_16_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_16_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_15_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_15_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_15_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_15_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_15_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_15_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_15_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_15_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_14_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_14_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_14_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_14_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_14_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_14_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_14_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_14_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_13_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_13_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_13_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_13_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_13_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_13_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_13_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_13_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_12_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_12_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_12_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_12_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_12_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_12_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_12_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_12_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_11_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_11_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_11_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_11_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_11_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_11_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_11_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_11_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_10_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_10_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_10_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_10_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_10_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_10_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_10_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_10_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_9_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_9_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_9_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_9_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_9_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_9_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_9_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_9_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_8_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_8_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_8_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_8_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_8_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_8_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_8_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_8_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_7_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_7_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_7_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_7_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_7_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_7_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_7_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_7_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_6_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_6_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_6_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_6_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_6_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_6_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_6_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_6_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_5_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_5_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_5_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_5_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_5_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_5_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_5_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_5_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_4_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_4_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_4_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_4_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_4_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_4_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_4_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_4_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_3_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_3_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_3_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_3_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_3_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_3_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_3_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_3_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_2_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_2_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_2_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_2_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_2_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_2_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_2_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_2_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_1_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_1_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_1_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_1_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_1_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_1_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_1_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_1_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_1_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_1_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_1_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_24_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_24_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_24_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_24_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_24_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_24_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_24_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_24_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_23_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_23_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_23_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_23_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_23_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_23_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_23_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_23_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_22_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_22_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_22_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_22_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_22_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_22_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_22_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_22_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_21_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_21_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_21_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_21_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_21_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_21_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_21_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_21_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_20_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_20_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_20_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_20_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_20_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_20_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_20_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_20_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_19_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_19_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_19_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_19_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_19_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_19_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_19_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_19_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_18_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_18_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_18_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_18_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_18_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_18_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_18_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_18_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_17_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_17_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_17_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_17_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_17_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_17_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_17_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_17_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_16_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_16_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_16_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_16_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_16_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_16_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_16_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_16_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_15_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_15_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_15_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_15_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_15_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_15_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_15_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_15_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_14_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_14_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_14_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_14_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_14_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_14_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_14_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_14_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_13_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_13_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_13_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_13_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_13_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_13_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_13_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_13_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_12_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_12_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_12_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_12_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_12_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_12_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_12_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_12_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_11_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_11_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_11_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_11_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_11_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_11_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_11_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_11_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_10_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_10_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_10_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_10_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_10_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_10_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_10_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_10_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_9_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_9_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_9_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_9_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_9_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_9_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_9_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_9_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_8_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_8_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_8_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_8_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_8_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_8_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_8_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_8_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_7_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_7_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_7_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_7_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_7_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_7_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_7_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_7_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_6_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_6_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_6_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_6_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_6_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_6_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_6_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_6_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_5_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_5_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_5_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_5_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_5_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_5_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_5_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_5_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_4_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_4_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_4_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_4_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_4_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_4_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_4_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_4_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_3_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_3_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_3_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_3_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_3_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_3_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_3_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_3_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_2_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_2_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_2_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_2_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_2_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_2_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_2_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_2_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_1_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_1_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_1_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_1_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_1_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_1_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_1_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_1_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_2_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_2_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_2_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_24_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_24_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_24_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_24_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_24_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_24_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_24_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_24_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_23_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_23_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_23_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_23_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_23_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_23_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_23_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_23_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_22_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_22_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_22_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_22_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_22_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_22_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_22_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_22_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_21_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_21_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_21_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_21_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_21_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_21_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_21_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_21_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_20_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_20_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_20_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_20_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_20_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_20_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_20_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_20_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_19_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_19_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_19_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_19_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_19_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_19_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_19_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_19_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_18_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_18_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_18_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_18_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_18_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_18_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_18_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_18_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_17_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_17_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_17_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_17_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_17_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_17_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_17_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_17_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_16_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_16_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_16_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_16_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_16_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_16_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_16_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_16_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_15_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_15_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_15_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_15_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_15_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_15_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_15_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_15_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_14_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_14_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_14_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_14_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_14_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_14_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_14_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_14_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_13_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_13_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_13_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_13_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_13_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_13_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_13_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_13_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_12_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_12_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_12_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_12_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_12_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_12_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_12_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_12_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_11_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_11_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_11_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_11_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_11_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_11_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_11_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_11_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_10_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_10_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_10_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_10_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_10_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_10_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_10_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_10_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_9_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_9_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_9_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_9_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_9_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_9_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_9_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_9_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_8_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_8_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_8_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_8_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_8_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_8_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_8_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_8_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_7_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_7_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_7_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_7_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_7_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_7_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_7_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_7_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_6_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_6_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_6_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_6_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_6_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_6_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_6_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_6_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_5_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_5_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_5_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_5_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_5_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_5_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_5_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_5_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_4_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_4_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_4_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_4_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_4_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_4_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_4_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_4_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_3_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_3_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_3_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_3_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_3_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_3_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_3_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_3_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_2_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_2_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_2_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_2_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_2_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_2_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_2_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_2_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_1_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_1_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_1_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_1_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_1_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_1_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_1_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_1_we1;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_address0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_ce0;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_d0;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_we0;
    sc_signal< sc_lv<2> > grp_process_r_fu_328_Conv_0_weights_V_0_3_address1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_ce1;
    sc_signal< sc_lv<16> > grp_process_r_fu_328_Conv_0_weights_V_0_3_d1;
    sc_signal< sc_logic > grp_process_r_fu_328_Conv_0_weights_V_0_3_we1;
    sc_signal< sc_logic > grp_process_r_fu_328_ap_start;
    sc_signal< sc_logic > grp_process_r_fu_328_ap_done;
    sc_signal< sc_logic > grp_process_r_fu_328_ap_ready;
    sc_signal< sc_logic > grp_process_r_fu_328_ap_idle;
    sc_signal< sc_logic > grp_process_r_fu_328_ap_continue;
    sc_signal< sc_logic > grp_reload_weights_fu_572_m_axi_wr_hw_V_AWVALID;
    sc_signal< sc_lv<32> > grp_reload_weights_fu_572_m_axi_wr_hw_V_AWADDR;
    sc_signal< sc_lv<1> > grp_reload_weights_fu_572_m_axi_wr_hw_V_AWID;
    sc_signal< sc_lv<32> > grp_reload_weights_fu_572_m_axi_wr_hw_V_AWLEN;
    sc_signal< sc_lv<3> > grp_reload_weights_fu_572_m_axi_wr_hw_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_m_axi_wr_hw_V_AWBURST;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_m_axi_wr_hw_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_reload_weights_fu_572_m_axi_wr_hw_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_reload_weights_fu_572_m_axi_wr_hw_V_AWPROT;
    sc_signal< sc_lv<4> > grp_reload_weights_fu_572_m_axi_wr_hw_V_AWQOS;
    sc_signal< sc_lv<4> > grp_reload_weights_fu_572_m_axi_wr_hw_V_AWREGION;
    sc_signal< sc_lv<1> > grp_reload_weights_fu_572_m_axi_wr_hw_V_AWUSER;
    sc_signal< sc_logic > grp_reload_weights_fu_572_m_axi_wr_hw_V_WVALID;
    sc_signal< sc_lv<64> > grp_reload_weights_fu_572_m_axi_wr_hw_V_WDATA;
    sc_signal< sc_lv<8> > grp_reload_weights_fu_572_m_axi_wr_hw_V_WSTRB;
    sc_signal< sc_logic > grp_reload_weights_fu_572_m_axi_wr_hw_V_WLAST;
    sc_signal< sc_lv<1> > grp_reload_weights_fu_572_m_axi_wr_hw_V_WID;
    sc_signal< sc_lv<1> > grp_reload_weights_fu_572_m_axi_wr_hw_V_WUSER;
    sc_signal< sc_logic > grp_reload_weights_fu_572_m_axi_wr_hw_V_ARVALID;
    sc_signal< sc_lv<32> > grp_reload_weights_fu_572_m_axi_wr_hw_V_ARADDR;
    sc_signal< sc_lv<1> > grp_reload_weights_fu_572_m_axi_wr_hw_V_ARID;
    sc_signal< sc_lv<32> > grp_reload_weights_fu_572_m_axi_wr_hw_V_ARLEN;
    sc_signal< sc_lv<3> > grp_reload_weights_fu_572_m_axi_wr_hw_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_m_axi_wr_hw_V_ARBURST;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_m_axi_wr_hw_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_reload_weights_fu_572_m_axi_wr_hw_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_reload_weights_fu_572_m_axi_wr_hw_V_ARPROT;
    sc_signal< sc_lv<4> > grp_reload_weights_fu_572_m_axi_wr_hw_V_ARQOS;
    sc_signal< sc_lv<4> > grp_reload_weights_fu_572_m_axi_wr_hw_V_ARREGION;
    sc_signal< sc_lv<1> > grp_reload_weights_fu_572_m_axi_wr_hw_V_ARUSER;
    sc_signal< sc_logic > grp_reload_weights_fu_572_m_axi_wr_hw_V_RREADY;
    sc_signal< sc_logic > grp_reload_weights_fu_572_m_axi_wr_hw_V_BREADY;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_24_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_23_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_22_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_21_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_20_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_19_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_18_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_17_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_16_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_15_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_14_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_13_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_12_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_11_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_10_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_9_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_8_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_7_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_6_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_5_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_4_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_3_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_2_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_1_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_0_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_24_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_23_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_22_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_21_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_20_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_19_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_18_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_17_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_16_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_15_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_14_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_13_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_12_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_11_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_10_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_9_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_8_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_7_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_6_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_5_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_4_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_3_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_2_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_1_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_1_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_24_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_23_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_22_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_21_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_20_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_19_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_18_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_17_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_16_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_15_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_14_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_13_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_12_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_11_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_10_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_9_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_8_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_7_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_6_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_5_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_4_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_3_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_2_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_1_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_2_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_24_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_23_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_22_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_21_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_20_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_19_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_18_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_17_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_16_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_15_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_14_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_13_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_12_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_11_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_10_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_9_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_8_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_7_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_6_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_5_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_4_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_3_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_2_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_1_we1;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_address0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_ce0;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_d0;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_we0;
    sc_signal< sc_lv<2> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_address1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_ce1;
    sc_signal< sc_lv<16> > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_d1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_Conv_0_weights_V_0_3_we1;
    sc_signal< sc_logic > grp_reload_weights_fu_572_ap_start;
    sc_signal< sc_logic > grp_reload_weights_fu_572_ap_done;
    sc_signal< sc_logic > grp_reload_weights_fu_572_ap_ready;
    sc_signal< sc_logic > grp_reload_weights_fu_572_ap_idle;
    sc_signal< sc_logic > grp_reload_weights_fu_572_ap_continue;
    sc_signal< sc_logic > grp_process_r_fu_328_ap_start_reg;
    sc_signal< bool > ap_block_state1_ignore_call0;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_sync_grp_reload_weights_fu_572_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_reload_weights_fu_572_ap_done;
    sc_signal< bool > ap_predicate_op120_call_state2;
    sc_signal< sc_logic > ap_sync_grp_process_r_fu_328_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_process_r_fu_328_ap_done;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< sc_logic > ap_sync_reg_grp_process_r_fu_328_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_process_r_fu_328_ap_done;
    sc_signal< sc_logic > grp_reload_weights_fu_572_ap_start_reg;
    sc_signal< sc_logic > ap_sync_reg_grp_reload_weights_fu_572_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_reload_weights_fu_572_ap_done;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_clk_no_reset_();
    void thread_Conv_0_weights_V_0_0_10_address0();
    void thread_Conv_0_weights_V_0_0_10_ce0();
    void thread_Conv_0_weights_V_0_0_10_we0();
    void thread_Conv_0_weights_V_0_0_11_address0();
    void thread_Conv_0_weights_V_0_0_11_ce0();
    void thread_Conv_0_weights_V_0_0_11_we0();
    void thread_Conv_0_weights_V_0_0_12_address0();
    void thread_Conv_0_weights_V_0_0_12_ce0();
    void thread_Conv_0_weights_V_0_0_12_we0();
    void thread_Conv_0_weights_V_0_0_13_address0();
    void thread_Conv_0_weights_V_0_0_13_ce0();
    void thread_Conv_0_weights_V_0_0_13_we0();
    void thread_Conv_0_weights_V_0_0_14_address0();
    void thread_Conv_0_weights_V_0_0_14_ce0();
    void thread_Conv_0_weights_V_0_0_14_we0();
    void thread_Conv_0_weights_V_0_0_15_address0();
    void thread_Conv_0_weights_V_0_0_15_ce0();
    void thread_Conv_0_weights_V_0_0_15_we0();
    void thread_Conv_0_weights_V_0_0_16_address0();
    void thread_Conv_0_weights_V_0_0_16_ce0();
    void thread_Conv_0_weights_V_0_0_16_we0();
    void thread_Conv_0_weights_V_0_0_17_address0();
    void thread_Conv_0_weights_V_0_0_17_ce0();
    void thread_Conv_0_weights_V_0_0_17_we0();
    void thread_Conv_0_weights_V_0_0_18_address0();
    void thread_Conv_0_weights_V_0_0_18_ce0();
    void thread_Conv_0_weights_V_0_0_18_we0();
    void thread_Conv_0_weights_V_0_0_19_address0();
    void thread_Conv_0_weights_V_0_0_19_ce0();
    void thread_Conv_0_weights_V_0_0_19_we0();
    void thread_Conv_0_weights_V_0_0_1_address0();
    void thread_Conv_0_weights_V_0_0_1_ce0();
    void thread_Conv_0_weights_V_0_0_1_we0();
    void thread_Conv_0_weights_V_0_0_20_address0();
    void thread_Conv_0_weights_V_0_0_20_ce0();
    void thread_Conv_0_weights_V_0_0_20_we0();
    void thread_Conv_0_weights_V_0_0_21_address0();
    void thread_Conv_0_weights_V_0_0_21_ce0();
    void thread_Conv_0_weights_V_0_0_21_we0();
    void thread_Conv_0_weights_V_0_0_22_address0();
    void thread_Conv_0_weights_V_0_0_22_ce0();
    void thread_Conv_0_weights_V_0_0_22_we0();
    void thread_Conv_0_weights_V_0_0_23_address0();
    void thread_Conv_0_weights_V_0_0_23_ce0();
    void thread_Conv_0_weights_V_0_0_23_we0();
    void thread_Conv_0_weights_V_0_0_24_address0();
    void thread_Conv_0_weights_V_0_0_24_ce0();
    void thread_Conv_0_weights_V_0_0_24_we0();
    void thread_Conv_0_weights_V_0_0_2_address0();
    void thread_Conv_0_weights_V_0_0_2_ce0();
    void thread_Conv_0_weights_V_0_0_2_we0();
    void thread_Conv_0_weights_V_0_0_3_address0();
    void thread_Conv_0_weights_V_0_0_3_ce0();
    void thread_Conv_0_weights_V_0_0_3_we0();
    void thread_Conv_0_weights_V_0_0_4_address0();
    void thread_Conv_0_weights_V_0_0_4_ce0();
    void thread_Conv_0_weights_V_0_0_4_we0();
    void thread_Conv_0_weights_V_0_0_5_address0();
    void thread_Conv_0_weights_V_0_0_5_ce0();
    void thread_Conv_0_weights_V_0_0_5_we0();
    void thread_Conv_0_weights_V_0_0_6_address0();
    void thread_Conv_0_weights_V_0_0_6_ce0();
    void thread_Conv_0_weights_V_0_0_6_we0();
    void thread_Conv_0_weights_V_0_0_7_address0();
    void thread_Conv_0_weights_V_0_0_7_ce0();
    void thread_Conv_0_weights_V_0_0_7_we0();
    void thread_Conv_0_weights_V_0_0_8_address0();
    void thread_Conv_0_weights_V_0_0_8_ce0();
    void thread_Conv_0_weights_V_0_0_8_we0();
    void thread_Conv_0_weights_V_0_0_9_address0();
    void thread_Conv_0_weights_V_0_0_9_ce0();
    void thread_Conv_0_weights_V_0_0_9_we0();
    void thread_Conv_0_weights_V_0_0_address0();
    void thread_Conv_0_weights_V_0_0_ce0();
    void thread_Conv_0_weights_V_0_0_we0();
    void thread_Conv_0_weights_V_0_1_10_address0();
    void thread_Conv_0_weights_V_0_1_10_ce0();
    void thread_Conv_0_weights_V_0_1_10_we0();
    void thread_Conv_0_weights_V_0_1_11_address0();
    void thread_Conv_0_weights_V_0_1_11_ce0();
    void thread_Conv_0_weights_V_0_1_11_we0();
    void thread_Conv_0_weights_V_0_1_12_address0();
    void thread_Conv_0_weights_V_0_1_12_ce0();
    void thread_Conv_0_weights_V_0_1_12_we0();
    void thread_Conv_0_weights_V_0_1_13_address0();
    void thread_Conv_0_weights_V_0_1_13_ce0();
    void thread_Conv_0_weights_V_0_1_13_we0();
    void thread_Conv_0_weights_V_0_1_14_address0();
    void thread_Conv_0_weights_V_0_1_14_ce0();
    void thread_Conv_0_weights_V_0_1_14_we0();
    void thread_Conv_0_weights_V_0_1_15_address0();
    void thread_Conv_0_weights_V_0_1_15_ce0();
    void thread_Conv_0_weights_V_0_1_15_we0();
    void thread_Conv_0_weights_V_0_1_16_address0();
    void thread_Conv_0_weights_V_0_1_16_ce0();
    void thread_Conv_0_weights_V_0_1_16_we0();
    void thread_Conv_0_weights_V_0_1_17_address0();
    void thread_Conv_0_weights_V_0_1_17_ce0();
    void thread_Conv_0_weights_V_0_1_17_we0();
    void thread_Conv_0_weights_V_0_1_18_address0();
    void thread_Conv_0_weights_V_0_1_18_ce0();
    void thread_Conv_0_weights_V_0_1_18_we0();
    void thread_Conv_0_weights_V_0_1_19_address0();
    void thread_Conv_0_weights_V_0_1_19_ce0();
    void thread_Conv_0_weights_V_0_1_19_we0();
    void thread_Conv_0_weights_V_0_1_1_address0();
    void thread_Conv_0_weights_V_0_1_1_ce0();
    void thread_Conv_0_weights_V_0_1_1_we0();
    void thread_Conv_0_weights_V_0_1_20_address0();
    void thread_Conv_0_weights_V_0_1_20_ce0();
    void thread_Conv_0_weights_V_0_1_20_we0();
    void thread_Conv_0_weights_V_0_1_21_address0();
    void thread_Conv_0_weights_V_0_1_21_ce0();
    void thread_Conv_0_weights_V_0_1_21_we0();
    void thread_Conv_0_weights_V_0_1_22_address0();
    void thread_Conv_0_weights_V_0_1_22_ce0();
    void thread_Conv_0_weights_V_0_1_22_we0();
    void thread_Conv_0_weights_V_0_1_23_address0();
    void thread_Conv_0_weights_V_0_1_23_ce0();
    void thread_Conv_0_weights_V_0_1_23_we0();
    void thread_Conv_0_weights_V_0_1_24_address0();
    void thread_Conv_0_weights_V_0_1_24_ce0();
    void thread_Conv_0_weights_V_0_1_24_we0();
    void thread_Conv_0_weights_V_0_1_2_address0();
    void thread_Conv_0_weights_V_0_1_2_ce0();
    void thread_Conv_0_weights_V_0_1_2_we0();
    void thread_Conv_0_weights_V_0_1_3_address0();
    void thread_Conv_0_weights_V_0_1_3_ce0();
    void thread_Conv_0_weights_V_0_1_3_we0();
    void thread_Conv_0_weights_V_0_1_4_address0();
    void thread_Conv_0_weights_V_0_1_4_ce0();
    void thread_Conv_0_weights_V_0_1_4_we0();
    void thread_Conv_0_weights_V_0_1_5_address0();
    void thread_Conv_0_weights_V_0_1_5_ce0();
    void thread_Conv_0_weights_V_0_1_5_we0();
    void thread_Conv_0_weights_V_0_1_6_address0();
    void thread_Conv_0_weights_V_0_1_6_ce0();
    void thread_Conv_0_weights_V_0_1_6_we0();
    void thread_Conv_0_weights_V_0_1_7_address0();
    void thread_Conv_0_weights_V_0_1_7_ce0();
    void thread_Conv_0_weights_V_0_1_7_we0();
    void thread_Conv_0_weights_V_0_1_8_address0();
    void thread_Conv_0_weights_V_0_1_8_ce0();
    void thread_Conv_0_weights_V_0_1_8_we0();
    void thread_Conv_0_weights_V_0_1_9_address0();
    void thread_Conv_0_weights_V_0_1_9_ce0();
    void thread_Conv_0_weights_V_0_1_9_we0();
    void thread_Conv_0_weights_V_0_1_address0();
    void thread_Conv_0_weights_V_0_1_ce0();
    void thread_Conv_0_weights_V_0_1_we0();
    void thread_Conv_0_weights_V_0_2_10_address0();
    void thread_Conv_0_weights_V_0_2_10_ce0();
    void thread_Conv_0_weights_V_0_2_10_we0();
    void thread_Conv_0_weights_V_0_2_11_address0();
    void thread_Conv_0_weights_V_0_2_11_ce0();
    void thread_Conv_0_weights_V_0_2_11_we0();
    void thread_Conv_0_weights_V_0_2_12_address0();
    void thread_Conv_0_weights_V_0_2_12_ce0();
    void thread_Conv_0_weights_V_0_2_12_we0();
    void thread_Conv_0_weights_V_0_2_13_address0();
    void thread_Conv_0_weights_V_0_2_13_ce0();
    void thread_Conv_0_weights_V_0_2_13_we0();
    void thread_Conv_0_weights_V_0_2_14_address0();
    void thread_Conv_0_weights_V_0_2_14_ce0();
    void thread_Conv_0_weights_V_0_2_14_we0();
    void thread_Conv_0_weights_V_0_2_15_address0();
    void thread_Conv_0_weights_V_0_2_15_ce0();
    void thread_Conv_0_weights_V_0_2_15_we0();
    void thread_Conv_0_weights_V_0_2_16_address0();
    void thread_Conv_0_weights_V_0_2_16_ce0();
    void thread_Conv_0_weights_V_0_2_16_we0();
    void thread_Conv_0_weights_V_0_2_17_address0();
    void thread_Conv_0_weights_V_0_2_17_ce0();
    void thread_Conv_0_weights_V_0_2_17_we0();
    void thread_Conv_0_weights_V_0_2_18_address0();
    void thread_Conv_0_weights_V_0_2_18_ce0();
    void thread_Conv_0_weights_V_0_2_18_we0();
    void thread_Conv_0_weights_V_0_2_19_address0();
    void thread_Conv_0_weights_V_0_2_19_ce0();
    void thread_Conv_0_weights_V_0_2_19_we0();
    void thread_Conv_0_weights_V_0_2_1_address0();
    void thread_Conv_0_weights_V_0_2_1_ce0();
    void thread_Conv_0_weights_V_0_2_1_we0();
    void thread_Conv_0_weights_V_0_2_20_address0();
    void thread_Conv_0_weights_V_0_2_20_ce0();
    void thread_Conv_0_weights_V_0_2_20_we0();
    void thread_Conv_0_weights_V_0_2_21_address0();
    void thread_Conv_0_weights_V_0_2_21_ce0();
    void thread_Conv_0_weights_V_0_2_21_we0();
    void thread_Conv_0_weights_V_0_2_22_address0();
    void thread_Conv_0_weights_V_0_2_22_ce0();
    void thread_Conv_0_weights_V_0_2_22_we0();
    void thread_Conv_0_weights_V_0_2_23_address0();
    void thread_Conv_0_weights_V_0_2_23_ce0();
    void thread_Conv_0_weights_V_0_2_23_we0();
    void thread_Conv_0_weights_V_0_2_24_address0();
    void thread_Conv_0_weights_V_0_2_24_ce0();
    void thread_Conv_0_weights_V_0_2_24_we0();
    void thread_Conv_0_weights_V_0_2_2_address0();
    void thread_Conv_0_weights_V_0_2_2_ce0();
    void thread_Conv_0_weights_V_0_2_2_we0();
    void thread_Conv_0_weights_V_0_2_3_address0();
    void thread_Conv_0_weights_V_0_2_3_ce0();
    void thread_Conv_0_weights_V_0_2_3_we0();
    void thread_Conv_0_weights_V_0_2_4_address0();
    void thread_Conv_0_weights_V_0_2_4_ce0();
    void thread_Conv_0_weights_V_0_2_4_we0();
    void thread_Conv_0_weights_V_0_2_5_address0();
    void thread_Conv_0_weights_V_0_2_5_ce0();
    void thread_Conv_0_weights_V_0_2_5_we0();
    void thread_Conv_0_weights_V_0_2_6_address0();
    void thread_Conv_0_weights_V_0_2_6_ce0();
    void thread_Conv_0_weights_V_0_2_6_we0();
    void thread_Conv_0_weights_V_0_2_7_address0();
    void thread_Conv_0_weights_V_0_2_7_ce0();
    void thread_Conv_0_weights_V_0_2_7_we0();
    void thread_Conv_0_weights_V_0_2_8_address0();
    void thread_Conv_0_weights_V_0_2_8_ce0();
    void thread_Conv_0_weights_V_0_2_8_we0();
    void thread_Conv_0_weights_V_0_2_9_address0();
    void thread_Conv_0_weights_V_0_2_9_ce0();
    void thread_Conv_0_weights_V_0_2_9_we0();
    void thread_Conv_0_weights_V_0_2_address0();
    void thread_Conv_0_weights_V_0_2_ce0();
    void thread_Conv_0_weights_V_0_2_we0();
    void thread_Conv_0_weights_V_0_3_10_address0();
    void thread_Conv_0_weights_V_0_3_10_ce0();
    void thread_Conv_0_weights_V_0_3_10_we0();
    void thread_Conv_0_weights_V_0_3_11_address0();
    void thread_Conv_0_weights_V_0_3_11_ce0();
    void thread_Conv_0_weights_V_0_3_11_we0();
    void thread_Conv_0_weights_V_0_3_12_address0();
    void thread_Conv_0_weights_V_0_3_12_ce0();
    void thread_Conv_0_weights_V_0_3_12_we0();
    void thread_Conv_0_weights_V_0_3_13_address0();
    void thread_Conv_0_weights_V_0_3_13_ce0();
    void thread_Conv_0_weights_V_0_3_13_we0();
    void thread_Conv_0_weights_V_0_3_14_address0();
    void thread_Conv_0_weights_V_0_3_14_ce0();
    void thread_Conv_0_weights_V_0_3_14_we0();
    void thread_Conv_0_weights_V_0_3_15_address0();
    void thread_Conv_0_weights_V_0_3_15_ce0();
    void thread_Conv_0_weights_V_0_3_15_we0();
    void thread_Conv_0_weights_V_0_3_16_address0();
    void thread_Conv_0_weights_V_0_3_16_ce0();
    void thread_Conv_0_weights_V_0_3_16_we0();
    void thread_Conv_0_weights_V_0_3_17_address0();
    void thread_Conv_0_weights_V_0_3_17_ce0();
    void thread_Conv_0_weights_V_0_3_17_we0();
    void thread_Conv_0_weights_V_0_3_18_address0();
    void thread_Conv_0_weights_V_0_3_18_ce0();
    void thread_Conv_0_weights_V_0_3_18_we0();
    void thread_Conv_0_weights_V_0_3_19_address0();
    void thread_Conv_0_weights_V_0_3_19_ce0();
    void thread_Conv_0_weights_V_0_3_19_we0();
    void thread_Conv_0_weights_V_0_3_1_address0();
    void thread_Conv_0_weights_V_0_3_1_ce0();
    void thread_Conv_0_weights_V_0_3_1_we0();
    void thread_Conv_0_weights_V_0_3_20_address0();
    void thread_Conv_0_weights_V_0_3_20_ce0();
    void thread_Conv_0_weights_V_0_3_20_we0();
    void thread_Conv_0_weights_V_0_3_21_address0();
    void thread_Conv_0_weights_V_0_3_21_ce0();
    void thread_Conv_0_weights_V_0_3_21_we0();
    void thread_Conv_0_weights_V_0_3_22_address0();
    void thread_Conv_0_weights_V_0_3_22_ce0();
    void thread_Conv_0_weights_V_0_3_22_we0();
    void thread_Conv_0_weights_V_0_3_23_address0();
    void thread_Conv_0_weights_V_0_3_23_ce0();
    void thread_Conv_0_weights_V_0_3_23_we0();
    void thread_Conv_0_weights_V_0_3_24_address0();
    void thread_Conv_0_weights_V_0_3_24_ce0();
    void thread_Conv_0_weights_V_0_3_24_we0();
    void thread_Conv_0_weights_V_0_3_2_address0();
    void thread_Conv_0_weights_V_0_3_2_ce0();
    void thread_Conv_0_weights_V_0_3_2_we0();
    void thread_Conv_0_weights_V_0_3_3_address0();
    void thread_Conv_0_weights_V_0_3_3_ce0();
    void thread_Conv_0_weights_V_0_3_3_we0();
    void thread_Conv_0_weights_V_0_3_4_address0();
    void thread_Conv_0_weights_V_0_3_4_ce0();
    void thread_Conv_0_weights_V_0_3_4_we0();
    void thread_Conv_0_weights_V_0_3_5_address0();
    void thread_Conv_0_weights_V_0_3_5_ce0();
    void thread_Conv_0_weights_V_0_3_5_we0();
    void thread_Conv_0_weights_V_0_3_6_address0();
    void thread_Conv_0_weights_V_0_3_6_ce0();
    void thread_Conv_0_weights_V_0_3_6_we0();
    void thread_Conv_0_weights_V_0_3_7_address0();
    void thread_Conv_0_weights_V_0_3_7_ce0();
    void thread_Conv_0_weights_V_0_3_7_we0();
    void thread_Conv_0_weights_V_0_3_8_address0();
    void thread_Conv_0_weights_V_0_3_8_ce0();
    void thread_Conv_0_weights_V_0_3_8_we0();
    void thread_Conv_0_weights_V_0_3_9_address0();
    void thread_Conv_0_weights_V_0_3_9_ce0();
    void thread_Conv_0_weights_V_0_3_9_we0();
    void thread_Conv_0_weights_V_0_3_address0();
    void thread_Conv_0_weights_V_0_3_ce0();
    void thread_Conv_0_weights_V_0_3_we0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_state1();
    void thread_ap_block_state1_ignore_call0();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_predicate_op120_call_state2();
    void thread_ap_ready();
    void thread_ap_sync_grp_process_r_fu_328_ap_done();
    void thread_ap_sync_grp_process_r_fu_328_ap_ready();
    void thread_ap_sync_grp_reload_weights_fu_572_ap_done();
    void thread_ap_sync_grp_reload_weights_fu_572_ap_ready();
    void thread_grp_process_r_fu_328_ap_continue();
    void thread_grp_process_r_fu_328_ap_start();
    void thread_grp_reload_weights_fu_572_ap_continue();
    void thread_grp_reload_weights_fu_572_ap_start();
    void thread_icmp_ln175_fu_812_p2();
    void thread_icmp_ln177_fu_818_p2();
    void thread_m_axi_fpgaconvnet_in_0_V_ARADDR();
    void thread_m_axi_fpgaconvnet_in_0_V_ARBURST();
    void thread_m_axi_fpgaconvnet_in_0_V_ARCACHE();
    void thread_m_axi_fpgaconvnet_in_0_V_ARID();
    void thread_m_axi_fpgaconvnet_in_0_V_ARLEN();
    void thread_m_axi_fpgaconvnet_in_0_V_ARLOCK();
    void thread_m_axi_fpgaconvnet_in_0_V_ARPROT();
    void thread_m_axi_fpgaconvnet_in_0_V_ARQOS();
    void thread_m_axi_fpgaconvnet_in_0_V_ARREGION();
    void thread_m_axi_fpgaconvnet_in_0_V_ARSIZE();
    void thread_m_axi_fpgaconvnet_in_0_V_ARUSER();
    void thread_m_axi_fpgaconvnet_in_0_V_ARVALID();
    void thread_m_axi_fpgaconvnet_in_0_V_AWADDR();
    void thread_m_axi_fpgaconvnet_in_0_V_AWBURST();
    void thread_m_axi_fpgaconvnet_in_0_V_AWCACHE();
    void thread_m_axi_fpgaconvnet_in_0_V_AWID();
    void thread_m_axi_fpgaconvnet_in_0_V_AWLEN();
    void thread_m_axi_fpgaconvnet_in_0_V_AWLOCK();
    void thread_m_axi_fpgaconvnet_in_0_V_AWPROT();
    void thread_m_axi_fpgaconvnet_in_0_V_AWQOS();
    void thread_m_axi_fpgaconvnet_in_0_V_AWREGION();
    void thread_m_axi_fpgaconvnet_in_0_V_AWSIZE();
    void thread_m_axi_fpgaconvnet_in_0_V_AWUSER();
    void thread_m_axi_fpgaconvnet_in_0_V_AWVALID();
    void thread_m_axi_fpgaconvnet_in_0_V_BREADY();
    void thread_m_axi_fpgaconvnet_in_0_V_RREADY();
    void thread_m_axi_fpgaconvnet_in_0_V_WDATA();
    void thread_m_axi_fpgaconvnet_in_0_V_WID();
    void thread_m_axi_fpgaconvnet_in_0_V_WLAST();
    void thread_m_axi_fpgaconvnet_in_0_V_WSTRB();
    void thread_m_axi_fpgaconvnet_in_0_V_WUSER();
    void thread_m_axi_fpgaconvnet_in_0_V_WVALID();
    void thread_m_axi_fpgaconvnet_out_0_V_ARADDR();
    void thread_m_axi_fpgaconvnet_out_0_V_ARBURST();
    void thread_m_axi_fpgaconvnet_out_0_V_ARCACHE();
    void thread_m_axi_fpgaconvnet_out_0_V_ARID();
    void thread_m_axi_fpgaconvnet_out_0_V_ARLEN();
    void thread_m_axi_fpgaconvnet_out_0_V_ARLOCK();
    void thread_m_axi_fpgaconvnet_out_0_V_ARPROT();
    void thread_m_axi_fpgaconvnet_out_0_V_ARQOS();
    void thread_m_axi_fpgaconvnet_out_0_V_ARREGION();
    void thread_m_axi_fpgaconvnet_out_0_V_ARSIZE();
    void thread_m_axi_fpgaconvnet_out_0_V_ARUSER();
    void thread_m_axi_fpgaconvnet_out_0_V_ARVALID();
    void thread_m_axi_fpgaconvnet_out_0_V_AWADDR();
    void thread_m_axi_fpgaconvnet_out_0_V_AWBURST();
    void thread_m_axi_fpgaconvnet_out_0_V_AWCACHE();
    void thread_m_axi_fpgaconvnet_out_0_V_AWID();
    void thread_m_axi_fpgaconvnet_out_0_V_AWLEN();
    void thread_m_axi_fpgaconvnet_out_0_V_AWLOCK();
    void thread_m_axi_fpgaconvnet_out_0_V_AWPROT();
    void thread_m_axi_fpgaconvnet_out_0_V_AWQOS();
    void thread_m_axi_fpgaconvnet_out_0_V_AWREGION();
    void thread_m_axi_fpgaconvnet_out_0_V_AWSIZE();
    void thread_m_axi_fpgaconvnet_out_0_V_AWUSER();
    void thread_m_axi_fpgaconvnet_out_0_V_AWVALID();
    void thread_m_axi_fpgaconvnet_out_0_V_BREADY();
    void thread_m_axi_fpgaconvnet_out_0_V_RREADY();
    void thread_m_axi_fpgaconvnet_out_0_V_WDATA();
    void thread_m_axi_fpgaconvnet_out_0_V_WID();
    void thread_m_axi_fpgaconvnet_out_0_V_WLAST();
    void thread_m_axi_fpgaconvnet_out_0_V_WSTRB();
    void thread_m_axi_fpgaconvnet_out_0_V_WUSER();
    void thread_m_axi_fpgaconvnet_out_0_V_WVALID();
    void thread_m_axi_fpgaconvnet_wr_0_V_ARADDR();
    void thread_m_axi_fpgaconvnet_wr_0_V_ARBURST();
    void thread_m_axi_fpgaconvnet_wr_0_V_ARCACHE();
    void thread_m_axi_fpgaconvnet_wr_0_V_ARID();
    void thread_m_axi_fpgaconvnet_wr_0_V_ARLEN();
    void thread_m_axi_fpgaconvnet_wr_0_V_ARLOCK();
    void thread_m_axi_fpgaconvnet_wr_0_V_ARPROT();
    void thread_m_axi_fpgaconvnet_wr_0_V_ARQOS();
    void thread_m_axi_fpgaconvnet_wr_0_V_ARREGION();
    void thread_m_axi_fpgaconvnet_wr_0_V_ARSIZE();
    void thread_m_axi_fpgaconvnet_wr_0_V_ARUSER();
    void thread_m_axi_fpgaconvnet_wr_0_V_ARVALID();
    void thread_m_axi_fpgaconvnet_wr_0_V_AWADDR();
    void thread_m_axi_fpgaconvnet_wr_0_V_AWBURST();
    void thread_m_axi_fpgaconvnet_wr_0_V_AWCACHE();
    void thread_m_axi_fpgaconvnet_wr_0_V_AWID();
    void thread_m_axi_fpgaconvnet_wr_0_V_AWLEN();
    void thread_m_axi_fpgaconvnet_wr_0_V_AWLOCK();
    void thread_m_axi_fpgaconvnet_wr_0_V_AWPROT();
    void thread_m_axi_fpgaconvnet_wr_0_V_AWQOS();
    void thread_m_axi_fpgaconvnet_wr_0_V_AWREGION();
    void thread_m_axi_fpgaconvnet_wr_0_V_AWSIZE();
    void thread_m_axi_fpgaconvnet_wr_0_V_AWUSER();
    void thread_m_axi_fpgaconvnet_wr_0_V_AWVALID();
    void thread_m_axi_fpgaconvnet_wr_0_V_BREADY();
    void thread_m_axi_fpgaconvnet_wr_0_V_RREADY();
    void thread_m_axi_fpgaconvnet_wr_0_V_WDATA();
    void thread_m_axi_fpgaconvnet_wr_0_V_WID();
    void thread_m_axi_fpgaconvnet_wr_0_V_WLAST();
    void thread_m_axi_fpgaconvnet_wr_0_V_WSTRB();
    void thread_m_axi_fpgaconvnet_wr_0_V_WUSER();
    void thread_m_axi_fpgaconvnet_wr_0_V_WVALID();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
