

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Sun May 25 15:19:37 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.367 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   188417|   188417| 0.942 ms | 0.942 ms |  188417|  188417|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   188416|   188416|        46|          -|          -|  4096|    no    |
        | + Loop 1.1  |       44|       44|        11|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|    584|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     280|    273|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    140|    -|
|Register         |        -|      -|     457|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     777|    997|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |                  Instance                 |                Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_lshr_32ns_32ns_32_2_1_U1733  |myproject_axi_lshr_32ns_32ns_32_2_1  |        0|      0|  140|  126|    0|
    |myproject_axi_mux_42_4_1_1_U1732           |myproject_axi_mux_42_4_1_1           |        0|      0|    0|   21|    0|
    |myproject_axi_shl_64ns_32ns_64_2_1_U1734   |myproject_axi_shl_64ns_32ns_64_2_1   |        0|      0|  140|  126|    0|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |Total                                      |                                     |        0|      0|  280|  273|    0|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+----+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+----+----+------------+------------+
    |add_ln32_fu_236_p2        |     +    |      0|   0|  19|          14|          14|
    |add_ln958_fu_368_p2       |     +    |      0|   0|  39|           6|          32|
    |add_ln964_fu_513_p2       |     +    |      0|   0|   8|           8|           8|
    |i_fu_186_p2               |     +    |      0|   0|  17|          13|           1|
    |j_fu_230_p2               |     +    |      0|   0|  12|           3|           1|
    |lsb_index_fu_327_p2       |     +    |      0|   0|  39|           6|          32|
    |m_2_fu_474_p2             |     +    |      0|   0|  71|          64|          64|
    |sub_ln944_fu_318_p2       |     -    |      0|   0|  39|           3|          32|
    |sub_ln947_fu_342_p2       |     -    |      0|   0|  12|           3|           3|
    |sub_ln958_fu_373_p2       |     -    |      0|   0|  39|           5|          32|
    |sub_ln964_fu_508_p2       |     -    |      0|   0|   8|           2|           8|
    |tmp_V_fu_278_p2           |     -    |      0|   0|  13|           1|           4|
    |a_fu_386_p2               |    and   |      0|   0|   2|           1|           1|
    |and_ln949_fu_417_p2       |    and   |      0|   0|   2|           1|           1|
    |io_acc_block_signal_op27  |    and   |      0|   0|   2|           1|           1|
    |last_fu_269_p2            |    and   |      0|   0|   2|           1|           1|
    |p_Result_4_fu_357_p2      |    and   |      0|   0|   4|           4|           4|
    |l_fu_306_p3               |   cttz   |      0|  40|  36|          32|           0|
    |icmp_ln29_fu_180_p2       |   icmp   |      0|   0|  13|          13|          14|
    |icmp_ln31_fu_224_p2       |   icmp   |      0|   0|   9|           3|           4|
    |icmp_ln32_fu_241_p2       |   icmp   |      0|   0|  13|          14|           2|
    |icmp_ln935_fu_273_p2      |   icmp   |      0|   0|   9|           4|           1|
    |icmp_ln947_1_fu_362_p2    |   icmp   |      0|   0|   9|           4|           1|
    |icmp_ln947_fu_381_p2      |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln958_fu_443_p2      |   icmp   |      0|   0|  18|          32|           1|
    |lshr_ln947_fu_351_p2      |   lshr   |      0|   0|  11|           2|           4|
    |ap_block_state1           |    or    |      0|   0|   2|           1|           1|
    |ap_block_state2           |    or    |      0|   0|   2|           1|           1|
    |or_ln949_fu_423_p2        |    or    |      0|   0|   2|           1|           1|
    |m_1_fu_465_p3             |  select  |      0|   0|  64|           1|          64|
    |out_r_TDATA_int           |  select  |      0|   0|  32|           1|           1|
    |select_ln964_fu_498_p3    |  select  |      0|   0|   7|           1|           7|
    |tmp_V_4_fu_283_p3         |  select  |      0|   0|   4|           1|           4|
    |xor_ln949_1_fu_398_p2     |    xor   |      0|   0|   2|           1|           2|
    |xor_ln949_fu_404_p2       |    xor   |      0|   0|   5|           4|           5|
    +--------------------------+----------+-------+----+----+------------+------------+
    |Total                     |          |      0|  40| 584|         283|         353|
    +--------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  59|         14|    1|         14|
    |ap_done                     |   9|          2|    1|          2|
    |i1_0_i_i_reg_158            |   9|          2|   13|         26|
    |is_last_0_i_loc_blk_n       |   9|          2|    1|          2|
    |j3_0_i_i_reg_169            |   9|          2|    3|          6|
    |out_local_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |out_r_TDATA_blk_n           |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 140|         32|   24|         60|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln958_reg_679             |  32|   0|   32|          0|
    |ap_CS_fsm                     |  13|   0|   13|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |i1_0_i_i_reg_158              |  13|   0|   13|          0|
    |i_reg_561                     |  13|   0|   13|          0|
    |icmp_ln32_reg_599             |   1|   0|    1|          0|
    |icmp_ln935_reg_622            |   1|   0|    1|          0|
    |icmp_ln947_1_reg_674          |   1|   0|    1|          0|
    |icmp_ln958_reg_704            |   1|   0|    1|          0|
    |is_last_0_i_loc_read_reg_553  |   1|   0|    1|          0|
    |j3_0_i_i_reg_169              |   3|   0|    3|          0|
    |j_reg_594                     |   3|   0|    3|          0|
    |l_reg_640                     |  32|   0|   32|          0|
    |last_reg_617                  |   1|   0|    1|          0|
    |lsb_index_reg_663             |  32|   0|   32|          0|
    |lshr_ln958_reg_714            |  32|   0|   32|          0|
    |m_5_reg_724                   |  63|   0|   63|          0|
    |or_ln_i_i_reg_689             |   1|   0|   32|         31|
    |p_Result_6_reg_611            |   1|   0|    1|          0|
    |p_Result_s_reg_635            |   4|   0|    4|          0|
    |select_ln964_reg_734          |   1|   0|    8|          7|
    |shl_ln958_reg_719             |  64|   0|   64|          0|
    |shl_ln_reg_586                |  12|   0|   14|          2|
    |sub_ln944_reg_650             |  32|   0|   32|          0|
    |sub_ln958_reg_684             |  32|   0|   32|          0|
    |tmp_9_reg_729                 |   1|   0|    1|          0|
    |tmp_V_3_reg_604               |   4|   0|    4|          0|
    |tmp_V_4_reg_627               |   4|   0|    4|          0|
    |tmp_data_V_01_i_i_reg_566     |   4|   0|    4|          0|
    |tmp_data_V_12_i_i_reg_571     |   4|   0|    4|          0|
    |tmp_data_V_23_i_i_reg_576     |   4|   0|    4|          0|
    |tmp_data_V_34_i_i_reg_581     |   4|   0|    4|          0|
    |tmp_reg_669                   |  31|   0|   31|          0|
    |trunc_ln943_reg_645           |   8|   0|    8|          0|
    |trunc_ln947_reg_658           |   3|   0|    3|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 457|   0|  497|         40|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|ap_done                       | out |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|out_local_V_data_0_V_dout     |  in |    4|   ap_fifo  | out_local_V_data_0_V |    pointer   |
|out_local_V_data_0_V_empty_n  |  in |    1|   ap_fifo  | out_local_V_data_0_V |    pointer   |
|out_local_V_data_0_V_read     | out |    1|   ap_fifo  | out_local_V_data_0_V |    pointer   |
|out_local_V_data_1_V_dout     |  in |    4|   ap_fifo  | out_local_V_data_1_V |    pointer   |
|out_local_V_data_1_V_empty_n  |  in |    1|   ap_fifo  | out_local_V_data_1_V |    pointer   |
|out_local_V_data_1_V_read     | out |    1|   ap_fifo  | out_local_V_data_1_V |    pointer   |
|out_local_V_data_2_V_dout     |  in |    4|   ap_fifo  | out_local_V_data_2_V |    pointer   |
|out_local_V_data_2_V_empty_n  |  in |    1|   ap_fifo  | out_local_V_data_2_V |    pointer   |
|out_local_V_data_2_V_read     | out |    1|   ap_fifo  | out_local_V_data_2_V |    pointer   |
|out_local_V_data_3_V_dout     |  in |    4|   ap_fifo  | out_local_V_data_3_V |    pointer   |
|out_local_V_data_3_V_empty_n  |  in |    1|   ap_fifo  | out_local_V_data_3_V |    pointer   |
|out_local_V_data_3_V_read     | out |    1|   ap_fifo  | out_local_V_data_3_V |    pointer   |
|out_r_TDATA                   | out |   32|    axis    |       out_data       |    pointer   |
|out_r_TVALID                  | out |    1|    axis    |      out_last_V      |    pointer   |
|out_r_TREADY                  |  in |    1|    axis    |      out_last_V      |    pointer   |
|out_r_TLAST                   | out |    1|    axis    |      out_last_V      |    pointer   |
|is_last_0_i_loc_dout          |  in |    1|   ap_fifo  |    is_last_0_i_loc   |    pointer   |
|is_last_0_i_loc_empty_n       |  in |    1|   ap_fifo  |    is_last_0_i_loc   |    pointer   |
|is_last_0_i_loc_read          | out |    1|   ap_fifo  |    is_last_0_i_loc   |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

