Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Mon Feb 23 01:06:49 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_kernel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                  Instance                 |                                 Module                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                              |                                                                 (top) |      15921 |      15656 |      40 |  225 | 11898 |      0 |     92 |    0 |        120 |
|   bd_0_i                                  |                                                                  bd_0 |      15921 |      15656 |      40 |  225 | 11898 |      0 |     92 |    0 |        120 |
|     hls_inst                              |                                                       bd_0_hls_inst_0 |      15921 |      15656 |      40 |  225 | 11898 |      0 |     92 |    0 |        120 |
|       inst                                |                                            bd_0_hls_inst_0_top_kernel |      15921 |      15656 |      40 |  225 | 11898 |      0 |     92 |    0 |        120 |
|         write_output_U0                   |                               bd_0_hls_inst_0_top_kernel_write_output |         46 |         44 |       0 |    2 |    93 |      0 |      0 |    0 |          0 |
|           (write_output_U0)               |                               bd_0_hls_inst_0_top_kernel_write_output |         24 |         22 |       0 |    2 |    92 |      0 |      0 |    0 |          0 |
|         A_out_c_U                         |                             bd_0_hls_inst_0_top_kernel_fifo_w64_d33_A |         67 |         27 |      40 |    0 |    88 |      0 |      0 |    0 |          0 |
|           U_top_kernel_fifo_w64_d33_A_ram |                         bd_0_hls_inst_0_top_kernel_fifo_w64_d33_A_ram |         41 |          1 |      40 |    0 |    62 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                   |                              bd_0_hls_inst_0_top_kernel_control_s_axi |        158 |        158 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|         gmem0_m_axi_U                     |                                bd_0_hls_inst_0_top_kernel_gmem0_m_axi |        466 |        433 |       0 |   33 |   741 |      0 |      1 |    0 |          0 |
|           bus_read                        |                           bd_0_hls_inst_0_top_kernel_gmem0_m_axi_read |        368 |        368 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|             rreq_burst_conv               |                bd_0_hls_inst_0_top_kernel_gmem0_m_axi_burst_converter |        291 |        291 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             rs_rdata                      |      bd_0_hls_inst_0_top_kernel_gmem0_m_axi_reg_slice__parameterized0 |         39 |         39 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|           load_unit_0                     |                           bd_0_hls_inst_0_top_kernel_gmem0_m_axi_load |         98 |         65 |       0 |   33 |   180 |      0 |      1 |    0 |          0 |
|             (load_unit_0)                 |                           bd_0_hls_inst_0_top_kernel_gmem0_m_axi_load |          1 |          1 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             fifo_rreq                     |                           bd_0_hls_inst_0_top_kernel_gmem0_m_axi_fifo |         51 |         18 |       0 |   33 |    77 |      0 |      0 |    0 |          0 |
|         gmem1_m_axi_U                     |                                bd_0_hls_inst_0_top_kernel_gmem1_m_axi |        638 |        539 |       0 |   99 |   998 |      0 |      0 |    0 |          0 |
|           bus_write                       |                          bd_0_hls_inst_0_top_kernel_gmem1_m_axi_write |        467 |        434 |       0 |   33 |   750 |      0 |      0 |    0 |          0 |
|             wreq_burst_conv               |                bd_0_hls_inst_0_top_kernel_gmem1_m_axi_burst_converter |        289 |        289 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             wreq_throttle                 |                       bd_0_hls_inst_0_top_kernel_gmem1_m_axi_throttle |        152 |        120 |       0 |   32 |   268 |      0 |      0 |    0 |          0 |
|           store_unit_0                    |                          bd_0_hls_inst_0_top_kernel_gmem1_m_axi_store |        172 |        106 |       0 |   66 |   248 |      0 |      0 |    0 |          0 |
|             (store_unit_0)                |                          bd_0_hls_inst_0_top_kernel_gmem1_m_axi_store |          2 |          2 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|             buff_wdata                    |           bd_0_hls_inst_0_top_kernel_gmem1_m_axi_fifo__parameterized1 |         51 |         23 |       0 |   28 |    48 |      0 |      0 |    0 |          0 |
|             fifo_wreq                     |           bd_0_hls_inst_0_top_kernel_gmem1_m_axi_fifo__parameterized0 |         45 |         12 |       0 |   33 |    74 |      0 |      0 |    0 |          0 |
|         inter_strm_30_U                   |                         bd_0_hls_inst_0_top_kernel_fifo_w24_d512_A_21 |         50 |         50 |       0 |    0 |    41 |      0 |      1 |    0 |          0 |
|         read_input_U0                     |                                 bd_0_hls_inst_0_top_kernel_read_input |         39 |         39 |       0 |    0 |   116 |      0 |      0 |    0 |          0 |
|           (read_input_U0)                 |                                 bd_0_hls_inst_0_top_kernel_read_input |          8 |          8 |       0 |    0 |   115 |      0 |      0 |    0 |          0 |
|         stencil_stage_10_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_10 |        428 |        425 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_10_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_10 |         81 |         78 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      | bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_174 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U45         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_175 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U46         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_176 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_11_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_11 |        428 |        425 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_11_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_11 |         81 |         78 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      | bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_169 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U49         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_170 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U50         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_171 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_12_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_12 |        429 |        426 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_12_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_12 |         82 |         79 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      | bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_164 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U53         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_165 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U54         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_166 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_13_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_13 |        429 |        426 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_13_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_13 |         81 |         78 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      | bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_159 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U57         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_160 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U58         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_161 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_14_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_14 |        428 |        425 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_14_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_14 |         81 |         78 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      | bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_154 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U61         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_155 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U62         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_156 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_15_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_15 |        428 |        425 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_15_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_15 |         81 |         78 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      | bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_149 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U65         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_150 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U66         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_151 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_16_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_16 |        428 |        425 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_16_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_16 |         81 |         78 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      | bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_144 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U69         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_145 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U70         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_146 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_17_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_17 |        425 |        422 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_17_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_17 |         78 |         75 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      | bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_139 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U73         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_140 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U74         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_141 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_18_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_18 |        440 |        437 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_18_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_18 |        177 |        174 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U77         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_135 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U78         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_136 |         66 |         66 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_19_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_19 |        433 |        430 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_19_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_19 |        172 |        169 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U81         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_130 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U82         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_131 |         68 |         68 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_1_U0                |                            bd_0_hls_inst_0_top_kernel_stencil_stage_1 |        428 |        425 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_1_U0)            |                            bd_0_hls_inst_0_top_kernel_stencil_stage_1 |         81 |         78 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      | bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_124 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U6          |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_125 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U7          |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_126 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_20_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_20 |        432 |        429 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_20_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_20 |        170 |        167 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U85         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_120 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U86         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_121 |         68 |         68 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_21_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_21 |        423 |        420 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_21_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_21 |         76 |         73 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      | bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_114 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U89         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_115 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U90         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_116 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_22_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_22 |        431 |        428 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_22_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_22 |         80 |         77 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      | bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_109 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U93         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_110 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U94         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_111 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_23_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_23 |        431 |        428 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_23_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_23 |         80 |         77 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      | bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_104 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U97         |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_105 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U98         |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_106 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_24_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_24 |        428 |        425 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_24_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_24 |         79 |         76 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      |  bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_99 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U101        |                    bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_100 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U102        |                    bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_101 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_25_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_25 |        428 |        425 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_25_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_25 |         79 |         76 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      |  bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_94 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U105        |                     bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_95 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U106        |                     bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_96 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_26_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_26 |        426 |        423 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_26_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_26 |         77 |         74 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      |  bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_89 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U109        |                     bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_90 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U110        |                     bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_91 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_27_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_27 |        425 |        422 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_27_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_27 |         78 |         75 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      |  bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_84 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U113        |                     bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_85 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U114        |                     bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_86 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_28_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_28 |        428 |        425 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_28_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_28 |         81 |         78 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      |  bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_79 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U117        |                     bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_80 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U118        |                     bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_81 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_29_U0               |                           bd_0_hls_inst_0_top_kernel_stencil_stage_29 |        430 |        427 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_29_U0)           |                           bd_0_hls_inst_0_top_kernel_stencil_stage_29 |         83 |         80 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      |  bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_74 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U121        |                     bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_75 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U122        |                     bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_76 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_2_U0                |                            bd_0_hls_inst_0_top_kernel_stencil_stage_2 |        428 |        425 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_2_U0)            |                            bd_0_hls_inst_0_top_kernel_stencil_stage_2 |         81 |         78 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      |  bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_69 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U13         |                     bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_70 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U14         |                     bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_71 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_3_U0                |                            bd_0_hls_inst_0_top_kernel_stencil_stage_3 |        428 |        425 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_3_U0)            |                            bd_0_hls_inst_0_top_kernel_stencil_stage_3 |         81 |         78 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      |  bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_64 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U17         |                     bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_65 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U18         |                     bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_66 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_4_U0                |                            bd_0_hls_inst_0_top_kernel_stencil_stage_4 |        425 |        422 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_4_U0)            |                            bd_0_hls_inst_0_top_kernel_stencil_stage_4 |         78 |         75 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      |  bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_59 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U21         |                     bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_60 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U22         |                     bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_61 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_5_U0                |                            bd_0_hls_inst_0_top_kernel_stencil_stage_5 |        438 |        435 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_5_U0)            |                            bd_0_hls_inst_0_top_kernel_stencil_stage_5 |        174 |        171 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U25         |                     bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_55 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U26         |                     bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_56 |         66 |         66 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_6_U0                |                            bd_0_hls_inst_0_top_kernel_stencil_stage_6 |        435 |        432 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_6_U0)            |                            bd_0_hls_inst_0_top_kernel_stencil_stage_6 |        174 |        171 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U29         |                     bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_50 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U30         |                     bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_51 |         66 |         66 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_7_U0                |                            bd_0_hls_inst_0_top_kernel_stencil_stage_7 |        434 |        431 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_7_U0)            |                            bd_0_hls_inst_0_top_kernel_stencil_stage_7 |        172 |        169 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U33         |                     bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_45 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U34         |                     bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_46 |         68 |         68 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_8_U0                |                            bd_0_hls_inst_0_top_kernel_stencil_stage_8 |        427 |        424 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_8_U0)            |                            bd_0_hls_inst_0_top_kernel_stencil_stage_8 |        168 |        165 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U37         |                     bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_40 |        103 |        103 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U38         |                     bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_41 |         68 |         68 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_9_U0                |                            bd_0_hls_inst_0_top_kernel_stencil_stage_9 |        431 |        428 |       0 |    3 |   276 |      0 |      2 |    0 |          4 |
|           (stencil_stage_9_U0)            |                            bd_0_hls_inst_0_top_kernel_stencil_stage_9 |         83 |         80 |       0 |    3 |   275 |      0 |      0 |    0 |          0 |
|           line_buf_U                      |  bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_34 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U41         |                     bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1_35 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U42         |                     bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1_36 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|         stencil_stage_U0                  |                              bd_0_hls_inst_0_top_kernel_stencil_stage |        423 |        420 |       0 |    3 |   275 |      0 |      2 |    0 |          4 |
|           (stencil_stage_U0)              |                              bd_0_hls_inst_0_top_kernel_stencil_stage |         79 |         76 |       0 |    3 |   274 |      0 |      0 |    0 |          0 |
|           line_buf_U                      |  bd_0_hls_inst_0_top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W_31 |         51 |         51 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U125        |                        bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1 |        151 |        151 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U126        |                        bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
+-------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


