Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Nov 21 12:26:06 2024
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_sync_timing_summary_routed.rpt -pb vga_sync_timing_summary_routed.pb -rpx vga_sync_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_sync
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   90          inf        0.000                      0                   90           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            video_on
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.913ns  (logic 3.366ns (33.953%)  route 6.547ns (66.047%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE                         0.000     0.000 r  v_count_reg_reg[6]/C
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  v_count_reg_reg[6]/Q
                         net (fo=13, routed)          0.898     1.416    pixel_y_OBUF[6]
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     1.540 f  video_on_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.037     2.577    video_on_OBUF_inst_i_2_n_0
    SLICE_X64Y86         LUT5 (Prop_lut5_I3_O)        0.124     2.701 r  video_on_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.613     7.313    video_on_OBUF
    B17                  OBUF (Prop_obuf_I_O)         2.600     9.913 r  video_on_OBUF_inst/O
                         net (fo=0)                   0.000     9.913    video_on
    B17                                                               r  video_on (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.611ns  (logic 3.052ns (40.104%)  route 4.559ns (59.896%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDCE                         0.000     0.000 r  v_sync_reg_reg/C
    SLICE_X65Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           4.559     5.015    vsync_OBUF
    C17                  OBUF (Prop_obuf_I_O)         2.596     7.611 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.611    vsync
    C17                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 3.129ns (41.651%)  route 4.383ns (58.349%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDCE                         0.000     0.000 r  h_sync_reg_reg/C
    SLICE_X64Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           4.383     4.901    hsync_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.611     7.512 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.512    hsync
    A18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v_count_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 1.441ns (19.464%)  route 5.963ns (80.536%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.963     7.405    reset_IBUF
    SLICE_X64Y93         FDCE                                         f  v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v_count_reg_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 1.441ns (19.464%)  route 5.963ns (80.536%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.963     7.405    reset_IBUF
    SLICE_X64Y93         FDCE                                         f  v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v_count_reg_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 1.441ns (19.464%)  route 5.963ns (80.536%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.963     7.405    reset_IBUF
    SLICE_X64Y93         FDCE                                         f  v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod2_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            p_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.327ns  (logic 3.060ns (41.764%)  route 4.267ns (58.236%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE                         0.000     0.000 r  mod2_reg_reg/C
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mod2_reg_reg/Q
                         net (fo=13, routed)          4.267     4.723    p_tick_OBUF
    B18                  OBUF (Prop_obuf_I_O)         2.604     7.327 r  p_tick_OBUF_inst/O
                         net (fo=0)                   0.000     7.327    p_tick
    B18                                                               r  p_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v_count_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 1.441ns (20.259%)  route 5.673ns (79.741%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.673     7.114    reset_IBUF
    SLICE_X64Y92         FDCE                                         f  v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v_count_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 1.441ns (20.259%)  route 5.673ns (79.741%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.673     7.114    reset_IBUF
    SLICE_X64Y92         FDCE                                         f  v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v_count_reg_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 1.441ns (20.259%)  route 5.673ns (79.741%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.673     7.114    reset_IBUF
    SLICE_X64Y92         FDCE                                         f  v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            h_sync_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.028%)  route 0.152ns (44.972%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE                         0.000     0.000 r  h_count_reg_reg[4]/C
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  h_count_reg_reg[4]/Q
                         net (fo=6, routed)           0.152     0.293    pixel_x_OBUF[4]
    SLICE_X64Y84         LUT6 (Prop_lut6_I1_O)        0.045     0.338 r  h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.338    p_0_in
    SLICE_X64Y84         FDCE                                         r  h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod2_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            h_count_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.034%)  route 0.220ns (60.966%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE                         0.000     0.000 r  mod2_reg_reg/C
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mod2_reg_reg/Q
                         net (fo=13, routed)          0.220     0.361    p_tick_OBUF
    SLICE_X64Y85         FDCE                                         r  h_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod2_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            h_count_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.034%)  route 0.220ns (60.966%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE                         0.000     0.000 r  mod2_reg_reg/C
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mod2_reg_reg/Q
                         net (fo=13, routed)          0.220     0.361    p_tick_OBUF
    SLICE_X64Y85         FDCE                                         r  h_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod2_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            h_count_reg_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.034%)  route 0.220ns (60.966%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE                         0.000     0.000 r  mod2_reg_reg/C
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mod2_reg_reg/Q
                         net (fo=13, routed)          0.220     0.361    p_tick_OBUF
    SLICE_X64Y85         FDCE                                         r  h_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod2_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            h_count_reg_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.034%)  route 0.220ns (60.966%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE                         0.000     0.000 r  mod2_reg_reg/C
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mod2_reg_reg/Q
                         net (fo=13, routed)          0.220     0.361    p_tick_OBUF
    SLICE_X64Y85         FDCE                                         r  h_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v_count_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.246ns (66.885%)  route 0.122ns (33.115%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE                         0.000     0.000 r  v_count_reg_reg[7]/C
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  v_count_reg_reg[7]/Q
                         net (fo=13, routed)          0.122     0.270    pixel_y_OBUF[7]
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.098     0.368 r  v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    v_count_reg[3]_i_1_n_0
    SLICE_X64Y91         FDCE                                         r  v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            h_count_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.209ns (55.084%)  route 0.170ns (44.916%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE                         0.000     0.000 r  h_count_reg_reg[9]/C
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  h_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.170     0.334    pixel_x_OBUF[9]
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.379    h_count_reg[4]_i_1_n_0
    SLICE_X65Y84         FDCE                                         r  h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod2_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            mod2_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE                         0.000     0.000 r  mod2_reg_reg/C
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  mod2_reg_reg/Q
                         net (fo=13, routed)          0.199     0.340    p_tick_OBUF
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.385 r  mod2_reg_i_1/O
                         net (fo=1, routed)           0.000     0.385    mod2_next
    SLICE_X58Y85         FDCE                                         r  mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            h_count_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.237%)  route 0.184ns (46.763%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE                         0.000     0.000 r  h_count_reg_reg[7]/C
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  h_count_reg_reg[7]/Q
                         net (fo=14, routed)          0.184     0.348    pixel_x_OBUF[7]
    SLICE_X64Y85         LUT3 (Prop_lut3_I2_O)        0.045     0.393 r  h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.393    h_count_reg[7]_i_1_n_0
    SLICE_X64Y85         FDCE                                         r  h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            h_count_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.086%)  route 0.185ns (46.914%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE                         0.000     0.000 r  h_count_reg_reg[9]/C
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  h_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.185     0.349    pixel_x_OBUF[9]
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.394 r  h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.394    h_count_reg[9]_i_1_n_0
    SLICE_X64Y85         FDCE                                         r  h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------





