Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 21 11:58:41 2022
| Host         : LAPTOP-FQ40HM1E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_colorbar_top_timing_summary_routed.rpt -pb hdmi_colorbar_top_timing_summary_routed.pb -rpx hdmi_colorbar_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_colorbar_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.811        0.000                      0                  239        0.131        0.000                      0                  239        0.540        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
sys_clk                           {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0_clk_wiz_0_0  {0.000 6.737}        13.474          74.219          
  clk_out2_clk_wiz_0_clk_wiz_0_0  {0.000 1.347}        2.695           371.094         
  clkfbout_clk_wiz_0_clk_wiz_0_0  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_clk_wiz_0_0        5.811        0.000                      0                  216        0.131        0.000                      0                  216        6.237        0.000                       0                   116  
  clk_out2_clk_wiz_0_clk_wiz_0_0                                                                                                                                                    0.540        0.000                       0                    10  
  clkfbout_clk_wiz_0_clk_wiz_0_0                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out1_clk_wiz_0_clk_wiz_0_0  clk_out1_clk_wiz_0_clk_wiz_0_0       10.870        0.000                      0                   23        0.485        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_clk_wiz_0_0
  To Clock:  clk_out1_clk_wiz_0_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_display/pixel_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 2.315ns (31.081%)  route 5.133ns (68.919%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 12.192 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.739    -0.633    u_video_driver/CLK
    SLICE_X40Y87         FDRE                                         r  u_video_driver/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.177 r  u_video_driver/cnt_v_reg[4]/Q
                         net (fo=18, routed)          1.103     0.926    u_video_driver/cnt_v_reg[4]
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.124     1.050 r  u_video_driver/de_q_i_4/O
                         net (fo=1, routed)           0.833     1.883    u_video_driver/de_q_i_4_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.007 f  u_video_driver/de_q_i_3/O
                         net (fo=14, routed)          0.458     2.465    u_video_driver/de_q_i_3_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.589 f  u_video_driver/i__carry_i_9/O
                         net (fo=46, routed)          0.803     3.391    u_video_driver/cnt_h_reg[8]_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  u_video_driver/i__carry__0_i_1__0/O
                         net (fo=4, routed)           0.740     4.255    u_video_driver/pixel_ypos_w[6]
    SLICE_X39Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.379 r  u_video_driver/pixel_data3_carry_i_5/O
                         net (fo=1, routed)           0.000     4.379    u_video_display/pixel_data3_carry__0_1[3]
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.780 r  u_video_display/pixel_data3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.780    u_video_display/pixel_data3_carry_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.937 f  u_video_display/pixel_data3_carry__0/CO[1]
                         net (fo=2, routed)           0.882     5.819    u_video_display/pixel_data3_carry__0_n_2
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.355     6.174 f  u_video_display/pixel_data[16]_i_7/O
                         net (fo=1, routed)           0.315     6.489    u_video_driver/pixel_data_reg[16]
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.326     6.815 r  u_video_driver/pixel_data[16]_i_1/O
                         net (fo=1, routed)           0.000     6.815    u_video_display/D[1]
    SLICE_X38Y92         FDRE                                         r  u_video_display/pixel_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.564    12.192    u_video_display/CLK
    SLICE_X38Y92         FDRE                                         r  u_video_display/pixel_data_reg[16]/C
                         clock pessimism              0.587    12.780    
                         clock uncertainty           -0.234    12.546    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.081    12.627    u_video_display/pixel_data_reg[16]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_display/pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 2.087ns (29.000%)  route 5.110ns (71.000%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 12.192 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.739    -0.633    u_video_driver/CLK
    SLICE_X40Y87         FDRE                                         r  u_video_driver/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.177 r  u_video_driver/cnt_v_reg[4]/Q
                         net (fo=18, routed)          1.103     0.926    u_video_driver/cnt_v_reg[4]
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.124     1.050 r  u_video_driver/de_q_i_4/O
                         net (fo=1, routed)           0.833     1.883    u_video_driver/de_q_i_4_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.007 f  u_video_driver/de_q_i_3/O
                         net (fo=14, routed)          0.458     2.465    u_video_driver/de_q_i_3_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.589 f  u_video_driver/i__carry_i_9/O
                         net (fo=46, routed)          0.803     3.391    u_video_driver/cnt_h_reg[8]_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  u_video_driver/i__carry__0_i_1__0/O
                         net (fo=4, routed)           0.740     4.255    u_video_driver/pixel_ypos_w[6]
    SLICE_X39Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.379 r  u_video_driver/pixel_data3_carry_i_5/O
                         net (fo=1, routed)           0.000     4.379    u_video_display/pixel_data3_carry__0_1[3]
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.780 r  u_video_display/pixel_data3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.780    u_video_display/pixel_data3_carry_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.937 f  u_video_display/pixel_data3_carry__0/CO[1]
                         net (fo=2, routed)           0.882     5.819    u_video_display/pixel_data3_carry__0_n_2
    SLICE_X36Y91         LUT4 (Prop_lut4_I2_O)        0.329     6.148 f  u_video_display/pixel_data[0]_i_2/O
                         net (fo=1, routed)           0.291     6.440    u_video_driver/pixel_data_reg[0]
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.124     6.564 r  u_video_driver/pixel_data[0]_i_1/O
                         net (fo=1, routed)           0.000     6.564    u_video_display/D[0]
    SLICE_X37Y91         FDRE                                         r  u_video_display/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.564    12.192    u_video_display/CLK
    SLICE_X37Y91         FDRE                                         r  u_video_display/pixel_data_reg[0]/C
                         clock pessimism              0.587    12.780    
                         clock uncertainty           -0.234    12.546    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.031    12.577    u_video_display/pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.280ns (26.312%)  route 3.585ns (73.688%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.631    u_video_driver/CLK
    SLICE_X41Y90         FDRE                                         r  u_video_driver/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.175 r  u_video_driver/cnt_h_reg[6]/Q
                         net (fo=14, routed)          1.474     1.299    u_video_driver/cnt_h_reg[6]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.146     1.445 r  u_video_driver/cnt_h[10]_i_5/O
                         net (fo=3, routed)           1.121     2.566    u_video_driver/cnt_h[10]_i_5_n_0
    SLICE_X42Y90         LUT5 (Prop_lut5_I0_O)        0.350     2.916 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.165     3.081    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I2_O)        0.328     3.409 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.825     4.234    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X42Y92         FDRE                                         r  u_video_driver/cnt_h_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.565    12.193    u_video_driver/CLK
    SLICE_X42Y92         FDRE                                         r  u_video_driver/cnt_h_reg[10]/C
                         clock pessimism              0.625    12.819    
                         clock uncertainty           -0.234    12.585    
    SLICE_X42Y92         FDRE (Setup_fdre_C_R)       -0.524    12.061    u_video_driver/cnt_h_reg[10]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.280ns (26.312%)  route 3.585ns (73.688%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.631    u_video_driver/CLK
    SLICE_X41Y90         FDRE                                         r  u_video_driver/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.175 r  u_video_driver/cnt_h_reg[6]/Q
                         net (fo=14, routed)          1.474     1.299    u_video_driver/cnt_h_reg[6]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.146     1.445 r  u_video_driver/cnt_h[10]_i_5/O
                         net (fo=3, routed)           1.121     2.566    u_video_driver/cnt_h[10]_i_5_n_0
    SLICE_X42Y90         LUT5 (Prop_lut5_I0_O)        0.350     2.916 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.165     3.081    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I2_O)        0.328     3.409 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.825     4.234    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X42Y92         FDRE                                         r  u_video_driver/cnt_h_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.565    12.193    u_video_driver/CLK
    SLICE_X42Y92         FDRE                                         r  u_video_driver/cnt_h_reg[7]/C
                         clock pessimism              0.625    12.819    
                         clock uncertainty           -0.234    12.585    
    SLICE_X42Y92         FDRE (Setup_fdre_C_R)       -0.524    12.061    u_video_driver/cnt_h_reg[7]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.280ns (26.312%)  route 3.585ns (73.688%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.631    u_video_driver/CLK
    SLICE_X41Y90         FDRE                                         r  u_video_driver/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.175 r  u_video_driver/cnt_h_reg[6]/Q
                         net (fo=14, routed)          1.474     1.299    u_video_driver/cnt_h_reg[6]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.146     1.445 r  u_video_driver/cnt_h[10]_i_5/O
                         net (fo=3, routed)           1.121     2.566    u_video_driver/cnt_h[10]_i_5_n_0
    SLICE_X42Y90         LUT5 (Prop_lut5_I0_O)        0.350     2.916 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.165     3.081    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I2_O)        0.328     3.409 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.825     4.234    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X42Y92         FDRE                                         r  u_video_driver/cnt_h_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.565    12.193    u_video_driver/CLK
    SLICE_X42Y92         FDRE                                         r  u_video_driver/cnt_h_reg[8]/C
                         clock pessimism              0.625    12.819    
                         clock uncertainty           -0.234    12.585    
    SLICE_X42Y92         FDRE (Setup_fdre_C_R)       -0.524    12.061    u_video_driver/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.969ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.280ns (27.102%)  route 3.443ns (72.898%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.631    u_video_driver/CLK
    SLICE_X41Y90         FDRE                                         r  u_video_driver/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.175 r  u_video_driver/cnt_h_reg[6]/Q
                         net (fo=14, routed)          1.474     1.299    u_video_driver/cnt_h_reg[6]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.146     1.445 r  u_video_driver/cnt_h[10]_i_5/O
                         net (fo=3, routed)           1.121     2.566    u_video_driver/cnt_h[10]_i_5_n_0
    SLICE_X42Y90         LUT5 (Prop_lut5_I0_O)        0.350     2.916 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.165     3.081    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I2_O)        0.328     3.409 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.683     4.092    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  u_video_driver/cnt_h_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.565    12.193    u_video_driver/CLK
    SLICE_X42Y91         FDRE                                         r  u_video_driver/cnt_h_reg[4]/C
                         clock pessimism              0.625    12.819    
                         clock uncertainty           -0.234    12.585    
    SLICE_X42Y91         FDRE (Setup_fdre_C_R)       -0.524    12.061    u_video_driver/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  7.969    

Slack (MET) :             7.969ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_h_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.280ns (27.102%)  route 3.443ns (72.898%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 12.193 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.631    u_video_driver/CLK
    SLICE_X41Y90         FDRE                                         r  u_video_driver/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.175 r  u_video_driver/cnt_h_reg[6]/Q
                         net (fo=14, routed)          1.474     1.299    u_video_driver/cnt_h_reg[6]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.146     1.445 r  u_video_driver/cnt_h[10]_i_5/O
                         net (fo=3, routed)           1.121     2.566    u_video_driver/cnt_h[10]_i_5_n_0
    SLICE_X42Y90         LUT5 (Prop_lut5_I0_O)        0.350     2.916 r  u_video_driver/cnt_h[10]_i_3/O
                         net (fo=1, routed)           0.165     3.081    u_video_driver/cnt_h[10]_i_3_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I2_O)        0.328     3.409 r  u_video_driver/cnt_h[10]_i_1/O
                         net (fo=11, routed)          0.683     4.092    u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  u_video_driver/cnt_h_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.565    12.193    u_video_driver/CLK
    SLICE_X42Y91         FDRE                                         r  u_video_driver/cnt_h_reg[9]/C
                         clock pessimism              0.625    12.819    
                         clock uncertainty           -0.234    12.585    
    SLICE_X42Y91         FDRE (Setup_fdre_C_R)       -0.524    12.061    u_video_driver/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  7.969    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.456ns (10.756%)  route 3.783ns (89.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 12.164 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.738    -0.634    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.456    -0.178 r  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          3.783     3.606    u_rgb2dvi_0/serializer_clk/AR[0]
    OLOGIC_X0Y69         OSERDESE2                                    r  u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.535    12.164    u_rgb2dvi_0/serializer_clk/CLK
    OLOGIC_X0Y69         OSERDESE2                                    r  u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLKDIV
                         clock pessimism              0.587    12.751    
                         clock uncertainty           -0.234    12.517    
    OLOGIC_X0Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.668    u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.132ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_v_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.828ns (18.178%)  route 3.727ns (81.822%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 12.189 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.742    -0.630    u_video_driver/CLK
    SLICE_X41Y92         FDRE                                         r  u_video_driver/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.174 f  u_video_driver/cnt_h_reg[3]/Q
                         net (fo=22, routed)          1.526     1.352    u_video_driver/cnt_h_reg[3]
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.476 f  u_video_driver/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.444     1.920    u_video_driver/cnt_v[9]_i_6_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.044 r  u_video_driver/cnt_v[9]_i_2/O
                         net (fo=11, routed)          0.964     3.008    u_video_driver/cnt_v
    SLICE_X40Y87         LUT4 (Prop_lut4_I1_O)        0.124     3.132 r  u_video_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.793     3.925    u_video_driver/cnt_v[9]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  u_video_driver/cnt_v_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.561    12.189    u_video_driver/CLK
    SLICE_X42Y86         FDRE                                         r  u_video_driver/cnt_v_reg[1]/C
                         clock pessimism              0.625    12.815    
                         clock uncertainty           -0.234    12.581    
    SLICE_X42Y86         FDRE (Setup_fdre_C_R)       -0.524    12.057    u_video_driver/cnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                  8.132    

Slack (MET) :             8.132ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_v_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.828ns (18.178%)  route 3.727ns (81.822%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 12.189 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.742    -0.630    u_video_driver/CLK
    SLICE_X41Y92         FDRE                                         r  u_video_driver/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.174 f  u_video_driver/cnt_h_reg[3]/Q
                         net (fo=22, routed)          1.526     1.352    u_video_driver/cnt_h_reg[3]
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124     1.476 f  u_video_driver/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.444     1.920    u_video_driver/cnt_v[9]_i_6_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.044 r  u_video_driver/cnt_v[9]_i_2/O
                         net (fo=11, routed)          0.964     3.008    u_video_driver/cnt_v
    SLICE_X40Y87         LUT4 (Prop_lut4_I1_O)        0.124     3.132 r  u_video_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.793     3.925    u_video_driver/cnt_v[9]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  u_video_driver/cnt_v_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.561    12.189    u_video_driver/CLK
    SLICE_X42Y86         FDRE                                         r  u_video_driver/cnt_v_reg[2]/C
                         clock pessimism              0.625    12.815    
                         clock uncertainty           -0.234    12.581    
    SLICE_X42Y86         FDRE (Setup_fdre_C_R)       -0.524    12.057    u_video_driver/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                  8.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.588    -0.476    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X40Y88         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  u_rgb2dvi_0/encoder_b/c1_q_reg/Q
                         net (fo=1, routed)           0.065    -0.270    u_rgb2dvi_0/encoder_b/c1_q
    SLICE_X40Y88         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.858    -0.707    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X40Y88         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_reg_reg/C
                         clock pessimism              0.231    -0.476    
    SLICE_X40Y88         FDRE (Hold_fdre_C_D)         0.075    -0.401    u_rgb2dvi_0/encoder_b/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/de_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/de_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.475    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X40Y92         FDRE                                         r  u_rgb2dvi_0/encoder_b/de_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  u_rgb2dvi_0/encoder_b/de_q_reg/Q
                         net (fo=1, routed)           0.120    -0.214    u_rgb2dvi_0/encoder_b/de_q
    SLICE_X40Y92         FDRE                                         r  u_rgb2dvi_0/encoder_b/de_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.859    -0.706    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X40Y92         FDRE                                         r  u_rgb2dvi_0/encoder_b/de_reg_reg/C
                         clock pessimism              0.231    -0.475    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.066    -0.409    u_rgb2dvi_0/encoder_b/de_reg_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/c0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.590    -0.474    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X42Y93         FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.310 f  u_rgb2dvi_0/encoder_b/c0_reg_reg/Q
                         net (fo=4, routed)           0.104    -0.206    u_rgb2dvi_0/encoder_b/c0_reg
    SLICE_X43Y93         LUT3 (Prop_lut3_I2_O)        0.048    -0.158 r  u_rgb2dvi_0/encoder_b/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.158    u_rgb2dvi_0/encoder_b/dout[2]
    SLICE_X43Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X43Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[2]/C
                         clock pessimism              0.244    -0.461    
    SLICE_X43Y93         FDCE (Hold_fdce_C_D)         0.107    -0.354    u_rgb2dvi_0/encoder_b/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.244%)  route 0.123ns (39.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.475    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X40Y92         FDRE                                         r  u_rgb2dvi_0/encoder_b/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  u_rgb2dvi_0/encoder_b/de_reg_reg/Q
                         net (fo=23, routed)          0.123    -0.211    u_rgb2dvi_0/encoder_b/de_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.166 r  u_rgb2dvi_0/encoder_b/dout[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.166    u_rgb2dvi_0/encoder_b/dout[9]
    SLICE_X43Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X43Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[9]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X43Y93         FDCE (Hold_fdce_C_D)         0.092    -0.366    u_rgb2dvi_0/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/c0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.590    -0.474    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X42Y93         FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.310 f  u_rgb2dvi_0/encoder_b/c0_reg_reg/Q
                         net (fo=4, routed)           0.105    -0.205    u_rgb2dvi_0/encoder_b/c0_reg
    SLICE_X43Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.160 r  u_rgb2dvi_0/encoder_b/dout[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    u_rgb2dvi_0/encoder_b/dout[8]
    SLICE_X43Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X43Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[8]/C
                         clock pessimism              0.244    -0.461    
    SLICE_X43Y93         FDCE (Hold_fdce_C_D)         0.092    -0.369    u_rgb2dvi_0/encoder_b/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/c0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.590    -0.474    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X42Y93         FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  u_rgb2dvi_0/encoder_b/c0_reg_reg/Q
                         net (fo=4, routed)           0.104    -0.206    u_rgb2dvi_0/encoder_b/c0_reg
    SLICE_X43Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.161 r  u_rgb2dvi_0/encoder_b/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.161    u_rgb2dvi_0/encoder_b/dout[0]
    SLICE_X43Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X43Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[0]/C
                         clock pessimism              0.244    -0.461    
    SLICE_X43Y93         FDCE (Hold_fdce_C_D)         0.091    -0.370    u_rgb2dvi_0/encoder_b/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/c1_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.289%)  route 0.144ns (43.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.588    -0.476    u_video_driver/CLK
    SLICE_X41Y88         FDRE                                         r  u_video_driver/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  u_video_driver/cnt_v_reg[3]/Q
                         net (fo=21, routed)          0.144    -0.190    u_video_driver/cnt_v_reg[3]
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.045    -0.145 r  u_video_driver/c1_q_i_1/O
                         net (fo=1, routed)           0.000    -0.145    u_rgb2dvi_0/encoder_b/c1
    SLICE_X40Y88         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.858    -0.707    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X40Y88         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/C
                         clock pessimism              0.244    -0.463    
    SLICE_X40Y88         FDRE (Hold_fdre_C_D)         0.091    -0.372    u_rgb2dvi_0/encoder_b/c1_q_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.741%)  route 0.181ns (56.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.475    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X41Y91         FDRE                                         r  u_rgb2dvi_0/encoder_b/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  u_rgb2dvi_0/encoder_b/din_q_reg[0]/Q
                         net (fo=2, routed)           0.181    -0.153    u_rgb2dvi_0/encoder_b/din_q_reg_n_0_[0]
    SLICE_X41Y94         FDRE                                         r  u_rgb2dvi_0/encoder_b/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X41Y94         FDRE                                         r  u_rgb2dvi_0/encoder_b/n1q_m_reg[3]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.070    -0.388    u_rgb2dvi_0/encoder_b/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_video_display/pixel_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/din_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.645%)  route 0.147ns (41.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.587    -0.477    u_video_display/CLK
    SLICE_X38Y92         FDRE                                         r  u_video_display/pixel_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  u_video_display/pixel_data_reg[16]/Q
                         net (fo=1, routed)           0.147    -0.166    u_video_driver/din_q_reg[0][1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.121 r  u_video_driver/din_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.121    u_rgb2dvi_0/encoder_r/din_q_reg[0]_0
    SLICE_X38Y92         FDRE                                         r  u_rgb2dvi_0/encoder_r/din_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.857    -0.708    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X38Y92         FDRE                                         r  u_rgb2dvi_0/encoder_r/din_q_reg[0]/C
                         clock pessimism              0.231    -0.477    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.120    -0.357    u_rgb2dvi_0/encoder_r/din_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.475    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X43Y91         FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  u_rgb2dvi_0/encoder_b/c0_q_reg/Q
                         net (fo=1, routed)           0.177    -0.157    u_rgb2dvi_0/encoder_b/c0_q
    SLICE_X42Y93         FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X42Y93         FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_reg_reg/C
                         clock pessimism              0.247    -0.458    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.059    -0.399    u_rgb2dvi_0/encoder_b/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_clk_wiz_0_0
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.474      11.318     BUFGCTRL_X0Y0    clk_wiz_0/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y69     u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y98     u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y97     u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y92     u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y91     u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y70     u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y96     u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y95     u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.474      12.225     MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X38Y92     u_rgb2dvi_0/encoder_r/din_q_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.737       6.237      SLICE_X37Y87     u_video_display/block_y_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X37Y87     u_video_display/block_y_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X37Y87     u_video_display/block_y_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X37Y87     u_video_display/block_y_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X37Y92     u_video_display/h_direct_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X37Y91     u_video_display/pixel_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X38Y92     u_video_display/pixel_data_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X41Y87     u_video_driver/cnt_v_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X41Y87     u_video_driver/cnt_v_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X39Y97     u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y96     u_rgb2dvi_0/encoder_r/n0q_m_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y96     u_rgb2dvi_0/encoder_r/n1q_m_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X39Y96     u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X37Y93     u_video_display/block_x_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.737       6.237      SLICE_X36Y93     u_video_display/block_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X36Y93     u_video_display/block_x_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X36Y93     u_video_display/block_x_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X36Y93     u_video_display/block_x_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X36Y94     u_video_display/block_x_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_clk_wiz_0_0
  To Clock:  clk_out2_clk_wiz_0_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_clk_wiz_0_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.695       0.540      BUFGCTRL_X0Y1    clk_wiz_0/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y69     u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y98     u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y97     u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y92     u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y91     u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y70     u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y96     u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y95     u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_clk_wiz_0_0
  To Clock:  clkfbout_clk_wiz_0_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2    clk_wiz_0/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_clk_wiz_0_0
  To Clock:  clk_out1_clk_wiz_0_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.870ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.456ns (23.918%)  route 1.451ns (76.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 12.194 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.738    -0.634    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.456    -0.178 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.451     1.273    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X39Y97         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.566    12.194    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X39Y97         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
                         clock pessimism              0.587    12.782    
                         clock uncertainty           -0.234    12.548    
    SLICE_X39Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.143    u_rgb2dvi_0/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.143    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 10.870    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.456ns (25.887%)  route 1.306ns (74.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 12.194 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.738    -0.634    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.456    -0.178 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.306     1.128    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X41Y96         FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.566    12.194    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X41Y96         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[4]/C
                         clock pessimism              0.625    12.820    
                         clock uncertainty           -0.234    12.586    
    SLICE_X41Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.181    u_rgb2dvi_0/encoder_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.456ns (25.887%)  route 1.306ns (74.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 12.194 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.738    -0.634    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.456    -0.178 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.306     1.128    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X41Y96         FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.566    12.194    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X41Y96         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[8]/C
                         clock pessimism              0.625    12.820    
                         clock uncertainty           -0.234    12.586    
    SLICE_X41Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.181    u_rgb2dvi_0/encoder_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.456ns (27.679%)  route 1.191ns (72.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.738    -0.634    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.456    -0.178 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.191     1.014    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X43Y97         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X43Y97         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[0]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X43Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.456ns (27.679%)  route 1.191ns (72.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.738    -0.634    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.456    -0.178 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.191     1.014    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X43Y97         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X43Y97         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[2]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X43Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_g/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.456ns (27.679%)  route 1.191ns (72.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.738    -0.634    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.456    -0.178 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.191     1.014    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X43Y97         FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567    12.195    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X43Y97         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[2]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X43Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.456ns (27.679%)  route 1.191ns (72.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.738    -0.634    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.456    -0.178 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.191     1.014    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X43Y97         FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567    12.195    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X43Y97         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[2]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X43Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.197ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.456ns (28.175%)  route 1.162ns (71.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.738    -0.634    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.456    -0.178 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.162     0.985    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X40Y97         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X40Y97         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[1]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X40Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                 11.197    

Slack (MET) :             11.197ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.456ns (28.175%)  route 1.162ns (71.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.738    -0.634    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.456    -0.178 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.162     0.985    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X40Y97         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X40Y97         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[2]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X40Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                 11.197    

Slack (MET) :             11.202ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@13.474ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.456ns (28.251%)  route 1.158ns (71.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 12.195 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.738    -0.634    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.456    -0.178 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.158     0.980    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X41Y97         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                     13.474    13.474 r  
    N18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.057    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.938 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.538    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.629 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567    12.195    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X41Y97         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.625    12.821    
                         clock uncertainty           -0.234    12.587    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.182    u_rgb2dvi_0/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                 11.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.105%)  route 0.272ns (65.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.586    -0.478    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.272    -0.064    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X43Y93         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X43Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[0]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X43Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    u_rgb2dvi_0/encoder_b/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.105%)  route 0.272ns (65.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.586    -0.478    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.272    -0.064    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X43Y93         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X43Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[2]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X43Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    u_rgb2dvi_0/encoder_b/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.105%)  route 0.272ns (65.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.586    -0.478    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.272    -0.064    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X43Y93         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X43Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[8]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X43Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    u_rgb2dvi_0/encoder_b/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.105%)  route 0.272ns (65.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.586    -0.478    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.272    -0.064    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X43Y93         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X43Y93         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[9]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X43Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    u_rgb2dvi_0/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.218%)  route 0.359ns (71.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.586    -0.478    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.359     0.022    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X42Y94         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X42Y94         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X42Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    u_rgb2dvi_0/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.218%)  route 0.359ns (71.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.586    -0.478    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.359     0.022    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X42Y94         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X42Y94         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[2]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X42Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    u_rgb2dvi_0/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.218%)  route 0.359ns (71.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.586    -0.478    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.359     0.022    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X42Y94         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X42Y94         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[3]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X42Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    u_rgb2dvi_0/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.218%)  route 0.359ns (71.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.586    -0.478    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.359     0.022    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X43Y94         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X43Y94         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[4]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X43Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    u_rgb2dvi_0/encoder_b/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.141ns (25.330%)  route 0.416ns (74.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.586    -0.478    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.416     0.079    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X42Y96         FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X42Y96         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[3]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X42Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    u_rgb2dvi_0/encoder_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_clk_wiz_0_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_wiz_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.141ns (25.330%)  route 0.416ns (74.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.586    -0.478    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X43Y85         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.416     0.079    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X42Y96         FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/clk_wiz_0/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_wiz_0/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    clk_wiz_0/clk_wiz_0/inst/clk_in1_clk_wiz_0_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  clk_wiz_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    clk_wiz_0/clk_wiz_0/inst/clk_out1_clk_wiz_0_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  clk_wiz_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.705    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X42Y96         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[9]/C
                         clock pessimism              0.247    -0.458    
    SLICE_X42Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    u_rgb2dvi_0/encoder_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.604    





