 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Mon May  2 16:43:26 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc

  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U134/ZN (INVD4BWP)                                      0.06 *     0.31 f
  U13588/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_172_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.43 r
  mult_172_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_172_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_172_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_172_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_172_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.78 r
  mult_172_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.85 r
  mult_172_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_172_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_172_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_172_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_172_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.18 r
  mult_172_2/S4_0/CO (FA1D0BWP)                           0.06 *     1.24 r
  U2918/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U13880/ZN (NR2D0BWP)                                    0.03 *     1.32 r
  U12021/ZN (NR2XD0BWP)                                   0.02 *     1.34 f
  U949/ZN (CKND0BWP)                                      0.02 *     1.36 r
  U945/ZN (CKND2D0BWP)                                    0.02 *     1.37 f
  U947/ZN (CKND2D1BWP)                                    0.04 *     1.42 r
  add_1_root_add_0_root_add_172_3/U1_15/CO (FA1D1BWP)     0.08 *     1.49 r
  add_1_root_add_0_root_add_172_3/U1_16/CO (FA1D1BWP)     0.03 *     1.52 r
  add_1_root_add_0_root_add_172_3/U1_17/CO (FA1D1BWP)     0.03 *     1.55 r
  add_1_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.04 *     1.60 f
  U921/Z (BUFFD1BWP)                                      0.05 *     1.64 f
  add_0_root_add_0_root_add_172_3/U1_18/CO (FA1D0BWP)     0.07 *     1.72 f
  add_0_root_add_0_root_add_172_3/U1_19/CO (FA1D0BWP)     0.04 *     1.76 f
  add_0_root_add_0_root_add_172_3/U1_20/Z (XOR3D0BWP)     0.05 *     1.81 r
  out0_node3_reg[20]/D (EDFQD1BWP)                        0.00 *     1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out0_node3_reg[20]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.04       1.81
  data required time                                                 1.81
  --------------------------------------------------------------------------
  data required time                                                 1.81
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: w68[1] (input port clocked by clk)
  Endpoint: out0_node0_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[1] (in)                                             0.00       0.25 r
  U95/ZN (INVD2BWP)                                       0.04 *     0.29 f
  U14248/ZN (NR2D0BWP)                                    0.04 *     0.33 r
  mult_160_3/S2_2_1/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_160_3/S2_3_1/CO (FA1D0BWP)                         0.07 *     0.48 r
  mult_160_3/S2_4_1/CO (FA1D0BWP)                         0.07 *     0.55 r
  mult_160_3/S2_5_1/CO (FA1D0BWP)                         0.07 *     0.62 r
  mult_160_3/S2_6_1/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_160_3/S2_7_1/CO (FA1D0BWP)                         0.07 *     0.75 r
  mult_160_3/S2_8_1/CO (FA1D0BWP)                         0.07 *     0.82 r
  mult_160_3/S2_9_1/CO (FA1D0BWP)                         0.07 *     0.88 r
  mult_160_3/S2_10_1/CO (FA1D0BWP)                        0.07 *     0.96 r
  mult_160_3/S2_11_1/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_160_3/S2_12_1/CO (FA1D0BWP)                        0.07 *     1.09 r
  mult_160_3/S2_13_1/CO (FA1D0BWP)                        0.07 *     1.16 r
  mult_160_3/S4_1/S (FA1D0BWP)                            0.08 *     1.24 f
  U3134/Z (CKXOR2D1BWP)                                   0.04 *     1.28 r
  U14031/Z (CKAN2D0BWP)                                   0.03 *     1.31 r
  U12032/ZN (NR2XD0BWP)                                   0.02 *     1.32 f
  U3130/Z (CKXOR2D1BWP)                                   0.07 *     1.39 r
  add_2_root_add_0_root_add_160_3/U1_15/S (FA1D0BWP)      0.08 *     1.47 f
  U898/Z (BUFFD1BWP)                                      0.05 *     1.52 f
  add_0_root_add_0_root_add_160_3/U1_15/CO (FA1D0BWP)     0.09 *     1.61 f
  add_0_root_add_0_root_add_160_3/U1_16/CO (FA1D0BWP)     0.04 *     1.65 f
  add_0_root_add_0_root_add_160_3/U1_17/CO (FA1D0BWP)     0.04 *     1.69 f
  add_0_root_add_0_root_add_160_3/U1_18/CO (FA1D0BWP)     0.04 *     1.73 f
  add_0_root_add_0_root_add_160_3/U1_19/CO (FA1D1BWP)     0.03 *     1.76 f
  add_0_root_add_0_root_add_160_3/U1_20/Z (XOR3D0BWP)     0.05 *     1.81 r
  out0_node0_reg[20]/D (EDFQD1BWP)                        0.00 *     1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out0_node0_reg[20]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.04       1.81
  data required time                                                 1.81
  --------------------------------------------------------------------------
  data required time                                                 1.81
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: w79[1] (input port clocked by clk)
  Endpoint: out1_node0_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w79[1] (in)                                             0.00       0.25 r
  U13/ZN (INVD2BWP)                                       0.05 *     0.30 f
  U14428/ZN (NR2D0BWP)                                    0.04 *     0.34 r
  mult_161_4/S2_2_1/CO (FA1D0BWP)                         0.08 *     0.42 r
  mult_161_4/S2_3_1/CO (FA1D0BWP)                         0.07 *     0.48 r
  mult_161_4/S2_4_1/CO (FA1D0BWP)                         0.07 *     0.55 r
  mult_161_4/S2_5_1/CO (FA1D0BWP)                         0.07 *     0.62 r
  mult_161_4/S2_6_1/CO (FA1D0BWP)                         0.07 *     0.69 r
  mult_161_4/S2_7_1/CO (FA1D0BWP)                         0.07 *     0.76 r
  mult_161_4/S2_8_1/CO (FA1D0BWP)                         0.07 *     0.82 r
  mult_161_4/S2_9_1/CO (FA1D0BWP)                         0.07 *     0.89 r
  mult_161_4/S2_10_1/CO (FA1D0BWP)                        0.07 *     0.96 r
  mult_161_4/S2_11_1/CO (FA1D0BWP)                        0.07 *     1.02 r
  mult_161_4/S2_12_1/CO (FA1D0BWP)                        0.07 *     1.09 r
  mult_161_4/S2_13_1/CO (FA1D0BWP)                        0.07 *     1.16 r
  mult_161_4/S4_1/S (FA1D0BWP)                            0.08 *     1.23 f
  U3992/Z (XOR2D0BWP)                                     0.05 *     1.28 r
  U14112/Z (CKAN2D0BWP)                                   0.03 *     1.31 r
  U12067/ZN (NR2D1BWP)                                    0.01 *     1.32 f
  U3988/Z (CKXOR2D1BWP)                                   0.05 *     1.37 r
  add_1_root_add_0_root_add_161_3/U1_15/S (FA1D0BWP)      0.07 *     1.44 f
  U987/Z (DEL025D1BWP)                                    0.05 *     1.49 f
  add_0_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.08 *     1.57 f
  add_0_root_add_0_root_add_161_3/U1_16/CO (FA1D1BWP)     0.04 *     1.61 f
  U974/ZN (ND2D1BWP)                                      0.03 *     1.63 r
  U975/ZN (ND3D8BWP)                                      0.03 *     1.67 f
  add_0_root_add_0_root_add_161_3/U1_18/CO (FA1D2BWP)     0.04 *     1.70 f
  U110/ZN (ND2D0BWP)                                      0.02 *     1.72 r
  U116/ZN (ND3D1BWP)                                      0.02 *     1.75 f
  U128/ZN (CKND1BWP)                                      0.02 *     1.76 r
  U130/ZN (CKND2D1BWP)                                    0.01 *     1.78 f
  U132/ZN (ND2D1BWP)                                      0.03 *     1.80 r
  out1_node0_reg[20]/D (EDFQD1BWP)                        0.00 *     1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out1_node0_reg[20]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.05       1.80
  data required time                                                 1.80
  --------------------------------------------------------------------------
  data required time                                                 1.80
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: w78[0] (input port clocked by clk)
  Endpoint: out0_node2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w78[0] (in)                                             0.00       0.25 r
  U111/ZN (INVD3BWP)                                      0.07 *     0.32 f
  U13914/ZN (NR2D0BWP)                                    0.04 *     0.36 r
  mult_168_4/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.44 r
  mult_168_4/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.51 r
  mult_168_4/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.58 r
  mult_168_4/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_168_4/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.71 r
  mult_168_4/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.78 r
  mult_168_4/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_168_4/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_168_4/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_168_4/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_168_4/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_168_4/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_168_4/S4_0/CO (FA1D0BWP)                           0.07 *     1.24 r
  U3290/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U13926/Z (CKAN2D0BWP)                                   0.03 *     1.32 f
  U12041/ZN (NR2D0BWP)                                    0.02 *     1.34 r
  U3286/Z (XOR2D0BWP)                                     0.05 *     1.39 f
  add_1_root_add_0_root_add_168_3/U1_15/CO (FA1D1BWP)     0.07 *     1.46 f
  U104/ZN (CKND2D1BWP)                                    0.02 *     1.47 r
  U44/ZN (ND3D1BWP)                                       0.03 *     1.50 f
  U38/ZN (ND2D0BWP)                                       0.02 *     1.52 r
  U42/ZN (ND3D0BWP)                                       0.03 *     1.55 f
  add_1_root_add_0_root_add_168_3/U1_18/CO (FA1D0BWP)     0.04 *     1.59 f
  add_1_root_add_0_root_add_168_3/U1_19/CO (FA1D0BWP)     0.04 *     1.63 f
  add_1_root_add_0_root_add_168_3/U1_20/Z (XOR3D0BWP)     0.09 *     1.72 r
  add_0_root_add_0_root_add_168_3/U1_20/Z (XOR3D0BWP)     0.08 *     1.81 r
  out0_node2_reg[20]/D (EDFQD1BWP)                        0.00 *     1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out0_node2_reg[20]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.04       1.81
  data required time                                                 1.81
  --------------------------------------------------------------------------
  data required time                                                 1.81
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: w79[0] (input port clocked by clk)
  Endpoint: out1_node3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w79[0] (in)                                             0.00       0.25 r
  U9/ZN (INVD2BWP)                                        0.05 *     0.30 f
  U13895/ZN (NR2D0BWP)                                    0.04 *     0.34 r
  mult_173_4/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.42 r
  mult_173_4/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.49 r
  mult_173_4/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.56 r
  mult_173_4/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_173_4/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.69 r
  mult_173_4/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.76 r
  mult_173_4/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.83 r
  mult_173_4/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.90 r
  mult_173_4/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.97 r
  mult_173_4/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_173_4/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_173_4/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_173_4/S4_0/CO (FA1D0BWP)                           0.07 *     1.24 r
  U4295/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U14114/ZN (NR2D0BWP)                                    0.03 *     1.32 r
  U12254/ZN (CKND0BWP)                                    0.02 *     1.34 f
  U12253/ZN (AOI21D0BWP)                                  0.03 *     1.37 r
  U12350/ZN (OAI21D0BWP)                                  0.03 *     1.40 f
  U12425/ZN (AOI21D0BWP)                                  0.05 *     1.45 r
  U15066/ZN (OAI21D0BWP)                                  0.02 *     1.47 f
  U15064/Z (XOR3D0BWP)                                    0.08 *     1.56 r
  add_1_root_add_0_root_add_173_3/U1_19/S (FA1D0BWP)      0.08 *     1.64 f
  U988/Z (BUFFD1BWP)                                      0.05 *     1.69 f
  add_0_root_add_0_root_add_173_3/U1_19/CO (FA1D0BWP)     0.07 *     1.76 f
  add_0_root_add_0_root_add_173_3/U1_20/Z (XOR3D0BWP)     0.05 *     1.81 r
  out1_node3_reg[20]/D (EDFQD1BWP)                        0.00 *     1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out1_node3_reg[20]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.04       1.81
  data required time                                                 1.81
  --------------------------------------------------------------------------
  data required time                                                 1.81
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U89/ZN (INVD4BWP)                                       0.04 *     0.29 f
  U13652/ZN (NR2XD0BWP)                                   0.03 *     0.32 r
  mult_169_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.40 r
  mult_169_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.46 r
  mult_169_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.53 r
  mult_169_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.60 r
  mult_169_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.67 r
  mult_169_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.74 r
  mult_169_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.81 r
  mult_169_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.88 r
  mult_169_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.94 r
  mult_169_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.01 r
  mult_169_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.07 r
  mult_169_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.14 r
  mult_169_2/S4_0/S (FA1D0BWP)                            0.07 *     1.21 f
  U3170/Z (XOR2D0BWP)                                     0.05 *     1.26 r
  U14607/ZN (INR2D0BWP)                                   0.04 *     1.30 r
  U3158/Z (XOR2D0BWP)                                     0.07 *     1.38 f
  U20/ZN (ND2D0BWP)                                       0.03 *     1.41 r
  U22/ZN (ND3D1BWP)                                       0.03 *     1.44 f
  U71/ZN (CKND2D1BWP)                                     0.02 *     1.46 r
  U79/ZN (ND3D1BWP)                                       0.03 *     1.50 f
  U62/ZN (ND2D0BWP)                                       0.03 *     1.52 r
  U66/ZN (ND3D1BWP)                                       0.02 *     1.55 f
  add_1_root_add_0_root_add_169_3/U1_18/CO (FA1D0BWP)     0.04 *     1.59 f
  add_1_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.05 *     1.64 r
  U925/Z (BUFFD1BWP)                                      0.06 *     1.69 r
  add_0_root_add_0_root_add_169_3/U1_19/CO (FA1D0BWP)     0.08 *     1.77 r
  add_0_root_add_0_root_add_169_3/U1_20/Z (XOR3D0BWP)     0.05 *     1.82 f
  out1_node2_reg[20]/D (EDFQD1BWP)                        0.00 *     1.82 f
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out1_node2_reg[20]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.03       1.82
  data required time                                                 1.82
  --------------------------------------------------------------------------
  data required time                                                 1.82
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: w68[1] (input port clocked by clk)
  Endpoint: out0_node1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[1] (in)                                             0.00       0.25 r
  U95/ZN (INVD2BWP)                                       0.04 *     0.29 f
  U13753/ZN (NR3D0BWP)                                    0.04 *     0.34 r
  mult_164_3/S1_2_0/CO (FA1D0BWP)                         0.07 *     0.41 r
  mult_164_3/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.48 r
  mult_164_3/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.54 r
  mult_164_3/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.61 r
  mult_164_3/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_164_3/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.74 r
  mult_164_3/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.81 r
  mult_164_3/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.88 r
  mult_164_3/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.94 r
  mult_164_3/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.01 r
  mult_164_3/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.08 r
  mult_164_3/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.15 r
  mult_164_3/S4_0/S (FA1D0BWP)                            0.07 *     1.22 f
  U3804/Z (XOR2D0BWP)                                     0.05 *     1.27 r
  U14506/ZN (INR2D0BWP)                                   0.04 *     1.31 r
  U12208/ZN (AOI21D0BWP)                                  0.04 *     1.35 f
  U12311/ZN (OAI21D0BWP)                                  0.04 *     1.39 r
  U3783/Z (XOR2D0BWP)                                     0.09 *     1.48 r
  add_2_root_add_0_root_add_164_3/U1_17/S (FA1D0BWP)      0.09 *     1.56 f
  U916/Z (BUFFD1BWP)                                      0.04 *     1.61 f
  add_0_root_add_0_root_add_164_3/U1_17/CO (FA1D0BWP)     0.08 *     1.69 f
  add_0_root_add_0_root_add_164_3/U1_18/CO (FA1D0BWP)     0.04 *     1.72 f
  add_0_root_add_0_root_add_164_3/U1_19/CO (FA1D0BWP)     0.04 *     1.76 f
  add_0_root_add_0_root_add_164_3/U1_20/Z (XOR3D0BWP)     0.05 *     1.81 r
  out0_node1_reg[20]/D (EDFQD1BWP)                        0.00 *     1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out0_node1_reg[20]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.04       1.81
  data required time                                                 1.81
  --------------------------------------------------------------------------
  data required time                                                 1.81
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: w49[0] (input port clocked by clk)
  Endpoint: out1_node0_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w49[0] (in)                                             0.00       0.25 r
  U68/ZN (INVD4BWP)                                       0.06 *     0.31 f
  U13703/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_161/S1_2_0/CO (FA1D0BWP)                           0.08 *     0.43 r
  mult_161/S1_3_0/CO (FA1D0BWP)                           0.07 *     0.50 r
  mult_161/S1_4_0/CO (FA1D0BWP)                           0.07 *     0.56 r
  mult_161/S1_5_0/CO (FA1D0BWP)                           0.07 *     0.64 r
  mult_161/S1_6_0/CO (FA1D0BWP)                           0.07 *     0.71 r
  mult_161/S1_7_0/CO (FA1D0BWP)                           0.07 *     0.77 r
  mult_161/S1_8_0/CO (FA1D0BWP)                           0.07 *     0.84 r
  mult_161/S1_9_0/CO (FA1D0BWP)                           0.07 *     0.91 r
  mult_161/S1_10_0/CO (FA1D0BWP)                          0.07 *     0.98 r
  mult_161/S1_11_0/CO (FA1D0BWP)                          0.07 *     1.04 r
  mult_161/S1_12_0/CO (FA1D0BWP)                          0.07 *     1.11 r
  mult_161/S1_13_0/CO (FA1D0BWP)                          0.07 *     1.18 r
  mult_161/S4_0/CO (FA1D0BWP)                             0.07 *     1.24 r
  U4176/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U13912/ZN (NR2XD0BWP)                                   0.02 *     1.32 r
  U12213/ZN (CKND0BWP)                                    0.01 *     1.33 f
  U12212/ZN (AOI21D0BWP)                                  0.04 *     1.37 r
  U4166/Z (XOR2D0BWP)                                     0.05 *     1.41 f
  add_2_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.07 *     1.49 f
  add_2_root_add_0_root_add_161_3/U1_17/CO (FA1D1BWP)     0.04 *     1.53 f
  U90/ZN (CKND2D1BWP)                                     0.03 *     1.56 r
  U28/ZN (ND3D1BWP)                                       0.04 *     1.60 f
  U903/Z (CKXOR2D1BWP)                                    0.07 *     1.67 r
  U108/Z (XOR2D0BWP)                                      0.05 *     1.72 f
  U124/ZN (CKND1BWP)                                      0.01 *     1.74 r
  U120/ZN (CKND2D0BWP)                                    0.02 *     1.75 f
  U122/ZN (ND2D1BWP)                                      0.04 *     1.79 r
  out1_node0_reg[19]/D (EDFQD1BWP)                        0.00 *     1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out1_node0_reg[19]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.05       1.80
  data required time                                                 1.80
  --------------------------------------------------------------------------
  data required time                                                 1.80
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: w68[1] (input port clocked by clk)
  Endpoint: out0_node0_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[1] (in)                                             0.00       0.25 r
  U95/ZN (INVD2BWP)                                       0.04 *     0.29 f
  U14248/ZN (NR2D0BWP)                                    0.04 *     0.33 r
  mult_160_3/S2_2_1/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_160_3/S2_3_1/CO (FA1D0BWP)                         0.07 *     0.48 r
  mult_160_3/S2_4_1/CO (FA1D0BWP)                         0.07 *     0.55 r
  mult_160_3/S2_5_1/CO (FA1D0BWP)                         0.07 *     0.62 r
  mult_160_3/S2_6_1/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_160_3/S2_7_1/CO (FA1D0BWP)                         0.07 *     0.75 r
  mult_160_3/S2_8_1/CO (FA1D0BWP)                         0.07 *     0.82 r
  mult_160_3/S2_9_1/CO (FA1D0BWP)                         0.07 *     0.88 r
  mult_160_3/S2_10_1/CO (FA1D0BWP)                        0.07 *     0.96 r
  mult_160_3/S2_11_1/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_160_3/S2_12_1/CO (FA1D0BWP)                        0.07 *     1.09 r
  mult_160_3/S2_13_1/CO (FA1D0BWP)                        0.07 *     1.16 r
  mult_160_3/S4_1/S (FA1D0BWP)                            0.08 *     1.24 f
  U3134/Z (CKXOR2D1BWP)                                   0.04 *     1.28 r
  U14031/Z (CKAN2D0BWP)                                   0.03 *     1.31 r
  U12032/ZN (NR2XD0BWP)                                   0.02 *     1.32 f
  U3130/Z (CKXOR2D1BWP)                                   0.07 *     1.39 r
  add_2_root_add_0_root_add_160_3/U1_15/S (FA1D0BWP)      0.08 *     1.47 f
  U898/Z (BUFFD1BWP)                                      0.05 *     1.52 f
  add_0_root_add_0_root_add_160_3/U1_15/CO (FA1D0BWP)     0.09 *     1.61 f
  add_0_root_add_0_root_add_160_3/U1_16/CO (FA1D0BWP)     0.04 *     1.65 f
  add_0_root_add_0_root_add_160_3/U1_17/CO (FA1D0BWP)     0.04 *     1.69 f
  add_0_root_add_0_root_add_160_3/U1_18/CO (FA1D0BWP)     0.04 *     1.73 f
  add_0_root_add_0_root_add_160_3/U1_19/S (FA1D1BWP)      0.06 *     1.79 r
  out0_node0_reg[19]/D (EDFQD1BWP)                        0.00 *     1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out0_node0_reg[19]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.05       1.80
  data required time                                                 1.80
  --------------------------------------------------------------------------
  data required time                                                 1.80
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: w79[0] (input port clocked by clk)
  Endpoint: out1_node3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w79[0] (in)                                             0.00       0.25 r
  U9/ZN (INVD2BWP)                                        0.05 *     0.30 f
  U13895/ZN (NR2D0BWP)                                    0.04 *     0.34 r
  mult_173_4/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.42 r
  mult_173_4/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.49 r
  mult_173_4/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.56 r
  mult_173_4/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_173_4/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.69 r
  mult_173_4/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.76 r
  mult_173_4/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.83 r
  mult_173_4/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.90 r
  mult_173_4/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.97 r
  mult_173_4/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_173_4/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_173_4/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_173_4/S4_0/CO (FA1D0BWP)                           0.07 *     1.24 r
  U4295/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U14114/ZN (NR2D0BWP)                                    0.03 *     1.32 r
  U12254/ZN (CKND0BWP)                                    0.02 *     1.34 f
  U12253/ZN (AOI21D0BWP)                                  0.03 *     1.37 r
  U12350/ZN (OAI21D0BWP)                                  0.03 *     1.40 f
  U12425/ZN (AOI21D0BWP)                                  0.05 *     1.45 r
  U15066/ZN (OAI21D0BWP)                                  0.02 *     1.47 f
  U15064/Z (XOR3D0BWP)                                    0.08 *     1.56 r
  add_1_root_add_0_root_add_173_3/U1_19/S (FA1D0BWP)      0.08 *     1.64 r
  U988/Z (BUFFD1BWP)                                      0.05 *     1.69 r
  add_0_root_add_0_root_add_173_3/U1_19/S (FA1D0BWP)      0.09 *     1.78 r
  out1_node3_reg[19]/D (EDFQD1BWP)                        0.00 *     1.78 r
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out1_node3_reg[19]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.05       1.80
  data required time                                                 1.80
  --------------------------------------------------------------------------
  data required time                                                 1.80
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: w78[0] (input port clocked by clk)
  Endpoint: out0_node2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w78[0] (in)                                             0.00       0.25 r
  U111/ZN (INVD3BWP)                                      0.07 *     0.32 f
  U13914/ZN (NR2D0BWP)                                    0.04 *     0.36 r
  mult_168_4/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.44 r
  mult_168_4/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.51 r
  mult_168_4/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.58 r
  mult_168_4/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_168_4/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.71 r
  mult_168_4/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.78 r
  mult_168_4/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_168_4/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_168_4/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_168_4/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_168_4/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_168_4/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_168_4/S4_0/CO (FA1D0BWP)                           0.07 *     1.24 r
  U3290/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U13926/Z (CKAN2D0BWP)                                   0.03 *     1.32 f
  U12041/ZN (NR2D0BWP)                                    0.02 *     1.34 r
  U3286/Z (XOR2D0BWP)                                     0.05 *     1.39 f
  add_1_root_add_0_root_add_168_3/U1_15/CO (FA1D1BWP)     0.07 *     1.46 f
  U104/ZN (CKND2D1BWP)                                    0.02 *     1.47 r
  U44/ZN (ND3D1BWP)                                       0.03 *     1.50 f
  U38/ZN (ND2D0BWP)                                       0.02 *     1.52 r
  U42/ZN (ND3D0BWP)                                       0.03 *     1.55 f
  add_1_root_add_0_root_add_168_3/U1_18/S (FA1D0BWP)      0.05 *     1.61 r
  U918/Z (BUFFD1BWP)                                      0.05 *     1.65 r
  add_0_root_add_0_root_add_168_3/U1_18/S (FA1D0BWP)      0.12 *     1.77 r
  out0_node2_reg[18]/D (EDFQD1BWP)                        0.00 *     1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out0_node2_reg[18]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.06       1.79
  data required time                                                 1.79
  --------------------------------------------------------------------------
  data required time                                                 1.79
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: w69[3] (input port clocked by clk)
  Endpoint: out1_node1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w69[3] (in)                                             0.00       0.25 r
  U59/ZN (CKND2BWP)                                       0.08 *     0.33 f
  U17825/ZN (NR2D0BWP)                                    0.04 *     0.37 r
  mult_165_3/S3_2_3/CO (FA1D0BWP)                         0.08 *     0.45 r
  mult_165_3/S3_3_3/CO (FA1D0BWP)                         0.07 *     0.52 r
  mult_165_3/S3_4_3/CO (FA1D0BWP)                         0.07 *     0.59 r
  mult_165_3/S3_5_3/CO (FA1D0BWP)                         0.07 *     0.65 r
  mult_165_3/S3_6_3/CO (FA1D0BWP)                         0.07 *     0.72 r
  mult_165_3/S3_7_3/CO (FA1D0BWP)                         0.07 *     0.79 r
  mult_165_3/S3_8_3/CO (FA1D0BWP)                         0.07 *     0.86 r
  mult_165_3/S3_9_3/CO (FA1D0BWP)                         0.07 *     0.93 r
  mult_165_3/S3_10_3/S (FA1D0BWP)                         0.07 *     1.00 r
  mult_165_3/S2_11_2/CO (FA1D0BWP)                        0.04 *     1.04 r
  mult_165_3/S2_12_2/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_165_3/S2_13_2/S (FA1D0BWP)                         0.07 *     1.18 f
  mult_165_3/S4_1/S (FA1D0BWP)                            0.05 *     1.24 r
  U3567/Z (XOR2D0BWP)                                     0.04 *     1.28 f
  U13988/Z (CKAN2D0BWP)                                   0.03 *     1.31 f
  U12012/ZN (NR2D0BWP)                                    0.02 *     1.33 r
  U3563/Z (XOR2D0BWP)                                     0.07 *     1.41 r
  add_2_root_add_0_root_add_165_3/U1_15/S (FA1D0BWP)      0.10 *     1.51 f
  add_0_root_add_0_root_add_165_3/U1_15/CO (FA1D0BWP)     0.08 *     1.59 f
  add_0_root_add_0_root_add_165_3/U1_16/CO (FA1D0BWP)     0.04 *     1.63 f
  add_0_root_add_0_root_add_165_3/U1_17/CO (FA1D0BWP)     0.04 *     1.66 f
  add_0_root_add_0_root_add_165_3/U1_18/CO (FA1D0BWP)     0.04 *     1.70 f
  add_0_root_add_0_root_add_165_3/U1_19/CO (FA1D0BWP)     0.04 *     1.74 f
  add_0_root_add_0_root_add_165_3/U1_20/Z (XOR3D0BWP)     0.05 *     1.79 r
  out1_node1_reg[20]/D (EDFQD1BWP)                        0.00 *     1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out1_node1_reg[20]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.04       1.81
  data required time                                                 1.81
  --------------------------------------------------------------------------
  data required time                                                 1.81
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: w68[1] (input port clocked by clk)
  Endpoint: out0_node0_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[1] (in)                                             0.00       0.25 r
  U95/ZN (INVD2BWP)                                       0.04 *     0.29 f
  U14248/ZN (NR2D0BWP)                                    0.04 *     0.33 r
  mult_160_3/S2_2_1/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_160_3/S2_3_1/CO (FA1D0BWP)                         0.07 *     0.48 r
  mult_160_3/S2_4_1/CO (FA1D0BWP)                         0.07 *     0.55 r
  mult_160_3/S2_5_1/CO (FA1D0BWP)                         0.07 *     0.62 r
  mult_160_3/S2_6_1/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_160_3/S2_7_1/CO (FA1D0BWP)                         0.07 *     0.75 r
  mult_160_3/S2_8_1/CO (FA1D0BWP)                         0.07 *     0.82 r
  mult_160_3/S2_9_1/CO (FA1D0BWP)                         0.07 *     0.88 r
  mult_160_3/S2_10_1/CO (FA1D0BWP)                        0.07 *     0.96 r
  mult_160_3/S2_11_1/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_160_3/S2_12_1/CO (FA1D0BWP)                        0.07 *     1.09 r
  mult_160_3/S2_13_1/CO (FA1D0BWP)                        0.07 *     1.16 r
  mult_160_3/S4_1/S (FA1D0BWP)                            0.08 *     1.24 f
  U3134/Z (CKXOR2D1BWP)                                   0.04 *     1.28 r
  U14031/Z (CKAN2D0BWP)                                   0.03 *     1.31 r
  U12032/ZN (NR2XD0BWP)                                   0.02 *     1.32 f
  U3130/Z (CKXOR2D1BWP)                                   0.07 *     1.39 r
  add_2_root_add_0_root_add_160_3/U1_15/S (FA1D0BWP)      0.08 *     1.47 f
  U898/Z (BUFFD1BWP)                                      0.05 *     1.52 f
  add_0_root_add_0_root_add_160_3/U1_15/CO (FA1D0BWP)     0.09 *     1.61 f
  add_0_root_add_0_root_add_160_3/U1_16/CO (FA1D0BWP)     0.04 *     1.65 f
  add_0_root_add_0_root_add_160_3/U1_17/CO (FA1D0BWP)     0.04 *     1.69 f
  add_0_root_add_0_root_add_160_3/U1_18/S (FA1D0BWP)      0.08 *     1.77 r
  out0_node0_reg[18]/D (EDFQD1BWP)                        0.00 *     1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out0_node0_reg[18]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.06       1.79
  data required time                                                 1.79
  --------------------------------------------------------------------------
  data required time                                                 1.79
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U89/ZN (INVD4BWP)                                       0.04 *     0.29 f
  U13652/ZN (NR2XD0BWP)                                   0.03 *     0.32 r
  mult_169_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.40 r
  mult_169_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.46 r
  mult_169_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.53 r
  mult_169_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.60 r
  mult_169_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.67 r
  mult_169_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.74 r
  mult_169_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.81 r
  mult_169_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.88 r
  mult_169_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.94 r
  mult_169_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.01 r
  mult_169_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.07 r
  mult_169_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.14 r
  mult_169_2/S4_0/S (FA1D0BWP)                            0.07 *     1.21 f
  U3170/Z (XOR2D0BWP)                                     0.05 *     1.26 r
  U14607/ZN (INR2D0BWP)                                   0.04 *     1.30 r
  U3158/Z (XOR2D0BWP)                                     0.07 *     1.38 f
  U20/ZN (ND2D0BWP)                                       0.03 *     1.41 r
  U22/ZN (ND3D1BWP)                                       0.03 *     1.44 f
  U71/ZN (CKND2D1BWP)                                     0.02 *     1.46 r
  U79/ZN (ND3D1BWP)                                       0.03 *     1.50 f
  U62/ZN (ND2D0BWP)                                       0.03 *     1.52 r
  U66/ZN (ND3D1BWP)                                       0.02 *     1.55 f
  add_1_root_add_0_root_add_169_3/U1_18/CO (FA1D0BWP)     0.04 *     1.59 f
  add_1_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.05 *     1.64 r
  U925/Z (BUFFD1BWP)                                      0.06 *     1.69 r
  add_0_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.08 *     1.78 r
  out1_node2_reg[19]/D (EDFQD1BWP)                        0.00 *     1.78 r
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out1_node2_reg[19]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.04       1.81
  data required time                                                 1.81
  --------------------------------------------------------------------------
  data required time                                                 1.81
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: w68[1] (input port clocked by clk)
  Endpoint: out0_node1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[1] (in)                                             0.00       0.25 r
  U95/ZN (INVD2BWP)                                       0.04 *     0.29 f
  U13753/ZN (NR3D0BWP)                                    0.04 *     0.34 r
  mult_164_3/S1_2_0/CO (FA1D0BWP)                         0.07 *     0.41 r
  mult_164_3/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.48 r
  mult_164_3/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.54 r
  mult_164_3/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.61 r
  mult_164_3/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_164_3/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.74 r
  mult_164_3/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.81 r
  mult_164_3/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.88 r
  mult_164_3/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.94 r
  mult_164_3/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.01 r
  mult_164_3/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.08 r
  mult_164_3/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.15 r
  mult_164_3/S4_0/S (FA1D0BWP)                            0.07 *     1.22 f
  U3804/Z (XOR2D0BWP)                                     0.05 *     1.27 r
  U14506/ZN (INR2D0BWP)                                   0.04 *     1.31 r
  U12208/ZN (AOI21D0BWP)                                  0.04 *     1.35 f
  U12311/ZN (OAI21D0BWP)                                  0.04 *     1.39 r
  U3783/Z (XOR2D0BWP)                                     0.09 *     1.48 r
  add_2_root_add_0_root_add_164_3/U1_17/S (FA1D0BWP)      0.09 *     1.56 f
  U916/Z (BUFFD1BWP)                                      0.04 *     1.61 f
  add_0_root_add_0_root_add_164_3/U1_17/CO (FA1D0BWP)     0.08 *     1.69 f
  add_0_root_add_0_root_add_164_3/U1_18/CO (FA1D0BWP)     0.04 *     1.72 f
  add_0_root_add_0_root_add_164_3/U1_19/S (FA1D0BWP)      0.05 *     1.78 r
  out0_node1_reg[19]/D (EDFQD1BWP)                        0.00 *     1.78 r
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out0_node1_reg[19]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.05       1.80
  data required time                                                 1.80
  --------------------------------------------------------------------------
  data required time                                                 1.80
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: w78[0] (input port clocked by clk)
  Endpoint: out0_node2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w78[0] (in)                                             0.00       0.25 r
  U111/ZN (INVD3BWP)                                      0.07 *     0.32 f
  U13914/ZN (NR2D0BWP)                                    0.04 *     0.36 r
  mult_168_4/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.44 r
  mult_168_4/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.51 r
  mult_168_4/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.58 r
  mult_168_4/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_168_4/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.71 r
  mult_168_4/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.78 r
  mult_168_4/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_168_4/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_168_4/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_168_4/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_168_4/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_168_4/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_168_4/S4_0/CO (FA1D0BWP)                           0.07 *     1.24 r
  U3290/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U13926/Z (CKAN2D0BWP)                                   0.03 *     1.32 f
  U12041/ZN (NR2D0BWP)                                    0.02 *     1.34 r
  U3286/Z (XOR2D0BWP)                                     0.05 *     1.39 f
  add_1_root_add_0_root_add_168_3/U1_15/CO (FA1D1BWP)     0.07 *     1.46 f
  U104/ZN (CKND2D1BWP)                                    0.02 *     1.47 r
  U44/ZN (ND3D1BWP)                                       0.03 *     1.50 f
  U38/ZN (ND2D0BWP)                                       0.02 *     1.52 r
  U42/ZN (ND3D0BWP)                                       0.03 *     1.55 f
  add_1_root_add_0_root_add_168_3/U1_18/S (FA1D0BWP)      0.05 *     1.61 r
  U918/Z (BUFFD1BWP)                                      0.05 *     1.65 r
  add_0_root_add_0_root_add_168_3/U1_18/CO (FA1D0BWP)     0.08 *     1.73 r
  add_0_root_add_0_root_add_168_3/U1_19/S (FA1D0BWP)      0.04 *     1.77 r
  out0_node2_reg[19]/D (EDFQD1BWP)                        0.00 *     1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out0_node2_reg[19]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.04       1.81
  data required time                                                 1.81
  --------------------------------------------------------------------------
  data required time                                                 1.81
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U134/ZN (INVD4BWP)                                      0.06 *     0.31 f
  U13588/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_172_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.43 r
  mult_172_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_172_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_172_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_172_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_172_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.78 r
  mult_172_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.85 r
  mult_172_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_172_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_172_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_172_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_172_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.18 r
  mult_172_2/S4_0/CO (FA1D0BWP)                           0.06 *     1.24 r
  U2918/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U13880/ZN (NR2D0BWP)                                    0.03 *     1.32 r
  U12021/ZN (NR2XD0BWP)                                   0.02 *     1.34 f
  U949/ZN (CKND0BWP)                                      0.02 *     1.36 r
  U945/ZN (CKND2D0BWP)                                    0.02 *     1.37 f
  U947/ZN (CKND2D1BWP)                                    0.04 *     1.42 r
  add_1_root_add_0_root_add_172_3/U1_15/CO (FA1D1BWP)     0.08 *     1.49 r
  add_1_root_add_0_root_add_172_3/U1_16/CO (FA1D1BWP)     0.03 *     1.52 r
  add_1_root_add_0_root_add_172_3/U1_17/CO (FA1D1BWP)     0.03 *     1.55 r
  add_1_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.04 *     1.60 f
  U921/Z (BUFFD1BWP)                                      0.05 *     1.64 f
  add_0_root_add_0_root_add_172_3/U1_18/CO (FA1D0BWP)     0.07 *     1.72 f
  add_0_root_add_0_root_add_172_3/U1_19/S (FA1D0BWP)      0.05 *     1.77 r
  out0_node3_reg[19]/D (EDFQD1BWP)                        0.00 *     1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out0_node3_reg[19]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.05       1.80
  data required time                                                 1.80
  --------------------------------------------------------------------------
  data required time                                                 1.80
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node3_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U134/ZN (INVD4BWP)                                      0.06 *     0.31 f
  U13588/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_172_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.43 r
  mult_172_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_172_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_172_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_172_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_172_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.78 r
  mult_172_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.85 r
  mult_172_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_172_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_172_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_172_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_172_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.18 r
  mult_172_2/S4_0/CO (FA1D0BWP)                           0.06 *     1.24 r
  U2918/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U13586/Z (AN2D0BWP)                                     0.03 *     1.31 f
  U12021/ZN (NR2XD0BWP)                                   0.02 *     1.33 r
  U949/ZN (CKND0BWP)                                      0.01 *     1.35 f
  U945/ZN (CKND2D0BWP)                                    0.02 *     1.36 r
  U947/ZN (CKND2D1BWP)                                    0.04 *     1.40 f
  add_1_root_add_0_root_add_172_3/U1_15/CO (FA1D1BWP)     0.08 *     1.48 f
  add_1_root_add_0_root_add_172_3/U1_16/CO (FA1D1BWP)     0.03 *     1.51 f
  add_1_root_add_0_root_add_172_3/U1_17/CO (FA1D1BWP)     0.03 *     1.54 f
  add_1_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.05 *     1.59 r
  U921/Z (BUFFD1BWP)                                      0.05 *     1.65 r
  add_0_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.11 *     1.75 r
  out0_node3_reg[18]/D (EDFQD1BWP)                        0.00 *     1.75 r
  data arrival time                                                  1.75

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out0_node3_reg[18]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.05       1.80
  data required time                                                 1.80
  --------------------------------------------------------------------------
  data required time                                                 1.80
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U89/ZN (INVD4BWP)                                       0.04 *     0.29 f
  U13652/ZN (NR2XD0BWP)                                   0.03 *     0.32 r
  mult_169_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.40 r
  mult_169_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.46 r
  mult_169_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.53 r
  mult_169_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.60 r
  mult_169_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.67 r
  mult_169_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.74 r
  mult_169_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.81 r
  mult_169_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.88 r
  mult_169_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.94 r
  mult_169_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.01 r
  mult_169_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.07 r
  mult_169_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.14 r
  mult_169_2/S4_0/S (FA1D0BWP)                            0.07 *     1.21 f
  U3170/Z (XOR2D0BWP)                                     0.05 *     1.26 r
  U14607/ZN (INR2D0BWP)                                   0.04 *     1.30 r
  U3158/Z (XOR2D0BWP)                                     0.07 *     1.38 f
  U20/ZN (ND2D0BWP)                                       0.03 *     1.41 r
  U22/ZN (ND3D1BWP)                                       0.03 *     1.44 f
  U71/ZN (CKND2D1BWP)                                     0.02 *     1.46 r
  U79/ZN (ND3D1BWP)                                       0.03 *     1.50 f
  U62/ZN (ND2D0BWP)                                       0.03 *     1.52 r
  U66/ZN (ND3D1BWP)                                       0.02 *     1.55 f
  add_1_root_add_0_root_add_169_3/U1_18/S (FA1D0BWP)      0.05 *     1.60 r
  U917/Z (BUFFD1BWP)                                      0.05 *     1.65 r
  add_0_root_add_0_root_add_169_3/U1_18/S (FA1D0BWP)      0.10 *     1.75 r
  out1_node2_reg[18]/D (EDFQD1BWP)                        0.00 *     1.75 r
  data arrival time                                                  1.75

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out1_node2_reg[18]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.05       1.80
  data required time                                                 1.80
  --------------------------------------------------------------------------
  data required time                                                 1.80
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: w69[3] (input port clocked by clk)
  Endpoint: out1_node1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w69[3] (in)                                             0.00       0.25 r
  U59/ZN (CKND2BWP)                                       0.08 *     0.33 f
  U17825/ZN (NR2D0BWP)                                    0.04 *     0.37 r
  mult_165_3/S3_2_3/CO (FA1D0BWP)                         0.08 *     0.45 r
  mult_165_3/S3_3_3/CO (FA1D0BWP)                         0.07 *     0.52 r
  mult_165_3/S3_4_3/CO (FA1D0BWP)                         0.07 *     0.59 r
  mult_165_3/S3_5_3/CO (FA1D0BWP)                         0.07 *     0.65 r
  mult_165_3/S3_6_3/CO (FA1D0BWP)                         0.07 *     0.72 r
  mult_165_3/S3_7_3/CO (FA1D0BWP)                         0.07 *     0.79 r
  mult_165_3/S3_8_3/CO (FA1D0BWP)                         0.07 *     0.86 r
  mult_165_3/S3_9_3/CO (FA1D0BWP)                         0.07 *     0.93 r
  mult_165_3/S3_10_3/S (FA1D0BWP)                         0.07 *     1.00 r
  mult_165_3/S2_11_2/CO (FA1D0BWP)                        0.04 *     1.04 r
  mult_165_3/S2_12_2/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_165_3/S2_13_2/S (FA1D0BWP)                         0.07 *     1.18 f
  mult_165_3/S4_1/S (FA1D0BWP)                            0.05 *     1.24 r
  U3567/Z (XOR2D0BWP)                                     0.04 *     1.28 f
  U13988/Z (CKAN2D0BWP)                                   0.03 *     1.31 f
  U12012/ZN (NR2D0BWP)                                    0.02 *     1.33 r
  U3563/Z (XOR2D0BWP)                                     0.07 *     1.41 r
  add_2_root_add_0_root_add_165_3/U1_15/S (FA1D0BWP)      0.10 *     1.51 f
  add_0_root_add_0_root_add_165_3/U1_15/CO (FA1D0BWP)     0.08 *     1.59 f
  add_0_root_add_0_root_add_165_3/U1_16/CO (FA1D0BWP)     0.04 *     1.63 f
  add_0_root_add_0_root_add_165_3/U1_17/CO (FA1D0BWP)     0.04 *     1.66 f
  add_0_root_add_0_root_add_165_3/U1_18/CO (FA1D0BWP)     0.04 *     1.70 f
  add_0_root_add_0_root_add_165_3/U1_19/S (FA1D0BWP)      0.05 *     1.75 r
  out1_node1_reg[19]/D (EDFQD1BWP)                        0.00 *     1.75 r
  data arrival time                                                  1.75

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.15       1.85
  out1_node1_reg[19]/CP (EDFQD1BWP)                       0.00       1.85 r
  library setup time                                     -0.04       1.81
  data required time                                                 1.81
  --------------------------------------------------------------------------
  data required time                                                 1.81
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


1
