#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bf454a80f0 .scope module, "ins_cache_memory" "ins_cache_memory" 2 8;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "readdata"
    .port_info 5 /OUTPUT 1 "busywait"
    .port_info 6 /OUTPUT 1 "MAIN_MEM_READ"
    .port_info 7 /OUTPUT 6 "MAIN_MEM_ADDRESS"
    .port_info 8 /INPUT 128 "MAIN_MEM_READ_DATA"
    .port_info 9 /INPUT 1 "MAIN_MEM_BUSY_WAIT"
P_0x55bf454d0c50 .param/l "IDLE" 0 2 40, C4<0>;
P_0x55bf454d0c90 .param/l "MEM_READ" 0 2 40, C4<1>;
L_0x55bf454df630 .functor XOR 1, L_0x55bf4550bb90, L_0x55bf4550bcb0, C4<0>, C4<0>;
L_0x55bf454df740 .functor NOT 1, L_0x55bf454df630, C4<0>, C4<0>, C4<0>;
L_0x55bf4550c010 .functor XOR 1, L_0x55bf4550be40, L_0x55bf4550bf20, C4<0>, C4<0>;
L_0x55bf4550c120 .functor NOT 1, L_0x55bf4550c010, C4<0>, C4<0>, C4<0>;
L_0x55bf4550c210 .functor AND 1, L_0x55bf454df740, L_0x55bf4550c120, C4<1>, C4<1>;
L_0x55bf4550c4b0 .functor XOR 1, L_0x55bf4550c320, L_0x55bf4550c410, C4<0>, C4<0>;
L_0x55bf4550c5b0 .functor NOT 1, L_0x55bf4550c4b0, C4<0>, C4<0>, C4<0>;
L_0x55bf4550c670/d .functor AND 1, L_0x55bf4550c210, L_0x55bf4550c5b0, C4<1>, C4<1>;
L_0x55bf4550c670 .delay 1 (9,9,9) L_0x55bf4550c670/d;
v0x55bf454d7590_0 .var "CURRENT_DATA", 31 0;
v0x55bf454d7e60_0 .var "CURRENT_TAG", 2 0;
v0x55bf45509570_0 .var "CURRENT_VALID", 0 0;
v0x55bf45509610_0 .var "MAIN_MEM_ADDRESS", 5 0;
o0x7ff8b275f0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bf455096f0_0 .net "MAIN_MEM_BUSY_WAIT", 0 0, o0x7ff8b275f0d8;  0 drivers
v0x55bf45509800_0 .var "MAIN_MEM_READ", 0 0;
o0x7ff8b275f138 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bf455098c0_0 .net "MAIN_MEM_READ_DATA", 127 0, o0x7ff8b275f138;  0 drivers
v0x55bf455099a0_0 .net "TAG_MATCH", 0 0, L_0x55bf4550c670;  1 drivers
v0x55bf45509a60_0 .net *"_s10", 0 0, L_0x55bf454df630;  1 drivers
v0x55bf45509b40_0 .net *"_s12", 0 0, L_0x55bf454df740;  1 drivers
v0x55bf45509c20_0 .net *"_s15", 0 0, L_0x55bf4550be40;  1 drivers
v0x55bf45509d00_0 .net *"_s17", 0 0, L_0x55bf4550bf20;  1 drivers
v0x55bf45509de0_0 .net *"_s18", 0 0, L_0x55bf4550c010;  1 drivers
v0x55bf45509ec0_0 .net *"_s20", 0 0, L_0x55bf4550c120;  1 drivers
v0x55bf45509fa0_0 .net *"_s22", 0 0, L_0x55bf4550c210;  1 drivers
v0x55bf4550a060_0 .net *"_s25", 0 0, L_0x55bf4550c320;  1 drivers
v0x55bf4550a140_0 .net *"_s27", 0 0, L_0x55bf4550c410;  1 drivers
v0x55bf4550a220_0 .net *"_s28", 0 0, L_0x55bf4550c4b0;  1 drivers
v0x55bf4550a300_0 .net *"_s30", 0 0, L_0x55bf4550c5b0;  1 drivers
v0x55bf4550a3e0_0 .net *"_s7", 0 0, L_0x55bf4550bb90;  1 drivers
v0x55bf4550a4c0_0 .net *"_s9", 0 0, L_0x55bf4550bcb0;  1 drivers
o0x7ff8b275f408 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bf4550a5a0_0 .net "address", 31 0, o0x7ff8b275f408;  0 drivers
v0x55bf4550a680_0 .var "busywait", 0 0;
o0x7ff8b275f468 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bf4550a740_0 .net "clock", 0 0, o0x7ff8b275f468;  0 drivers
v0x55bf4550a800 .array "data_array", 0 8, 127 0;
v0x55bf4550a9e0_0 .var/i "i", 31 0;
v0x55bf4550aac0_0 .net "index", 2 0, L_0x55bf4550ba00;  1 drivers
v0x55bf4550aba0_0 .var "next_state", 1 0;
v0x55bf4550ac80_0 .net "offset", 1 0, L_0x55bf4550baf0;  1 drivers
o0x7ff8b275f708 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bf4550ad60_0 .net "read", 0 0, o0x7ff8b275f708;  0 drivers
v0x55bf4550ae20_0 .var "readCache", 0 0;
v0x55bf4550aee0_0 .var "readaccess", 0 0;
v0x55bf4550afa0_0 .var "readdata", 31 0;
o0x7ff8b275f7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bf4550b080_0 .net "reset", 0 0, o0x7ff8b275f7c8;  0 drivers
v0x55bf4550b140_0 .var "state", 1 0;
v0x55bf4550b220_0 .net "tag", 2 0, L_0x55bf4550b960;  1 drivers
v0x55bf4550b300 .array "tag_array", 0 8, 2 0;
v0x55bf4550b530 .array "validBit_array", 0 8, 1 0;
v0x55bf4550b760_0 .var "writeCache_mem", 0 0;
E_0x55bf454e06c0 .event posedge, v0x55bf4550a740_0;
E_0x55bf454df490 .event posedge, v0x55bf4550b080_0;
E_0x55bf454e0ea0/0 .event edge, v0x55bf4550aee0_0, v0x55bf4550b140_0, v0x55bf455099a0_0, v0x55bf45509570_0;
E_0x55bf454e0ea0/1 .event edge, v0x55bf4550b220_0, v0x55bf4550aac0_0, v0x55bf455096f0_0;
E_0x55bf454e0ea0 .event/or E_0x55bf454e0ea0/0, E_0x55bf454e0ea0/1;
E_0x55bf454bbb10/0 .event edge, v0x55bf4550b140_0, v0x55bf45509570_0, v0x55bf4550aee0_0, v0x55bf455099a0_0;
E_0x55bf454bbb10/1 .event edge, v0x55bf455096f0_0;
E_0x55bf454bbb10 .event/or E_0x55bf454bbb10/0, E_0x55bf454bbb10/1;
E_0x55bf454bc7d0 .event edge, v0x55bf4550ad60_0;
v0x55bf4550a800_0 .array/port v0x55bf4550a800, 0;
E_0x55bf454bcc40/0 .event edge, v0x55bf4550aee0_0, v0x55bf4550ac80_0, v0x55bf4550aac0_0, v0x55bf4550a800_0;
v0x55bf4550a800_1 .array/port v0x55bf4550a800, 1;
v0x55bf4550a800_2 .array/port v0x55bf4550a800, 2;
v0x55bf4550a800_3 .array/port v0x55bf4550a800, 3;
v0x55bf4550a800_4 .array/port v0x55bf4550a800, 4;
E_0x55bf454bcc40/1 .event edge, v0x55bf4550a800_1, v0x55bf4550a800_2, v0x55bf4550a800_3, v0x55bf4550a800_4;
v0x55bf4550a800_5 .array/port v0x55bf4550a800, 5;
v0x55bf4550a800_6 .array/port v0x55bf4550a800, 6;
v0x55bf4550a800_7 .array/port v0x55bf4550a800, 7;
v0x55bf4550a800_8 .array/port v0x55bf4550a800, 8;
E_0x55bf454bcc40/2 .event edge, v0x55bf4550a800_5, v0x55bf4550a800_6, v0x55bf4550a800_7, v0x55bf4550a800_8;
E_0x55bf454bcc40 .event/or E_0x55bf454bcc40/0, E_0x55bf454bcc40/1, E_0x55bf454bcc40/2;
v0x55bf4550b530_0 .array/port v0x55bf4550b530, 0;
v0x55bf4550b530_1 .array/port v0x55bf4550b530, 1;
v0x55bf4550b530_2 .array/port v0x55bf4550b530, 2;
E_0x55bf454e0260/0 .event edge, v0x55bf4550aac0_0, v0x55bf4550b530_0, v0x55bf4550b530_1, v0x55bf4550b530_2;
v0x55bf4550b530_3 .array/port v0x55bf4550b530, 3;
v0x55bf4550b530_4 .array/port v0x55bf4550b530, 4;
v0x55bf4550b530_5 .array/port v0x55bf4550b530, 5;
v0x55bf4550b530_6 .array/port v0x55bf4550b530, 6;
E_0x55bf454e0260/1 .event edge, v0x55bf4550b530_3, v0x55bf4550b530_4, v0x55bf4550b530_5, v0x55bf4550b530_6;
v0x55bf4550b530_7 .array/port v0x55bf4550b530, 7;
v0x55bf4550b530_8 .array/port v0x55bf4550b530, 8;
E_0x55bf454e0260/2 .event edge, v0x55bf4550b530_7, v0x55bf4550b530_8, v0x55bf4550a800_0, v0x55bf4550a800_1;
E_0x55bf454e0260/3 .event edge, v0x55bf4550a800_2, v0x55bf4550a800_3, v0x55bf4550a800_4, v0x55bf4550a800_5;
v0x55bf4550b300_0 .array/port v0x55bf4550b300, 0;
E_0x55bf454e0260/4 .event edge, v0x55bf4550a800_6, v0x55bf4550a800_7, v0x55bf4550a800_8, v0x55bf4550b300_0;
v0x55bf4550b300_1 .array/port v0x55bf4550b300, 1;
v0x55bf4550b300_2 .array/port v0x55bf4550b300, 2;
v0x55bf4550b300_3 .array/port v0x55bf4550b300, 3;
v0x55bf4550b300_4 .array/port v0x55bf4550b300, 4;
E_0x55bf454e0260/5 .event edge, v0x55bf4550b300_1, v0x55bf4550b300_2, v0x55bf4550b300_3, v0x55bf4550b300_4;
v0x55bf4550b300_5 .array/port v0x55bf4550b300, 5;
v0x55bf4550b300_6 .array/port v0x55bf4550b300, 6;
v0x55bf4550b300_7 .array/port v0x55bf4550b300, 7;
v0x55bf4550b300_8 .array/port v0x55bf4550b300, 8;
E_0x55bf454e0260/6 .event edge, v0x55bf4550b300_5, v0x55bf4550b300_6, v0x55bf4550b300_7, v0x55bf4550b300_8;
E_0x55bf454e0260 .event/or E_0x55bf454e0260/0, E_0x55bf454e0260/1, E_0x55bf454e0260/2, E_0x55bf454e0260/3, E_0x55bf454e0260/4, E_0x55bf454e0260/5, E_0x55bf454e0260/6;
L_0x55bf4550b960 .part o0x7ff8b275f408, 7, 3;
L_0x55bf4550ba00 .part o0x7ff8b275f408, 4, 3;
L_0x55bf4550baf0 .part o0x7ff8b275f408, 2, 2;
L_0x55bf4550bb90 .part L_0x55bf4550b960, 2, 1;
L_0x55bf4550bcb0 .part v0x55bf454d7e60_0, 2, 1;
L_0x55bf4550be40 .part L_0x55bf4550b960, 1, 1;
L_0x55bf4550bf20 .part v0x55bf454d7e60_0, 1, 1;
L_0x55bf4550c320 .part L_0x55bf4550b960, 0, 1;
L_0x55bf4550c410 .part v0x55bf454d7e60_0, 0, 1;
    .scope S_0x55bf454a80f0;
T_0 ;
    %wait E_0x55bf454e0260;
    %delay 10, 0;
    %load/vec4 v0x55bf4550aac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55bf4550b530, 4;
    %pad/u 1;
    %store/vec4 v0x55bf45509570_0, 0, 1;
    %load/vec4 v0x55bf4550aac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55bf4550a800, 4;
    %pad/u 32;
    %store/vec4 v0x55bf454d7590_0, 0, 32;
    %load/vec4 v0x55bf4550aac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55bf4550b300, 4;
    %store/vec4 v0x55bf454d7e60_0, 0, 3;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55bf454a80f0;
T_1 ;
    %wait E_0x55bf454bcc40;
    %load/vec4 v0x55bf4550aee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 10, 0;
    %load/vec4 v0x55bf4550ac80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x55bf4550aac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55bf4550a800, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55bf4550afa0_0, 0, 32;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x55bf4550aac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55bf4550a800, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55bf4550afa0_0, 0, 32;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x55bf4550aac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55bf4550a800, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x55bf4550afa0_0, 0, 32;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x55bf4550aac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55bf4550a800, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x55bf4550afa0_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55bf454a80f0;
T_2 ;
    %wait E_0x55bf454bc7d0;
    %load/vec4 v0x55bf4550ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf4550a680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf4550aee0_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55bf454a80f0;
T_3 ;
    %wait E_0x55bf454bbb10;
    %load/vec4 v0x55bf4550b140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x55bf45509570_0;
    %nor/r;
    %load/vec4 v0x55bf4550aee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bf4550aba0_0, 0, 2;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x55bf45509570_0;
    %load/vec4 v0x55bf455099a0_0;
    %and;
    %load/vec4 v0x55bf4550aee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bf4550aba0_0, 0, 2;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x55bf45509570_0;
    %load/vec4 v0x55bf455099a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55bf4550aee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bf4550aba0_0, 0, 2;
T_3.7 ;
T_3.6 ;
T_3.4 ;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x55bf455096f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bf4550aba0_0, 0, 2;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bf4550aba0_0, 0, 2;
T_3.10 ;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55bf454a80f0;
T_4 ;
    %wait E_0x55bf454e0ea0;
    %load/vec4 v0x55bf4550aee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55bf4550b140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf45509800_0, 0, 1;
    %load/vec4 v0x55bf4550aee0_0;
    %load/vec4 v0x55bf455099a0_0;
    %and;
    %load/vec4 v0x55bf45509570_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf4550ae20_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf4550ae20_0, 0, 1;
T_4.6 ;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf45509800_0, 0, 1;
    %load/vec4 v0x55bf4550b220_0;
    %load/vec4 v0x55bf4550aac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bf45509610_0, 0, 6;
    %load/vec4 v0x55bf455096f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf4550b760_0, 0, 1;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf4550b760_0, 0, 1;
T_4.8 ;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55bf454a80f0;
T_5 ;
    %wait E_0x55bf454df490;
    %load/vec4 v0x55bf4550b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf4550a680_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bf4550a9e0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55bf4550a9e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x55bf4550a9e0_0;
    %store/vec4a v0x55bf4550a800, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x55bf4550a9e0_0;
    %store/vec4a v0x55bf4550b530, 4, 0;
    %load/vec4 v0x55bf4550a9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bf4550a9e0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55bf454a80f0;
T_6 ;
    %wait E_0x55bf454e06c0;
    %load/vec4 v0x55bf4550b080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55bf4550aba0_0;
    %store/vec4 v0x55bf4550b140_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bf4550b140_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bf4550aba0_0, 0, 2;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55bf454a80f0;
T_7 ;
    %wait E_0x55bf454e06c0;
    %load/vec4 v0x55bf4550b760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 10, 0;
    %load/vec4 v0x55bf455098c0_0;
    %load/vec4 v0x55bf4550aac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55bf4550a800, 4, 0;
    %load/vec4 v0x55bf4550b220_0;
    %load/vec4 v0x55bf4550aac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55bf4550b300, 4, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x55bf4550aac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55bf4550b530, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55bf454a80f0;
T_8 ;
    %wait E_0x55bf454e06c0;
    %load/vec4 v0x55bf4550ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf4550a680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf4550ae20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf4550aee0_0, 0, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ins_cache_memory.v";
