#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x129ce40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x129cfd0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x12cafb0 .functor NOT 1, L_0x12cb870, C4<0>, C4<0>, C4<0>;
L_0x12cb5d0 .functor XOR 1, L_0x12cb3b0, L_0x12cb500, C4<0>, C4<0>;
L_0x12cb760 .functor XOR 1, L_0x12cb5d0, L_0x12cb690, C4<0>, C4<0>;
v0x12ca3e0_0 .net *"_ivl_10", 0 0, L_0x12cb690;  1 drivers
v0x12ca4e0_0 .net *"_ivl_12", 0 0, L_0x12cb760;  1 drivers
v0x12ca5c0_0 .net *"_ivl_2", 0 0, L_0x12cb2f0;  1 drivers
v0x12ca680_0 .net *"_ivl_4", 0 0, L_0x12cb3b0;  1 drivers
v0x12ca760_0 .net *"_ivl_6", 0 0, L_0x12cb500;  1 drivers
v0x12ca890_0 .net *"_ivl_8", 0 0, L_0x12cb5d0;  1 drivers
v0x12ca970_0 .var "clk", 0 0;
v0x12caa10_0 .net "in1", 0 0, v0x12c9b60_0;  1 drivers
v0x12caab0_0 .net "in2", 0 0, v0x12c9c20_0;  1 drivers
v0x12cab50_0 .net "out_dut", 0 0, v0x12ca0e0_0;  1 drivers
v0x12cac20_0 .net "out_ref", 0 0, L_0x12cb260;  1 drivers
v0x12cacf0_0 .var/2u "stats1", 159 0;
v0x12cad90_0 .var/2u "strobe", 0 0;
v0x12cae30_0 .net "tb_match", 0 0, L_0x12cb870;  1 drivers
v0x12caef0_0 .net "tb_mismatch", 0 0, L_0x12cafb0;  1 drivers
L_0x12cb2f0 .concat [ 1 0 0 0], L_0x12cb260;
L_0x12cb3b0 .concat [ 1 0 0 0], L_0x12cb260;
L_0x12cb500 .concat [ 1 0 0 0], v0x12ca0e0_0;
L_0x12cb690 .concat [ 1 0 0 0], L_0x12cb260;
L_0x12cb870 .cmp/eeq 1, L_0x12cb2f0, L_0x12cb760;
S_0x127ca40 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x129cfd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x12cb0a0 .functor OR 1, v0x12c9b60_0, v0x12c9c20_0, C4<0>, C4<0>;
L_0x12cb260 .functor NOT 1, L_0x12cb0a0, C4<0>, C4<0>, C4<0>;
v0x129b220_0 .net *"_ivl_0", 0 0, L_0x12cb0a0;  1 drivers
v0x129b2c0_0 .net "in1", 0 0, v0x12c9b60_0;  alias, 1 drivers
v0x12c9680_0 .net "in2", 0 0, v0x12c9c20_0;  alias, 1 drivers
v0x12c9720_0 .net "out", 0 0, L_0x12cb260;  alias, 1 drivers
S_0x12c9860 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x129cfd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "in2";
v0x12c9a80_0 .net "clk", 0 0, v0x12ca970_0;  1 drivers
v0x12c9b60_0 .var "in1", 0 0;
v0x12c9c20_0 .var "in2", 0 0;
E_0x12a5ad0/0 .event negedge, v0x12c9a80_0;
E_0x12a5ad0/1 .event posedge, v0x12c9a80_0;
E_0x12a5ad0 .event/or E_0x12a5ad0/0, E_0x12a5ad0/1;
S_0x12c9cc0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x129cfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
v0x12c9ec0_0 .net "in1", 0 0, v0x12c9b60_0;  alias, 1 drivers
v0x12c9fd0_0 .net "in2", 0 0, v0x12c9c20_0;  alias, 1 drivers
v0x12ca0e0_0 .var "out", 0 0;
E_0x12a5d10 .event anyedge, v0x129b2c0_0, v0x12c9680_0;
S_0x12ca1e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x129cfd0;
 .timescale -12 -12;
E_0x12a5fd0 .event anyedge, v0x12cad90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12cad90_0;
    %nor/r;
    %assign/vec4 v0x12cad90_0, 0;
    %wait E_0x12a5fd0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12c9860;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12a5ad0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x12c9c20_0, 0;
    %assign/vec4 v0x12c9b60_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x12c9cc0;
T_2 ;
Ewait_0 .event/or E_0x12a5d10, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x12c9ec0_0;
    %load/vec4 v0x12c9fd0_0;
    %or;
    %inv;
    %store/vec4 v0x12ca0e0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x129cfd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ca970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cad90_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x129cfd0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x12ca970_0;
    %inv;
    %store/vec4 v0x12ca970_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x129cfd0;
T_5 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12c9a80_0, v0x12caef0_0, v0x12caa10_0, v0x12caab0_0, v0x12cac20_0, v0x12cab50_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x129cfd0;
T_6 ;
    %load/vec4 v0x12cacf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x12cacf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12cacf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.1 ;
    %load/vec4 v0x12cacf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12cacf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12cacf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12cacf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x129cfd0;
T_7 ;
    %wait E_0x12a5ad0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12cacf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cacf0_0, 4, 32;
    %load/vec4 v0x12cae30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x12cacf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cacf0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12cacf0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cacf0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x12cac20_0;
    %load/vec4 v0x12cac20_0;
    %load/vec4 v0x12cab50_0;
    %xor;
    %load/vec4 v0x12cac20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x12cacf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cacf0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x12cacf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cacf0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/m2014_q4e/m2014_q4e_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/m2014_q4e/iter0/response46/top_module.sv";
