// Seed: 4121659535
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = id_3 && id_4;
  assign id_7 = 1'b0;
  wire id_10;
  `define pp_11 0
  assign id_10 = id_10;
  assign id_9  = 1 && 1;
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
