Classic Timing Analyzer report for lab2
Fri Mar 04 17:27:49 2016
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.294 ns   ; b[0] ; s[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 11.294 ns       ; b[0] ; s[3] ;
; N/A   ; None              ; 11.246 ns       ; a[0] ; s[3] ;
; N/A   ; None              ; 10.992 ns       ; b[0] ; s[1] ;
; N/A   ; None              ; 10.794 ns       ; a[0] ; s[1] ;
; N/A   ; None              ; 10.749 ns       ; cin  ; s[3] ;
; N/A   ; None              ; 10.635 ns       ; a[1] ; s[3] ;
; N/A   ; None              ; 10.628 ns       ; a[2] ; s[3] ;
; N/A   ; None              ; 10.297 ns       ; cin  ; s[1] ;
; N/A   ; None              ; 10.182 ns       ; a[1] ; s[1] ;
; N/A   ; None              ; 10.021 ns       ; b[3] ; s[3] ;
; N/A   ; None              ; 10.015 ns       ; a[3] ; s[3] ;
; N/A   ; None              ; 9.948 ns        ; b[0] ; c[0] ;
; N/A   ; None              ; 9.933 ns        ; a[0] ; c[0] ;
; N/A   ; None              ; 9.927 ns        ; b[2] ; s[3] ;
; N/A   ; None              ; 9.436 ns        ; cin  ; c[0] ;
; N/A   ; None              ; 9.211 ns        ; b[0] ; c[1] ;
; N/A   ; None              ; 9.163 ns        ; a[0] ; c[1] ;
; N/A   ; None              ; 8.736 ns        ; b[0] ; s[0] ;
; N/A   ; None              ; 8.703 ns        ; b[0] ; s[2] ;
; N/A   ; None              ; 8.687 ns        ; a[0] ; s[0] ;
; N/A   ; None              ; 8.666 ns        ; cin  ; c[1] ;
; N/A   ; None              ; 8.655 ns        ; a[0] ; s[2] ;
; N/A   ; None              ; 8.552 ns        ; a[1] ; c[1] ;
; N/A   ; None              ; 8.490 ns        ; b[0] ; c[3] ;
; N/A   ; None              ; 8.442 ns        ; a[0] ; c[3] ;
; N/A   ; None              ; 8.341 ns        ; b[0] ; c[2] ;
; N/A   ; None              ; 8.293 ns        ; a[0] ; c[2] ;
; N/A   ; None              ; 8.193 ns        ; a[2] ; c[3] ;
; N/A   ; None              ; 8.190 ns        ; cin  ; s[0] ;
; N/A   ; None              ; 8.158 ns        ; cin  ; s[2] ;
; N/A   ; None              ; 8.044 ns        ; a[1] ; s[2] ;
; N/A   ; None              ; 8.043 ns        ; a[2] ; c[2] ;
; N/A   ; None              ; 8.037 ns        ; a[2] ; s[2] ;
; N/A   ; None              ; 7.945 ns        ; cin  ; c[3] ;
; N/A   ; None              ; 7.831 ns        ; a[1] ; c[3] ;
; N/A   ; None              ; 7.803 ns        ; b[1] ; s[3] ;
; N/A   ; None              ; 7.796 ns        ; cin  ; c[2] ;
; N/A   ; None              ; 7.791 ns        ; b[3] ; c[3] ;
; N/A   ; None              ; 7.688 ns        ; b[2] ; c[3] ;
; N/A   ; None              ; 7.682 ns        ; a[1] ; c[2] ;
; N/A   ; None              ; 7.540 ns        ; a[3] ; c[3] ;
; N/A   ; None              ; 7.538 ns        ; b[2] ; c[2] ;
; N/A   ; None              ; 7.352 ns        ; b[1] ; s[1] ;
; N/A   ; None              ; 7.337 ns        ; b[2] ; s[2] ;
; N/A   ; None              ; 5.720 ns        ; b[1] ; c[1] ;
; N/A   ; None              ; 5.212 ns        ; b[1] ; s[2] ;
; N/A   ; None              ; 4.999 ns        ; b[1] ; c[3] ;
; N/A   ; None              ; 4.850 ns        ; b[1] ; c[2] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Mar 04 17:27:49 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only
Info: Longest tpd from source pin "b[0]" to destination pin "s[3]" is 11.294 ns
    Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 4; PIN Node = 'b[0]'
    Info: 2: + IC(4.443 ns) + CELL(0.228 ns) = 5.508 ns; Loc. = LCCOMB_X18_Y3_N20; Fanout = 5; COMB Node = 'fulladder:fa2|fa_c~0'
    Info: 3: + IC(0.281 ns) + CELL(0.366 ns) = 6.155 ns; Loc. = LCCOMB_X18_Y3_N24; Fanout = 1; COMB Node = 'fulladder:fa4|fa_s'
    Info: 4: + IC(2.995 ns) + CELL(2.144 ns) = 11.294 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 's[3]'
    Info: Total cell delay = 3.575 ns ( 31.65 % )
    Info: Total interconnect delay = 7.719 ns ( 68.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Fri Mar 04 17:27:49 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


