`define SPICE1 (* spiceskeleton="../../Global_T2_verilog_v8/ANALOG_NETWORK.spi", spicename="ANALOG_NETWORK", caseinsensitive, scalarbind="SWIPT_OUT0:G1; SWIPT_OUT1:G2; SWIPT_OUT2:G3; SWIPT_OUT3:G4; ACOUT0:acout0; ACOUT1:acout1; ACOUT2:acout2; ACOUT3:acout3; ACOUT4:acout4; ACOUT5:acout5; ACOUT6:acout6; ACOUT7:acout7; ACOUT8:acout8; ACOUT9:acout9; ACOUT10:acout10; ACOUT11:acout11", port_reorder, spicesfversion="9.2" *)
