<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Fri Jun 05 14:37:42 2015</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2014.4 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>1071353</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>210643936_1777485687_210562918_123</TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>artix7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7a35t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>cpg236</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>c7f0de9c4bee5831a4306d8d83043d86</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>3fc4a5d3650a498bba6b448194a25c23</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>0</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Microsoft Windows 7 , 64-bit</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Service Pack 1  (build 7601)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i3 CPU         560  @ 3.33GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3325 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>8.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=21</TD>
   <TD>constraintsetcount=1</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=7</TD>
   <TD>totalimplruns=7</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=3</TD>
    <TD>carry4=60</TD>
    <TD>dsp48e1=15</TD>
    <TD>fdre=1338</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=22</TD>
    <TD>gnd=132</TD>
    <TD>ibuf=4</TD>
    <TD>lut1=139</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=224</TD>
    <TD>lut3=150</TD>
    <TD>lut4=112</TD>
    <TD>lut5=115</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=207</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=21</TD>
    <TD>obuf=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram32x1d=60</TD>
    <TD>ramb18e1=5</TD>
    <TD>ramb36e1=7</TD>
    <TD>srl16e=91</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=87</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=3</TD>
    <TD>carry4=60</TD>
    <TD>dsp48e1=15</TD>
    <TD>fdre=1338</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=22</TD>
    <TD>gnd=132</TD>
    <TD>ibuf=4</TD>
    <TD>lut1=139</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=224</TD>
    <TD>lut3=150</TD>
    <TD>lut4=112</TD>
    <TD>lut5=115</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=207</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=21</TD>
    <TD>obuf=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1=5</TD>
    <TD>ramb36e1=7</TD>
    <TD>ramd32=120</TD>
    <TD>srl16e=91</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=87</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>placer</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=868</TD>
    <TD>ff=1228</TD>
    <TD>bram36=7</TD>
    <TD>bram18=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=43</TD>
    <TD>dsp=15</TD>
    <TD>iob=24</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=4</TD>
    <TD>pll=0</TD>
    <TD>bufr=0</TD>
    <TD>nets=4078</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=2572</TD>
    <TD>pins=21640</TD>
    <TD>bogomips=0</TD>
    <TD>effort=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>threads=2</TD>
    <TD>placer_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
    <TD>placer_runtime=7.535000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=1228</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=91</TD>
    <TD>bram_ports_augmented=0</TD>
    <TD>bram_ports_newly_gated=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_ports_total=24</TD>
    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v5_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>component_name=MMCM</TD>
    <TD>use_phase_alignment=true</TD>
    <TD>use_min_o_jitter=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_max_i_jitter=false</TD>
    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_inclk_switchover=false</TD>
    <TD>use_dyn_reconfig=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>primitive=MMCM</TD>
    <TD>num_out_clk=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>clkin1_period=10.0</TD>
    <TD>clkin2_period=10.0</TD>
    <TD>use_power_down=false</TD>
    <TD>use_reset=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>feedback_type=SINGLE</TD>
    <TD>clock_mgr_type=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>manual_override=false</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dds_compiler_v6_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=dds_compiler</TD>
    <TD>x_ipversion=6.0</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_xdevicefamily=artix7</TD>
    <TD>c_mode_of_operation=0</TD>
    <TD>c_modulus=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accumulator_width=16</TD>
    <TD>c_channels=1</TD>
    <TD>c_has_phase_out=0</TD>
    <TD>c_has_phasegen=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_sincos=1</TD>
    <TD>c_latency=9</TD>
    <TD>c_mem_type=1</TD>
    <TD>c_negative_cosine=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_negative_sine=0</TD>
    <TD>c_noise_shaping=1</TD>
    <TD>c_outputs_required=2</TD>
    <TD>c_output_form=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_output_width=14</TD>
    <TD>c_phase_angle_width=12</TD>
    <TD>c_phase_increment=2</TD>
    <TD>c_phase_increment_value=100000000001010_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_resync=0</TD>
    <TD>c_phase_offset=2</TD>
    <TD>c_phase_offset_value=0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0</TD>
    <TD>c_optimise_goal=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_dsp48=0</TD>
    <TD>c_por_mode=0</TD>
    <TD>c_amplitude=0</TD>
    <TD>c_has_aclken=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_aresetn=0</TD>
    <TD>c_has_tlast=0</TD>
    <TD>c_has_tready=0</TD>
    <TD>c_has_s_phase=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_phase_tdata_width=1</TD>
    <TD>c_s_phase_has_tuser=0</TD>
    <TD>c_s_phase_tuser_width=1</TD>
    <TD>c_has_s_config=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_config_sync_mode=0</TD>
    <TD>c_s_config_tdata_width=1</TD>
    <TD>c_has_m_data=1</TD>
    <TD>c_m_data_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_data_has_tuser=0</TD>
    <TD>c_m_data_tuser_width=1</TD>
    <TD>c_has_m_phase=0</TD>
    <TD>c_m_phase_tdata_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_phase_has_tuser=0</TD>
    <TD>c_m_phase_tuser_width=1</TD>
    <TD>c_debug_interface=0</TD>
    <TD>c_chan_width=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dds_compiler_v6_0/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=dds_compiler</TD>
    <TD>x_ipversion=6.0</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_xdevicefamily=artix7</TD>
    <TD>c_mode_of_operation=0</TD>
    <TD>c_modulus=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accumulator_width=16</TD>
    <TD>c_channels=1</TD>
    <TD>c_has_phase_out=0</TD>
    <TD>c_has_phasegen=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_sincos=1</TD>
    <TD>c_latency=6</TD>
    <TD>c_mem_type=1</TD>
    <TD>c_negative_cosine=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_negative_sine=0</TD>
    <TD>c_noise_shaping=0</TD>
    <TD>c_outputs_required=2</TD>
    <TD>c_output_form=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_output_width=16</TD>
    <TD>c_phase_angle_width=16</TD>
    <TD>c_phase_increment=2</TD>
    <TD>c_phase_increment_value=0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_resync=0</TD>
    <TD>c_phase_offset=0</TD>
    <TD>c_phase_offset_value=0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0</TD>
    <TD>c_optimise_goal=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_dsp48=0</TD>
    <TD>c_por_mode=0</TD>
    <TD>c_amplitude=0</TD>
    <TD>c_has_aclken=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_aresetn=0</TD>
    <TD>c_has_tlast=0</TD>
    <TD>c_has_tready=0</TD>
    <TD>c_has_s_phase=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_phase_tdata_width=16</TD>
    <TD>c_s_phase_has_tuser=0</TD>
    <TD>c_s_phase_tuser_width=1</TD>
    <TD>c_has_s_config=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_config_sync_mode=0</TD>
    <TD>c_s_config_tdata_width=1</TD>
    <TD>c_has_m_data=1</TD>
    <TD>c_m_data_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_data_has_tuser=0</TD>
    <TD>c_m_data_tuser_width=1</TD>
    <TD>c_has_m_phase=0</TD>
    <TD>c_m_phase_tdata_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_phase_has_tuser=0</TD>
    <TD>c_m_phase_tuser_width=1</TD>
    <TD>c_debug_interface=0</TD>
    <TD>c_chan_width=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v12_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=12.0</TD>
    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_common_clock=1</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_default_value=BlankString</TD>
    <TD>c_din_width=8</TD>
    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_rlocs=0</TD>
    <TD>c_family=artix7</TD>
    <TD>c_full_flags_rst_val=0</TD>
    <TD>c_has_almost_empty=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_almost_full=1</TD>
    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_int_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_meminit_file=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
    <TD>c_has_rd_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rst=0</TD>
    <TD>c_has_srst=1</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_valid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_wr_ack=0</TD>
    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
    <TD>c_implementation_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_wr_pntr_val=0</TD>
    <TD>c_memory_type=1</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_optimization_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_overflow_low=0</TD>
    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
    <TD>c_prim_fifo_type=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val=2</TD>
    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=0</TD>
    <TD>c_prog_full_thresh_assert_val=14</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_negate_val=13</TD>
    <TD>c_prog_full_type=0</TD>
    <TD>c_rd_data_count_width=4</TD>
    <TD>c_rd_depth=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_freq=1</TD>
    <TD>c_rd_pntr_width=4</TD>
    <TD>c_underflow_low=0</TD>
    <TD>c_use_dout_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc=0</TD>
    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
    <TD>c_power_saving_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
    <TD>c_wr_ack_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_data_count_width=4</TD>
    <TD>c_wr_depth=16</TD>
    <TD>c_wr_freq=1</TD>
    <TD>c_wr_pntr_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
    <TD>c_error_injection_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_has_axi_wr_channel=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_master_ce=0</TD>
    <TD>c_add_ngc_constraint=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_id=0</TD>
    <TD>c_has_axi_awuser=0</TD>
    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tlast=0</TD>
    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tkeep_width=1</TD>
    <TD>c_wach_type=0</TD>
    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rach_type=0</TD>
    <TD>c_rdch_type=0</TD>
    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_wdch=1</TD>
    <TD>c_implementation_type_wrch=1</TD>
    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_axis=1</TD>
    <TD>c_application_type_wach=0</TD>
    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
    <TD>c_application_type_axis=0</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_wdch=1kx36</TD>
    <TD>c_prim_fifo_type_wrch=512x36</TD>
    <TD>c_prim_fifo_type_rach=512x36</TD>
    <TD>c_prim_fifo_type_rdch=1kx36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_axis=1kx18</TD>
    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=32</TD>
    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_rach=32</TD>
    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fir_compiler_v7_2/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fir_compiler</TD>
    <TD>x_ipversion=7.2</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_xdevicefamily=artix7</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_component_name=fir_compiler_2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_coef_file=[user-defined]</TD>
    <TD>c_coef_file_lines=80</TD>
    <TD>c_filter_type=2</TD>
    <TD>c_interp_rate=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_decim_rate=1</TD>
    <TD>c_zero_packing_factor=1</TD>
    <TD>c_symmetry=1</TD>
    <TD>c_num_filts=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_taps=129</TD>
    <TD>c_num_channels=1</TD>
    <TD>c_channel_pattern=fixed</TD>
    <TD>c_round_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_coef_reload=0</TD>
    <TD>c_num_reload_slots=1</TD>
    <TD>c_col_mode=1</TD>
    <TD>c_col_pipe_len=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_col_config=1</TD>
    <TD>c_optimization=0</TD>
    <TD>c_data_path_widths=16_16</TD>
    <TD>c_data_ip_path_widths=16_16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_px_path_widths=16_16</TD>
    <TD>c_data_width=16</TD>
    <TD>c_coef_path_widths=17_17</TD>
    <TD>c_coef_width=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_path_src=0_1</TD>
    <TD>c_coef_path_src=0_0</TD>
    <TD>c_px_path_src=0_1</TD>
    <TD>c_data_path_sign=0_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_coef_path_sign=0_0</TD>
    <TD>c_accum_path_widths=31_31</TD>
    <TD>c_output_width=30</TD>
    <TD>c_output_path_widths=30_30</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_op_path_widths=30_30</TD>
    <TD>c_ext_mult_cnfg=none</TD>
    <TD>c_data_path_psamp_src=0</TD>
    <TD>c_op_path_psamp_src=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_madds=1</TD>
    <TD>c_opt_madds=none</TD>
    <TD>c_oversampling_rate=5</TD>
    <TD>c_input_rate=2500</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_output_rate=156</TD>
    <TD>c_data_memtype=0</TD>
    <TD>c_coef_memtype=2</TD>
    <TD>c_ipbuff_memtype=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_opbuff_memtype=2</TD>
    <TD>c_datapath_memtype=0</TD>
    <TD>c_mem_arrangement=1</TD>
    <TD>c_data_mem_packing=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_coef_mem_packing=0</TD>
    <TD>c_filts_packed=0</TD>
    <TD>c_latency=15</TD>
    <TD>c_has_aresetn=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_aclken=0</TD>
    <TD>c_data_has_tlast=0</TD>
    <TD>c_s_data_has_fifo=0</TD>
    <TD>c_s_data_has_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_data_tdata_width=32</TD>
    <TD>c_s_data_tuser_width=1</TD>
    <TD>c_m_data_has_tready=0</TD>
    <TD>c_m_data_has_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_data_tdata_width=64</TD>
    <TD>c_m_data_tuser_width=1</TD>
    <TD>c_has_config_channel=0</TD>
    <TD>c_config_sync_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_config_packet_size=0</TD>
    <TD>c_config_tdata_width=1</TD>
    <TD>c_reload_tdata_width=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fir_compiler_v7_2/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fir_compiler</TD>
    <TD>x_ipversion=7.2</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_xdevicefamily=artix7</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_component_name=fir_compiler_3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_coef_file=[user-defined]</TD>
    <TD>c_coef_file_lines=65</TD>
    <TD>c_filter_type=0</TD>
    <TD>c_interp_rate=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_decim_rate=1</TD>
    <TD>c_zero_packing_factor=1</TD>
    <TD>c_symmetry=1</TD>
    <TD>c_num_filts=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_taps=129</TD>
    <TD>c_num_channels=1</TD>
    <TD>c_channel_pattern=fixed</TD>
    <TD>c_round_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_coef_reload=0</TD>
    <TD>c_num_reload_slots=1</TD>
    <TD>c_col_mode=1</TD>
    <TD>c_col_pipe_len=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_col_config=1</TD>
    <TD>c_optimization=0</TD>
    <TD>c_data_path_widths=16_16</TD>
    <TD>c_data_ip_path_widths=16_16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_px_path_widths=16_16</TD>
    <TD>c_data_width=16</TD>
    <TD>c_coef_path_widths=16_16</TD>
    <TD>c_coef_width=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_path_src=0_1</TD>
    <TD>c_coef_path_src=0_0</TD>
    <TD>c_px_path_src=0_1</TD>
    <TD>c_data_path_sign=0_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_coef_path_sign=0_0</TD>
    <TD>c_accum_path_widths=34_34</TD>
    <TD>c_output_width=34</TD>
    <TD>c_output_path_widths=34_34</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_op_path_widths=34_34</TD>
    <TD>c_ext_mult_cnfg=none</TD>
    <TD>c_data_path_psamp_src=0</TD>
    <TD>c_op_path_psamp_src=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_madds=1</TD>
    <TD>c_opt_madds=none</TD>
    <TD>c_oversampling_rate=65</TD>
    <TD>c_input_rate=156</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_output_rate=156</TD>
    <TD>c_data_memtype=1</TD>
    <TD>c_coef_memtype=2</TD>
    <TD>c_ipbuff_memtype=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_opbuff_memtype=0</TD>
    <TD>c_datapath_memtype=0</TD>
    <TD>c_mem_arrangement=1</TD>
    <TD>c_data_mem_packing=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_coef_mem_packing=0</TD>
    <TD>c_filts_packed=0</TD>
    <TD>c_latency=73</TD>
    <TD>c_has_aresetn=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_aclken=0</TD>
    <TD>c_data_has_tlast=0</TD>
    <TD>c_s_data_has_fifo=0</TD>
    <TD>c_s_data_has_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_data_tdata_width=32</TD>
    <TD>c_s_data_tuser_width=1</TD>
    <TD>c_m_data_has_tready=0</TD>
    <TD>c_m_data_has_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_data_tdata_width=80</TD>
    <TD>c_m_data_tuser_width=1</TD>
    <TD>c_has_config_channel=0</TD>
    <TD>c_config_sync_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_config_packet_size=0</TD>
    <TD>c_config_tdata_width=1</TD>
    <TD>c_reload_tdata_width=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-verbose=default::[not_specified]</TD>
    <TD>-hier=default::power</TD>
    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-file=[specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-l=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
    <TD>flow_state=routed</TD>
    <TD>family=artix7</TD>
</TR><TR ALIGN='LEFT'>    <TD>die=xc7a35tcpg236-1</TD>
    <TD>package=cpg236</TD>
    <TD>speedgrade=-1</TD>
    <TD>version=2014.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>platform=nt64</TD>
    <TD>temp_grade=commercial</TD>
    <TD>process=typical</TD>
    <TD>simulation_file=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>netlist_net_matched=NA</TD>
    <TD>pct_clock_constrained=2.000000</TD>
    <TD>pct_inputs_defined=25</TD>
    <TD>user_junc_temp=26.3 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>ambient_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=5.0</TD>
    <TD>airflow=250 (LFM)</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetasa=4.6 (C/W)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>user_thetajb=7.5 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_board_temp=25.0 (C)</TD>
    <TD>junction_temp=26.3 (C)</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bi-dir_toggle=12.500000</TD>
    <TD>output_enable=1.000000</TD>
    <TD>bidir_output_enable=1.000000</TD>
    <TD>output_load=5.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>set/reset_probability=0.000000</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>toggle_rate=False</TD>
    <TD>signal_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>static_prob=False</TD>
    <TD>read_saif=False</TD>
    <TD>on-chip_power=0.267739</TD>
    <TD>dynamic=0.195112</TD>
</TR><TR ALIGN='LEFT'>    <TD>effective_thetaja=5.0</TD>
    <TD>thetasa=4.6 (C/W)</TD>
    <TD>thetajb=7.5 (C/W)</TD>
    <TD>off-chip_power=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocks=0.014273</TD>
    <TD>logic=0.006003</TD>
    <TD>signals=0.010439</TD>
    <TD>bram=0.035991</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcm=0.105931</TD>
    <TD>dsp=0.013247</TD>
    <TD>i/o=0.009227</TD>
    <TD>devstatic=0.072627</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_voltage=1.000000</TD>
    <TD>vccint_total_current=0.087986</TD>
    <TD>vccint_dynamic_current=0.077810</TD>
    <TD>vccint_static_current=0.010176</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccaux_total_current=0.071571</TD>
    <TD>vccaux_dynamic_current=0.058930</TD>
    <TD>vccaux_static_current=0.012641</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_voltage=3.300000</TD>
    <TD>vcco33_total_current=0.003591</TD>
    <TD>vcco33_dynamic_current=0.002591</TD>
    <TD>vcco33_static_current=0.001000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco18_total_current=0.000000</TD>
    <TD>vcco18_dynamic_current=0.000000</TD>
    <TD>vcco18_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_io_total_current=0.000000</TD>
    <TD>vccaux_io_dynamic_current=0.000000</TD>
    <TD>vccaux_io_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_voltage=1.000000</TD>
    <TD>vccbram_total_current=0.003074</TD>
    <TD>vccbram_dynamic_current=0.002677</TD>
    <TD>vccbram_static_current=0.000397</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_voltage=1.000000</TD>
    <TD>mgtavcc_total_current=0.000000</TD>
    <TD>mgtavcc_dynamic_current=0.000000</TD>
    <TD>mgtavcc_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>mgtavtt_total_current=0.000000</TD>
    <TD>mgtavtt_dynamic_current=0.000000</TD>
    <TD>mgtavtt_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccadc_total_current=0.020000</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.020000</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_clock_activity=Medium</TD>
    <TD>confidence_level_io_activity=Medium</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_overall=Medium</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=799</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_available=20800</TD>
    <TD>slice_luts_util_percentage=3.84</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=711</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=20800</TD>
    <TD>lut_as_logic_util_percentage=3.41</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=88</TD>
    <TD>lut_as_memory_fixed=0</TD>
    <TD>lut_as_memory_available=9600</TD>
    <TD>lut_as_memory_util_percentage=0.91</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=32</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_shift_register_used=56</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=1228</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_available=41600</TD>
    <TD>slice_registers_util_percentage=2.95</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=1228</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_available=41600</TD>
    <TD>register_as_flip_flop_util_percentage=2.95</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_available=41600</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=21</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_available=16300</TD>
    <TD>f7_muxes_util_percentage=0.12</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=0</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_available=8150</TD>
    <TD>f8_muxes_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=380</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_available=8150</TD>
    <TD>slice_util_percentage=4.66</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_used=248</TD>
    <TD>slicel_fixed=0</TD>
    <TD>slicem_used=132</TD>
    <TD>slicem_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=711</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=20800</TD>
    <TD>lut_as_logic_util_percentage=3.41</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=545</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=166</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_memory_used=88</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=9600</TD>
    <TD>lut_as_memory_util_percentage=0.91</TD>
    <TD>lut_as_distributed_ram_used=32</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=0</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=32</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_shift_register_used=56</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=12</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=9</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=35</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_flip_flop_pairs_used=1136</TD>
    <TD>lut_flip_flop_pairs_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_available=20800</TD>
    <TD>lut_flip_flop_pairs_util_percentage=5.46</TD>
    <TD>fully_used_lut_ff_pairs_used=596</TD>
    <TD>fully_used_lut_ff_pairs_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_lut_used=349</TD>
    <TD>lut_ff_pairs_with_unused_lut_fixed=</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_used=191</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_used=43</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=116(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_used=9.5</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_available=50</TD>
    <TD>block_ram_tile_util_percentage=19.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo*_used=7</TD>
    <TD>ramb36_fifo*_fixed=0</TD>
    <TD>ramb36_fifo*_available=50</TD>
    <TD>ramb36_fifo*_util_percentage=14.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_only_used=7</TD>
    <TD>ramb18_used=5</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_available=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_util_percentage=5.00</TD>
    <TD>ramb18e1_only_used=5</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=15</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_available=90</TD>
    <TD>dsps_util_percentage=16.66</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e1_only_used=15</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=4</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=12.50</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_available=20</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=1</TD>
    <TD>mmcme2_adv_fixed=0</TD>
    <TD>mmcme2_adv_available=5</TD>
    <TD>mmcme2_adv_util_percentage=20.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_fixed=0</TD>
    <TD>plle2_adv_available=5</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_available=10</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=0</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_available=72</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=0</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_available=20</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=0</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=0</TD>
    <TD>pcie_2_1_fixed=0</TD>
    <TD>pcie_2_1_available=1</TD>
    <TD>pcie_2_1_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=0</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdre_used=1206</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>lut2_used=212</TD>
    <TD>lut2_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_used=203</TD>
    <TD>lut6_functional_category=LUT</TD>
    <TD>lut3_used=148</TD>
    <TD>lut3_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_used=113</TD>
    <TD>lut5_functional_category=LUT</TD>
    <TD>lut4_used=107</TD>
    <TD>lut4_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_used=94</TD>
    <TD>lut1_functional_category=LUT</TD>
    <TD>srl16e_used=91</TD>
    <TD>srl16e_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32_used=64</TD>
    <TD>ramd32_functional_category=Distributed Memory</TD>
    <TD>carry4_used=58</TD>
    <TD>carry4_functional_category=CarryLogic</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_used=22</TD>
    <TD>fdse_functional_category=Flop &amp; Latch</TD>
    <TD>muxf7_used=21</TD>
    <TD>muxf7_functional_category=MuxFx</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_used=20</TD>
    <TD>obuf_functional_category=IO</TD>
    <TD>dsp48e1_used=15</TD>
    <TD>dsp48e1_functional_category=Block Arithmetic</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_used=7</TD>
    <TD>ramb36e1_functional_category=Block Memory</TD>
    <TD>ramb18e1_used=5</TD>
    <TD>ramb18e1_functional_category=Block Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_used=4</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>bufg_used=4</TD>
    <TD>bufg_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=1</TD>
    <TD>mmcme2_adv_functional_category=Clock</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>diff_sstl15_r=0</TD>
    <TD>hstl_ii=0</TD>
    <TD>lvcmos18=0</TD>
    <TD>blvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvttl=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>hstl_i=0</TD>
    <TD>lvcmos15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_mobile_ddr=0</TD>
    <TD>lvcmos33=1</TD>
    <TD>mobile_ddr=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos25=0</TD>
    <TD>pci33_3=0</TD>
    <TD>hsul_12=0</TD>
    <TD>diff_hsul_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_18=0</TD>
    <TD>hstl_ii_18=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvds_25=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>rsds_25=0</TD>
    <TD>diff_hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>tmds_33=0</TD>
    <TD>diff_hstl_i_18=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>diff_hstl_ii_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ppds_25=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>diff_sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_r=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=878</TD>
    <TD>ff=1228</TD>
    <TD>bram36=7</TD>
    <TD>bram18=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=43</TD>
    <TD>dsp=15</TD>
    <TD>iob=24</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=4</TD>
    <TD>pll=0</TD>
    <TD>bufr=0</TD>
    <TD>nets=4078</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=2572</TD>
    <TD>pins=21640</TD>
    <TD>bogomips=0</TD>
    <TD>high_fanout_nets=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>effort=2</TD>
    <TD>threads=2</TD>
    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>congestion_level=0</TD>
    <TD>estimated_expansions=1707888</TD>
    <TD>actual_expansions=2542722</TD>
    <TD>router_runtime=29.594000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7a35tcpg236-1</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=lab3top</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-bufg=default::12</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-mode=default::default</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-resource_sharing=default::auto</TD>
    <TD>-control_set_opt_threshold=default::auto</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:00:52s</TD>
    <TD>memory_peak=635.223MB</TD>
    <TD>memory_gain=442.125MB</TD>
    <TD>hls_ip=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>xsim</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-sim_mode=default::behavioral</TD>
    <TD>-sim_type=default::</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
