============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 17:12:34 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(65)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(78)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(96)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(124)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(129)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(130)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 12 trigger nets, 12 data nets.
KIT-1004 : Chipwatcher code = 1010100111000000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=66) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=66) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=66)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=66)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1645/19 useful/useless nets, 953/8 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1450/8 useful/useless nets, 1242/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1434/16 useful/useless nets, 1230/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 272 better
SYN-1014 : Optimize round 2
SYN-1032 : 1270/15 useful/useless nets, 1066/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1282/80 useful/useless nets, 1088/17 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 106 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1600/10 useful/useless nets, 1406/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5682, tnet num: 1600, tinst num: 1405, tnode num: 7235, tedge num: 8621.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1600 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 141 (3.92), #lev = 6 (2.23)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 137 (4.00), #lev = 6 (2.20)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 390 instances into 137 LUTs, name keeping = 78%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 241 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.183013s wall, 0.953125s user + 0.062500s system = 1.015625s CPU (85.9%)

RUN-1004 : used memory is 147 MB, reserved memory is 113 MB, peak memory is 156 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (149 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 910 instances
RUN-0007 : 347 luts, 415 seqs, 67 mslices, 46 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 1119 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 655 nets have 2 pins
RUN-1001 : 370 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     225     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     182     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 12
PHY-3001 : Initial placement ...
PHY-3001 : design contains 908 instances, 347 luts, 415 seqs, 113 slices, 17 macros(113 instances: 67 mslices 46 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4596, tnet num: 1117, tinst num: 908, tnode num: 6134, tedge num: 7650.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1117 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.181828s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 295132
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 908.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 164720, overlap = 24.75
PHY-3002 : Step(2): len = 99657.6, overlap = 24.75
PHY-3002 : Step(3): len = 68946.3, overlap = 24.75
PHY-3002 : Step(4): len = 47950.6, overlap = 24.75
PHY-3002 : Step(5): len = 40128, overlap = 24.75
PHY-3002 : Step(6): len = 35713.1, overlap = 24.75
PHY-3002 : Step(7): len = 29249.1, overlap = 24.75
PHY-3002 : Step(8): len = 26287.1, overlap = 24.75
PHY-3002 : Step(9): len = 24028.2, overlap = 24.75
PHY-3002 : Step(10): len = 22323.8, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.03575e-06
PHY-3002 : Step(11): len = 22843.5, overlap = 20.25
PHY-3002 : Step(12): len = 23081.8, overlap = 22.5
PHY-3002 : Step(13): len = 22089.9, overlap = 20.25
PHY-3002 : Step(14): len = 22176.8, overlap = 20.25
PHY-3002 : Step(15): len = 22358.3, overlap = 20.25
PHY-3002 : Step(16): len = 22321.4, overlap = 20.25
PHY-3002 : Step(17): len = 21898.7, overlap = 20.25
PHY-3002 : Step(18): len = 21918.7, overlap = 20.25
PHY-3002 : Step(19): len = 21795, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.60715e-05
PHY-3002 : Step(20): len = 21763.6, overlap = 20.25
PHY-3002 : Step(21): len = 21725, overlap = 20.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.2143e-05
PHY-3002 : Step(22): len = 21687.7, overlap = 20.25
PHY-3002 : Step(23): len = 21642.5, overlap = 20.25
PHY-3002 : Step(24): len = 21733.9, overlap = 20.25
PHY-3002 : Step(25): len = 21737.3, overlap = 20.25
PHY-3002 : Step(26): len = 21709.8, overlap = 20.25
PHY-3002 : Step(27): len = 21662.2, overlap = 20.25
PHY-3002 : Step(28): len = 21509.2, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011465s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (136.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1117 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023661s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(29): len = 24764.6, overlap = 2.625
PHY-3002 : Step(30): len = 24899.8, overlap = 2.5625
PHY-3002 : Step(31): len = 23715.8, overlap = 3.4375
PHY-3002 : Step(32): len = 23824.1, overlap = 3.4375
PHY-3002 : Step(33): len = 23423, overlap = 3.71875
PHY-3002 : Step(34): len = 23663.8, overlap = 3.9375
PHY-3002 : Step(35): len = 22114.7, overlap = 6.375
PHY-3002 : Step(36): len = 22451.3, overlap = 6.75
PHY-3002 : Step(37): len = 22634.8, overlap = 11.5
PHY-3002 : Step(38): len = 22422.2, overlap = 19.0625
PHY-3002 : Step(39): len = 20839.1, overlap = 19.4375
PHY-3002 : Step(40): len = 20832.7, overlap = 20.125
PHY-3002 : Step(41): len = 20828.4, overlap = 19.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000490761
PHY-3002 : Step(42): len = 20743, overlap = 18.75
PHY-3002 : Step(43): len = 20886, overlap = 18.3125
PHY-3002 : Step(44): len = 20978.9, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000981522
PHY-3002 : Step(45): len = 20234.6, overlap = 18
PHY-3002 : Step(46): len = 20230.1, overlap = 18.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1117 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023486s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.62768e-05
PHY-3002 : Step(47): len = 20994.7, overlap = 38.2812
PHY-3002 : Step(48): len = 20994.7, overlap = 38.2812
PHY-3002 : Step(49): len = 20513.6, overlap = 38.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.25535e-05
PHY-3002 : Step(50): len = 21461.4, overlap = 35.875
PHY-3002 : Step(51): len = 21750.1, overlap = 35.0938
PHY-3002 : Step(52): len = 22210.7, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.51071e-05
PHY-3002 : Step(53): len = 21395.6, overlap = 34.1875
PHY-3002 : Step(54): len = 21952.9, overlap = 30.6562
PHY-3002 : Step(55): len = 22056.8, overlap = 25.7812
PHY-3002 : Step(56): len = 21750.5, overlap = 25.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000130214
PHY-3002 : Step(57): len = 21865.2, overlap = 24.2188
PHY-3002 : Step(58): len = 22090.3, overlap = 23.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000260428
PHY-3002 : Step(59): len = 22262.7, overlap = 23.3438
PHY-3002 : Step(60): len = 22262.7, overlap = 23.3438
PHY-3002 : Step(61): len = 22188.1, overlap = 22.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000520857
PHY-3002 : Step(62): len = 22244.9, overlap = 22.4375
PHY-3002 : Step(63): len = 22309.9, overlap = 22.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00104171
PHY-3002 : Step(64): len = 22215.9, overlap = 22.375
PHY-3002 : Step(65): len = 22215.9, overlap = 22.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00208343
PHY-3002 : Step(66): len = 22353.3, overlap = 22.875
PHY-3002 : Step(67): len = 22348, overlap = 22.5312
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00416685
PHY-3002 : Step(68): len = 22390.8, overlap = 22.6562
PHY-3002 : Step(69): len = 22390.8, overlap = 22.6562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00833371
PHY-3002 : Step(70): len = 22407.8, overlap = 22.1875
PHY-3002 : Step(71): len = 22407.8, overlap = 22.1875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4596, tnet num: 1117, tinst num: 908, tnode num: 6134, tedge num: 7650.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 52.81 peak overflow 3.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1119.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26392, over cnt = 105(0%), over = 337, worst = 11
PHY-1001 : End global iterations;  0.073457s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (21.3%)

PHY-1001 : Congestion index: top1 = 26.06, top5 = 13.61, top10 = 7.97, top15 = 5.48.
PHY-1001 : End incremental global routing;  0.140048s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (33.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1117 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031793s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.190856s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (49.1%)

OPT-1001 : Current memory(MB): used = 195, reserve = 160, peak = 195.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 612/1119.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26392, over cnt = 105(0%), over = 337, worst = 11
PHY-1002 : len = 28632, over cnt = 55(0%), over = 92, worst = 6
PHY-1002 : len = 28952, over cnt = 37(0%), over = 56, worst = 4
PHY-1002 : len = 29576, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 29640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.106399s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.7%)

PHY-1001 : Congestion index: top1 = 24.76, top5 = 14.09, top10 = 8.55, top15 = 5.97.
OPT-1001 : End congestion update;  0.164329s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (38.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1117 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024899s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.189363s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (41.3%)

OPT-1001 : Current memory(MB): used = 196, reserve = 161, peak = 196.
OPT-1001 : End physical optimization;  0.569130s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (46.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 347 LUT to BLE ...
SYN-4008 : Packed 347 LUT and 188 SEQ to BLE.
SYN-4003 : Packing 227 remaining SEQ's ...
SYN-4005 : Packed 114 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 113 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 460/744 primitive instances ...
PHY-3001 : End packing;  0.034043s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 403 instances
RUN-1001 : 184 mslices, 184 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 932 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 450 nets have 2 pins
RUN-1001 : 384 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 401 instances, 368 slices, 17 macros(113 instances: 67 mslices 46 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 22921.4, Over = 29.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3867, tnet num: 930, tinst num: 401, tnode num: 4971, tedge num: 6744.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 930 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.208457s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (67.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.65706e-05
PHY-3002 : Step(72): len = 22359.4, overlap = 27.5
PHY-3002 : Step(73): len = 22367.1, overlap = 29.5
PHY-3002 : Step(74): len = 22057.9, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.31412e-05
PHY-3002 : Step(75): len = 22356.7, overlap = 29.5
PHY-3002 : Step(76): len = 22356.7, overlap = 29.5
PHY-3002 : Step(77): len = 22346.9, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.62824e-05
PHY-3002 : Step(78): len = 23107.6, overlap = 28
PHY-3002 : Step(79): len = 23391.4, overlap = 27.25
PHY-3002 : Step(80): len = 23595.5, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.114469s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (13.7%)

PHY-3001 : Trial Legalized: Len = 32189.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 930 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020675s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.001532
PHY-3002 : Step(81): len = 28866.3, overlap = 7.25
PHY-3002 : Step(82): len = 28093.3, overlap = 8.25
PHY-3002 : Step(83): len = 26656.6, overlap = 10.5
PHY-3002 : Step(84): len = 26444.6, overlap = 11.5
PHY-3002 : Step(85): len = 25623.1, overlap = 14.25
PHY-3002 : Step(86): len = 25549.7, overlap = 14.25
PHY-3002 : Step(87): len = 25405.1, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.003064
PHY-3002 : Step(88): len = 25455.9, overlap = 13.25
PHY-3002 : Step(89): len = 25436.8, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.006128
PHY-3002 : Step(90): len = 25427.3, overlap = 13.25
PHY-3002 : Step(91): len = 25404.4, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005132s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 29541.1, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006383s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 29681.1, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3867, tnet num: 930, tinst num: 401, tnode num: 4971, tedge num: 6744.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 47/932.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35304, over cnt = 91(0%), over = 148, worst = 6
PHY-1002 : len = 36064, over cnt = 43(0%), over = 50, worst = 2
PHY-1002 : len = 36672, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 36672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.126214s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (37.1%)

PHY-1001 : Congestion index: top1 = 24.35, top5 = 16.48, top10 = 10.98, top15 = 7.80.
PHY-1001 : End incremental global routing;  0.192131s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (48.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 930 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027354s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.237447s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (46.1%)

OPT-1001 : Current memory(MB): used = 199, reserve = 165, peak = 200.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 780/932.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006419s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 24.35, top5 = 16.48, top10 = 10.98, top15 = 7.80.
OPT-1001 : End congestion update;  0.063841s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (146.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 930 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018898s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.082849s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (132.0%)

OPT-1001 : Current memory(MB): used = 200, reserve = 165, peak = 200.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 930 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019046s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 780/932.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007398s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (211.2%)

PHY-1001 : Congestion index: top1 = 24.35, top5 = 16.48, top10 = 10.98, top15 = 7.80.
PHY-1001 : End incremental global routing;  0.063851s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 930 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027483s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (170.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 780/932.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006516s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 24.35, top5 = 16.48, top10 = 10.98, top15 = 7.80.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 930 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019827s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 23.931034
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.722119s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (80.1%)

RUN-1003 : finish command "place" in  5.185250s wall, 1.718750s user + 0.421875s system = 2.140625s CPU (41.3%)

RUN-1004 : used memory is 187 MB, reserved memory is 153 MB, peak memory is 200 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 403 instances
RUN-1001 : 184 mslices, 184 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 932 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 450 nets have 2 pins
RUN-1001 : 384 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3867, tnet num: 930, tinst num: 401, tnode num: 4971, tedge num: 6744.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 184 mslices, 184 lslices, 19 pads, 11 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 930 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 34528, over cnt = 91(0%), over = 161, worst = 6
PHY-1002 : len = 35256, over cnt = 50(0%), over = 70, worst = 4
PHY-1002 : len = 36120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.131897s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (11.8%)

PHY-1001 : Congestion index: top1 = 24.40, top5 = 16.31, top10 = 10.83, top15 = 7.66.
PHY-1001 : End global routing;  0.202490s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (30.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 222, reserve = 188, peak = 239.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 488, reserve = 458, peak = 488.
PHY-1001 : End build detailed router design. 4.191454s wall, 3.218750s user + 0.109375s system = 3.328125s CPU (79.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 10184, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.359866s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (90.8%)

PHY-1001 : Current memory(MB): used = 519, reserve = 490, peak = 519.
PHY-1001 : End phase 1; 1.371810s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (91.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Patch 561 net; 1.969518s wall, 1.921875s user + 0.015625s system = 1.937500s CPU (98.4%)

PHY-1022 : len = 85704, over cnt = 59(0%), over = 59, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 520, reserve = 491, peak = 520.
PHY-1001 : End initial routed; 3.001424s wall, 2.781250s user + 0.015625s system = 2.796875s CPU (93.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/814(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.238045s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (91.9%)

PHY-1001 : Current memory(MB): used = 521, reserve = 493, peak = 521.
PHY-1001 : End phase 2; 3.239574s wall, 2.984375s user + 0.031250s system = 3.015625s CPU (93.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 85704, over cnt = 59(0%), over = 59, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008747s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (178.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 85728, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.082368s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (37.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 85824, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.043334s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (36.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 85840, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.026434s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/814(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.236242s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (92.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 13 feed throughs used by 12 nets
PHY-1001 : End commit to database; 0.109106s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (114.6%)

PHY-1001 : Current memory(MB): used = 534, reserve = 505, peak = 534.
PHY-1001 : End phase 3; 0.645943s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (79.8%)

PHY-1003 : Routed, final wirelength = 85840
PHY-1001 : Current memory(MB): used = 534, reserve = 505, peak = 534.
PHY-1001 : End export database. 0.014860s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.1%)

PHY-1001 : End detail routing;  9.726228s wall, 8.171875s user + 0.203125s system = 8.375000s CPU (86.1%)

RUN-1003 : finish command "route" in  10.228020s wall, 8.453125s user + 0.203125s system = 8.656250s CPU (84.6%)

RUN-1004 : used memory is 488 MB, reserved memory is 458 MB, peak memory is 534 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      593   out of  19600    3.03%
#reg                      436   out of  19600    2.22%
#le                       706
  #lut only               270   out of    706   38.24%
  #reg only               113   out of    706   16.01%
  #lut&reg                323   out of    706   45.75%
#dsp                        0   out of     29    0.00%
#bram                      11   out of     64   17.19%
  #bram9k                  11
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                      Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                173
#2        config_inst_syn_9    GCLK               config             config_inst.jtck            86
#3        adc/clk_adc          GCLK               lslice             adc/clk_adc_reg_syn_8.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |706    |480     |113     |436     |11      |0       |
|  adc                               |adc_ctrl       |11     |11      |0       |11      |0       |0       |
|  fifo_list                         |fifo_ctrl      |50     |25      |16      |35      |0       |0       |
|    fifo_list                       |fifo           |46     |21      |16      |31      |0       |0       |
|  rx                                |uart_rx        |63     |57      |6       |38      |0       |0       |
|  tx                                |uart_tx        |51     |39      |8       |37      |0       |0       |
|  type                              |type_choice    |129    |121     |8       |74      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |402    |227     |75      |241     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |402    |227     |75      |241     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |152    |68      |0       |142     |0       |0       |
|        reg_inst                    |register       |149    |65      |0       |139     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |250    |159     |75      |99      |0       |0       |
|        bus_inst                    |bus_top        |36     |26      |10      |20      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |26     |16      |10      |10      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |115    |82      |33      |53      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       431   
    #2         2       209   
    #3         3       139   
    #4         4        35   
    #5        5-10      57   
    #6       11-50      34   
    #7       51-100     2    
  Average     2.92           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 401
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 932, pip num: 8208
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 13
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 863 valid insts, and 23089 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011110111010100111000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.918186s wall, 7.921875s user + 0.031250s system = 7.953125s CPU (414.6%)

RUN-1004 : used memory is 491 MB, reserved memory is 463 MB, peak memory is 674 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_171234.log"
