$date
	Tue Oct 14 18:07:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module not_gate_tb $end
$var wire 1 ! b $end
$var reg 1 " a $end
$scope module inst $end
$var wire 1 " a $end
$var wire 1 ! b $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0"
1!
$end
#5
0!
1"
#10
