{"vcs1":{"timestamp_begin":1740914973.519878998, "rt":3.68, "ut":3.41, "st":0.21}}
{"vcselab":{"timestamp_begin":1740914977.282302325, "rt":0.19, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1740914977.534899110, "rt":0.28, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740914973.208691487}
{"VCS_COMP_START_TIME": 1740914973.208691487}
{"VCS_COMP_END_TIME": 1740914977.883796308}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 340232}}
{"vcselab": {"peak_mem": 158212}}
