//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24330188
// Cuda compilation tools, release 9.2, V9.2.148
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	heavy_hash
.global .align 16 .b8 rho[24] = {1, 3, 6, 10, 15, 21, 28, 36, 45, 55, 2, 14, 27, 41, 56, 8, 25, 43, 62, 18, 39, 61, 20, 44};
.global .align 16 .b8 pi[24] = {10, 7, 11, 17, 18, 3, 5, 16, 8, 21, 24, 4, 15, 23, 19, 13, 12, 2, 20, 14, 22, 9, 6, 1};
.global .align 16 .b8 RC[192] = {1, 0, 0, 0, 0, 0, 0, 0, 130, 128, 0, 0, 0, 0, 0, 0, 138, 128, 0, 0, 0, 0, 0, 128, 0, 128, 0, 128, 0, 0, 0, 128, 139, 128, 0, 0, 0, 0, 0, 0, 1, 0, 0, 128, 0, 0, 0, 0, 129, 128, 0, 128, 0, 0, 0, 128, 9, 128, 0, 0, 0, 0, 0, 128, 138, 0, 0, 0, 0, 0, 0, 0, 136, 0, 0, 0, 0, 0, 0, 0, 9, 128, 0, 128, 0, 0, 0, 0, 10, 0, 0, 128, 0, 0, 0, 0, 139, 128, 0, 128, 0, 0, 0, 0, 139, 0, 0, 0, 0, 0, 0, 128, 137, 128, 0, 0, 0, 0, 0, 128, 3, 128, 0, 0, 0, 0, 0, 128, 2, 128, 0, 0, 0, 0, 0, 128, 128, 0, 0, 0, 0, 0, 0, 128, 10, 128, 0, 0, 0, 0, 0, 0, 10, 0, 0, 128, 0, 0, 0, 128, 129, 128, 0, 128, 0, 0, 0, 128, 128, 128, 0, 0, 0, 0, 0, 128, 1, 0, 0, 128, 0, 0, 0, 0, 8, 128, 0, 128, 0, 0, 0, 128};
.global .align 16 .b8 _ZZ15xoshiro256_jumpP10ulonglong4E4JUMP[32] = {186, 10, 253, 60, 211, 198, 14, 24, 44, 57, 201, 240, 102, 18, 166, 213, 170, 201, 63, 224, 24, 38, 88, 169, 28, 102, 177, 41, 69, 220, 171, 57};
.global .align 16 .b8 _ZZ20xoshiro256_long_jumpP10ulonglong4E9LONG_JUMP[32] = {191, 203, 253, 254, 62, 93, 225, 118, 179, 47, 82, 28, 68, 78, 0, 197, 65, 226, 78, 133, 105, 0, 113, 119, 53, 230, 203, 42, 176, 155, 16, 57};
.const .align 1 .b8 matrix[4096];
.const .align 8 .b8 hash_header[72];
.const .align 8 .b8 target[32];
.const .align 1 .b8 powP[200] = {61, 216, 246, 161, 13, 255, 60, 17, 60, 126, 2, 183, 85, 136, 191, 41, 210, 68, 251, 14, 114, 46, 95, 30, 160, 105, 152, 245, 163, 164, 165, 27, 101, 45, 94, 135, 202, 175, 47, 123, 70, 226, 220, 41, 214, 97, 239, 74, 16, 91, 65, 173, 30, 152, 58, 24, 156, 194, 155, 120, 12, 246, 107, 119, 64, 49, 102, 136, 51, 241, 235, 248, 240, 95, 40, 67, 60, 28, 101, 46, 10, 74, 241, 64, 5, 7, 150, 15, 82, 145, 41, 91, 135, 103, 227, 68, 21, 55, 177, 37, 164, 241, 112, 236, 137, 218, 233, 130, 143, 93, 200, 230, 35, 178, 180, 133, 31, 96, 26, 178, 70, 106, 163, 100, 144, 84, 133, 52, 26, 133, 47, 122, 28, 221, 6, 15, 66, 177, 59, 86, 29, 2, 162, 193, 228, 104, 22, 69, 228, 229, 29, 186, 141, 95, 9, 5, 65, 87, 2, 209, 74, 207, 206, 155, 132, 78, 202, 137, 219, 46, 116, 168, 39, 148, 176, 72, 114, 82, 139, 231, 156, 206, 252, 177, 188, 165, 175, 130, 207, 41, 17, 93, 131, 67, 130, 111, 120, 124, 185, 2};
.const .align 1 .b8 heavyP[200] = {9, 133, 36, 178, 82, 76, 215, 58, 22, 66, 159, 47, 14, 155, 98, 121, 238, 248, 199, 22, 72, 255, 20, 122, 152, 100, 5, 128, 76, 95, 167, 17, 218, 206, 238, 68, 223, 224, 32, 231, 105, 64, 243, 20, 46, 216, 199, 114, 186, 53, 137, 147, 42, 255, 0, 193, 98, 196, 15, 37, 64, 144, 33, 94, 72, 106, 207, 13, 166, 249, 57, 128, 12, 61, 42, 121, 159, 170, 188, 160, 38, 162, 169, 208, 93, 192, 49, 244, 63, 140, 193, 84, 195, 76, 31, 211, 61, 204, 105, 167, 1, 125, 107, 108, 228, 147, 36, 86, 211, 91, 198, 46, 68, 176, 205, 153, 58, 75, 247, 78, 176, 242, 52, 84, 131, 134, 76, 119, 22, 148, 188, 54, 176, 97, 233, 7, 7, 204, 101, 119, 177, 29, 143, 126, 57, 109, 196, 186, 128, 219, 143, 234, 88, 202, 52, 123, 211, 242, 146, 185, 87, 185, 129, 132, 4, 197, 118, 199, 46, 194, 18, 81, 103, 159, 195, 71, 10, 12, 41, 181, 157, 57, 187, 146, 21, 198, 159, 47, 49, 224, 154, 84, 53, 218, 185, 16, 125, 50, 25, 22};

.visible .entry heavy_hash(
	.param .u64 heavy_hash_param_0,
	.param .u64 heavy_hash_param_1,
	.param .u64 heavy_hash_param_2
)
{
	.local .align 8 .b8 	__local_depot0[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<18>;
	.reg .b16 	%rs<371>;
	.reg .b32 	%r<505>;
	.reg .b64 	%rd<529>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd129, [heavy_hash_param_0];
	ld.param.u64 	%rd127, [heavy_hash_param_1];
	ld.param.u64 	%rd128, [heavy_hash_param_2];
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r18, %r15, %r16, %r17;
	cvt.s64.s32	%rd1, %r18;
	setp.ge.u64	%p6, %rd1, %rd129;
	@%p6 bra 	BB0_17;

	cvt.u32.u64	%r19, %rd1;
	setp.ne.s32	%p7, %r19, 0;
	@%p7 bra 	BB0_3;

	cvta.to.global.u64 	%rd130, %rd128;
	mov.u64 	%rd131, 0;
	st.global.u64 	[%rd130], %rd131;

BB0_3:
	cvta.to.global.u64 	%rd148, %rd127;
	shl.b64 	%rd149, %rd1, 5;
	add.s64 	%rd150, %rd148, %rd149;
	ld.global.v2.u64 	{%rd151, %rd152}, [%rd150];
	mul.lo.s64 	%rd155, %rd152, 5;
	mul.lo.s64 	%rd156, %rd152, 640;
	shr.u64 	%rd157, %rd155, 57;
	or.b64  	%rd158, %rd157, %rd156;
	mul.lo.s64 	%rd2, %rd158, 9;
	shl.b64 	%rd159, %rd152, 17;
	ld.global.v2.u64 	{%rd160, %rd161}, [%rd150+16];
	xor.b64  	%rd163, %rd160, %rd151;
	xor.b64  	%rd165, %rd161, %rd152;
	xor.b64  	%rd166, %rd152, %rd163;
	xor.b64  	%rd167, %rd151, %rd165;
	st.global.v2.u64 	[%rd150], {%rd167, %rd166};
	xor.b64  	%rd168, %rd163, %rd159;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd165, 45;
	shr.b64 	%rhs, %rd165, 19;
	add.u64 	%rd169, %lhs, %rhs;
	}
	st.global.v2.u64 	[%rd150+16], {%rd168, %rd169};
	ld.const.u64 	%rd170, [hash_header];
	xor.b64  	%rd502, %rd170, 1242148031264380989;
	ld.const.u64 	%rd171, [hash_header+8];
	xor.b64  	%rd497, %rd171, 3008272977830772284;
	ld.const.u64 	%rd172, [hash_header+16];
	xor.b64  	%rd492, %rd172, 2188519011337848018;
	ld.const.u64 	%rd173, [hash_header+24];
	xor.b64  	%rd487, %rd173, 1992179434288343456;
	ld.const.u64 	%rd174, [hash_header+32];
	xor.b64  	%rd482, %rd174, 8876506674959887717;
	ld.const.u64 	%rd175, [hash_header+40];
	xor.b64  	%rd501, %rd175, 5399642050693751366;
	ld.const.u64 	%rd176, [hash_header+48];
	xor.b64  	%rd496, %rd176, 1745875063082670864;
	ld.const.u64 	%rd177, [hash_header+56];
	xor.b64  	%rd491, %rd177, 8605242046444978844;
	ld.const.u64 	%rd178, [hash_header+64];
	xor.b64  	%rd486, %rd178, -510048929142394560;
	xor.b64  	%rd481, %rd2, 3343109343542796272;
	mov.u64 	%rd500, 1123092876221303306;
	mov.u64 	%rd499, 3784524041015224902;
	mov.u64 	%rd498, -8517909413761200310;
	mov.u64 	%rd495, 4963925045340115282;
	mov.u64 	%rd494, 1082795874807940378;
	mov.u64 	%rd493, 5237849264682708699;
	mov.u64 	%rd490, -1409360996057663723;
	mov.u64 	%rd489, -4494027153138273982;
	mov.u64 	%rd488, -5621391061570334094;
	mov.u64 	%rd485, -1817099578685924727;
	mov.u64 	%rd484, -5035616039755945756;
	mov.u64 	%rd483, 6706187291358897596;
	mov.u64 	%rd480, -5613068297060437469;
	mov.u64 	%rd479, -3386048033060200563;
	mov.u64 	%rd478, 196324915476054915;
	mov.u64 	%rd477, RC;
	mov.u32 	%r502, -24;

BB0_4:
	xor.b64  	%rd179, %rd501, %rd502;
	xor.b64  	%rd180, %rd179, %rd500;
	xor.b64  	%rd181, %rd180, %rd499;
	xor.b64  	%rd182, %rd181, %rd498;
	xor.b64  	%rd183, %rd496, %rd497;
	xor.b64  	%rd184, %rd183, %rd495;
	xor.b64  	%rd185, %rd184, %rd494;
	xor.b64  	%rd186, %rd185, %rd493;
	xor.b64  	%rd187, %rd491, %rd492;
	xor.b64  	%rd188, %rd187, %rd490;
	xor.b64  	%rd189, %rd188, %rd489;
	xor.b64  	%rd190, %rd189, %rd488;
	xor.b64  	%rd191, %rd486, %rd487;
	xor.b64  	%rd192, %rd191, %rd485;
	xor.b64  	%rd193, %rd192, %rd484;
	xor.b64  	%rd194, %rd193, %rd483;
	xor.b64  	%rd195, %rd481, %rd482;
	xor.b64  	%rd196, %rd195, %rd480;
	xor.b64  	%rd197, %rd196, %rd479;
	xor.b64  	%rd198, %rd197, %rd478;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd186, 1;
	shr.b64 	%rhs, %rd186, 63;
	add.u64 	%rd199, %lhs, %rhs;
	}
	xor.b64  	%rd200, %rd198, %rd199;
	xor.b64  	%rd201, %rd502, %rd200;
	xor.b64  	%rd202, %rd501, %rd200;
	xor.b64  	%rd203, %rd500, %rd200;
	xor.b64  	%rd204, %rd499, %rd200;
	xor.b64  	%rd205, %rd498, %rd200;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd190, 1;
	shr.b64 	%rhs, %rd190, 63;
	add.u64 	%rd206, %lhs, %rhs;
	}
	xor.b64  	%rd207, %rd206, %rd182;
	xor.b64  	%rd208, %rd497, %rd207;
	xor.b64  	%rd209, %rd496, %rd207;
	xor.b64  	%rd210, %rd495, %rd207;
	xor.b64  	%rd211, %rd494, %rd207;
	xor.b64  	%rd212, %rd493, %rd207;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd194, 1;
	shr.b64 	%rhs, %rd194, 63;
	add.u64 	%rd213, %lhs, %rhs;
	}
	xor.b64  	%rd214, %rd213, %rd186;
	xor.b64  	%rd215, %rd492, %rd214;
	xor.b64  	%rd216, %rd491, %rd214;
	xor.b64  	%rd217, %rd490, %rd214;
	xor.b64  	%rd218, %rd489, %rd214;
	xor.b64  	%rd219, %rd488, %rd214;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd198, 1;
	shr.b64 	%rhs, %rd198, 63;
	add.u64 	%rd220, %lhs, %rhs;
	}
	xor.b64  	%rd221, %rd220, %rd190;
	xor.b64  	%rd222, %rd487, %rd221;
	xor.b64  	%rd223, %rd486, %rd221;
	xor.b64  	%rd224, %rd485, %rd221;
	xor.b64  	%rd225, %rd484, %rd221;
	xor.b64  	%rd226, %rd483, %rd221;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd182, 1;
	shr.b64 	%rhs, %rd182, 63;
	add.u64 	%rd227, %lhs, %rhs;
	}
	xor.b64  	%rd228, %rd227, %rd194;
	xor.b64  	%rd229, %rd482, %rd228;
	xor.b64  	%rd230, %rd481, %rd228;
	xor.b64  	%rd231, %rd480, %rd228;
	xor.b64  	%rd232, %rd479, %rd228;
	xor.b64  	%rd233, %rd478, %rd228;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd208, 1;
	shr.b64 	%rhs, %rd208, 63;
	add.u64 	%rd234, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd203, 3;
	shr.b64 	%rhs, %rd203, 61;
	add.u64 	%rd235, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd216, 6;
	shr.b64 	%rhs, %rd216, 58;
	add.u64 	%rd236, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd210, 10;
	shr.b64 	%rhs, %rd210, 54;
	add.u64 	%rd237, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd218, 15;
	shr.b64 	%rhs, %rd218, 49;
	add.u64 	%rd238, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd225, 21;
	shr.b64 	%rhs, %rd225, 43;
	add.u64 	%rd239, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd222, 28;
	shr.b64 	%rhs, %rd222, 36;
	add.u64 	%rd240, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd202, 36;
	shr.b64 	%rhs, %rd202, 28;
	add.u64 	%rd241, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd211, 45;
	shr.b64 	%rhs, %rd211, 19;
	add.u64 	%rd242, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd223, 55;
	shr.b64 	%rhs, %rd223, 9;
	add.u64 	%rd243, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd212, 2;
	shr.b64 	%rhs, %rd212, 62;
	add.u64 	%rd244, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd233, 14;
	shr.b64 	%rhs, %rd233, 50;
	add.u64 	%rd245, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd229, 27;
	shr.b64 	%rhs, %rd229, 37;
	add.u64 	%rd246, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd204, 41;
	shr.b64 	%rhs, %rd204, 23;
	add.u64 	%rd247, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd226, 56;
	shr.b64 	%rhs, %rd226, 8;
	add.u64 	%rd248, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd232, 8;
	shr.b64 	%rhs, %rd232, 56;
	add.u64 	%rd249, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd224, 25;
	shr.b64 	%rhs, %rd224, 39;
	add.u64 	%rd250, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd217, 43;
	shr.b64 	%rhs, %rd217, 21;
	add.u64 	%rd251, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd215, 62;
	shr.b64 	%rhs, %rd215, 2;
	add.u64 	%rd252, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd205, 18;
	shr.b64 	%rhs, %rd205, 46;
	add.u64 	%rd253, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd231, 39;
	shr.b64 	%rhs, %rd231, 25;
	add.u64 	%rd254, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd219, 61;
	shr.b64 	%rhs, %rd219, 3;
	add.u64 	%rd255, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd230, 20;
	shr.b64 	%rhs, %rd230, 44;
	add.u64 	%rd256, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd209, 44;
	shr.b64 	%rhs, %rd209, 20;
	add.u64 	%rd257, %lhs, %rhs;
	}
	not.b64 	%rd258, %rd257;
	and.b64  	%rd259, %rd251, %rd258;
	xor.b64  	%rd260, %rd259, %rd201;
	not.b64 	%rd261, %rd251;
	and.b64  	%rd262, %rd239, %rd261;
	xor.b64  	%rd497, %rd262, %rd257;
	not.b64 	%rd263, %rd239;
	and.b64  	%rd264, %rd245, %rd263;
	xor.b64  	%rd492, %rd264, %rd251;
	not.b64 	%rd265, %rd245;
	and.b64  	%rd266, %rd201, %rd265;
	xor.b64  	%rd487, %rd266, %rd239;
	not.b64 	%rd267, %rd201;
	and.b64  	%rd268, %rd257, %rd267;
	xor.b64  	%rd482, %rd245, %rd268;
	not.b64 	%rd269, %rd256;
	and.b64  	%rd270, %rd235, %rd269;
	xor.b64  	%rd501, %rd270, %rd240;
	not.b64 	%rd271, %rd235;
	and.b64  	%rd272, %rd242, %rd271;
	xor.b64  	%rd496, %rd272, %rd256;
	not.b64 	%rd273, %rd242;
	and.b64  	%rd274, %rd255, %rd273;
	xor.b64  	%rd491, %rd274, %rd235;
	not.b64 	%rd275, %rd255;
	and.b64  	%rd276, %rd240, %rd275;
	xor.b64  	%rd486, %rd276, %rd242;
	not.b64 	%rd277, %rd240;
	and.b64  	%rd278, %rd256, %rd277;
	xor.b64  	%rd481, %rd255, %rd278;
	not.b64 	%rd279, %rd236;
	and.b64  	%rd280, %rd250, %rd279;
	xor.b64  	%rd500, %rd280, %rd234;
	not.b64 	%rd281, %rd250;
	and.b64  	%rd282, %rd249, %rd281;
	xor.b64  	%rd495, %rd282, %rd236;
	not.b64 	%rd283, %rd249;
	and.b64  	%rd284, %rd253, %rd283;
	xor.b64  	%rd490, %rd284, %rd250;
	not.b64 	%rd285, %rd253;
	and.b64  	%rd286, %rd234, %rd285;
	xor.b64  	%rd485, %rd286, %rd249;
	not.b64 	%rd287, %rd234;
	and.b64  	%rd288, %rd236, %rd287;
	xor.b64  	%rd480, %rd253, %rd288;
	not.b64 	%rd289, %rd241;
	and.b64  	%rd290, %rd237, %rd289;
	xor.b64  	%rd499, %rd290, %rd246;
	not.b64 	%rd291, %rd237;
	and.b64  	%rd292, %rd238, %rd291;
	xor.b64  	%rd494, %rd292, %rd241;
	not.b64 	%rd293, %rd238;
	and.b64  	%rd294, %rd248, %rd293;
	xor.b64  	%rd489, %rd294, %rd237;
	not.b64 	%rd295, %rd248;
	and.b64  	%rd296, %rd246, %rd295;
	xor.b64  	%rd484, %rd296, %rd238;
	not.b64 	%rd297, %rd246;
	and.b64  	%rd298, %rd241, %rd297;
	xor.b64  	%rd479, %rd248, %rd298;
	not.b64 	%rd299, %rd243;
	and.b64  	%rd300, %rd254, %rd299;
	xor.b64  	%rd498, %rd300, %rd252;
	not.b64 	%rd301, %rd254;
	and.b64  	%rd302, %rd247, %rd301;
	xor.b64  	%rd493, %rd302, %rd243;
	not.b64 	%rd303, %rd247;
	and.b64  	%rd304, %rd244, %rd303;
	xor.b64  	%rd488, %rd304, %rd254;
	not.b64 	%rd305, %rd244;
	and.b64  	%rd306, %rd252, %rd305;
	xor.b64  	%rd483, %rd306, %rd247;
	not.b64 	%rd307, %rd252;
	and.b64  	%rd308, %rd243, %rd307;
	xor.b64  	%rd478, %rd244, %rd308;
	ld.global.u64 	%rd309, [%rd477];
	xor.b64  	%rd502, %rd260, %rd309;
	add.s64 	%rd477, %rd477, 8;
	add.s32 	%r502, %r502, 1;
	setp.ne.s32	%p8, %r502, 0;
	@%p8 bra 	BB0_4;

	add.u64 	%rd310, %SP, 0;
	cvta.to.local.u64 	%rd66, %rd310;
	st.local.u64 	[%rd66], %rd502;
	st.local.u64 	[%rd66+8], %rd497;
	st.local.u64 	[%rd66+16], %rd492;
	st.local.u64 	[%rd66+24], %rd487;
	cvt.u16.u64	%rs370, %rd502;
	and.b16  	%rs32, %rs370, 240;
	shr.u16 	%rs33, %rs32, 4;
	cvt.u32.u64	%r22, %rd502;
	and.b32  	%r3, %r22, 15;
	ld.local.u8 	%rs2, [%rd66+1];
	ld.local.v2.u8 	{%rs34, %rs35}, [%rd66+2];
	ld.local.v4.u8 	{%rs36, %rs37, %rs38, %rs39}, [%rd66+4];
	cvt.u32.u64	%r23, %rd497;
	and.b32  	%r4, %r23, 15;
	ld.local.u8 	%rs9, [%rd66+9];
	ld.local.v2.u8 	{%rs40, %rs41}, [%rd66+10];
	ld.local.v4.u8 	{%rs42, %rs43, %rs44, %rs45}, [%rd66+12];
	cvt.u32.u64	%r24, %rd492;
	and.b32  	%r5, %r24, 15;
	ld.local.u8 	%rs16, [%rd66+17];
	ld.local.v2.u8 	{%rs46, %rs47}, [%rd66+18];
	ld.local.v4.u8 	{%rs48, %rs49, %rs50, %rs51}, [%rd66+20];
	cvt.u32.u64	%r25, %rd487;
	and.b32  	%r6, %r25, 15;
	ld.local.u8 	%rs23, [%rd66+25];
	ld.local.v2.u8 	{%rs52, %rs53}, [%rd66+26];
	ld.local.v4.u8 	{%rs54, %rs55, %rs56, %rs57}, [%rd66+28];
	cvt.u32.u16	%r7, %rs33;
	bfe.u32 	%r8, %r23, 4, 4;
	bfe.u32 	%r9, %r24, 4, 4;
	bfe.u32 	%r10, %r25, 4, 4;
	mov.u32 	%r503, 0;
	bra.uni 	BB0_6;

BB0_18:
	ld.local.u8 	%rs370, [%rd67+1];

BB0_6:
	shl.b32 	%r26, %r503, 1;
	mul.wide.s32 	%rd311, %r26, 64;
	mov.u64 	%rd312, matrix;
	add.s64 	%rd313, %rd312, %rd311;
	ld.const.v4.u8 	{%rs58, %rs59, %rs60, %rs61}, [%rd313];
	cvt.u32.u16	%r27, %rs61;
	cvt.s32.s8 	%r28, %r27;
	cvt.u32.u16	%r29, %rs60;
	cvt.s32.s8 	%r30, %r29;
	cvt.u32.u16	%r31, %rs58;
	cvt.s32.s8 	%r32, %r31;
	cvt.u32.u16	%r33, %rs59;
	cvt.s32.s8 	%r34, %r33;
	mul.lo.s32 	%r35, %r3, %r34;
	mad.lo.s32 	%r36, %r7, %r32, %r35;
	and.b16  	%rs66, %rs2, 240;
	shr.u16 	%rs67, %rs66, 4;
	cvt.u32.u16	%r37, %rs67;
	mad.lo.s32 	%r38, %r37, %r30, %r36;
	cvt.u32.u16	%r39, %rs2;
	and.b32  	%r40, %r39, 15;
	mad.lo.s32 	%r41, %r40, %r28, %r38;
	ld.const.v4.u8 	{%rs68, %rs69, %rs70, %rs71}, [%rd313+4];
	cvt.u32.u16	%r42, %rs71;
	cvt.s32.s8 	%r43, %r42;
	cvt.u32.u16	%r44, %rs70;
	cvt.s32.s8 	%r45, %r44;
	cvt.u32.u16	%r46, %rs69;
	cvt.s32.s8 	%r47, %r46;
	cvt.u32.u16	%r48, %rs68;
	cvt.s32.s8 	%r49, %r48;
	and.b16  	%rs76, %rs34, 240;
	shr.u16 	%rs77, %rs76, 4;
	cvt.u32.u16	%r50, %rs77;
	mad.lo.s32 	%r51, %r50, %r49, %r41;
	cvt.u32.u16	%r52, %rs34;
	and.b32  	%r53, %r52, 15;
	mad.lo.s32 	%r54, %r53, %r47, %r51;
	and.b16  	%rs78, %rs35, 240;
	shr.u16 	%rs79, %rs78, 4;
	cvt.u32.u16	%r55, %rs79;
	mad.lo.s32 	%r56, %r55, %r45, %r54;
	cvt.u32.u16	%r57, %rs35;
	and.b32  	%r58, %r57, 15;
	mad.lo.s32 	%r59, %r58, %r43, %r56;
	ld.const.v4.u8 	{%rs80, %rs81, %rs82, %rs83}, [%rd313+8];
	cvt.u32.u16	%r60, %rs83;
	cvt.s32.s8 	%r61, %r60;
	cvt.u32.u16	%r62, %rs82;
	cvt.s32.s8 	%r63, %r62;
	cvt.u32.u16	%r64, %rs81;
	cvt.s32.s8 	%r65, %r64;
	cvt.u32.u16	%r66, %rs80;
	cvt.s32.s8 	%r67, %r66;
	and.b16  	%rs88, %rs36, 240;
	shr.u16 	%rs89, %rs88, 4;
	cvt.u32.u16	%r68, %rs89;
	mad.lo.s32 	%r69, %r68, %r67, %r59;
	cvt.u32.u16	%r70, %rs36;
	and.b32  	%r71, %r70, 15;
	mad.lo.s32 	%r72, %r71, %r65, %r69;
	and.b16  	%rs90, %rs37, 240;
	shr.u16 	%rs91, %rs90, 4;
	cvt.u32.u16	%r73, %rs91;
	mad.lo.s32 	%r74, %r73, %r63, %r72;
	cvt.u32.u16	%r75, %rs37;
	and.b32  	%r76, %r75, 15;
	mad.lo.s32 	%r77, %r76, %r61, %r74;
	ld.const.v4.u8 	{%rs92, %rs93, %rs94, %rs95}, [%rd313+12];
	cvt.u32.u16	%r78, %rs95;
	cvt.s32.s8 	%r79, %r78;
	cvt.u32.u16	%r80, %rs94;
	cvt.s32.s8 	%r81, %r80;
	cvt.u32.u16	%r82, %rs93;
	cvt.s32.s8 	%r83, %r82;
	cvt.u32.u16	%r84, %rs92;
	cvt.s32.s8 	%r85, %r84;
	and.b16  	%rs100, %rs38, 240;
	shr.u16 	%rs101, %rs100, 4;
	cvt.u32.u16	%r86, %rs101;
	mad.lo.s32 	%r87, %r86, %r85, %r77;
	cvt.u32.u16	%r88, %rs38;
	and.b32  	%r89, %r88, 15;
	mad.lo.s32 	%r90, %r89, %r83, %r87;
	and.b16  	%rs102, %rs39, 240;
	shr.u16 	%rs103, %rs102, 4;
	cvt.u32.u16	%r91, %rs103;
	mad.lo.s32 	%r92, %r91, %r81, %r90;
	cvt.u32.u16	%r93, %rs39;
	and.b32  	%r94, %r93, 15;
	mad.lo.s32 	%r95, %r94, %r79, %r92;
	ld.const.v4.u8 	{%rs104, %rs105, %rs106, %rs107}, [%rd313+16];
	cvt.u32.u16	%r96, %rs107;
	cvt.s32.s8 	%r97, %r96;
	cvt.u32.u16	%r98, %rs106;
	cvt.s32.s8 	%r99, %r98;
	cvt.u32.u16	%r100, %rs105;
	cvt.s32.s8 	%r101, %r100;
	cvt.u32.u16	%r102, %rs104;
	cvt.s32.s8 	%r103, %r102;
	mad.lo.s32 	%r104, %r8, %r103, %r95;
	mad.lo.s32 	%r105, %r4, %r101, %r104;
	and.b16  	%rs112, %rs9, 240;
	shr.u16 	%rs113, %rs112, 4;
	cvt.u32.u16	%r106, %rs113;
	mad.lo.s32 	%r107, %r106, %r99, %r105;
	cvt.u32.u16	%r108, %rs9;
	and.b32  	%r109, %r108, 15;
	mad.lo.s32 	%r110, %r109, %r97, %r107;
	ld.const.v4.u8 	{%rs114, %rs115, %rs116, %rs117}, [%rd313+20];
	cvt.u32.u16	%r111, %rs117;
	cvt.s32.s8 	%r112, %r111;
	cvt.u32.u16	%r113, %rs116;
	cvt.s32.s8 	%r114, %r113;
	cvt.u32.u16	%r115, %rs115;
	cvt.s32.s8 	%r116, %r115;
	cvt.u32.u16	%r117, %rs114;
	cvt.s32.s8 	%r118, %r117;
	and.b16  	%rs122, %rs40, 240;
	shr.u16 	%rs123, %rs122, 4;
	cvt.u32.u16	%r119, %rs123;
	mad.lo.s32 	%r120, %r119, %r118, %r110;
	cvt.u32.u16	%r121, %rs40;
	and.b32  	%r122, %r121, 15;
	mad.lo.s32 	%r123, %r122, %r116, %r120;
	and.b16  	%rs124, %rs41, 240;
	shr.u16 	%rs125, %rs124, 4;
	cvt.u32.u16	%r124, %rs125;
	mad.lo.s32 	%r125, %r124, %r114, %r123;
	cvt.u32.u16	%r126, %rs41;
	and.b32  	%r127, %r126, 15;
	mad.lo.s32 	%r128, %r127, %r112, %r125;
	ld.const.v4.u8 	{%rs126, %rs127, %rs128, %rs129}, [%rd313+24];
	cvt.u32.u16	%r129, %rs129;
	cvt.s32.s8 	%r130, %r129;
	cvt.u32.u16	%r131, %rs128;
	cvt.s32.s8 	%r132, %r131;
	cvt.u32.u16	%r133, %rs127;
	cvt.s32.s8 	%r134, %r133;
	cvt.u32.u16	%r135, %rs126;
	cvt.s32.s8 	%r136, %r135;
	and.b16  	%rs134, %rs42, 240;
	shr.u16 	%rs135, %rs134, 4;
	cvt.u32.u16	%r137, %rs135;
	mad.lo.s32 	%r138, %r137, %r136, %r128;
	cvt.u32.u16	%r139, %rs42;
	and.b32  	%r140, %r139, 15;
	mad.lo.s32 	%r141, %r140, %r134, %r138;
	and.b16  	%rs136, %rs43, 240;
	shr.u16 	%rs137, %rs136, 4;
	cvt.u32.u16	%r142, %rs137;
	mad.lo.s32 	%r143, %r142, %r132, %r141;
	cvt.u32.u16	%r144, %rs43;
	and.b32  	%r145, %r144, 15;
	mad.lo.s32 	%r146, %r145, %r130, %r143;
	ld.const.v4.u8 	{%rs138, %rs139, %rs140, %rs141}, [%rd313+28];
	cvt.u32.u16	%r147, %rs141;
	cvt.s32.s8 	%r148, %r147;
	cvt.u32.u16	%r149, %rs140;
	cvt.s32.s8 	%r150, %r149;
	cvt.u32.u16	%r151, %rs139;
	cvt.s32.s8 	%r152, %r151;
	cvt.u32.u16	%r153, %rs138;
	cvt.s32.s8 	%r154, %r153;
	and.b16  	%rs146, %rs44, 240;
	shr.u16 	%rs147, %rs146, 4;
	cvt.u32.u16	%r155, %rs147;
	mad.lo.s32 	%r156, %r155, %r154, %r146;
	cvt.u32.u16	%r157, %rs44;
	and.b32  	%r158, %r157, 15;
	mad.lo.s32 	%r159, %r158, %r152, %r156;
	and.b16  	%rs148, %rs45, 240;
	shr.u16 	%rs149, %rs148, 4;
	cvt.u32.u16	%r160, %rs149;
	mad.lo.s32 	%r161, %r160, %r150, %r159;
	cvt.u32.u16	%r162, %rs45;
	and.b32  	%r163, %r162, 15;
	mad.lo.s32 	%r164, %r163, %r148, %r161;
	ld.const.v4.u8 	{%rs150, %rs151, %rs152, %rs153}, [%rd313+32];
	cvt.u32.u16	%r165, %rs153;
	cvt.s32.s8 	%r166, %r165;
	cvt.u32.u16	%r167, %rs152;
	cvt.s32.s8 	%r168, %r167;
	cvt.u32.u16	%r169, %rs151;
	cvt.s32.s8 	%r170, %r169;
	cvt.u32.u16	%r171, %rs150;
	cvt.s32.s8 	%r172, %r171;
	mad.lo.s32 	%r173, %r9, %r172, %r164;
	mad.lo.s32 	%r174, %r5, %r170, %r173;
	and.b16  	%rs158, %rs16, 240;
	shr.u16 	%rs159, %rs158, 4;
	cvt.u32.u16	%r175, %rs159;
	mad.lo.s32 	%r176, %r175, %r168, %r174;
	cvt.u32.u16	%r177, %rs16;
	and.b32  	%r178, %r177, 15;
	mad.lo.s32 	%r179, %r178, %r166, %r176;
	ld.const.v4.u8 	{%rs160, %rs161, %rs162, %rs163}, [%rd313+36];
	cvt.u32.u16	%r180, %rs163;
	cvt.s32.s8 	%r181, %r180;
	cvt.u32.u16	%r182, %rs162;
	cvt.s32.s8 	%r183, %r182;
	cvt.u32.u16	%r184, %rs161;
	cvt.s32.s8 	%r185, %r184;
	cvt.u32.u16	%r186, %rs160;
	cvt.s32.s8 	%r187, %r186;
	and.b16  	%rs168, %rs46, 240;
	shr.u16 	%rs169, %rs168, 4;
	cvt.u32.u16	%r188, %rs169;
	mad.lo.s32 	%r189, %r188, %r187, %r179;
	cvt.u32.u16	%r190, %rs46;
	and.b32  	%r191, %r190, 15;
	mad.lo.s32 	%r192, %r191, %r185, %r189;
	and.b16  	%rs170, %rs47, 240;
	shr.u16 	%rs171, %rs170, 4;
	cvt.u32.u16	%r193, %rs171;
	mad.lo.s32 	%r194, %r193, %r183, %r192;
	cvt.u32.u16	%r195, %rs47;
	and.b32  	%r196, %r195, 15;
	mad.lo.s32 	%r197, %r196, %r181, %r194;
	ld.const.v4.u8 	{%rs172, %rs173, %rs174, %rs175}, [%rd313+40];
	cvt.u32.u16	%r198, %rs175;
	cvt.s32.s8 	%r199, %r198;
	cvt.u32.u16	%r200, %rs174;
	cvt.s32.s8 	%r201, %r200;
	cvt.u32.u16	%r202, %rs173;
	cvt.s32.s8 	%r203, %r202;
	cvt.u32.u16	%r204, %rs172;
	cvt.s32.s8 	%r205, %r204;
	and.b16  	%rs180, %rs48, 240;
	shr.u16 	%rs181, %rs180, 4;
	cvt.u32.u16	%r206, %rs181;
	mad.lo.s32 	%r207, %r206, %r205, %r197;
	cvt.u32.u16	%r208, %rs48;
	and.b32  	%r209, %r208, 15;
	mad.lo.s32 	%r210, %r209, %r203, %r207;
	and.b16  	%rs182, %rs49, 240;
	shr.u16 	%rs183, %rs182, 4;
	cvt.u32.u16	%r211, %rs183;
	mad.lo.s32 	%r212, %r211, %r201, %r210;
	cvt.u32.u16	%r213, %rs49;
	and.b32  	%r214, %r213, 15;
	mad.lo.s32 	%r215, %r214, %r199, %r212;
	ld.const.v4.u8 	{%rs184, %rs185, %rs186, %rs187}, [%rd313+44];
	cvt.u32.u16	%r216, %rs187;
	cvt.s32.s8 	%r217, %r216;
	cvt.u32.u16	%r218, %rs186;
	cvt.s32.s8 	%r219, %r218;
	cvt.u32.u16	%r220, %rs185;
	cvt.s32.s8 	%r221, %r220;
	cvt.u32.u16	%r222, %rs184;
	cvt.s32.s8 	%r223, %r222;
	and.b16  	%rs192, %rs50, 240;
	shr.u16 	%rs193, %rs192, 4;
	cvt.u32.u16	%r224, %rs193;
	mad.lo.s32 	%r225, %r224, %r223, %r215;
	cvt.u32.u16	%r226, %rs50;
	and.b32  	%r227, %r226, 15;
	mad.lo.s32 	%r228, %r227, %r221, %r225;
	and.b16  	%rs194, %rs51, 240;
	shr.u16 	%rs195, %rs194, 4;
	cvt.u32.u16	%r229, %rs195;
	mad.lo.s32 	%r230, %r229, %r219, %r228;
	cvt.u32.u16	%r231, %rs51;
	and.b32  	%r232, %r231, 15;
	mad.lo.s32 	%r233, %r232, %r217, %r230;
	ld.const.v4.u8 	{%rs196, %rs197, %rs198, %rs199}, [%rd313+48];
	cvt.u32.u16	%r234, %rs199;
	cvt.s32.s8 	%r235, %r234;
	cvt.u32.u16	%r236, %rs198;
	cvt.s32.s8 	%r237, %r236;
	cvt.u32.u16	%r238, %rs197;
	cvt.s32.s8 	%r239, %r238;
	cvt.u32.u16	%r240, %rs196;
	cvt.s32.s8 	%r241, %r240;
	mad.lo.s32 	%r242, %r10, %r241, %r233;
	mad.lo.s32 	%r243, %r6, %r239, %r242;
	and.b16  	%rs204, %rs23, 240;
	shr.u16 	%rs205, %rs204, 4;
	cvt.u32.u16	%r244, %rs205;
	mad.lo.s32 	%r245, %r244, %r237, %r243;
	cvt.u32.u16	%r246, %rs23;
	and.b32  	%r247, %r246, 15;
	mad.lo.s32 	%r248, %r247, %r235, %r245;
	ld.const.v4.u8 	{%rs206, %rs207, %rs208, %rs209}, [%rd313+52];
	cvt.u32.u16	%r249, %rs209;
	cvt.s32.s8 	%r250, %r249;
	cvt.u32.u16	%r251, %rs208;
	cvt.s32.s8 	%r252, %r251;
	cvt.u32.u16	%r253, %rs207;
	cvt.s32.s8 	%r254, %r253;
	cvt.u32.u16	%r255, %rs206;
	cvt.s32.s8 	%r256, %r255;
	and.b16  	%rs214, %rs52, 240;
	shr.u16 	%rs215, %rs214, 4;
	cvt.u32.u16	%r257, %rs215;
	mad.lo.s32 	%r258, %r257, %r256, %r248;
	cvt.u32.u16	%r259, %rs52;
	and.b32  	%r260, %r259, 15;
	mad.lo.s32 	%r261, %r260, %r254, %r258;
	and.b16  	%rs216, %rs53, 240;
	shr.u16 	%rs217, %rs216, 4;
	cvt.u32.u16	%r262, %rs217;
	mad.lo.s32 	%r263, %r262, %r252, %r261;
	cvt.u32.u16	%r264, %rs53;
	and.b32  	%r265, %r264, 15;
	mad.lo.s32 	%r266, %r265, %r250, %r263;
	ld.const.v4.u8 	{%rs218, %rs219, %rs220, %rs221}, [%rd313+56];
	cvt.u32.u16	%r267, %rs221;
	cvt.s32.s8 	%r268, %r267;
	cvt.u32.u16	%r269, %rs220;
	cvt.s32.s8 	%r270, %r269;
	cvt.u32.u16	%r271, %rs219;
	cvt.s32.s8 	%r272, %r271;
	cvt.u32.u16	%r273, %rs218;
	cvt.s32.s8 	%r274, %r273;
	and.b16  	%rs226, %rs54, 240;
	shr.u16 	%rs227, %rs226, 4;
	cvt.u32.u16	%r275, %rs227;
	mad.lo.s32 	%r276, %r275, %r274, %r266;
	cvt.u32.u16	%r277, %rs54;
	and.b32  	%r278, %r277, 15;
	mad.lo.s32 	%r279, %r278, %r272, %r276;
	and.b16  	%rs228, %rs55, 240;
	shr.u16 	%rs229, %rs228, 4;
	cvt.u32.u16	%r280, %rs229;
	mad.lo.s32 	%r281, %r280, %r270, %r279;
	cvt.u32.u16	%r282, %rs55;
	and.b32  	%r283, %r282, 15;
	mad.lo.s32 	%r284, %r283, %r268, %r281;
	ld.const.v4.u8 	{%rs230, %rs231, %rs232, %rs233}, [%rd313+60];
	cvt.u32.u16	%r285, %rs233;
	cvt.s32.s8 	%r286, %r285;
	cvt.u32.u16	%r287, %rs232;
	cvt.s32.s8 	%r288, %r287;
	cvt.u32.u16	%r289, %rs231;
	cvt.s32.s8 	%r290, %r289;
	cvt.u32.u16	%r291, %rs230;
	cvt.s32.s8 	%r292, %r291;
	and.b16  	%rs238, %rs56, 240;
	shr.u16 	%rs239, %rs238, 4;
	cvt.u32.u16	%r293, %rs239;
	mad.lo.s32 	%r294, %r293, %r292, %r284;
	cvt.u32.u16	%r295, %rs56;
	and.b32  	%r296, %r295, 15;
	mad.lo.s32 	%r297, %r296, %r290, %r294;
	and.b16  	%rs240, %rs57, 240;
	shr.u16 	%rs241, %rs240, 4;
	cvt.u32.u16	%r298, %rs241;
	mad.lo.s32 	%r299, %r298, %r288, %r297;
	cvt.u32.u16	%r300, %rs57;
	and.b32  	%r301, %r300, 15;
	mad.lo.s32 	%r302, %r301, %r286, %r299;
	shr.u32 	%r303, %r302, 6;
	ld.const.v4.u8 	{%rs242, %rs243, %rs244, %rs245}, [%rd313+64];
	cvt.u32.u16	%r304, %rs245;
	cvt.s32.s8 	%r305, %r304;
	cvt.u32.u16	%r306, %rs244;
	cvt.s32.s8 	%r307, %r306;
	cvt.u32.u16	%r308, %rs242;
	cvt.s32.s8 	%r309, %r308;
	cvt.u32.u16	%r310, %rs243;
	cvt.s32.s8 	%r311, %r310;
	mul.lo.s32 	%r312, %r3, %r311;
	mad.lo.s32 	%r313, %r7, %r309, %r312;
	mad.lo.s32 	%r314, %r37, %r307, %r313;
	mad.lo.s32 	%r315, %r40, %r305, %r314;
	ld.const.v4.u8 	{%rs250, %rs251, %rs252, %rs253}, [%rd313+68];
	cvt.u32.u16	%r316, %rs253;
	cvt.s32.s8 	%r317, %r316;
	cvt.u32.u16	%r318, %rs252;
	cvt.s32.s8 	%r319, %r318;
	cvt.u32.u16	%r320, %rs251;
	cvt.s32.s8 	%r321, %r320;
	cvt.u32.u16	%r322, %rs250;
	cvt.s32.s8 	%r323, %r322;
	mad.lo.s32 	%r324, %r50, %r323, %r315;
	mad.lo.s32 	%r325, %r53, %r321, %r324;
	mad.lo.s32 	%r326, %r55, %r319, %r325;
	mad.lo.s32 	%r327, %r58, %r317, %r326;
	ld.const.v4.u8 	{%rs258, %rs259, %rs260, %rs261}, [%rd313+72];
	cvt.u32.u16	%r328, %rs261;
	cvt.s32.s8 	%r329, %r328;
	cvt.u32.u16	%r330, %rs260;
	cvt.s32.s8 	%r331, %r330;
	cvt.u32.u16	%r332, %rs259;
	cvt.s32.s8 	%r333, %r332;
	cvt.u32.u16	%r334, %rs258;
	cvt.s32.s8 	%r335, %r334;
	mad.lo.s32 	%r336, %r68, %r335, %r327;
	mad.lo.s32 	%r337, %r71, %r333, %r336;
	mad.lo.s32 	%r338, %r73, %r331, %r337;
	mad.lo.s32 	%r339, %r76, %r329, %r338;
	ld.const.v4.u8 	{%rs266, %rs267, %rs268, %rs269}, [%rd313+76];
	cvt.u32.u16	%r340, %rs269;
	cvt.s32.s8 	%r341, %r340;
	cvt.u32.u16	%r342, %rs268;
	cvt.s32.s8 	%r343, %r342;
	cvt.u32.u16	%r344, %rs267;
	cvt.s32.s8 	%r345, %r344;
	cvt.u32.u16	%r346, %rs266;
	cvt.s32.s8 	%r347, %r346;
	mad.lo.s32 	%r348, %r86, %r347, %r339;
	mad.lo.s32 	%r349, %r89, %r345, %r348;
	mad.lo.s32 	%r350, %r91, %r343, %r349;
	mad.lo.s32 	%r351, %r94, %r341, %r350;
	ld.const.v4.u8 	{%rs274, %rs275, %rs276, %rs277}, [%rd313+80];
	cvt.u32.u16	%r352, %rs277;
	cvt.s32.s8 	%r353, %r352;
	cvt.u32.u16	%r354, %rs276;
	cvt.s32.s8 	%r355, %r354;
	cvt.u32.u16	%r356, %rs275;
	cvt.s32.s8 	%r357, %r356;
	cvt.u32.u16	%r358, %rs274;
	cvt.s32.s8 	%r359, %r358;
	mad.lo.s32 	%r360, %r8, %r359, %r351;
	mad.lo.s32 	%r361, %r4, %r357, %r360;
	mad.lo.s32 	%r362, %r106, %r355, %r361;
	mad.lo.s32 	%r363, %r109, %r353, %r362;
	ld.const.v4.u8 	{%rs282, %rs283, %rs284, %rs285}, [%rd313+84];
	cvt.u32.u16	%r364, %rs285;
	cvt.s32.s8 	%r365, %r364;
	cvt.u32.u16	%r366, %rs284;
	cvt.s32.s8 	%r367, %r366;
	cvt.u32.u16	%r368, %rs283;
	cvt.s32.s8 	%r369, %r368;
	cvt.u32.u16	%r370, %rs282;
	cvt.s32.s8 	%r371, %r370;
	mad.lo.s32 	%r372, %r119, %r371, %r363;
	mad.lo.s32 	%r373, %r122, %r369, %r372;
	mad.lo.s32 	%r374, %r124, %r367, %r373;
	mad.lo.s32 	%r375, %r127, %r365, %r374;
	ld.const.v4.u8 	{%rs290, %rs291, %rs292, %rs293}, [%rd313+88];
	cvt.u32.u16	%r376, %rs293;
	cvt.s32.s8 	%r377, %r376;
	cvt.u32.u16	%r378, %rs292;
	cvt.s32.s8 	%r379, %r378;
	cvt.u32.u16	%r380, %rs291;
	cvt.s32.s8 	%r381, %r380;
	cvt.u32.u16	%r382, %rs290;
	cvt.s32.s8 	%r383, %r382;
	mad.lo.s32 	%r384, %r137, %r383, %r375;
	mad.lo.s32 	%r385, %r140, %r381, %r384;
	mad.lo.s32 	%r386, %r142, %r379, %r385;
	mad.lo.s32 	%r387, %r145, %r377, %r386;
	ld.const.v4.u8 	{%rs298, %rs299, %rs300, %rs301}, [%rd313+92];
	cvt.u32.u16	%r388, %rs301;
	cvt.s32.s8 	%r389, %r388;
	cvt.u32.u16	%r390, %rs300;
	cvt.s32.s8 	%r391, %r390;
	cvt.u32.u16	%r392, %rs299;
	cvt.s32.s8 	%r393, %r392;
	cvt.u32.u16	%r394, %rs298;
	cvt.s32.s8 	%r395, %r394;
	mad.lo.s32 	%r396, %r155, %r395, %r387;
	mad.lo.s32 	%r397, %r158, %r393, %r396;
	mad.lo.s32 	%r398, %r160, %r391, %r397;
	mad.lo.s32 	%r399, %r163, %r389, %r398;
	ld.const.v4.u8 	{%rs306, %rs307, %rs308, %rs309}, [%rd313+96];
	cvt.u32.u16	%r400, %rs309;
	cvt.s32.s8 	%r401, %r400;
	cvt.u32.u16	%r402, %rs308;
	cvt.s32.s8 	%r403, %r402;
	cvt.u32.u16	%r404, %rs307;
	cvt.s32.s8 	%r405, %r404;
	cvt.u32.u16	%r406, %rs306;
	cvt.s32.s8 	%r407, %r406;
	mad.lo.s32 	%r408, %r9, %r407, %r399;
	mad.lo.s32 	%r409, %r5, %r405, %r408;
	mad.lo.s32 	%r410, %r175, %r403, %r409;
	mad.lo.s32 	%r411, %r178, %r401, %r410;
	ld.const.v4.u8 	{%rs314, %rs315, %rs316, %rs317}, [%rd313+100];
	cvt.u32.u16	%r412, %rs317;
	cvt.s32.s8 	%r413, %r412;
	cvt.u32.u16	%r414, %rs316;
	cvt.s32.s8 	%r415, %r414;
	cvt.u32.u16	%r416, %rs315;
	cvt.s32.s8 	%r417, %r416;
	cvt.u32.u16	%r418, %rs314;
	cvt.s32.s8 	%r419, %r418;
	mad.lo.s32 	%r420, %r188, %r419, %r411;
	mad.lo.s32 	%r421, %r191, %r417, %r420;
	mad.lo.s32 	%r422, %r193, %r415, %r421;
	mad.lo.s32 	%r423, %r196, %r413, %r422;
	ld.const.v4.u8 	{%rs322, %rs323, %rs324, %rs325}, [%rd313+104];
	cvt.u32.u16	%r424, %rs325;
	cvt.s32.s8 	%r425, %r424;
	cvt.u32.u16	%r426, %rs324;
	cvt.s32.s8 	%r427, %r426;
	cvt.u32.u16	%r428, %rs323;
	cvt.s32.s8 	%r429, %r428;
	cvt.u32.u16	%r430, %rs322;
	cvt.s32.s8 	%r431, %r430;
	mad.lo.s32 	%r432, %r206, %r431, %r423;
	mad.lo.s32 	%r433, %r209, %r429, %r432;
	mad.lo.s32 	%r434, %r211, %r427, %r433;
	mad.lo.s32 	%r435, %r214, %r425, %r434;
	ld.const.v4.u8 	{%rs330, %rs331, %rs332, %rs333}, [%rd313+108];
	cvt.u32.u16	%r436, %rs333;
	cvt.s32.s8 	%r437, %r436;
	cvt.u32.u16	%r438, %rs332;
	cvt.s32.s8 	%r439, %r438;
	cvt.u32.u16	%r440, %rs331;
	cvt.s32.s8 	%r441, %r440;
	cvt.u32.u16	%r442, %rs330;
	cvt.s32.s8 	%r443, %r442;
	mad.lo.s32 	%r444, %r224, %r443, %r435;
	mad.lo.s32 	%r445, %r227, %r441, %r444;
	mad.lo.s32 	%r446, %r229, %r439, %r445;
	mad.lo.s32 	%r447, %r232, %r437, %r446;
	ld.const.v4.u8 	{%rs338, %rs339, %rs340, %rs341}, [%rd313+112];
	cvt.u32.u16	%r448, %rs341;
	cvt.s32.s8 	%r449, %r448;
	cvt.u32.u16	%r450, %rs340;
	cvt.s32.s8 	%r451, %r450;
	cvt.u32.u16	%r452, %rs339;
	cvt.s32.s8 	%r453, %r452;
	cvt.u32.u16	%r454, %rs338;
	cvt.s32.s8 	%r455, %r454;
	mad.lo.s32 	%r456, %r10, %r455, %r447;
	mad.lo.s32 	%r457, %r6, %r453, %r456;
	mad.lo.s32 	%r458, %r244, %r451, %r457;
	mad.lo.s32 	%r459, %r247, %r449, %r458;
	ld.const.v4.u8 	{%rs346, %rs347, %rs348, %rs349}, [%rd313+116];
	cvt.u32.u16	%r460, %rs349;
	cvt.s32.s8 	%r461, %r460;
	cvt.u32.u16	%r462, %rs348;
	cvt.s32.s8 	%r463, %r462;
	cvt.u32.u16	%r464, %rs347;
	cvt.s32.s8 	%r465, %r464;
	cvt.u32.u16	%r466, %rs346;
	cvt.s32.s8 	%r467, %r466;
	mad.lo.s32 	%r468, %r257, %r467, %r459;
	mad.lo.s32 	%r469, %r260, %r465, %r468;
	mad.lo.s32 	%r470, %r262, %r463, %r469;
	mad.lo.s32 	%r471, %r265, %r461, %r470;
	ld.const.v4.u8 	{%rs354, %rs355, %rs356, %rs357}, [%rd313+120];
	cvt.u32.u16	%r472, %rs357;
	cvt.s32.s8 	%r473, %r472;
	cvt.u32.u16	%r474, %rs356;
	cvt.s32.s8 	%r475, %r474;
	cvt.u32.u16	%r476, %rs355;
	cvt.s32.s8 	%r477, %r476;
	cvt.u32.u16	%r478, %rs354;
	cvt.s32.s8 	%r479, %r478;
	mad.lo.s32 	%r480, %r275, %r479, %r471;
	mad.lo.s32 	%r481, %r278, %r477, %r480;
	mad.lo.s32 	%r482, %r280, %r475, %r481;
	mad.lo.s32 	%r483, %r283, %r473, %r482;
	ld.const.v4.u8 	{%rs362, %rs363, %rs364, %rs365}, [%rd313+124];
	cvt.u32.u16	%r484, %rs365;
	cvt.s32.s8 	%r485, %r484;
	cvt.u32.u16	%r486, %rs364;
	cvt.s32.s8 	%r487, %r486;
	cvt.u32.u16	%r488, %rs363;
	cvt.s32.s8 	%r489, %r488;
	cvt.u32.u16	%r490, %rs362;
	cvt.s32.s8 	%r491, %r490;
	mad.lo.s32 	%r492, %r293, %r491, %r483;
	mad.lo.s32 	%r493, %r296, %r489, %r492;
	mad.lo.s32 	%r494, %r298, %r487, %r493;
	mad.lo.s32 	%r495, %r301, %r485, %r494;
	and.b32  	%r496, %r303, 240;
	shr.u32 	%r497, %r495, 10;
	cvt.s64.s32	%rd314, %r503;
	add.s64 	%rd67, %rd66, %rd314;
	or.b32  	%r498, %r497, %r496;
	cvt.u32.u16	%r499, %rs370;
	xor.b32  	%r500, %r499, %r498;
	st.local.u8 	[%rd67], %r500;
	add.s32 	%r503, %r503, 1;
	setp.lt.s32	%p9, %r503, 32;
	@%p9 bra 	BB0_18;

	ld.local.u64 	%rd337, [%rd66];
	xor.b64  	%rd122, %rd337, 4239941492252378377;
	ld.local.u64 	%rd338, [%rd66+8];
	xor.b64  	%rd523, %rd338, 8746723911537738262;
	ld.local.u64 	%rd339, [%rd66+16];
	xor.b64  	%rd518, %rd339, 8796936657246353646;
	ld.local.u64 	%rd340, [%rd66+24];
	xor.b64  	%rd513, %rd340, 1272090201925444760;
	mov.u64 	%rd527, 8270816933120786537;
	mov.u64 	%rd526, -850687345431043546;
	mov.u64 	%rd525, 8596393687355028144;
	mov.u64 	%rd524, -4073852189716399785;
	mov.u64 	%rd522, -4539347866060507718;
	mov.u64 	%rd521, -3233781605604422593;
	mov.u64 	%rd520, 570094237299545110;
	mov.u64 	%rd519, 5171152063242093102;
	mov.u64 	%rd517, 6782861118970774626;
	mov.u64 	%rd516, 7812475424661425213;
	mov.u64 	%rd515, 9119540418498120711;
	mov.u64 	%rd514, -7873636174015165430;
	mov.u64 	%rd512, -9207053471590684088;
	mov.u64 	%rd511, 3370482334374859748;
	mov.u64 	%rd510, -1544774801229058759;
	mov.u64 	%rd509, 6096431547456407061;
	mov.u64 	%rd508, -1792185402154627366;
	mov.u64 	%rd507, -6864424130110145268;
	mov.u64 	%rd506, 5690099369266491460;
	mov.u64 	%rd505, -5074726839974049192;
	mov.u64 	%rd504, 1592359455985097269;
	mov.u64 	%rd503, RC;
	mov.u32 	%r504, -24;

BB0_8:
	xor.b64  	%rd341, %rd527, %rd122;
	xor.b64  	%rd342, %rd341, %rd526;
	xor.b64  	%rd343, %rd342, %rd525;
	xor.b64  	%rd344, %rd343, %rd524;
	xor.b64  	%rd345, %rd522, %rd523;
	xor.b64  	%rd346, %rd345, %rd521;
	xor.b64  	%rd347, %rd346, %rd520;
	xor.b64  	%rd348, %rd347, %rd519;
	xor.b64  	%rd349, %rd517, %rd518;
	xor.b64  	%rd350, %rd349, %rd516;
	xor.b64  	%rd351, %rd350, %rd515;
	xor.b64  	%rd352, %rd351, %rd514;
	xor.b64  	%rd353, %rd512, %rd513;
	xor.b64  	%rd354, %rd353, %rd511;
	xor.b64  	%rd355, %rd354, %rd510;
	xor.b64  	%rd356, %rd355, %rd509;
	xor.b64  	%rd357, %rd507, %rd508;
	xor.b64  	%rd358, %rd357, %rd506;
	xor.b64  	%rd359, %rd358, %rd505;
	xor.b64  	%rd360, %rd359, %rd504;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd348, 1;
	shr.b64 	%rhs, %rd348, 63;
	add.u64 	%rd361, %lhs, %rhs;
	}
	xor.b64  	%rd362, %rd360, %rd361;
	xor.b64  	%rd363, %rd122, %rd362;
	xor.b64  	%rd364, %rd527, %rd362;
	xor.b64  	%rd365, %rd526, %rd362;
	xor.b64  	%rd366, %rd525, %rd362;
	xor.b64  	%rd367, %rd524, %rd362;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd352, 1;
	shr.b64 	%rhs, %rd352, 63;
	add.u64 	%rd368, %lhs, %rhs;
	}
	xor.b64  	%rd369, %rd368, %rd344;
	xor.b64  	%rd370, %rd523, %rd369;
	xor.b64  	%rd371, %rd522, %rd369;
	xor.b64  	%rd372, %rd521, %rd369;
	xor.b64  	%rd373, %rd520, %rd369;
	xor.b64  	%rd374, %rd519, %rd369;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd356, 1;
	shr.b64 	%rhs, %rd356, 63;
	add.u64 	%rd375, %lhs, %rhs;
	}
	xor.b64  	%rd376, %rd375, %rd348;
	xor.b64  	%rd377, %rd518, %rd376;
	xor.b64  	%rd378, %rd517, %rd376;
	xor.b64  	%rd379, %rd516, %rd376;
	xor.b64  	%rd380, %rd515, %rd376;
	xor.b64  	%rd381, %rd514, %rd376;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd360, 1;
	shr.b64 	%rhs, %rd360, 63;
	add.u64 	%rd382, %lhs, %rhs;
	}
	xor.b64  	%rd383, %rd382, %rd352;
	xor.b64  	%rd384, %rd513, %rd383;
	xor.b64  	%rd385, %rd512, %rd383;
	xor.b64  	%rd386, %rd511, %rd383;
	xor.b64  	%rd387, %rd510, %rd383;
	xor.b64  	%rd388, %rd509, %rd383;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd344, 1;
	shr.b64 	%rhs, %rd344, 63;
	add.u64 	%rd389, %lhs, %rhs;
	}
	xor.b64  	%rd390, %rd389, %rd356;
	xor.b64  	%rd391, %rd508, %rd390;
	xor.b64  	%rd392, %rd507, %rd390;
	xor.b64  	%rd393, %rd506, %rd390;
	xor.b64  	%rd394, %rd505, %rd390;
	xor.b64  	%rd395, %rd504, %rd390;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd370, 1;
	shr.b64 	%rhs, %rd370, 63;
	add.u64 	%rd396, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd365, 3;
	shr.b64 	%rhs, %rd365, 61;
	add.u64 	%rd397, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd378, 6;
	shr.b64 	%rhs, %rd378, 58;
	add.u64 	%rd398, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd372, 10;
	shr.b64 	%rhs, %rd372, 54;
	add.u64 	%rd399, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd380, 15;
	shr.b64 	%rhs, %rd380, 49;
	add.u64 	%rd400, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd387, 21;
	shr.b64 	%rhs, %rd387, 43;
	add.u64 	%rd401, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd384, 28;
	shr.b64 	%rhs, %rd384, 36;
	add.u64 	%rd402, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd364, 36;
	shr.b64 	%rhs, %rd364, 28;
	add.u64 	%rd403, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd373, 45;
	shr.b64 	%rhs, %rd373, 19;
	add.u64 	%rd404, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd385, 55;
	shr.b64 	%rhs, %rd385, 9;
	add.u64 	%rd405, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd374, 2;
	shr.b64 	%rhs, %rd374, 62;
	add.u64 	%rd406, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd395, 14;
	shr.b64 	%rhs, %rd395, 50;
	add.u64 	%rd407, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd391, 27;
	shr.b64 	%rhs, %rd391, 37;
	add.u64 	%rd408, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd366, 41;
	shr.b64 	%rhs, %rd366, 23;
	add.u64 	%rd409, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd388, 56;
	shr.b64 	%rhs, %rd388, 8;
	add.u64 	%rd410, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd394, 8;
	shr.b64 	%rhs, %rd394, 56;
	add.u64 	%rd411, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd386, 25;
	shr.b64 	%rhs, %rd386, 39;
	add.u64 	%rd412, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd379, 43;
	shr.b64 	%rhs, %rd379, 21;
	add.u64 	%rd413, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd377, 62;
	shr.b64 	%rhs, %rd377, 2;
	add.u64 	%rd414, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd367, 18;
	shr.b64 	%rhs, %rd367, 46;
	add.u64 	%rd415, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd393, 39;
	shr.b64 	%rhs, %rd393, 25;
	add.u64 	%rd416, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd381, 61;
	shr.b64 	%rhs, %rd381, 3;
	add.u64 	%rd417, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd392, 20;
	shr.b64 	%rhs, %rd392, 44;
	add.u64 	%rd418, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd371, 44;
	shr.b64 	%rhs, %rd371, 20;
	add.u64 	%rd419, %lhs, %rhs;
	}
	not.b64 	%rd420, %rd419;
	and.b64  	%rd421, %rd413, %rd420;
	xor.b64  	%rd422, %rd421, %rd363;
	not.b64 	%rd423, %rd413;
	and.b64  	%rd424, %rd401, %rd423;
	xor.b64  	%rd523, %rd424, %rd419;
	not.b64 	%rd425, %rd401;
	and.b64  	%rd426, %rd407, %rd425;
	xor.b64  	%rd518, %rd426, %rd413;
	not.b64 	%rd427, %rd407;
	and.b64  	%rd428, %rd363, %rd427;
	xor.b64  	%rd513, %rd428, %rd401;
	not.b64 	%rd429, %rd363;
	and.b64  	%rd430, %rd419, %rd429;
	xor.b64  	%rd508, %rd407, %rd430;
	not.b64 	%rd431, %rd418;
	and.b64  	%rd432, %rd397, %rd431;
	xor.b64  	%rd527, %rd432, %rd402;
	not.b64 	%rd433, %rd397;
	and.b64  	%rd434, %rd404, %rd433;
	xor.b64  	%rd522, %rd434, %rd418;
	not.b64 	%rd435, %rd404;
	and.b64  	%rd436, %rd417, %rd435;
	xor.b64  	%rd517, %rd436, %rd397;
	not.b64 	%rd437, %rd417;
	and.b64  	%rd438, %rd402, %rd437;
	xor.b64  	%rd512, %rd438, %rd404;
	not.b64 	%rd439, %rd402;
	and.b64  	%rd440, %rd418, %rd439;
	xor.b64  	%rd507, %rd417, %rd440;
	not.b64 	%rd441, %rd398;
	and.b64  	%rd442, %rd412, %rd441;
	xor.b64  	%rd526, %rd442, %rd396;
	not.b64 	%rd443, %rd412;
	and.b64  	%rd444, %rd411, %rd443;
	xor.b64  	%rd521, %rd444, %rd398;
	not.b64 	%rd445, %rd411;
	and.b64  	%rd446, %rd415, %rd445;
	xor.b64  	%rd516, %rd446, %rd412;
	not.b64 	%rd447, %rd415;
	and.b64  	%rd448, %rd396, %rd447;
	xor.b64  	%rd511, %rd448, %rd411;
	not.b64 	%rd449, %rd396;
	and.b64  	%rd450, %rd398, %rd449;
	xor.b64  	%rd506, %rd415, %rd450;
	not.b64 	%rd451, %rd403;
	and.b64  	%rd452, %rd399, %rd451;
	xor.b64  	%rd525, %rd452, %rd408;
	not.b64 	%rd453, %rd399;
	and.b64  	%rd454, %rd400, %rd453;
	xor.b64  	%rd520, %rd454, %rd403;
	not.b64 	%rd455, %rd400;
	and.b64  	%rd456, %rd410, %rd455;
	xor.b64  	%rd515, %rd456, %rd399;
	not.b64 	%rd457, %rd410;
	and.b64  	%rd458, %rd408, %rd457;
	xor.b64  	%rd510, %rd458, %rd400;
	not.b64 	%rd459, %rd408;
	and.b64  	%rd460, %rd403, %rd459;
	xor.b64  	%rd505, %rd410, %rd460;
	not.b64 	%rd461, %rd405;
	and.b64  	%rd462, %rd416, %rd461;
	xor.b64  	%rd524, %rd462, %rd414;
	not.b64 	%rd463, %rd416;
	and.b64  	%rd464, %rd409, %rd463;
	xor.b64  	%rd519, %rd464, %rd405;
	not.b64 	%rd465, %rd409;
	and.b64  	%rd466, %rd406, %rd465;
	xor.b64  	%rd514, %rd466, %rd416;
	not.b64 	%rd467, %rd406;
	and.b64  	%rd468, %rd414, %rd467;
	xor.b64  	%rd509, %rd468, %rd409;
	not.b64 	%rd469, %rd414;
	and.b64  	%rd470, %rd405, %rd469;
	xor.b64  	%rd504, %rd406, %rd470;
	ld.global.u64 	%rd471, [%rd503];
	xor.b64  	%rd122, %rd422, %rd471;
	add.s64 	%rd503, %rd503, 8;
	add.s32 	%r504, %r504, 1;
	setp.ne.s32	%p10, %r504, 0;
	@%p10 bra 	BB0_8;

	st.local.u64 	[%rd66], %rd122;
	st.local.u64 	[%rd66+8], %rd523;
	st.local.u64 	[%rd66+16], %rd518;
	st.local.u64 	[%rd66+24], %rd513;
	ld.const.u64 	%rd124, [target+24];
	setp.eq.s64	%p11, %rd513, %rd124;
	@%p11 bra 	BB0_11;
	bra.uni 	BB0_10;

BB0_11:
	ld.const.u64 	%rd125, [target+16];
	setp.eq.s64	%p12, %rd518, %rd125;
	@%p12 bra 	BB0_13;
	bra.uni 	BB0_12;

BB0_13:
	ld.const.u64 	%rd126, [target+8];
	setp.eq.s64	%p13, %rd523, %rd126;
	@%p13 bra 	BB0_15;
	bra.uni 	BB0_14;

BB0_15:
	ld.const.u64 	%rd472, [target];
	setp.lt.u64	%p4, %rd122, %rd472;
	@!%p4 bra 	BB0_17;
	bra.uni 	BB0_16;

BB0_10:
	setp.lt.u64	%p1, %rd513, %rd124;
	@!%p1 bra 	BB0_17;
	bra.uni 	BB0_16;

BB0_12:
	setp.lt.u64	%p2, %rd518, %rd125;
	@!%p2 bra 	BB0_17;
	bra.uni 	BB0_16;

BB0_14:
	setp.lt.u64	%p3, %rd523, %rd126;
	@!%p3 bra 	BB0_17;
	bra.uni 	BB0_16;

BB0_16:
	ld.param.u64 	%rd476, [heavy_hash_param_2];
	cvta.to.global.u64 	%rd473, %rd476;
	mov.u64 	%rd474, 0;
	atom.global.cas.b64 	%rd475, [%rd473], %rd474, %rd2;

BB0_17:
	ret;
}


