// Seed: 3188895258
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1'b0;
  assign module_2.type_5 = 0;
  assign id_2 = id_1;
  wire id_6;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output tri0 id_2,
    input wire id_3,
    input supply0 id_4
);
  uwire id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  nor primCall (id_2, id_1, id_6, id_4, id_3);
endmodule
module module_2 (
    input tri0 id_0,
    output wand id_1,
    input wor id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wire id_7,
    output tri0 id_8,
    input tri void id_9,
    output wand id_10,
    input supply1 id_11,
    output uwire id_12,
    input tri1 id_13,
    input supply1 id_14,
    output wand id_15,
    input tri1 id_16,
    output uwire id_17,
    input tri id_18,
    output tri1 id_19,
    input tri0 id_20,
    output wand id_21,
    input supply1 id_22,
    inout supply1 id_23,
    output supply1 id_24,
    input wand id_25
);
  logic [7:0][1] id_27;
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27,
      id_27
  );
endmodule
