Removed Pin From Net: NetName=FPGA_TEST12 Pin=U18-E21
Removed Pin From Net: NetName=FPGA_TEST11 Pin=U18-E22
Removed Pin From Net: NetName=FPGA_TEST6 Pin=U18-F21
Removed Pin From Net: NetName=FPGA_TEST5 Pin=U18-F22
Removed Pin From Net: NetName=FPGA_TEST10 Pin=U18-H19
Removed Pin From Net: NetName=FPGA_TEST9 Pin=U18-H20
Removed Pin From Net: NetName=FPGA_TEST2 Pin=U18-H21
Removed Pin From Net: NetName=FPGA_TEST1 Pin=U18-H22
Removed Pin From Net: NetName=FPGA_TEST4 Pin=U18-J18
Removed Pin From Net: NetName=FPGA_TEST8 Pin=U18-J19
Removed Pin From Net: NetName=FPGA_TEST7 Pin=U18-J20
Removed Pin From Net: NetName=FPGA_TEST3 Pin=U18-K18
Added Pin To Net: NetName=FPGA_TEST12 Pin=U18-E22
Added Pin To Net: NetName=FPGA_TEST7 Pin=U18-F21
Added Pin To Net: NetName=FPGA_TEST6 Pin=U18-F22
Added Pin To Net: NetName=FPGA_TEST11 Pin=U18-H19
Added Pin To Net: NetName=FPGA_TEST10 Pin=U18-H20
Added Pin To Net: NetName=FPGA_TEST3 Pin=U18-H21
Added Pin To Net: NetName=FPGA_TEST2 Pin=U18-H22
Added Pin To Net: NetName=FPGA_TEST5 Pin=U18-J18
Added Pin To Net: NetName=FPGA_TEST9 Pin=U18-J19
Added Pin To Net: NetName=FPGA_TEST8 Pin=U18-J20
Added Pin To Net: NetName=FPGA_TEST1 Pin=U18-J21
Added Pin To Net: NetName=FPGA_TEST4 Pin=U18-K18
