

================================================================
== Vivado HLS Report for 'stream'
================================================================
* Date:           Wed May 25 15:13:29 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.154 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        3|        3| 8.334 ns | 8.334 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%lastvalid_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %lastvalid)" [src/stream.cc:10]   --->   Operation 5 'read' 'lastvalid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%eventstart_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %eventstart)" [src/stream.cc:10]   --->   Operation 6 'read' 'eventstart_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%candin_0_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %candin_0_V)" [src/stream.cc:30]   --->   Operation 7 'read' 'candin_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.06ns)   --->   "%icmp_ln879 = icmp ne i64 %candin_0_V_read, 0" [src/stream.cc:31]   --->   Operation 8 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%candin_1_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %candin_1_V)" [src/stream.cc:30]   --->   Operation 9 'read' 'candin_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.06ns)   --->   "%icmp_ln879_2 = icmp eq i64 %candin_1_V_read, 0" [src/stream.cc:31]   --->   Operation 10 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%candin_2_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %candin_2_V)" [src/stream.cc:30]   --->   Operation 11 'read' 'candin_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "%icmp_ln879_4 = icmp ne i64 %candin_2_V_read, 0" [src/stream.cc:31]   --->   Operation 12 'icmp' 'icmp_ln879_4' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%candin_3_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %candin_3_V)" [src/stream.cc:30]   --->   Operation 13 'read' 'candin_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.06ns)   --->   "%icmp_ln879_3 = icmp eq i64 %candin_3_V_read, 0" [src/stream.cc:31]   --->   Operation 14 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.28ns)   --->   "%or_ln791 = or i64 %candin_3_V_read, %candin_2_V_read" [src/stream.cc:55]   --->   Operation 15 'or' 'or_ln791' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.06ns)   --->   "%icmp_ln791 = icmp eq i64 %or_ln791, 0" [src/stream.cc:55]   --->   Operation 16 'icmp' 'icmp_ln791' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.06ns)   --->   "%icmp_ln791_1 = icmp ne i64 %or_ln791, 0" [src/stream.cc:55]   --->   Operation 17 'icmp' 'icmp_ln791_1' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.79>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%write_load = load i1* @write_r, align 1" [src/stream.cc:28]   --->   Operation 18 'load' 'write_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.12ns)   --->   "%or_ln27 = or i1 %write_load, %eventstart_read" [src/stream.cc:27]   --->   Operation 19 'or' 'or_ln27' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_s = call i67 @llvm.part.set.i67.i64(i67 undef, i64 %candin_0_V_read, i32 3, i32 66)" [src/stream.cc:30]   --->   Operation 20 'partset' 'p_Result_s' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_18_1 = call i67 @llvm.part.set.i67.i64(i67 undef, i64 %candin_1_V_read, i32 3, i32 66)" [src/stream.cc:30]   --->   Operation 21 'partset' 'p_Result_18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.12ns)   --->   "%xor_ln879 = xor i1 %icmp_ln879_2, true" [src/stream.cc:31]   --->   Operation 22 'xor' 'xor_ln879' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i67 @_ssdm_op_BitSet.i67.i67.i32.i1(i67 %p_Result_18_1, i32 0, i1 %xor_ln879)" [src/stream.cc:31]   --->   Operation 23 'bitset' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_18_2 = call i67 @llvm.part.set.i67.i64(i67 undef, i64 %candin_2_V_read, i32 3, i32 66)" [src/stream.cc:30]   --->   Operation 24 'partset' 'p_Result_18_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = call i67 @_ssdm_op_BitSet.i67.i67.i32.i1(i67 %p_Result_18_2, i32 0, i1 %icmp_ln879_4)" [src/stream.cc:31]   --->   Operation 25 'bitset' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_18_3 = call i67 @llvm.part.set.i67.i64(i67 undef, i64 %candin_3_V_read, i32 3, i32 66)" [src/stream.cc:30]   --->   Operation 26 'partset' 'p_Result_18_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.12ns)   --->   "%xor_ln879_1 = xor i1 %icmp_ln879_3, true" [src/stream.cc:31]   --->   Operation 27 'xor' 'xor_ln879_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3 = call i67 @_ssdm_op_BitSet.i67.i67.i32.i1(i67 %p_Result_18_3, i32 0, i1 %xor_ln879_1)" [src/stream.cc:31]   --->   Operation 28 'bitset' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %icmp_ln879)" [src/stream.cc:34]   --->   Operation 29 'bitconcatenate' 'tmp_1' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_3_3 = call i67 @_ssdm_op_PartSet.i67.i67.i2.i32.i32(i67 %p_Result_s, i2 %tmp_1, i32 0, i32 1)" [src/stream.cc:34]   --->   Operation 30 'partset' 'p_Result_3_3' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = call i67 @_ssdm_op_BitSet.i67.i67.i32.i1(i67 %tmp_3, i32 2, i1 %xor_ln879_1)" [src/stream.cc:55]   --->   Operation 31 'bitset' 'tmp_4' <Predicate = (lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_1)   --->   "%and_ln791 = and i1 %icmp_ln879_3, %icmp_ln879_4" [src/stream.cc:55]   --->   Operation 32 'and' 'and_ln791' <Predicate = (lastvalid_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_1)   --->   "%tmp_5 = call i67 @_ssdm_op_BitSet.i67.i67.i32.i1(i67 %tmp_2, i32 2, i1 %and_ln791)" [src/stream.cc:55]   --->   Operation 33 'bitset' 'tmp_5' <Predicate = (lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%or_ln791_1 = or i1 %icmp_ln879, %xor_ln879" [src/stream.cc:55]   --->   Operation 34 'or' 'or_ln791_1' <Predicate = (lastvalid_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%or_ln791_2 = or i1 %or_ln791_1, %icmp_ln791_1" [src/stream.cc:55]   --->   Operation 35 'or' 'or_ln791_2' <Predicate = (lastvalid_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%and_ln791_1 = and i1 %or_ln791_2, %icmp_ln791" [src/stream.cc:55]   --->   Operation 36 'and' 'and_ln791_1' <Predicate = (lastvalid_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.39ns)   --->   "%select_ln11 = select i1 %lastvalid_read, i67 %tmp_4, i67 %tmp_3" [src/stream.cc:11]   --->   Operation 37 'select' 'select_ln11' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln11_1 = select i1 %lastvalid_read, i67 %tmp_5, i67 %tmp_2" [src/stream.cc:11]   --->   Operation 38 'select' 'select_ln11_1' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln791_4)   --->   "%xor_ln791 = xor i1 %icmp_ln791_1, true" [src/stream.cc:55]   --->   Operation 39 'xor' 'xor_ln791' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln791_4)   --->   "%and_ln791_2 = and i1 %icmp_ln879_2, %lastvalid_read" [src/stream.cc:55]   --->   Operation 40 'and' 'and_ln791_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln791_4)   --->   "%and_ln791_3 = and i1 %icmp_ln879, %xor_ln791" [src/stream.cc:55]   --->   Operation 41 'and' 'and_ln791_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln791_4 = and i1 %and_ln791_3, %and_ln791_2" [src/stream.cc:55]   --->   Operation 42 'and' 'and_ln791_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%xor_ln791_1 = xor i1 %and_ln791_4, true" [src/stream.cc:55]   --->   Operation 43 'xor' 'xor_ln791_1' <Predicate = (lastvalid_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%and_ln791_5 = and i1 %and_ln791_1, %xor_ln791_1" [src/stream.cc:55]   --->   Operation 44 'and' 'and_ln791_5' <Predicate = (lastvalid_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_6 = call i67 @_ssdm_op_BitSet.i67.i67.i32.i1(i67 %tmp, i32 2, i1 %and_ln791_5)" [src/stream.cc:55]   --->   Operation 45 'bitset' 'tmp_6' <Predicate = (lastvalid_read)> <Delay = 0.12>
ST_2 : Operation 46 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln11_2 = select i1 %lastvalid_read, i67 %tmp_6, i67 %tmp" [src/stream.cc:11]   --->   Operation 46 'select' 'select_ln11_2' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sel_tmp1 = call i67 @_ssdm_op_BitConcatenate.i67.i64.i1.i1.i1(i64 %candin_0_V_read, i1 %and_ln791_4, i1 false, i1 %icmp_ln879)" [src/stream.cc:55]   --->   Operation 47 'bitconcatenate' 'sel_tmp1' <Predicate = (lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.39ns)   --->   "%select_ln11_3 = select i1 %lastvalid_read, i67 %sel_tmp1, i67 %p_Result_3_3" [src/stream.cc:11]   --->   Operation 48 'select' 'select_ln11_3' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%t_V = load i9* @wrptr_V, align 2" [src/stream.cc:64]   --->   Operation 49 'load' 't_V' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i9 %t_V to i64" [src/stream.cc:64]   --->   Operation 50 'zext' 'zext_ln544' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%brams_V_0_addr = getelementptr [512 x i67]* @brams_V_0, i64 0, i64 %zext_ln544" [src/stream.cc:64]   --->   Operation 51 'getelementptr' 'brams_V_0_addr' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.15ns)   --->   "store i67 %select_ln11_3, i67* %brams_V_0_addr, align 16" [src/stream.cc:64]   --->   Operation 52 'store' <Predicate = (or_ln27)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%brams_V_1_addr = getelementptr [512 x i67]* @brams_V_1, i64 0, i64 %zext_ln544" [src/stream.cc:64]   --->   Operation 53 'getelementptr' 'brams_V_1_addr' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.15ns)   --->   "store i67 %select_ln11_2, i67* %brams_V_1_addr, align 16" [src/stream.cc:64]   --->   Operation 54 'store' <Predicate = (or_ln27)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%brams_V_2_addr = getelementptr [512 x i67]* @brams_V_2, i64 0, i64 %zext_ln544" [src/stream.cc:64]   --->   Operation 55 'getelementptr' 'brams_V_2_addr' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.15ns)   --->   "store i67 %select_ln11_1, i67* %brams_V_2_addr, align 16" [src/stream.cc:64]   --->   Operation 56 'store' <Predicate = (or_ln27)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%brams_V_3_addr = getelementptr [512 x i67]* @brams_V_3, i64 0, i64 %zext_ln544" [src/stream.cc:64]   --->   Operation 57 'getelementptr' 'brams_V_3_addr' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.15ns)   --->   "store i67 %select_ln11, i67* %brams_V_3_addr, align 16" [src/stream.cc:64]   --->   Operation 58 'store' <Predicate = (or_ln27)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_2 : Operation 59 [1/1] (0.51ns)   --->   "%add_ln700 = add i9 %t_V, 1" [src/stream.cc:66]   --->   Operation 59 'add' 'add_ln700' <Predicate = (or_ln27)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "store i9 %add_ln700, i9* @wrptr_V, align 2" [src/stream.cc:66]   --->   Operation 60 'store' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.12ns)   --->   "%or_ln69 = or i1 %lastvalid_read, %eventstart_read" [src/stream.cc:69]   --->   Operation 61 'or' 'or_ln69' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.12ns)   --->   "%xor_ln69 = xor i1 %lastvalid_read, true" [src/stream.cc:69]   --->   Operation 62 'xor' 'xor_ln69' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %or_ln69, label %mergeST, label %._crit_edge321.new" [src/stream.cc:69]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "store i1 %xor_ln69, i1* @write_r, align 1" [src/stream.cc:27]   --->   Operation 64 'store' <Predicate = (or_ln69)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.70>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%t_V_1 = load i9* @ptrsep_V, align 2" [src/stream.cc:67]   --->   Operation 65 'load' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.60ns)   --->   "br i1 %or_ln27, label %.preheader.0, label %.loopexit._crit_edge" [src/stream.cc:61]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.60>
ST_3 : Operation 67 [1/1] (0.51ns)   --->   "%add_ln700_1 = add i9 %t_V_1, 1" [src/stream.cc:67]   --->   Operation 67 'add' 'add_ln700_1' <Predicate = (or_ln27)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.60ns)   --->   "br label %.loopexit._crit_edge" [src/stream.cc:68]   --->   Operation 68 'br' <Predicate = (or_ln27)> <Delay = 0.60>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%t_V_3 = phi i9 [ %add_ln700_1, %.preheader.0 ], [ %t_V_1, %codeRepl1_ifconv ]"   --->   Operation 69 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.59ns)   --->   "%icmp_ln895 = icmp eq i9 %t_V_3, 0" [src/stream.cc:70]   --->   Operation 70 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %2, label %0" [src/stream.cc:70]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%t_V_2 = load i9* @rdptr_V, align 2" [src/stream.cc:71]   --->   Operation 72 'load' 't_V_2' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i9 %t_V_2 to i64" [src/stream.cc:71]   --->   Operation 73 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%readidx_V_load = load i2* @readidx_V, align 1" [src/stream.cc:71]   --->   Operation 74 'load' 'readidx_V_load' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%brams_V_0_addr_1 = getelementptr [512 x i67]* @brams_V_0, i64 0, i64 %zext_ln544_1" [src/stream.cc:71]   --->   Operation 75 'getelementptr' 'brams_V_0_addr_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (1.15ns)   --->   "%brams_V_0_load = load i67* %brams_V_0_addr_1, align 16" [src/stream.cc:71]   --->   Operation 76 'load' 'brams_V_0_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%brams_V_1_addr_1 = getelementptr [512 x i67]* @brams_V_1, i64 0, i64 %zext_ln544_1" [src/stream.cc:71]   --->   Operation 77 'getelementptr' 'brams_V_1_addr_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (1.15ns)   --->   "%brams_V_1_load = load i67* %brams_V_1_addr_1, align 16" [src/stream.cc:71]   --->   Operation 78 'load' 'brams_V_1_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%brams_V_2_addr_1 = getelementptr [512 x i67]* @brams_V_2, i64 0, i64 %zext_ln544_1" [src/stream.cc:71]   --->   Operation 79 'getelementptr' 'brams_V_2_addr_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.15ns)   --->   "%brams_V_2_load = load i67* %brams_V_2_addr_1, align 16" [src/stream.cc:71]   --->   Operation 80 'load' 'brams_V_2_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%brams_V_3_addr_1 = getelementptr [512 x i67]* @brams_V_3, i64 0, i64 %zext_ln544_1" [src/stream.cc:71]   --->   Operation 81 'getelementptr' 'brams_V_3_addr_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (1.15ns)   --->   "%brams_V_3_load = load i67* %brams_V_3_addr_1, align 16" [src/stream.cc:71]   --->   Operation 82 'load' 'brams_V_3_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_3 : Operation 83 [1/1] (0.34ns)   --->   "%icmp_ln879_1 = icmp eq i2 %readidx_V_load, -1" [src/stream.cc:75]   --->   Operation 83 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln895)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.51ns)   --->   "%add_ln700_2 = add i9 %t_V_2, 1" [src/stream.cc:76]   --->   Operation 84 'add' 'add_ln700_2' <Predicate = (!icmp_ln895 & icmp_ln879_1)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "store i9 %add_ln700_2, i9* @rdptr_V, align 2" [src/stream.cc:76]   --->   Operation 85 'store' <Predicate = (!icmp_ln895 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.51ns)   --->   "%add_ln701 = add i9 %t_V_3, -1" [src/stream.cc:77]   --->   Operation 86 'add' 'add_ln701' <Predicate = (!icmp_ln895 & icmp_ln879_1)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.60ns)   --->   "br label %._crit_edge322" [src/stream.cc:78]   --->   Operation 87 'br' <Predicate = (!icmp_ln895 & icmp_ln879_1)> <Delay = 0.60>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %candin_3_V), !map !83"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %candin_2_V), !map !89"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %candin_1_V), !map !95"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %candin_0_V), !map !101"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %candout_V), !map !107"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %eventstart), !map !113"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %lastvalid), !map !119"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %first), !map !123"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %last), !map !127"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !131"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @stream_str) nounwind"   --->   Operation 98 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/stream.cc:21]   --->   Operation 99 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%ptrsep_V_flag_0 = phi i1 [ true, %.preheader.0 ], [ false, %codeRepl1_ifconv ]"   --->   Operation 100 'phi' 'ptrsep_V_flag_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br label %._crit_edge321.new"   --->   Operation 101 'br' <Predicate = (or_ln69)> <Delay = 0.00>
ST_4 : Operation 102 [1/2] (1.15ns)   --->   "%brams_V_0_load = load i67* %brams_V_0_addr_1, align 16" [src/stream.cc:71]   --->   Operation 102 'load' 'brams_V_0_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_4 : Operation 103 [1/2] (1.15ns)   --->   "%brams_V_1_load = load i67* %brams_V_1_addr_1, align 16" [src/stream.cc:71]   --->   Operation 103 'load' 'brams_V_1_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_4 : Operation 104 [1/2] (1.15ns)   --->   "%brams_V_2_load = load i67* %brams_V_2_addr_1, align 16" [src/stream.cc:71]   --->   Operation 104 'load' 'brams_V_2_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_4 : Operation 105 [1/2] (1.15ns)   --->   "%brams_V_3_load = load i67* %brams_V_3_addr_1, align 16" [src/stream.cc:71]   --->   Operation 105 'load' 'brams_V_3_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_4 : Operation 106 [1/1] (0.39ns)   --->   "%p_Val2_s = call i67 @_ssdm_op_Mux.ap_auto.4i67.i2(i67 %brams_V_0_load, i67 %brams_V_1_load, i67 %brams_V_2_load, i67 %brams_V_3_load, i2 %readidx_V_load)" [src/stream.cc:71]   --->   Operation 106 'mux' 'p_Val2_s' <Predicate = (!icmp_ln895)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_2 = trunc i67 %p_Val2_s to i1" [src/stream.cc:71]   --->   Operation 107 'trunc' 'p_Result_2' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_s_10 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %p_Val2_s, i32 1)" [src/stream.cc:72]   --->   Operation 108 'bitselect' 'p_Result_s_10' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %first, i1 %p_Result_s_10)" [src/stream.cc:72]   --->   Operation 109 'write' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %p_Val2_s, i32 2)" [src/stream.cc:73]   --->   Operation 110 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %last, i1 %p_Result_1)" [src/stream.cc:73]   --->   Operation 111 'write' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_PartSelect.i64.i67.i32.i32(i67 %p_Val2_s, i32 3, i32 66)" [src/stream.cc:74]   --->   Operation 112 'partselect' 'p_Result_8' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i64P(i64* %candout_V, i64 %p_Result_8)" [src/stream.cc:74]   --->   Operation 113 'write' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.60ns)   --->   "br i1 %icmp_ln879_1, label %1, label %._crit_edge322" [src/stream.cc:75]   --->   Operation 114 'br' <Predicate = (!icmp_ln895)> <Delay = 0.60>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%ptrsep_V_flag_1 = phi i1 [ true, %1 ], [ %ptrsep_V_flag_0, %0 ]"   --->   Operation 115 'phi' 'ptrsep_V_flag_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%ptrsep_V_new_1 = phi i9 [ %add_ln701, %1 ], [ %t_V_3, %0 ]"   --->   Operation 116 'phi' 'ptrsep_V_new_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.23ns)   --->   "%add_ln214 = add i2 %readidx_V_load, 1" [src/stream.cc:79]   --->   Operation 117 'add' 'add_ln214' <Predicate = (!icmp_ln895)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "store i2 %add_ln214, i2* @readidx_V, align 1" [src/stream.cc:79]   --->   Operation 118 'store' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.60ns)   --->   "br label %3" [src/stream.cc:80]   --->   Operation 119 'br' <Predicate = (!icmp_ln895)> <Delay = 0.60>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %first, i1 false)" [src/stream.cc:82]   --->   Operation 120 'write' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %last, i1 false)" [src/stream.cc:83]   --->   Operation 121 'write' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i64P(i64* %candout_V, i64 0)" [src/stream.cc:84]   --->   Operation 122 'write' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.60ns)   --->   "br label %3" [src/stream.cc:85]   --->   Operation 123 'br' <Predicate = (icmp_ln895)> <Delay = 0.60>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%ptrsep_V_flag_2 = phi i1 [ %ptrsep_V_flag_0, %2 ], [ %ptrsep_V_flag_1, %._crit_edge322 ]"   --->   Operation 124 'phi' 'ptrsep_V_flag_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%ptrsep_V_new_2 = phi i9 [ 0, %2 ], [ %ptrsep_V_new_1, %._crit_edge322 ]" [src/stream.cc:77]   --->   Operation 125 'phi' 'ptrsep_V_new_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%p_0202 = phi i1 [ false, %2 ], [ %p_Result_2, %._crit_edge322 ]"   --->   Operation 126 'phi' 'p_0202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %ptrsep_V_flag_2, label %mergeST99, label %.new"   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "store i9 %ptrsep_V_new_2, i9* @ptrsep_V, align 2" [src/stream.cc:67]   --->   Operation 128 'store' <Predicate = (ptrsep_V_flag_2)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "br label %.new"   --->   Operation 129 'br' <Predicate = (ptrsep_V_flag_2)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "ret i1 %p_0202" [src/stream.cc:87]   --->   Operation 130 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ candin_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ candin_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ candin_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ candin_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ candout_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eventstart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lastvalid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ first]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ last]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ write_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ptrsep_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ wrptr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ brams_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ brams_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ brams_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ brams_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ rdptr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ readidx_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lastvalid_read    (read          ) [ 01100]
eventstart_read   (read          ) [ 01100]
candin_0_V_read   (read          ) [ 01100]
icmp_ln879        (icmp          ) [ 01100]
candin_1_V_read   (read          ) [ 01100]
icmp_ln879_2      (icmp          ) [ 01100]
candin_2_V_read   (read          ) [ 01100]
icmp_ln879_4      (icmp          ) [ 01100]
candin_3_V_read   (read          ) [ 01100]
icmp_ln879_3      (icmp          ) [ 01100]
or_ln791          (or            ) [ 00000]
icmp_ln791        (icmp          ) [ 01100]
icmp_ln791_1      (icmp          ) [ 01100]
write_load        (load          ) [ 00000]
or_ln27           (or            ) [ 01110]
p_Result_s        (partset       ) [ 00000]
p_Result_18_1     (partset       ) [ 00000]
xor_ln879         (xor           ) [ 00000]
tmp               (bitset        ) [ 00000]
p_Result_18_2     (partset       ) [ 00000]
tmp_2             (bitset        ) [ 00000]
p_Result_18_3     (partset       ) [ 00000]
xor_ln879_1       (xor           ) [ 00000]
tmp_3             (bitset        ) [ 00000]
tmp_1             (bitconcatenate) [ 00000]
p_Result_3_3      (partset       ) [ 00000]
tmp_4             (bitset        ) [ 00000]
and_ln791         (and           ) [ 00000]
tmp_5             (bitset        ) [ 00000]
or_ln791_1        (or            ) [ 00000]
or_ln791_2        (or            ) [ 00000]
and_ln791_1       (and           ) [ 00000]
select_ln11       (select        ) [ 00000]
select_ln11_1     (select        ) [ 00000]
xor_ln791         (xor           ) [ 00000]
and_ln791_2       (and           ) [ 00000]
and_ln791_3       (and           ) [ 00000]
and_ln791_4       (and           ) [ 00000]
xor_ln791_1       (xor           ) [ 00000]
and_ln791_5       (and           ) [ 00000]
tmp_6             (bitset        ) [ 00000]
select_ln11_2     (select        ) [ 00000]
sel_tmp1          (bitconcatenate) [ 00000]
select_ln11_3     (select        ) [ 00000]
t_V               (load          ) [ 00000]
zext_ln544        (zext          ) [ 00000]
brams_V_0_addr    (getelementptr ) [ 00000]
store_ln64        (store         ) [ 00000]
brams_V_1_addr    (getelementptr ) [ 00000]
store_ln64        (store         ) [ 00000]
brams_V_2_addr    (getelementptr ) [ 00000]
store_ln64        (store         ) [ 00000]
brams_V_3_addr    (getelementptr ) [ 00000]
store_ln64        (store         ) [ 00000]
add_ln700         (add           ) [ 00000]
store_ln66        (store         ) [ 00000]
or_ln69           (or            ) [ 01111]
xor_ln69          (xor           ) [ 00000]
br_ln69           (br            ) [ 00000]
store_ln27        (store         ) [ 00000]
t_V_1             (load          ) [ 00000]
br_ln61           (br            ) [ 01011]
add_ln700_1       (add           ) [ 00000]
br_ln68           (br            ) [ 01011]
t_V_3             (phi           ) [ 01011]
icmp_ln895        (icmp          ) [ 01011]
br_ln70           (br            ) [ 00000]
t_V_2             (load          ) [ 00000]
zext_ln544_1      (zext          ) [ 00000]
readidx_V_load    (load          ) [ 01001]
brams_V_0_addr_1  (getelementptr ) [ 01001]
brams_V_1_addr_1  (getelementptr ) [ 01001]
brams_V_2_addr_1  (getelementptr ) [ 01001]
brams_V_3_addr_1  (getelementptr ) [ 01001]
icmp_ln879_1      (icmp          ) [ 01011]
add_ln700_2       (add           ) [ 00000]
store_ln76        (store         ) [ 00000]
add_ln701         (add           ) [ 01011]
br_ln78           (br            ) [ 01011]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
spectopmodule_ln0 (spectopmodule ) [ 00000]
specpipeline_ln21 (specpipeline  ) [ 00000]
ptrsep_V_flag_0   (phi           ) [ 01001]
br_ln0            (br            ) [ 00000]
brams_V_0_load    (load          ) [ 00000]
brams_V_1_load    (load          ) [ 00000]
brams_V_2_load    (load          ) [ 00000]
brams_V_3_load    (load          ) [ 00000]
p_Val2_s          (mux           ) [ 00000]
p_Result_2        (trunc         ) [ 00000]
p_Result_s_10     (bitselect     ) [ 00000]
write_ln72        (write         ) [ 00000]
p_Result_1        (bitselect     ) [ 00000]
write_ln73        (write         ) [ 00000]
p_Result_8        (partselect    ) [ 00000]
write_ln74        (write         ) [ 00000]
br_ln75           (br            ) [ 00000]
ptrsep_V_flag_1   (phi           ) [ 01001]
ptrsep_V_new_1    (phi           ) [ 01001]
add_ln214         (add           ) [ 00000]
store_ln79        (store         ) [ 00000]
br_ln80           (br            ) [ 00000]
write_ln82        (write         ) [ 00000]
write_ln83        (write         ) [ 00000]
write_ln84        (write         ) [ 00000]
br_ln85           (br            ) [ 00000]
ptrsep_V_flag_2   (phi           ) [ 01001]
ptrsep_V_new_2    (phi           ) [ 00000]
p_0202            (phi           ) [ 00000]
br_ln0            (br            ) [ 00000]
store_ln67        (store         ) [ 00000]
br_ln0            (br            ) [ 00000]
ret_ln87          (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="candin_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="candin_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="candin_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="candin_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="candin_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="candin_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="candin_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="candin_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="candout_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="candout_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="eventstart">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventstart"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lastvalid">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lastvalid"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="first">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="last">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="write_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_r"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ptrsep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptrsep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="wrptr_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wrptr_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="brams_V_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brams_V_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="brams_V_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brams_V_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="brams_V_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brams_V_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="brams_V_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brams_V_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rdptr_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdptr_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="readidx_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readidx_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i67.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i67.i67.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i67.i67.i2.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i67.i64.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i67.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i67.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="lastvalid_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lastvalid_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="eventstart_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eventstart_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="candin_0_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="candin_0_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="candin_1_V_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="candin_1_V_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="candin_2_V_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="candin_2_V_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="candin_3_V_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="candin_3_V_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/4 write_ln82/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/4 write_ln83/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/4 write_ln84/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="brams_V_0_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="67" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="9" slack="0"/>
<pin id="162" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_0_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="0" index="1" bw="67" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="218" dir="0" index="5" bw="67" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="67" slack="2147483647"/>
<pin id="220" dir="1" index="7" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln64/2 brams_V_0_load/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="brams_V_1_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="67" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="9" slack="0"/>
<pin id="175" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_1_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="67" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="0"/>
<pin id="229" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="230" dir="0" index="5" bw="67" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="67" slack="2147483647"/>
<pin id="232" dir="1" index="7" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln64/2 brams_V_1_load/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="brams_V_2_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="67" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_2_addr/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="67" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="0"/>
<pin id="241" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="242" dir="0" index="5" bw="67" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="67" slack="2147483647"/>
<pin id="244" dir="1" index="7" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln64/2 brams_V_2_load/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="brams_V_3_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="67" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="9" slack="0"/>
<pin id="201" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_3_addr/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="0" index="1" bw="67" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="0"/>
<pin id="253" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="254" dir="0" index="5" bw="67" slack="2147483647"/>
<pin id="255" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="67" slack="2147483647"/>
<pin id="256" dir="1" index="7" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln64/2 brams_V_3_load/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="brams_V_0_addr_1_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="67" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="9" slack="0"/>
<pin id="214" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_0_addr_1/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="brams_V_1_addr_1_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="67" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="9" slack="0"/>
<pin id="226" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_1_addr_1/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="brams_V_2_addr_1_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="67" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="9" slack="0"/>
<pin id="238" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_2_addr_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="brams_V_3_addr_1_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="67" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="9" slack="0"/>
<pin id="250" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_3_addr_1/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="t_V_3_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="1"/>
<pin id="260" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="t_V_3_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="9" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/3 "/>
</bind>
</comp>

<comp id="268" class="1005" name="ptrsep_V_flag_0_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ptrsep_V_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="ptrsep_V_flag_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptrsep_V_flag_0/4 "/>
</bind>
</comp>

<comp id="281" class="1005" name="ptrsep_V_flag_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ptrsep_V_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="ptrsep_V_flag_1_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptrsep_V_flag_1/4 "/>
</bind>
</comp>

<comp id="293" class="1005" name="ptrsep_V_new_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="295" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="ptrsep_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="ptrsep_V_new_1_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="9" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptrsep_V_new_1/4 "/>
</bind>
</comp>

<comp id="303" class="1005" name="ptrsep_V_flag_2_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ptrsep_V_flag_2 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="ptrsep_V_flag_2_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptrsep_V_flag_2/4 "/>
</bind>
</comp>

<comp id="314" class="1005" name="ptrsep_V_new_2_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="316" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="ptrsep_V_new_2 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="ptrsep_V_new_2_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="9" slack="0"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptrsep_V_new_2/4 "/>
</bind>
</comp>

<comp id="325" class="1005" name="p_0202_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0202 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_0202_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0202/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln879_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln879_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln879_4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_4/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln879_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="or_ln791_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="0"/>
<pin id="362" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln791/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln791_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln791/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln791_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln791_1/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="write_load_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_load/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln27_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="1"/>
<pin id="384" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Result_s_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="67" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="64" slack="1"/>
<pin id="390" dir="0" index="3" bw="3" slack="0"/>
<pin id="391" dir="0" index="4" bw="8" slack="0"/>
<pin id="392" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Result_18_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="67" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="64" slack="1"/>
<pin id="401" dir="0" index="3" bw="3" slack="0"/>
<pin id="402" dir="0" index="4" bw="8" slack="0"/>
<pin id="403" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="xor_ln879_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="67" slack="0"/>
<pin id="415" dir="0" index="1" bw="67" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="0" index="3" bw="1" slack="0"/>
<pin id="418" dir="1" index="4" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Result_18_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="67" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="64" slack="1"/>
<pin id="427" dir="0" index="3" bw="3" slack="0"/>
<pin id="428" dir="0" index="4" bw="8" slack="0"/>
<pin id="429" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18_2/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="67" slack="0"/>
<pin id="436" dir="0" index="1" bw="67" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="0" index="3" bw="1" slack="1"/>
<pin id="439" dir="1" index="4" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_Result_18_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="67" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="64" slack="1"/>
<pin id="447" dir="0" index="3" bw="3" slack="0"/>
<pin id="448" dir="0" index="4" bw="8" slack="0"/>
<pin id="449" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18_3/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="xor_ln879_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="67" slack="0"/>
<pin id="461" dir="0" index="1" bw="67" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="0" index="3" bw="1" slack="0"/>
<pin id="464" dir="1" index="4" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="1" slack="1"/>
<pin id="473" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_Result_3_3_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="67" slack="0"/>
<pin id="478" dir="0" index="1" bw="67" slack="0"/>
<pin id="479" dir="0" index="2" bw="2" slack="0"/>
<pin id="480" dir="0" index="3" bw="1" slack="0"/>
<pin id="481" dir="0" index="4" bw="1" slack="0"/>
<pin id="482" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3_3/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="67" slack="0"/>
<pin id="490" dir="0" index="1" bw="67" slack="0"/>
<pin id="491" dir="0" index="2" bw="3" slack="0"/>
<pin id="492" dir="0" index="3" bw="1" slack="0"/>
<pin id="493" dir="1" index="4" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="and_ln791_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="0" index="1" bw="1" slack="1"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln791/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="67" slack="0"/>
<pin id="504" dir="0" index="1" bw="67" slack="0"/>
<pin id="505" dir="0" index="2" bw="3" slack="0"/>
<pin id="506" dir="0" index="3" bw="1" slack="0"/>
<pin id="507" dir="1" index="4" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln791_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln791_1/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="or_ln791_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="1"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln791_2/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="and_ln791_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="1"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln791_1/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln11_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="0" index="1" bw="67" slack="0"/>
<pin id="530" dir="0" index="2" bw="67" slack="0"/>
<pin id="531" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln11_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="67" slack="0"/>
<pin id="538" dir="0" index="2" bw="67" slack="0"/>
<pin id="539" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="xor_ln791_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln791/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="and_ln791_2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="1" slack="1"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln791_2/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="and_ln791_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln791_3/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="and_ln791_4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln791_4/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="xor_ln791_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln791_1/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="and_ln791_5_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln791_5/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_6_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="67" slack="0"/>
<pin id="577" dir="0" index="1" bw="67" slack="0"/>
<pin id="578" dir="0" index="2" bw="3" slack="0"/>
<pin id="579" dir="0" index="3" bw="1" slack="0"/>
<pin id="580" dir="1" index="4" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln11_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="0" index="1" bw="67" slack="0"/>
<pin id="588" dir="0" index="2" bw="67" slack="0"/>
<pin id="589" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_2/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sel_tmp1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="67" slack="0"/>
<pin id="595" dir="0" index="1" bw="64" slack="1"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="0" index="3" bw="1" slack="0"/>
<pin id="598" dir="0" index="4" bw="1" slack="1"/>
<pin id="599" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln11_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="0" index="1" bw="67" slack="0"/>
<pin id="606" dir="0" index="2" bw="67" slack="0"/>
<pin id="607" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_3/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="t_V_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="0"/>
<pin id="613" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln544_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="9" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln700_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="store_ln66_store_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="9" slack="0"/>
<pin id="631" dir="0" index="1" bw="9" slack="0"/>
<pin id="632" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="or_ln69_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="0" index="1" bw="1" slack="1"/>
<pin id="638" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="xor_ln69_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln69/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="store_ln27_store_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="t_V_1_load_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="9" slack="0"/>
<pin id="652" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln700_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="9" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln895_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="9" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="t_V_2_load_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="9" slack="0"/>
<pin id="670" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln544_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="0"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="readidx_V_load_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="0"/>
<pin id="682" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readidx_V_load/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="icmp_ln879_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln700_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="store_ln76_store_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="9" slack="0"/>
<pin id="698" dir="0" index="1" bw="9" slack="0"/>
<pin id="699" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln701_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="9" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="p_Val2_s_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="67" slack="0"/>
<pin id="710" dir="0" index="1" bw="67" slack="0"/>
<pin id="711" dir="0" index="2" bw="67" slack="0"/>
<pin id="712" dir="0" index="3" bw="67" slack="0"/>
<pin id="713" dir="0" index="4" bw="67" slack="0"/>
<pin id="714" dir="0" index="5" bw="2" slack="1"/>
<pin id="715" dir="1" index="6" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_Result_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="67" slack="0"/>
<pin id="723" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_Result_s_10_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="67" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s_10/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_Result_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="67" slack="0"/>
<pin id="738" dir="0" index="2" bw="3" slack="0"/>
<pin id="739" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="p_Result_8_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="0"/>
<pin id="746" dir="0" index="1" bw="67" slack="0"/>
<pin id="747" dir="0" index="2" bw="3" slack="0"/>
<pin id="748" dir="0" index="3" bw="8" slack="0"/>
<pin id="749" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln214_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="2" slack="1"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="store_ln79_store_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="2" slack="0"/>
<pin id="762" dir="0" index="1" bw="2" slack="0"/>
<pin id="763" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="store_ln67_store_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="9" slack="0"/>
<pin id="768" dir="0" index="1" bw="9" slack="0"/>
<pin id="769" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/4 "/>
</bind>
</comp>

<comp id="772" class="1005" name="lastvalid_read_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="lastvalid_read "/>
</bind>
</comp>

<comp id="783" class="1005" name="eventstart_read_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eventstart_read "/>
</bind>
</comp>

<comp id="789" class="1005" name="candin_0_V_read_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="64" slack="1"/>
<pin id="791" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="candin_0_V_read "/>
</bind>
</comp>

<comp id="795" class="1005" name="icmp_ln879_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="803" class="1005" name="candin_1_V_read_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="64" slack="1"/>
<pin id="805" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="candin_1_V_read "/>
</bind>
</comp>

<comp id="808" class="1005" name="icmp_ln879_2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_2 "/>
</bind>
</comp>

<comp id="814" class="1005" name="candin_2_V_read_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="64" slack="1"/>
<pin id="816" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="candin_2_V_read "/>
</bind>
</comp>

<comp id="819" class="1005" name="icmp_ln879_4_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_4 "/>
</bind>
</comp>

<comp id="825" class="1005" name="candin_3_V_read_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="64" slack="1"/>
<pin id="827" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="candin_3_V_read "/>
</bind>
</comp>

<comp id="830" class="1005" name="icmp_ln879_3_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_3 "/>
</bind>
</comp>

<comp id="836" class="1005" name="icmp_ln791_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="1"/>
<pin id="838" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln791 "/>
</bind>
</comp>

<comp id="841" class="1005" name="icmp_ln791_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="1"/>
<pin id="843" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln791_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="or_ln27_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln27 "/>
</bind>
</comp>

<comp id="851" class="1005" name="or_ln69_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="2"/>
<pin id="853" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln69 "/>
</bind>
</comp>

<comp id="855" class="1005" name="icmp_ln895_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="1"/>
<pin id="857" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895 "/>
</bind>
</comp>

<comp id="859" class="1005" name="readidx_V_load_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="2" slack="1"/>
<pin id="861" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="readidx_V_load "/>
</bind>
</comp>

<comp id="865" class="1005" name="brams_V_0_addr_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="9" slack="1"/>
<pin id="867" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="brams_V_0_addr_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="brams_V_1_addr_1_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="9" slack="1"/>
<pin id="872" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="brams_V_1_addr_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="brams_V_2_addr_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="9" slack="1"/>
<pin id="877" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="brams_V_2_addr_1 "/>
</bind>
</comp>

<comp id="880" class="1005" name="brams_V_3_addr_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="9" slack="1"/>
<pin id="882" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="brams_V_3_addr_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="icmp_ln879_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="add_ln701_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="9" slack="1"/>
<pin id="891" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln701 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="90" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="90" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="94" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="58" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="156"><net_src comp="58" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="267"><net_src comp="261" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="268" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="268" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="273" pin="4"/><net_sink comp="285" pin=2"/></net>

<net id="302"><net_src comp="258" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="312"><net_src comp="273" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="285" pin="4"/><net_sink comp="306" pin=2"/></net>

<net id="323"><net_src comp="70" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="296" pin="4"/><net_sink comp="317" pin=2"/></net>

<net id="334"><net_src comp="58" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="110" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="116" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="122" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="128" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="128" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="122" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="359" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="18" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="393"><net_src comp="42" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="44" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="46" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="396"><net_src comp="48" pin="0"/><net_sink comp="386" pin=4"/></net>

<net id="404"><net_src comp="42" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="44" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="46" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="407"><net_src comp="48" pin="0"/><net_sink comp="397" pin=4"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="52" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="397" pin="5"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="408" pin="2"/><net_sink comp="413" pin=3"/></net>

<net id="430"><net_src comp="42" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="44" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="423" pin=4"/></net>

<net id="440"><net_src comp="52" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="423" pin="5"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="450"><net_src comp="42" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="44" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="46" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="443" pin=4"/></net>

<net id="458"><net_src comp="50" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="443" pin="5"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="54" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="454" pin="2"/><net_sink comp="459" pin=3"/></net>

<net id="474"><net_src comp="56" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="58" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="483"><net_src comp="60" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="386" pin="5"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="469" pin="3"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="54" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="487"><net_src comp="62" pin="0"/><net_sink comp="476" pin=4"/></net>

<net id="494"><net_src comp="52" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="459" pin="4"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="64" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="454" pin="2"/><net_sink comp="488" pin=3"/></net>

<net id="508"><net_src comp="52" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="434" pin="4"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="64" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="498" pin="2"/><net_sink comp="502" pin=3"/></net>

<net id="516"><net_src comp="408" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="488" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="533"><net_src comp="459" pin="4"/><net_sink comp="527" pin=2"/></net>

<net id="534"><net_src comp="527" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="540"><net_src comp="502" pin="4"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="434" pin="4"/><net_sink comp="535" pin=2"/></net>

<net id="542"><net_src comp="535" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="547"><net_src comp="50" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="556"><net_src comp="543" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="548" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="50" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="522" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="52" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="413" pin="4"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="64" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="569" pin="2"/><net_sink comp="575" pin=3"/></net>

<net id="590"><net_src comp="575" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="591"><net_src comp="413" pin="4"/><net_sink comp="585" pin=2"/></net>

<net id="592"><net_src comp="585" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="600"><net_src comp="66" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="557" pin="2"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="58" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="608"><net_src comp="593" pin="5"/><net_sink comp="603" pin=1"/></net>

<net id="609"><net_src comp="476" pin="5"/><net_sink comp="603" pin=2"/></net>

<net id="610"><net_src comp="603" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="614"><net_src comp="22" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="622"><net_src comp="615" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="627"><net_src comp="611" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="68" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="22" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="643"><net_src comp="50" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="18" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="20" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="68" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="661"><net_src comp="655" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="666"><net_src comp="261" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="70" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="32" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="679"><net_src comp="672" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="683"><net_src comp="34" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="680" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="72" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="668" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="68" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="32" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="261" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="74" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="716"><net_src comp="86" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="165" pin="7"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="178" pin="7"/><net_sink comp="708" pin=2"/></net>

<net id="719"><net_src comp="191" pin="7"/><net_sink comp="708" pin=3"/></net>

<net id="720"><net_src comp="204" pin="7"/><net_sink comp="708" pin=4"/></net>

<net id="724"><net_src comp="708" pin="6"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="731"><net_src comp="88" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="708" pin="6"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="62" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="734"><net_src comp="726" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="740"><net_src comp="88" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="708" pin="6"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="64" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="743"><net_src comp="735" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="750"><net_src comp="92" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="708" pin="6"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="46" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="753"><net_src comp="48" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="754"><net_src comp="744" pin="4"/><net_sink comp="148" pin=2"/></net>

<net id="759"><net_src comp="96" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="755" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="34" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="317" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="20" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="98" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="778"><net_src comp="772" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="780"><net_src comp="772" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="781"><net_src comp="772" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="782"><net_src comp="772" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="786"><net_src comp="104" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="792"><net_src comp="110" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="798"><net_src comp="335" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="802"><net_src comp="795" pin="1"/><net_sink comp="593" pin=4"/></net>

<net id="806"><net_src comp="116" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="811"><net_src comp="341" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="817"><net_src comp="122" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="822"><net_src comp="347" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="434" pin=3"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="828"><net_src comp="128" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="833"><net_src comp="353" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="839"><net_src comp="365" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="844"><net_src comp="371" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="850"><net_src comp="381" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="635" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="662" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="680" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="708" pin=5"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="868"><net_src comp="210" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="873"><net_src comp="222" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="878"><net_src comp="234" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="883"><net_src comp="246" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="888"><net_src comp="684" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="702" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="296" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: candout_V | {4 }
	Port: first | {4 }
	Port: last | {4 }
	Port: write_r | {2 }
	Port: ptrsep_V | {4 }
	Port: wrptr_V | {2 }
	Port: brams_V_0 | {2 }
	Port: brams_V_1 | {2 }
	Port: brams_V_2 | {2 }
	Port: brams_V_3 | {2 }
	Port: rdptr_V | {3 }
	Port: readidx_V | {4 }
 - Input state : 
	Port: stream : candin_0_V | {1 }
	Port: stream : candin_1_V | {1 }
	Port: stream : candin_2_V | {1 }
	Port: stream : candin_3_V | {1 }
	Port: stream : eventstart | {1 }
	Port: stream : lastvalid | {1 }
	Port: stream : write_r | {2 }
	Port: stream : ptrsep_V | {3 }
	Port: stream : wrptr_V | {2 }
	Port: stream : brams_V_0 | {3 4 }
	Port: stream : brams_V_1 | {3 4 }
	Port: stream : brams_V_2 | {3 4 }
	Port: stream : brams_V_3 | {3 4 }
	Port: stream : rdptr_V | {3 }
	Port: stream : readidx_V | {3 }
  - Chain level:
	State 1
	State 2
		or_ln27 : 1
		tmp_2 : 1
		p_Result_3_3 : 1
		tmp_4 : 1
		tmp_5 : 2
		select_ln11 : 2
		select_ln11_1 : 3
		select_ln11_2 : 1
		select_ln11_3 : 1
		zext_ln544 : 1
		brams_V_0_addr : 2
		store_ln64 : 2
		brams_V_1_addr : 2
		store_ln64 : 2
		brams_V_2_addr : 2
		store_ln64 : 4
		brams_V_3_addr : 2
		store_ln64 : 3
		add_ln700 : 1
		store_ln66 : 2
	State 3
		add_ln700_1 : 1
		t_V_3 : 2
		icmp_ln895 : 3
		br_ln70 : 4
		zext_ln544_1 : 1
		brams_V_0_addr_1 : 2
		brams_V_0_load : 3
		brams_V_1_addr_1 : 2
		brams_V_1_load : 3
		brams_V_2_addr_1 : 2
		brams_V_2_load : 3
		brams_V_3_addr_1 : 2
		brams_V_3_load : 3
		icmp_ln879_1 : 1
		add_ln700_2 : 1
		store_ln76 : 2
		add_ln701 : 3
	State 4
		p_Val2_s : 1
		p_Result_2 : 2
		p_Result_s_10 : 2
		write_ln72 : 3
		p_Result_1 : 2
		write_ln73 : 3
		p_Result_8 : 2
		write_ln74 : 3
		ptrsep_V_flag_1 : 1
		ptrsep_V_new_1 : 1
		store_ln79 : 1
		ptrsep_V_flag_2 : 2
		ptrsep_V_new_2 : 2
		p_0202 : 3
		br_ln0 : 3
		store_ln67 : 3
		ret_ln87 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      select_ln11_fu_527     |    0    |    75   |
|  select  |     select_ln11_1_fu_535    |    0    |    75   |
|          |     select_ln11_2_fu_585    |    0    |    75   |
|          |     select_ln11_3_fu_603    |    0    |    75   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln879_fu_335      |    0    |    29   |
|          |     icmp_ln879_2_fu_341     |    0    |    29   |
|          |     icmp_ln879_4_fu_347     |    0    |    29   |
|   icmp   |     icmp_ln879_3_fu_353     |    0    |    29   |
|          |      icmp_ln791_fu_365      |    0    |    29   |
|          |     icmp_ln791_1_fu_371     |    0    |    29   |
|          |      icmp_ln895_fu_662      |    0    |    13   |
|          |     icmp_ln879_1_fu_684     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |       or_ln791_fu_359       |    0    |    64   |
|          |        or_ln27_fu_381       |    0    |    2    |
|    or    |      or_ln791_1_fu_512      |    0    |    2    |
|          |      or_ln791_2_fu_517      |    0    |    2    |
|          |        or_ln69_fu_635       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       add_ln700_fu_623      |    0    |    9    |
|          |      add_ln700_1_fu_655     |    0    |    9    |
|    add   |      add_ln700_2_fu_690     |    0    |    9    |
|          |       add_ln701_fu_702      |    0    |    9    |
|          |       add_ln214_fu_755      |    0    |    3    |
|----------|-----------------------------|---------|---------|
|    mux   |       p_Val2_s_fu_708       |    0    |    17   |
|----------|-----------------------------|---------|---------|
|          |       and_ln791_fu_498      |    0    |    2    |
|          |      and_ln791_1_fu_522     |    0    |    2    |
|    and   |      and_ln791_2_fu_548     |    0    |    2    |
|          |      and_ln791_3_fu_552     |    0    |    2    |
|          |      and_ln791_4_fu_557     |    0    |    2    |
|          |      and_ln791_5_fu_569     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       xor_ln879_fu_408      |    0    |    2    |
|          |      xor_ln879_1_fu_454     |    0    |    2    |
|    xor   |       xor_ln791_fu_543      |    0    |    2    |
|          |      xor_ln791_1_fu_563     |    0    |    2    |
|          |       xor_ln69_fu_639       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  lastvalid_read_read_fu_98  |    0    |    0    |
|          | eventstart_read_read_fu_104 |    0    |    0    |
|   read   | candin_0_V_read_read_fu_110 |    0    |    0    |
|          | candin_1_V_read_read_fu_116 |    0    |    0    |
|          | candin_2_V_read_read_fu_122 |    0    |    0    |
|          | candin_3_V_read_read_fu_128 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       grp_write_fu_134      |    0    |    0    |
|   write  |       grp_write_fu_141      |    0    |    0    |
|          |       grp_write_fu_148      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_s_fu_386      |    0    |    0    |
|          |     p_Result_18_1_fu_397    |    0    |    0    |
|  partset |     p_Result_18_2_fu_423    |    0    |    0    |
|          |     p_Result_18_3_fu_443    |    0    |    0    |
|          |     p_Result_3_3_fu_476     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_413         |    0    |    0    |
|          |         tmp_2_fu_434        |    0    |    0    |
|  bitset  |         tmp_3_fu_459        |    0    |    0    |
|          |         tmp_4_fu_488        |    0    |    0    |
|          |         tmp_5_fu_502        |    0    |    0    |
|          |         tmp_6_fu_575        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         tmp_1_fu_469        |    0    |    0    |
|          |       sel_tmp1_fu_593       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln544_fu_615      |    0    |    0    |
|          |     zext_ln544_1_fu_672     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      p_Result_2_fu_721      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|     p_Result_s_10_fu_726    |    0    |    0    |
|          |      p_Result_1_fu_735      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|      p_Result_8_fu_744      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   645   |
|----------|-----------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|brams_V_0|    2   |    0   |    0   |    0   |
|brams_V_1|    2   |    0   |    0   |    0   |
|brams_V_2|    2   |    0   |    0   |    0   |
|brams_V_3|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    8   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln701_reg_889   |    9   |
|brams_V_0_addr_1_reg_865|    9   |
|brams_V_1_addr_1_reg_870|    9   |
|brams_V_2_addr_1_reg_875|    9   |
|brams_V_3_addr_1_reg_880|    9   |
| candin_0_V_read_reg_789|   64   |
| candin_1_V_read_reg_803|   64   |
| candin_2_V_read_reg_814|   64   |
| candin_3_V_read_reg_825|   64   |
| eventstart_read_reg_783|    1   |
|  icmp_ln791_1_reg_841  |    1   |
|   icmp_ln791_reg_836   |    1   |
|  icmp_ln879_1_reg_885  |    1   |
|  icmp_ln879_2_reg_808  |    1   |
|  icmp_ln879_3_reg_830  |    1   |
|  icmp_ln879_4_reg_819  |    1   |
|   icmp_ln879_reg_795   |    1   |
|   icmp_ln895_reg_855   |    1   |
| lastvalid_read_reg_772 |    1   |
|     or_ln27_reg_847    |    1   |
|     or_ln69_reg_851    |    1   |
|     p_0202_reg_325     |    1   |
| ptrsep_V_flag_0_reg_268|    1   |
| ptrsep_V_flag_1_reg_281|    1   |
| ptrsep_V_flag_2_reg_303|    1   |
| ptrsep_V_new_1_reg_293 |    9   |
| ptrsep_V_new_2_reg_314 |    9   |
| readidx_V_load_reg_859 |    2   |
|      t_V_3_reg_258     |    9   |
+------------------------+--------+
|          Total         |   346  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_134    |  p2  |   2  |   1  |    2   ||    9    |
|     grp_write_fu_141    |  p2  |   2  |   1  |    2   ||    9    |
|     grp_write_fu_148    |  p2  |   2  |  64  |   128  ||    9    |
|    grp_access_fu_165    |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_178    |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_191    |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_204    |  p2  |   2  |   0  |    0   ||    9    |
| ptrsep_V_flag_0_reg_268 |  p0  |   2  |   1  |    2   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   134  ||  4.824  ||    63   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   645  |    -   |
|   Memory  |    8   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   63   |    -   |
|  Register |    -   |    -   |   346  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    4   |   346  |   708  |    0   |
+-----------+--------+--------+--------+--------+--------+
