INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ilieb/Projects/ProjectFull2/ProjectFull2.srcs/sources_1/new/TestBench2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project2_TB'
