<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86DisassemblerShared.h source code [llvm/llvm/utils/TableGen/X86DisassemblerShared.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ContextDecision,InstructionSpecifier,ModRMDecision,OpcodeDecision "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/utils/TableGen/X86DisassemblerShared.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>utils</a>/<a href='./'>TableGen</a>/<a href='X86DisassemblerShared.h.html'>X86DisassemblerShared.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- X86DisassemblerShared.h - Emitter shared header ----------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_UTILS_TABLEGEN_X86DISASSEMBLERSHARED_H">LLVM_UTILS_TABLEGEN_X86DISASSEMBLERSHARED_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_UTILS_TABLEGEN_X86DISASSEMBLERSHARED_H" data-ref="_M/LLVM_UTILS_TABLEGEN_X86DISASSEMBLERSHARED_H">LLVM_UTILS_TABLEGEN_X86DISASSEMBLERSHARED_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../../include/c++/7/cstring.html">&lt;cstring&gt;</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html">"llvm/Support/X86DisassemblerDecoderCommon.h"</a></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><b>struct</b> <dfn class="type def" id="InstructionSpecifier" title='InstructionSpecifier' data-ref="InstructionSpecifier">InstructionSpecifier</dfn> {</td></tr>
<tr><th id="18">18</th><td>  <span class="namespace">llvm::X86Disassembler::</span><a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier" title='llvm::X86Disassembler::OperandSpecifier' data-ref="llvm::X86Disassembler::OperandSpecifier">OperandSpecifier</a></td></tr>
<tr><th id="19">19</th><td>      <dfn class="decl" id="InstructionSpecifier::operands" title='InstructionSpecifier::operands' data-ref="InstructionSpecifier::operands">operands</dfn>[<span class="namespace">llvm::X86Disassembler::</span><a class="ref" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::X86_MAX_OPERANDS" title='llvm::X86Disassembler::X86_MAX_OPERANDS' data-ref="llvm::X86Disassembler::X86_MAX_OPERANDS">X86_MAX_OPERANDS</a>];</td></tr>
<tr><th id="20">20</th><td>  <span class="namespace">llvm::X86Disassembler::</span><a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstructionContext" title='llvm::X86Disassembler::InstructionContext' data-ref="llvm::X86Disassembler::InstructionContext">InstructionContext</a> <dfn class="decl" id="InstructionSpecifier::insnContext" title='InstructionSpecifier::insnContext' data-ref="InstructionSpecifier::insnContext">insnContext</dfn>;</td></tr>
<tr><th id="21">21</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="InstructionSpecifier::name" title='InstructionSpecifier::name' data-ref="InstructionSpecifier::name">name</dfn>;</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td>  <dfn class="decl def" id="_ZN20InstructionSpecifierC1Ev" title='InstructionSpecifier::InstructionSpecifier' data-ref="_ZN20InstructionSpecifierC1Ev">InstructionSpecifier</dfn>() {</td></tr>
<tr><th id="24">24</th><td>    <a class="member" href="#InstructionSpecifier::insnContext" title='InstructionSpecifier::insnContext' data-ref="InstructionSpecifier::insnContext">insnContext</a> = <span class="namespace">llvm::X86Disassembler::</span><a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC' data-ref="llvm::X86Disassembler::InstructionContext::IC">IC</a>;</td></tr>
<tr><th id="25">25</th><td>    <a class="member" href="#InstructionSpecifier::name" title='InstructionSpecifier::name' data-ref="InstructionSpecifier::name">name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEPKT_" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEPKT_">=</a> <q>""</q>;</td></tr>
<tr><th id="26">26</th><td>    <a class="ref" href="../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="member" href="#InstructionSpecifier::operands" title='InstructionSpecifier::operands' data-ref="InstructionSpecifier::operands">operands</a>, <var>0</var>, <b>sizeof</b>(<a class="member" href="#InstructionSpecifier::operands" title='InstructionSpecifier::operands' data-ref="InstructionSpecifier::operands">operands</a>));</td></tr>
<tr><th id="27">27</th><td>  }</td></tr>
<tr><th id="28">28</th><td>};</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i class="doc">/// Specifies whether a ModR/M byte is needed and (if so) which</i></td></tr>
<tr><th id="31">31</th><td><i class="doc">/// instruction each possible value of the ModR/M byte corresponds to. Once</i></td></tr>
<tr><th id="32">32</th><td><i class="doc">/// this information is known, we have narrowed down to a single instruction.</i></td></tr>
<tr><th id="33">33</th><td><b>struct</b> <dfn class="type def" id="ModRMDecision" title='ModRMDecision' data-ref="ModRMDecision">ModRMDecision</dfn> {</td></tr>
<tr><th id="34">34</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="ModRMDecision::modrm_type" title='ModRMDecision::modrm_type' data-ref="ModRMDecision::modrm_type">modrm_type</dfn>;</td></tr>
<tr><th id="35">35</th><td>  <span class="namespace">llvm::X86Disassembler::</span><a class="typedef" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstrUID" title='llvm::X86Disassembler::InstrUID' data-type='uint16_t' data-ref="llvm::X86Disassembler::InstrUID">InstrUID</a> <dfn class="decl" id="ModRMDecision::instructionIDs" title='ModRMDecision::instructionIDs' data-ref="ModRMDecision::instructionIDs">instructionIDs</dfn>[<var>256</var>];</td></tr>
<tr><th id="36">36</th><td>};</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i class="doc">/// Specifies which set of ModR/M-&gt;instruction tables to look at</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// given a particular opcode.</i></td></tr>
<tr><th id="40">40</th><td><b>struct</b> <dfn class="type def" id="OpcodeDecision" title='OpcodeDecision' data-ref="OpcodeDecision">OpcodeDecision</dfn> {</td></tr>
<tr><th id="41">41</th><td>  <a class="type" href="#ModRMDecision" title='ModRMDecision' data-ref="ModRMDecision">ModRMDecision</a> <dfn class="decl" id="OpcodeDecision::modRMDecisions" title='OpcodeDecision::modRMDecisions' data-ref="OpcodeDecision::modRMDecisions">modRMDecisions</dfn>[<var>256</var>];</td></tr>
<tr><th id="42">42</th><td>};</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i class="doc">/// Specifies which opcode-&gt;instruction tables to look at given</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">/// a particular context (set of attributes).  Since there are many possible</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">/// contexts, the decoder first uses CONTEXTS_SYM to determine which context</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">/// applies given a specific set of attributes.  Hence there are only IC_max</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">/// entries in this table, rather than 2^(ATTR_max).</i></td></tr>
<tr><th id="49">49</th><td><b>struct</b> <dfn class="type def" id="ContextDecision" title='ContextDecision' data-ref="ContextDecision">ContextDecision</dfn> {</td></tr>
<tr><th id="50">50</th><td>  <a class="type" href="#OpcodeDecision" title='OpcodeDecision' data-ref="OpcodeDecision">OpcodeDecision</a> <dfn class="decl" id="ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-ref="ContextDecision::opcodeDecisions">opcodeDecisions</dfn>[<span class="namespace">llvm::X86Disassembler::</span><a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstructionContext::IC_max" title='llvm::X86Disassembler::InstructionContext::IC_max' data-ref="llvm::X86Disassembler::InstructionContext::IC_max">IC_max</a>];</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <dfn class="decl def" id="_ZN15ContextDecisionC1Ev" title='ContextDecision::ContextDecision' data-ref="_ZN15ContextDecisionC1Ev">ContextDecision</dfn>() {</td></tr>
<tr><th id="53">53</th><td>    <a class="ref" href="../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="member" href="#ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-ref="ContextDecision::opcodeDecisions">opcodeDecisions</a>, <var>0</var>, <b>sizeof</b>(<a class="member" href="#ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-ref="ContextDecision::opcodeDecisions">opcodeDecisions</a>));</td></tr>
<tr><th id="54">54</th><td>  }</td></tr>
<tr><th id="55">55</th><td>};</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#<span data-ppcond="9">endif</span></u></td></tr>
<tr><th id="58">58</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='DisassemblerEmitter.cpp.html'>llvm/llvm/utils/TableGen/DisassemblerEmitter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
