{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450436340790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450436340791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 11:59:00 2015 " "Processing started: Fri Dec 18 11:59:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450436340791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450436340791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bascule_Compteurs -c bascule_Compteurs " "Command: quartus_map --read_settings_files=on --write_settings_files=off bascule_Compteurs -c bascule_Compteurs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450436340791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1450436341699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteurnshema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compteurnshema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 compteurNShema " "Found entity 1: compteurNShema" {  } { { "compteurNShema.bdf" "" { Schematic "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/compteurNShema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450436341890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450436341890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteurn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteurn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CompteurN-Arch " "Found design unit 1: CompteurN-Arch" {  } { { "CompteurN.vhd" "" { Text "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/CompteurN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450436342631 ""} { "Info" "ISGN_ENTITY_NAME" "1 CompteurN " "Found entity 1: CompteurN" {  } { { "CompteurN.vhd" "" { Text "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/CompteurN.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450436342631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450436342631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteurmodule10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compteurmodule10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 compteurModule10 " "Found entity 1: compteurModule10" {  } { { "compteurModule10.bdf" "" { Schematic "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/compteurModule10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450436342649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450436342649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompteur4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decompteur4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decompteur4bits " "Found entity 1: decompteur4bits" {  } { { "decompteur4bits.bdf" "" { Schematic "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/decompteur4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450436342676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450436342676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compteur4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 compteur4bits " "Found entity 1: compteur4bits" {  } { { "compteur4bits.bdf" "" { Schematic "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/compteur4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450436342693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450436342693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_tff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_tff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_TFF " "Found entity 1: test_TFF" {  } { { "test_TFF.bdf" "" { Schematic "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/test_TFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450436342724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450436342724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_jk.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_jk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_JK " "Found entity 1: test_JK" {  } { { "test_JK.bdf" "" { Schematic "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/test_JK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450436342736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450436342736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bascule.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bascule.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bascule " "Found entity 1: bascule" {  } { { "bascule.bdf" "" { Schematic "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/bascule.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450436342746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450436342746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_D_latch-ARCH " "Found design unit 1: test_D_latch-ARCH" {  } { { "test_D_latch.vhd" "" { Text "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/test_D_latch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450436342755 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_D_latch " "Found entity 1: test_D_latch" {  } { { "test_D_latch.vhd" "" { Text "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/test_D_latch.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450436342755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450436342755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_tog_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_tog_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_Tog_flipflop-Arch " "Found design unit 1: test_Tog_flipflop-Arch" {  } { { "test_Tog_flipflop.vhd" "" { Text "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/test_Tog_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450436342764 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_Tog_flipflop " "Found entity 1: test_Tog_flipflop" {  } { { "test_Tog_flipflop.vhd" "" { Text "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/test_Tog_flipflop.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450436342764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450436342764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "compteurModule10 " "Elaborating entity \"compteurModule10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450436342842 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst3 inst3~_emulated inst3~1 " "Register \"inst3\" is converted into an equivalent circuit using register \"inst3~_emulated\" and latch \"inst3~1\"" {  } { { "compteurModule10.bdf" "" { Schematic "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/compteurModule10.bdf" { { 104 896 960 184 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1450436343660 "|compteurModule10|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst2 inst2~_emulated inst3~1 " "Register \"inst2\" is converted into an equivalent circuit using register \"inst2~_emulated\" and latch \"inst3~1\"" {  } { { "compteurModule10.bdf" "" { Schematic "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/compteurModule10.bdf" { { 104 728 792 184 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1450436343660 "|compteurModule10|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst1 inst1~_emulated inst3~1 " "Register \"inst1\" is converted into an equivalent circuit using register \"inst1~_emulated\" and latch \"inst3~1\"" {  } { { "compteurModule10.bdf" "" { Schematic "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/compteurModule10.bdf" { { 104 528 592 184 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1450436343660 "|compteurModule10|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst inst~_emulated inst3~1 " "Register \"inst\" is converted into an equivalent circuit using register \"inst~_emulated\" and latch \"inst3~1\"" {  } { { "compteurModule10.bdf" "" { Schematic "U:/Conception des Systèmes Numériques/TPs/TP3/bascule/compteurModule10.bdf" { { 104 352 416 184 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1450436343660 "|compteurModule10|inst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1450436343660 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450436344301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450436344301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450436344437 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450436344437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450436344437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450436344437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450436344498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 11:59:04 2015 " "Processing ended: Fri Dec 18 11:59:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450436344498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450436344498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450436344498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450436344498 ""}
