// Seed: 638716086
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  input id_4;
  input id_3;
  inout id_2;
  input id_1;
  rnmos #id_6 (
      .id_0(id_1 == id_5),
      .id_1(1),
      .id_2(id_4),
      .id_3(1),
      .id_4(1'h0),
      .id_5(id_3[1] - 1),
      .id_6(id_5),
      .id_7(id_5),
      .id_8(""),
      .id_9(id_1)
  );
  assign id_6 = id_4;
  logic id_7;
  logic id_8, id_9, id_10;
  logic id_11 = 1'b0;
  logic id_12;
endmodule
`define pp_6 0
`default_nettype wire
`define pp_7 0
