[VMEM] WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 2403 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 5330704 heartbeat IPC: 1.876 cumulative IPC: 1.876 (Simulation time: 00 hr 02 min 59 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 9885083 heartbeat IPC: 2.196 cumulative IPC: 2.023 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13879952 heartbeat IPC: 2.503 cumulative IPC: 2.161 (Simulation time: 00 hr 08 min 13 sec)
Warmup finished CPU 0 instructions: 40000001 cycles: 17590601 cumulative IPC: 2.274 (Simulation time: 00 hr 10 min 40 sec)
Warmup complete CPU 0 instructions: 40000001 cycles: 17590601 cumulative IPC: 2.274 (Simulation time: 00 hr 10 min 40 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 17590602 heartbeat IPC: 2.695 cumulative IPC: 5 (Simulation time: 00 hr 10 min 40 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 51965088 heartbeat IPC: 0.2909 cumulative IPC: 0.2909 (Simulation time: 00 hr 19 min 32 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 84698972 heartbeat IPC: 0.3055 cumulative IPC: 0.298 (Simulation time: 00 hr 28 min 11 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 118365032 heartbeat IPC: 0.297 cumulative IPC: 0.2977 (Simulation time: 00 hr 36 min 55 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 151919651 heartbeat IPC: 0.298 cumulative IPC: 0.2978 (Simulation time: 00 hr 45 min 41 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 184925653 heartbeat IPC: 0.303 cumulative IPC: 0.2988 (Simulation time: 00 hr 54 min 13 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 217667969 heartbeat IPC: 0.3054 cumulative IPC: 0.2999 (Simulation time: 01 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 250419788 heartbeat IPC: 0.3053 cumulative IPC: 0.3006 (Simulation time: 01 hr 10 min 54 sec)
Heartbeat CPU 0 instructions: 120000018 cycles: 282959430 heartbeat IPC: 0.3073 cumulative IPC: 0.3015 (Simulation time: 01 hr 19 min 13 sec)
Heartbeat CPU 0 instructions: 130000018 cycles: 316366913 heartbeat IPC: 0.2993 cumulative IPC: 0.3012 (Simulation time: 01 hr 27 min 48 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 331605987 cumulative IPC: 0.3016 (Simulation time: 01 hr 36 min 13 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 331605987 cumulative IPC: 0.3016 (Simulation time: 01 hr 36 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/wzz/ChampSim/traces/620.omnetpp_s-141B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3016 instructions: 100000004 cycles: 331605987
CPU 0 Branch Prediction Accuracy: 92.88% MPKI: 14.96 Average ROB Occupancy at Mispredict: 41.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.8359
BRANCH_INDIRECT: 0.359
BRANCH_CONDITIONAL: 12.47
BRANCH_DIRECT_CALL: 5e-05
BRANCH_INDIRECT_CALL: 0.8524
BRANCH_RETURN: 0.4381

cpu0->cpu0_STLB TOTAL        ACCESS:    2241325 HIT:    1755750 MISS:     485575 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2241325 HIT:    1755750 MISS:     485575 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 231.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3855458 HIT:    1955152 MISS:    1900306 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1968870 HIT:     725389 MISS:    1243481 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     261146 HIT:      66963 MISS:     194183 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1021380 HIT:    1019889 MISS:       1491 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     604062 HIT:     142911 MISS:     461151 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 192.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13432126 HIT:   13352197 MISS:      79929 MSHR_MERGE:      20005
cpu0->cpu0_L1I LOAD         ACCESS:   13432126 HIT:   13352197 MISS:      79929 MSHR_MERGE:      20005
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.48 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   40569572 HIT:   36749398 MISS:    3820174 MSHR_MERGE:    1045997
cpu0->cpu0_L1D LOAD         ACCESS:   21688921 HIT:   19248382 MISS:    2440539 MSHR_MERGE:     531582
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   18196517 HIT:   17421139 MISS:     775378 MSHR_MERGE:     514220
cpu0->cpu0_L1D TRANSLATION  ACCESS:     684134 HIT:      79877 MISS:     604257 MSHR_MERGE:        195
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 141.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11855524 HIT:   11553354 MISS:     302170 MSHR_MERGE:     146782
cpu0->cpu0_ITLB LOAD         ACCESS:   11855524 HIT:   11553354 MISS:     302170 MSHR_MERGE:     146782
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.482 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   37861453 HIT:   35428803 MISS:    2432650 MSHR_MERGE:     346713
cpu0->cpu0_DTLB LOAD         ACCESS:   37861453 HIT:   35428803 MISS:    2432650 MSHR_MERGE:     346713
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 59.06 cycles
cpu0->LLC TOTAL        ACCESS:    2605773 HIT:    1098302 MISS:    1507471 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1243481 HIT:     278337 MISS:     965144 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     194183 HIT:      69376 MISS:     124807 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     706958 HIT:     704008 MISS:       2950 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     461151 HIT:      46581 MISS:     414570 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 211.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6453
  ROW_BUFFER_MISS:    1497993
  AVG DBUS CONGESTED CYCLE: 23.1
Channel 0 WQ ROW_BUFFER_HIT:     130249
  ROW_BUFFER_MISS:     383962
  FULL:          0
Channel 0 REFRESHES ISSUED:      27630
