# The repo1_HDL-Projects 

[![Status](https://img.shields.io/badge/status-active-brightgreen.svg)]() [![License](https://img.shields.io/badge/license-Apache%20License%202.0-blue.svg)]()

Hello to you and welcome to my repo1_HDL-Projects. This repo contains a collection of interesting Verilog-HDL projects focused on scalable and reusable designs.

> feel free to point mistakes in [issues](https://github.com/Chinnam-Tejesh/repo1_HDL-Projects/issues), always learning :slightly_smiling_face:. 

___
## About the Project(s)

- Projects of interest can be included in your design, follow:
  - i) clone this repo on your work machine.
  - ii) `include design-file-name
    (in case of an error, try including the full path to the design file: /root_folder/parent_folder/design-file)

- Each project 
  - is made following RTL-Guidelines (avoiding inferring latches, fully synthesizable )
  - is made EDA-tool friendly
  - contains doc folder, that has 
    - Testbench.
    - detailed Doc containing design-images, output-images and log files.


___
## Projects List:

**Name of the Project** | **Status of the Project** | **Path to Design, from root**
---|---|---
i) testing column 1 | testing column 2 | testing column 3


___
## License
This repo is under the Apache License, Version 2.0 (SPDX ID: Apache-2.0).
Anyone is free to use/include the code in this repo, but keep the LICENSE and NOTICE files as they are.
