
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -294.01

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.38

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.38

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[662]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3549.87    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.79    1.47    1.91 ^ gen_regfile_ff.register_file_i.rf_reg_q[662]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.91   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[662]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.42    2.42   library removal time
                                  2.42   data required time
-----------------------------------------------------------------------------
                                  2.42   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                 -0.52   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.61    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.11    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[662]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3549.87    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.79    1.47    1.91 ^ gen_regfile_ff.register_file_i.rf_reg_q[662]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.91   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[662]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.37    1.83   library recovery time
                                  1.83   data required time
-----------------------------------------------------------------------------
                                  1.83   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
     1    1.09    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[14] (net)
                  0.01    0.00    0.08 ^ _16591_/A (BUF_X1)
     4   10.68    0.03    0.04    0.13 ^ _16591_/Z (BUF_X1)
                                         _10775_ (net)
                  0.03    0.00    0.13 ^ _16592_/A (BUF_X1)
    10   19.75    0.05    0.07    0.20 ^ _16592_/Z (BUF_X1)
                                         _10776_ (net)
                  0.05    0.00    0.20 ^ _16741_/A (BUF_X1)
    10   28.15    0.06    0.09    0.29 ^ _16741_/Z (BUF_X1)
                                         _10921_ (net)
                  0.06    0.01    0.30 ^ _16742_/A (BUF_X1)
    10   22.69    0.05    0.08    0.38 ^ _16742_/Z (BUF_X1)
                                         _10922_ (net)
                  0.05    0.00    0.38 ^ _16743_/A (BUF_X1)
    10   28.54    0.07    0.09    0.47 ^ _16743_/Z (BUF_X1)
                                         _10923_ (net)
                  0.07    0.00    0.48 ^ _16744_/A (BUF_X1)
    10   31.99    0.07    0.10    0.58 ^ _16744_/Z (BUF_X1)
                                         _10924_ (net)
                  0.07    0.00    0.58 ^ _16761_/B2 (AOI21_X1)
     1    1.89    0.02    0.02    0.60 v _16761_/ZN (AOI21_X1)
                                         _10941_ (net)
                  0.02    0.00    0.60 v _16776_/B1 (AOI221_X1)
     1    1.90    0.04    0.07    0.68 ^ _16776_/ZN (AOI221_X1)
                                         _10956_ (net)
                  0.04    0.00    0.68 ^ _16777_/A2 (NAND2_X1)
     3    9.25    0.02    0.04    0.72 v _16777_/ZN (NAND2_X1)
                                         _15760_ (net)
                  0.02    0.00    0.72 v _30413_/B (HA_X1)
     1    0.99    0.01    0.06    0.78 v _30413_/S (HA_X1)
                                         _15762_ (net)
                  0.01    0.00    0.78 v _17781_/A1 (OR2_X1)
     1    1.69    0.01    0.05    0.82 v _17781_/ZN (OR2_X1)
                                         _11920_ (net)
                  0.01    0.00    0.82 v _17784_/A2 (OAI33_X1)
     2    6.72    0.09    0.09    0.91 ^ _17784_/ZN (OAI33_X1)
                                         _11923_ (net)
                  0.09    0.00    0.91 ^ _17790_/A1 (NAND2_X1)
     5   16.04    0.04    0.07    0.99 v _17790_/ZN (NAND2_X1)
                                         _11929_ (net)
                  0.04    0.00    0.99 v _20108_/A1 (NOR2_X2)
     5    9.82    0.03    0.06    1.04 ^ _20108_/ZN (NOR2_X2)
                                         _03508_ (net)
                  0.03    0.00    1.04 ^ _21306_/A (BUF_X2)
    10   27.48    0.03    0.06    1.10 ^ _21306_/Z (BUF_X2)
                                         _04180_ (net)
                  0.03    0.00    1.10 ^ _21307_/B (XNOR2_X1)
     1    1.68    0.02    0.04    1.14 ^ _21307_/ZN (XNOR2_X1)
                                         _04181_ (net)
                  0.02    0.00    1.14 ^ _21308_/A2 (NOR2_X1)
     1    1.55    0.01    0.01    1.16 v _21308_/ZN (NOR2_X1)
                                         _04182_ (net)
                  0.01    0.00    1.16 v _21314_/A (AOI21_X1)
     2    7.73    0.05    0.07    1.23 ^ _21314_/ZN (AOI21_X1)
                                         _14465_ (net)
                  0.05    0.00    1.23 ^ _30071_/B (FA_X1)
     2    4.08    0.02    0.06    1.29 ^ _30071_/CO (FA_X1)
                                         _14467_ (net)
                  0.02    0.00    1.29 ^ _17048_/A (XOR2_X1)
    10   50.04    0.09    0.11    1.40 v _17048_/Z (XOR2_X1)
                                         alu_adder_result_ex[1] (net)
                  0.09    0.00    1.41 v _17049_/A (INV_X1)
     8   36.20    0.08    0.14    1.55 ^ _17049_/ZN (INV_X1)
                                         _16491_ (net)
                  0.08    0.00    1.55 ^ _30642_/B (HA_X1)
     1    0.98    0.01    0.04    1.59 ^ _30642_/CO (HA_X1)
                                         _16507_ (net)
                  0.01    0.00    1.59 ^ _20314_/A (BUF_X1)
     7   13.50    0.03    0.05    1.64 ^ _20314_/Z (BUF_X1)
                                         _03704_ (net)
                  0.03    0.00    1.64 ^ _20315_/A (INV_X1)
     3    3.06    0.01    0.01    1.65 v _20315_/ZN (INV_X1)
                                         _03705_ (net)
                  0.01    0.00    1.65 v _20320_/A1 (OR4_X1)
     1    1.71    0.02    0.08    1.74 v _20320_/ZN (OR4_X1)
                                         _03708_ (net)
                  0.02    0.00    1.74 v _20321_/A3 (NOR3_X1)
     2    7.18    0.07    0.10    1.83 ^ _20321_/ZN (NOR3_X1)
                                         _03709_ (net)
                  0.07    0.00    1.83 ^ _20322_/A3 (NAND3_X1)
     1    1.59    0.02    0.03    1.86 v _20322_/ZN (NAND3_X1)
                                         _03710_ (net)
                  0.02    0.00    1.86 v _20329_/A3 (NOR4_X1)
     1    5.06    0.07    0.11    1.97 ^ _20329_/ZN (NOR4_X1)
                                         _03716_ (net)
                  0.07    0.00    1.97 ^ _20342_/A1 (NAND3_X1)
     2    6.21    0.03    0.05    2.02 v _20342_/ZN (NAND3_X1)
                                         _03728_ (net)
                  0.03    0.00    2.02 v _20346_/A2 (OR4_X4)
     3   15.28    0.02    0.11    2.13 v _20346_/ZN (OR4_X4)
                                         _03732_ (net)
                  0.02    0.00    2.13 v _25691_/C2 (AOI211_X2)
     5   18.57    0.09    0.11    2.24 ^ _25691_/ZN (AOI211_X2)
                                         _07224_ (net)
                  0.09    0.00    2.24 ^ _26613_/A1 (OR2_X1)
     1    3.42    0.01    0.04    2.28 ^ _26613_/ZN (OR2_X1)
                                         _08042_ (net)
                  0.01    0.00    2.28 ^ _26614_/A (BUF_X4)
     7   30.60    0.02    0.03    2.32 ^ _26614_/Z (BUF_X4)
                                         _08043_ (net)
                  0.02    0.01    2.32 ^ _26625_/A1 (NAND3_X4)
     5    9.31    0.02    0.02    2.35 v _26625_/ZN (NAND3_X4)
                                         _08054_ (net)
                  0.02    0.00    2.35 v _26626_/S (MUX2_X1)
     1    2.41    0.01    0.05    2.40 ^ _26626_/Z (MUX2_X1)
                                         _08055_ (net)
                  0.01    0.00    2.40 ^ _26627_/A (BUF_X2)
     6   20.87    0.03    0.04    2.44 ^ _26627_/Z (BUF_X2)
                                         _08056_ (net)
                  0.03    0.00    2.45 ^ _26896_/A (BUF_X4)
    10   26.65    0.02    0.04    2.48 ^ _26896_/Z (BUF_X4)
                                         _08272_ (net)
                  0.02    0.00    2.48 ^ _26949_/S (MUX2_X1)
     1    1.39    0.01    0.06    2.54 v _26949_/Z (MUX2_X1)
                                         _02453_ (net)
                  0.01    0.00    2.54 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[4]$_DFFE_PP_/D (DFF_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[4]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[662]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3549.87    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.79    1.47    1.91 ^ gen_regfile_ff.register_file_i.rf_reg_q[662]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.91   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[662]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.37    1.83   library recovery time
                                  1.83   data required time
-----------------------------------------------------------------------------
                                  1.83   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
     1    1.09    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[14] (net)
                  0.01    0.00    0.08 ^ _16591_/A (BUF_X1)
     4   10.68    0.03    0.04    0.13 ^ _16591_/Z (BUF_X1)
                                         _10775_ (net)
                  0.03    0.00    0.13 ^ _16592_/A (BUF_X1)
    10   19.75    0.05    0.07    0.20 ^ _16592_/Z (BUF_X1)
                                         _10776_ (net)
                  0.05    0.00    0.20 ^ _16741_/A (BUF_X1)
    10   28.15    0.06    0.09    0.29 ^ _16741_/Z (BUF_X1)
                                         _10921_ (net)
                  0.06    0.01    0.30 ^ _16742_/A (BUF_X1)
    10   22.69    0.05    0.08    0.38 ^ _16742_/Z (BUF_X1)
                                         _10922_ (net)
                  0.05    0.00    0.38 ^ _16743_/A (BUF_X1)
    10   28.54    0.07    0.09    0.47 ^ _16743_/Z (BUF_X1)
                                         _10923_ (net)
                  0.07    0.00    0.48 ^ _16744_/A (BUF_X1)
    10   31.99    0.07    0.10    0.58 ^ _16744_/Z (BUF_X1)
                                         _10924_ (net)
                  0.07    0.00    0.58 ^ _16761_/B2 (AOI21_X1)
     1    1.89    0.02    0.02    0.60 v _16761_/ZN (AOI21_X1)
                                         _10941_ (net)
                  0.02    0.00    0.60 v _16776_/B1 (AOI221_X1)
     1    1.90    0.04    0.07    0.68 ^ _16776_/ZN (AOI221_X1)
                                         _10956_ (net)
                  0.04    0.00    0.68 ^ _16777_/A2 (NAND2_X1)
     3    9.25    0.02    0.04    0.72 v _16777_/ZN (NAND2_X1)
                                         _15760_ (net)
                  0.02    0.00    0.72 v _30413_/B (HA_X1)
     1    0.99    0.01    0.06    0.78 v _30413_/S (HA_X1)
                                         _15762_ (net)
                  0.01    0.00    0.78 v _17781_/A1 (OR2_X1)
     1    1.69    0.01    0.05    0.82 v _17781_/ZN (OR2_X1)
                                         _11920_ (net)
                  0.01    0.00    0.82 v _17784_/A2 (OAI33_X1)
     2    6.72    0.09    0.09    0.91 ^ _17784_/ZN (OAI33_X1)
                                         _11923_ (net)
                  0.09    0.00    0.91 ^ _17790_/A1 (NAND2_X1)
     5   16.04    0.04    0.07    0.99 v _17790_/ZN (NAND2_X1)
                                         _11929_ (net)
                  0.04    0.00    0.99 v _20108_/A1 (NOR2_X2)
     5    9.82    0.03    0.06    1.04 ^ _20108_/ZN (NOR2_X2)
                                         _03508_ (net)
                  0.03    0.00    1.04 ^ _21306_/A (BUF_X2)
    10   27.48    0.03    0.06    1.10 ^ _21306_/Z (BUF_X2)
                                         _04180_ (net)
                  0.03    0.00    1.10 ^ _21307_/B (XNOR2_X1)
     1    1.68    0.02    0.04    1.14 ^ _21307_/ZN (XNOR2_X1)
                                         _04181_ (net)
                  0.02    0.00    1.14 ^ _21308_/A2 (NOR2_X1)
     1    1.55    0.01    0.01    1.16 v _21308_/ZN (NOR2_X1)
                                         _04182_ (net)
                  0.01    0.00    1.16 v _21314_/A (AOI21_X1)
     2    7.73    0.05    0.07    1.23 ^ _21314_/ZN (AOI21_X1)
                                         _14465_ (net)
                  0.05    0.00    1.23 ^ _30071_/B (FA_X1)
     2    4.08    0.02    0.06    1.29 ^ _30071_/CO (FA_X1)
                                         _14467_ (net)
                  0.02    0.00    1.29 ^ _17048_/A (XOR2_X1)
    10   50.04    0.09    0.11    1.40 v _17048_/Z (XOR2_X1)
                                         alu_adder_result_ex[1] (net)
                  0.09    0.00    1.41 v _17049_/A (INV_X1)
     8   36.20    0.08    0.14    1.55 ^ _17049_/ZN (INV_X1)
                                         _16491_ (net)
                  0.08    0.00    1.55 ^ _30642_/B (HA_X1)
     1    0.98    0.01    0.04    1.59 ^ _30642_/CO (HA_X1)
                                         _16507_ (net)
                  0.01    0.00    1.59 ^ _20314_/A (BUF_X1)
     7   13.50    0.03    0.05    1.64 ^ _20314_/Z (BUF_X1)
                                         _03704_ (net)
                  0.03    0.00    1.64 ^ _20315_/A (INV_X1)
     3    3.06    0.01    0.01    1.65 v _20315_/ZN (INV_X1)
                                         _03705_ (net)
                  0.01    0.00    1.65 v _20320_/A1 (OR4_X1)
     1    1.71    0.02    0.08    1.74 v _20320_/ZN (OR4_X1)
                                         _03708_ (net)
                  0.02    0.00    1.74 v _20321_/A3 (NOR3_X1)
     2    7.18    0.07    0.10    1.83 ^ _20321_/ZN (NOR3_X1)
                                         _03709_ (net)
                  0.07    0.00    1.83 ^ _20322_/A3 (NAND3_X1)
     1    1.59    0.02    0.03    1.86 v _20322_/ZN (NAND3_X1)
                                         _03710_ (net)
                  0.02    0.00    1.86 v _20329_/A3 (NOR4_X1)
     1    5.06    0.07    0.11    1.97 ^ _20329_/ZN (NOR4_X1)
                                         _03716_ (net)
                  0.07    0.00    1.97 ^ _20342_/A1 (NAND3_X1)
     2    6.21    0.03    0.05    2.02 v _20342_/ZN (NAND3_X1)
                                         _03728_ (net)
                  0.03    0.00    2.02 v _20346_/A2 (OR4_X4)
     3   15.28    0.02    0.11    2.13 v _20346_/ZN (OR4_X4)
                                         _03732_ (net)
                  0.02    0.00    2.13 v _25691_/C2 (AOI211_X2)
     5   18.57    0.09    0.11    2.24 ^ _25691_/ZN (AOI211_X2)
                                         _07224_ (net)
                  0.09    0.00    2.24 ^ _26613_/A1 (OR2_X1)
     1    3.42    0.01    0.04    2.28 ^ _26613_/ZN (OR2_X1)
                                         _08042_ (net)
                  0.01    0.00    2.28 ^ _26614_/A (BUF_X4)
     7   30.60    0.02    0.03    2.32 ^ _26614_/Z (BUF_X4)
                                         _08043_ (net)
                  0.02    0.01    2.32 ^ _26625_/A1 (NAND3_X4)
     5    9.31    0.02    0.02    2.35 v _26625_/ZN (NAND3_X4)
                                         _08054_ (net)
                  0.02    0.00    2.35 v _26626_/S (MUX2_X1)
     1    2.41    0.01    0.05    2.40 ^ _26626_/Z (MUX2_X1)
                                         _08055_ (net)
                  0.01    0.00    2.40 ^ _26627_/A (BUF_X2)
     6   20.87    0.03    0.04    2.44 ^ _26627_/Z (BUF_X2)
                                         _08056_ (net)
                  0.03    0.00    2.45 ^ _26896_/A (BUF_X4)
    10   26.65    0.02    0.04    2.48 ^ _26896_/Z (BUF_X4)
                                         _08272_ (net)
                  0.02    0.00    2.48 ^ _26949_/S (MUX2_X1)
     1    1.39    0.01    0.06    2.54 v _26949_/Z (MUX2_X1)
                                         _02453_ (net)
                  0.01    0.00    2.54 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[4]$_DFFE_PP_/D (DFF_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[4]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.44e-03   1.56e-04   1.30e-02  16.2%
Combinational          3.00e-02   3.66e-02   4.29e-04   6.70e-02  83.4%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.14e-02   3.85e-02   5.85e-04   8.04e-02 100.0%
                          51.4%      47.8%       0.7%
