# SoC Pre-Synthesis & Post-Synthesis Verification


## ðŸ”¹ Pre-Synthesis Simulation

### **Definition**

Pre-synthesis simulation is the process of verifying the **functional correctness of a design at the RTL (Register Transfer Level)** before any logic synthesis is performed.

At this stage, the design is described using **behavioral and structural Verilog constructs** such as `always` blocks, `if-else`, `case` statements, and registers.

---

### **Purpose of Pre-Synthesis Simulation**

* Validate the **intended functionality** of the design
* Ensure correct **clock and reset behavior**
* Detect logical errors early in the design cycle
* Verify module integration before synthesis

---

### **Characteristics**

* Uses **RTL source files**
* No technology-specific cells are involved
* Timing delays are ideal (zero delay)
* Simulation focuses purely on **functionality**

---

### **Tools Used**

* Icarus Verilog (iverilog)
* GTKWave (waveform viewing)

---



### **In This Project**

In this project, pre-synthesis simulation was performed on the **Tiny RISC-V SoC RTL** to verify:

* Proper reset and clock operation
* Stable signal behavior without unknown states
* Correct integration of CPU, memory, and peripherals

---
### Direcotory structure
```bash
manohar-g@manohar-g-Lenovo-E41-55:~/pre_post_synth$ tree
.
â”œâ”€â”€ sim
â”‚Â Â  â””â”€â”€ WEEK_2
â”‚Â Â      â”œâ”€â”€ post_synth
â”‚Â Â      â”‚Â Â  â”œâ”€â”€ post_synth.vcd
â”‚Â Â      â”‚Â Â  â”œâ”€â”€ soc_post
â”‚Â Â      â”‚Â Â  â”œâ”€â”€ soc_top.v
â”‚Â Â      â”‚Â Â  â””â”€â”€ tb_soc_post.v
â”‚Â Â      â””â”€â”€ pre_synth
â”‚Â Â          â”œâ”€â”€ rtl.vcd
â”‚Â Â          â”œâ”€â”€ soc_rtl
â”‚Â Â          â””â”€â”€ tb_soc_rtl.v
â””â”€â”€ src
    â”œâ”€â”€ alu.v
    â”œâ”€â”€ bus_arbiter.v
    â”œâ”€â”€ control.v
    â”œâ”€â”€ core.v
    â”œâ”€â”€ dmem_synth.v
    â”œâ”€â”€ fir_accel.v
    â”œâ”€â”€ gpio.v
    â”œâ”€â”€ imem_synth.v
    â”œâ”€â”€ pc.v
    â”œâ”€â”€ regfile.v
    â”œâ”€â”€ simple_bus.v
    â”œâ”€â”€ soc_top.v
    â”œâ”€â”€ spi_master.v
    â””â”€â”€ uart.v

6 directories, 21 files
manohar-g@manohar-g-Lenovo-E41-55:~/pre_post_synth$ 
```

### pre_synth Simulation
 ***1.Compile RTL***
```bash  
cd sim/WEEK_2/pre_synth

iverilog -g2012 -o soc_rtl \
  tb_soc_rtl.v \
  ../../../src/soc_top.v \
  ../../../src/core.v \
  ../../../src/alu.v \
  ../../../src/control.v \
  ../../../src/regfile.v \
  ../../../src/pc.v \
  ../../../src/imem_synth.v \
  ../../../src/dmem_synth.v \
  ../../../src/simple_bus.v \
  ../../../src/bus_arbiter.v \
  ../../../src/uart.v \
  ../../../src/spi_master.v \
  ../../../src/gpio.v \
  ../../../src/fir_accel.v
```

### **Conclusion (Pre-Synthesis)**

Pre-synthesis simulation ensures that the RTL design is **functionally correct and ready for synthesis**, reducing the risk of errors propagating into later stages of the ASIC flow.

---

## ðŸ”¹ Post-Synthesis Simulation

### **Definition**

Post-synthesis simulation is the process of verifying the design **after logic synthesis**, using the **gate-level netlist** generated by the synthesis tool.

The RTL is replaced by a network of **technology-specific standard cells**, making this stage closer to the actual hardware implementation.

---

### **Purpose of Post-Synthesis Simulation**

* Ensure synthesis did not alter the designâ€™s functionality
* Verify correct mapping of RTL logic to standard cells
* Detect synthesis-related issues such as missing resets or unintended logic changes
* Confirm equivalence between RTL and synthesized design

---

### **Characteristics**

* Uses **gate-level netlist**
* Includes **standard cell models** from the PDK
* Timing delays may be ignored (functional simulation)
* Focuses on **structural and functional correctness**

---

### **Tools Used**

* Icarus Verilog (functional gate-level simulation)
* Sky130 standard cell Verilog models
* GTKWave (waveform viewing)

---

### **In This Project**

Post-synthesis simulation was performed using the **synthesized netlist generated by OpenLane** and **Sky130 standard cell libraries**.
The observed behavior matched the pre-synthesis RTL simulation, confirming that the synthesis process preserved functional correctness.

---

### **Note on Timing Warnings**

During post-synthesis simulation, timing-related warnings may appear due to limited timing support in Icarus Verilog. These warnings originate from standard cell timing specifications and do not affect functional verification.

---

### **Conclusion (Post-Synthesis)**

Post-synthesis simulation confirms that the synthesized gate-level design behaves identically to the original RTL, ensuring readiness for physical design stages.

---

## ðŸ”¹ Key Difference Summary

| Aspect         | Pre-Synthesis      | Post-Synthesis               |
| -------------- | ------------------ | ---------------------------- |
| Design Level   | RTL                | Gate-level                   |
| Input Files    | RTL Verilog        | Synthesized netlist          |
| Standard Cells | Not used           | Used                         |
| Timing         | Ideal (zero delay) | Functional (delays ignored)  |
| Main Goal      | Verify logic       | Verify synthesis correctness |

---

## ðŸ”¹ Overall Importance

> Performing both pre-synthesis and post-synthesis simulations ensures a robust and reliable ASIC design flow by validating functionality before and after synthesis. This methodology follows industry best practices and academic tapeout programs.

---
