cscope 15 D:\Workspace\Emblocks\PXA168\OBM"               0000195566
	@D:\Workspace\Emblocks\PXA168\OBM\src\driver\SPIFlash.c

20 
	~"SPIFœsh.h
"

21 
	~"Eº‹s.h
"

22 
	~"Fœsh.h
"

23 
	~"gpio.h
"

25 
	~"Pœtf‹mC⁄fig.h
"

29 
E«bÀIrqI¡îru±s
();

30 
DißbÀIrqI¡îru±s
();

32 c⁄° 
SPI_COMMANDS_T
 *
	gpSPI_comm™ds
;

34 
SPI_DEVICE_INFO_T
 c⁄° 
	g•i_devi˚s
[] = {

45 
SPI_COMMANDS_T
 c⁄° 
	g•i_comm™d_£t
[] = {

47 {0x03, 0x05, 0x06, 0x02, 
NULL
, 0xD8, 0xC7, 0x01, 0x01},

48 {0x03, 0x05, 0x06, 0x02, 
NULL
, 0xD8, 0xC7, 0x01, 0x01},

49 {0x03, 0x05, 0x06, 0x02, 
NULL
, 0xD8, 0xC7, 0x01, 0x01},

50 {0x03, 0x05, 0x06, 0x02, 
NULL
, 0xD8, 0xC7, 0x01, 0x01},

51 {0x03, 0xD7, 
NULL
, 0x84, 0x88, 0x50, 0xC794809A, 0x04, 0x80},

56 
	gSPI_ID
;

58 
FœshPr›îtõs_T
 
	gFœshPr›
[2];

59 
FœshBoŸTy≥_T
 
	gCuºítFœshBoŸTy≥
;

61 
P_FœshPr›îtõs_T
 
	$GëFœshPr›îtõs
(
FœshBoŸTy≥_T
 
FœshBoŸTy≥
)

63 i‡(
FœshBoŸTy≥
 =
BOOT_FLASH
)

64  &
FœshPr›
[0];

66  &
FœshPr›
[1];

67 
	}
}

69 
	$SëCuºítFœshBoŸTy≥
(
FœshBoŸTy≥_T
 
FœshBoŸTy≥
)

71 
CuºítFœshBoŸTy≥
 = 
FœshBoŸTy≥
;

73 
	}
}

76 
	$Endün_C⁄vît
 (
ö
)

78 
out
;

79 
out
 = 
ö
 << 24;

80 
out
 |(
ö
 & 0xFF00) << 8;

81 
out
 |(
ö
 & 0xFF0000) >> 8;

82 
out
 |(
ö
 & 0xFF000000) >> 24;

83  
out
;

84 
	}
}

98 
UINT_T
 
	$InôülizeSPIDevi˚
(
UINT8_T
 
FœshNum
, 
FœshBoŸTy≥_T
 
FœshBoŸTy≥
)

100 
RëvÆ
 = 
NoEº‹
;

101 
i
, 
ID
;

103 
P_FœshPr›îtõs_T
 
pFœshP
 = 
	`GëFœshPr›îtõs
(
FœshBoŸTy≥
);

104 
pSPI_comm™ds
 = 
NULL
;

106 
	`ChùSñe˘SPI
();

109 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PDR
), 
BIT14
);

111 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PSR
), 
BIT14
);

114 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

115 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

116 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_SSE
);

119 *
SSP_DR
 = 
SPI_CMD_RELEASE_POWER_DOWN
;

121 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PCR
), 
BIT14
);

124 *
SSP_SR
 & 0xF10);

126 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PSR
), 
BIT14
);

129 
	`SPI_RódID
(&
SPI_ID
);

130 
i
 = 0; (
•i_devi˚s
[i].
SPI_ID
 != 0); i++)

132 if((
SPI_ID
 & 0xFFFFFFË=
•i_devi˚s
[
i
].SPI_ID)

135 
pFœshP
->
BlockSize
 = 
•i_devi˚s
[
i
].
SPI_SECTOR_SIZE
;

136 
pFœshP
->
PageSize
 = 
•i_devi˚s
[
i
].
SPI_PAGE_SIZE
;

137 
pFœshP
->
NumBlocks
 = 
•i_devi˚s
[
i
].
SPI_CAPACITY
 / spi_devi˚s[i].
SPI_SECTOR_SIZE
;

139 
pSPI_comm™ds
 = &
•i_comm™d_£t
[
i
];

141 
RëvÆ
 = 
NoEº‹
;

146 if(
pSPI_comm™ds
 =
NULL
)

148 
pFœshP
->
BlockSize
 = 
•i_devi˚s
[0].
SPI_SECTOR_SIZE
;

149 
pFœshP
->
PageSize
 = 
•i_devi˚s
[0].
SPI_PAGE_SIZE
;

150 
pFœshP
->
NumBlocks
 = 
•i_devi˚s
[0].
SPI_CAPACITY
 / spi_devi˚s[0].
SPI_SECTOR_SIZE
;

152 
pSPI_comm™ds
 = &
•i_comm™d_£t
[0];

155 
	`SëCuºítFœshBoŸTy≥
(
FœshBoŸTy≥
);

157 
pFœshP
->
RódFromFœsh
 = &
SPI_Ród
;

158 
pFœshP
->
WrôeToFœsh
 = &
SPI_Wrôe
;

159 
pFœshP
->
Eø£Fœsh
 = &
SPI_Eø£
;

160 
pFœshP
->
WùeFœsh
 = &
SPI_Wùe
;

161 
pFœshP
->
Re£tFœsh
 = 
NULL
;

162 
pFœshP
->
FœshSëtögs
.
U£BBM
 = 0;

163 
pFœshP
->
FœshSëtögs
.
U£S∑ªAªa
 = 0;

164 
pFœshP
->
FœshSëtögs
.
SASize
 = 0;

165 
pFœshP
->
FœshSëtögs
.
U£HwEcc
 = 0;

166 
pFœshP
->
SåómögFœsh
 = 
FALSE
;

167 
pFœshP
->
SègedInôRequúed
 = 
FALSE
;

168 
pFœshP
->
FœshTy≥
 = 
SPI_FLASH
;

169 
pFœshP
->
FöÆizeFœsh
 = 
NULL
;

171 
pFœshP
->
TimFœshAddªss
 = 0;

174  
RëvÆ
;

175 
	}
}

179 #i‚de‡
SPI_PIO


194 
__©åibuã__
 ((
	$Æig√d
(16)))
XLLP_DMAC_DESCRIPTOR_T
 
TX_Desc0
;

195 
	`__©åibuã__
 ((
	$Æig√d
(16)))
XLLP_DMAC_DESCRIPTOR_T
 
TX_Desc1
;

196 
	`__©åibuã__
 ((
	$Æig√d
(16)))
XLLP_DMAC_DESCRIPTOR_T
 
RX_Desc0
;

197 
	`__©åibuã__
 ((
	$Æig√d
(16)))
XLLP_DMAC_DESCRIPTOR_T
 
RX_Desc1
;

201 
	`__©åibuã__
 ((
	$Æig√d
(16)))
tx1_comm™d
;

202 
	`__©åibuã__
 ((
	$Æig√d
(16)))
rx1_‰omcomm™d
;

203 
	`__©åibuã__
 ((
	$Æig√d
(16)))
tx2_run˛ocks
;

208 
	$SPI_Ród
(
FœshOff£t
, 
Buf„r
, 
Size
, 
FœshBoŸTy≥_T
 
FœshBoŸTy≥
)

210 
i
=0;

211 *
buff
;

212 
ªad_size
, 
tŸÆ_size
;

213 
DMA_CMDx_T
 
RX_Cmd
, 
TX_Cmd
;

214 
P_XLLP_DMAC_DESCRIPTOR_T
 
pRX_Desc
[2], 
pTX_Desc
[2];

217 
	`DißbÀIrqI¡îru±s
();

221 
buff
 = (*)
Buf„r
;

223 
tŸÆ_size
 = 
Size
;

225 
ªad_size
 = 
Size
 > 4096 ? 4096 : Size;

226 
Size
 -
ªad_size
;

231 
tx1_comm™d
 = (
pSPI_comm™ds
->
SPI_READ_CMD
 << 24Ë| (
FœshOff£t
 & 0x00FFFFFF);

232 
tx1_comm™d
 = 
	`Endün_C⁄vît
(tx1_command);

234 
tx2_run˛ocks
 = 0xb2b4b6ba;

237 
pRX_Desc
[0] = &
RX_Desc0
;

238 
pRX_Desc
[1] = &
RX_Desc1
;

240 
pTX_Desc
[0] = &
TX_Desc0
;

241 
pTX_Desc
[1] = &
TX_Desc1
;

244 
RX_Cmd
.
vÆue
 = 0;

245 
RX_Cmd
.
bôs
.
IncSrcAddr
 = 0;

246 
RX_Cmd
.
bôs
.
IncTrgAddr
 = 1;

247 
RX_Cmd
.
bôs
.
FlowSrc
 = 1;

248 
RX_Cmd
.
bôs
.
FlowTrg
 = 0;

249 
RX_Cmd
.
bôs
.
Width
 = 1;

250 
RX_Cmd
.
bôs
.
MaxBur°Size
 = 1;

252 
TX_Cmd
.
vÆue
 = 0;

253 
TX_Cmd
.
bôs
.
IncSrcAddr
 = 0;

254 
TX_Cmd
.
bôs
.
IncTrgAddr
 = 0;

255 
TX_Cmd
.
bôs
.
FlowSrc
 = 0;

256 
TX_Cmd
.
bôs
.
FlowTrg
 = 1;

257 
TX_Cmd
.
bôs
.
Width
 = 1;

258 
TX_Cmd
.
bôs
.
MaxBur°Size
 = 1;

261 
	`c⁄figDes¸ùt‹
(
pRX_Desc
[0],ÖRX_Desc[1],()
SSP_DR
, ()&
rx1_‰omcomm™d
, &
RX_Cmd
, 4, 0);

262 
	`c⁄figDes¸ùt‹
(
pRX_Desc
[1], 
NULL
, ()
SSP_DR
, ()
Buf„r
, &
RX_Cmd
, 
ªad_size
, 1);

265 
	`c⁄figDes¸ùt‹
(
pTX_Desc
[0],ÖTX_Desc[1], ()&
tx1_comm™d
, ()
SSP_DR
, &
TX_Cmd
, 4, 0);

266 
	`c⁄figDes¸ùt‹
(
pTX_Desc
[1], 
NULL
, ()&
tx2_run˛ocks
, ()
SSP_DR
, &
TX_Cmd
, 
ªad_size
, 1);

269 
Buf„r
 +
ªad_size
;

270 
ªad_size
 = 
Size
 > 4096 ? 4096 : Size;

274 
	`XŒpDmacM≠Devi˚ToCh™√l
(
SSP_RX_DMA_DEVICE
, 
SSP_RX_CHANNEL
);

275 
	`XŒpDmacM≠Devi˚ToCh™√l
(
SSP_TX_DMA_DEVICE
, 
SSP_TX_CHANNEL
);

278 
	`lﬂdDes¸ùt‹
 (
pRX_Desc
[0], 
SSP_RX_CHANNEL
);

279 
	`lﬂdDes¸ùt‹
 (
pTX_Desc
[0], 
SSP_TX_CHANNEL
);

282 
	`ÆignCh™√l
(
SSP_RX_CHANNEL
, 1);

285 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

286 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
 | 0x300483);

289 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_SSE
);

292 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PCR
), 
BIT14
);

295 
	`XŒpDmacSèπTøns„r
(
SSP_RX_CHANNEL
);

296 
	`XŒpDmacSèπTøns„r
(
SSP_TX_CHANNEL
);

299 
Size
 > 0)

306 if–(
	`ªadDmaSètusRegi°î
(
SSP_TX_CHANNEL
Ë& 
XLLP_DMAC_DCSR_STOP_INTR
) &&

307 (
	`ªadDmaSètusRegi°î
(
SSP_RX_CHANNEL
Ë& 
XLLP_DMAC_DCSR_STOP_INTR
) )

310 
	`c⁄figDes¸ùt‹
(
pRX_Desc
[1], 
NULL
, ()
SSP_DR
, ()
Buf„r
, &
RX_Cmd
, 
ªad_size
, 1);

311 
	`c⁄figDes¸ùt‹
(
pTX_Desc
[1], 
NULL
, ()&
tx2_run˛ocks
, ()
SSP_DR
, &
TX_Cmd
, 
ªad_size
, 1);

312 
	`lﬂdDes¸ùt‹
 (
pRX_Desc
[1], 
SSP_RX_CHANNEL
);

313 
	`lﬂdDes¸ùt‹
 (
pTX_Desc
[1], 
SSP_TX_CHANNEL
);

314 
	`XŒpDmacSèπTøns„r
(
SSP_RX_CHANNEL
);

315 
	`XŒpDmacSèπTøns„r
(
SSP_TX_CHANNEL
);

317 
Size
 -
ªad_size
;

318 
Buf„r
 +
ªad_size
;

319 
ªad_size
 = 
Size
 > 4096 ? 4096 : Size;

324 (
	`ªadDmaSètusRegi°î
(
SSP_RX_CHANNEL
Ë& 
XLLP_DMAC_DCSR_STOP_INTR
) == 0);

327 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PSR
), 
BIT14
);

330 
	`ªg_bô_˛r
(
SSP_CR0
, 
SSP_CR0_SSE
);

332 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

333 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

336 
	`XŒpDmacUnM≠Devi˚ToCh™√l
(
SSP_RX_DMA_DEVICE
, 
SSP_RX_CHANNEL
);

337 
	`XŒpDmacUnM≠Devi˚ToCh™√l
(
SSP_TX_DMA_DEVICE
, 
SSP_TX_CHANNEL
);

340 
	`E«bÀIrqI¡îru±s
();

343 
	}
}

354 
	$SPI_Ród
(
FœshOff£t
, 
Buf„r
, 
Size
, 
FœshBoŸTy≥_T
 
FœshBoŸTy≥
)

356 
i
=0;

357 
dummy
[4];

358 
ãmp
;

359 *
buff
 = (*Ë
Buf„r
;

363 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

364 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

366 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_DSS_32
);

368 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_SSE
);

371 
ãmp
 = 
pSPI_comm™ds
->
SPI_READ_CMD
 << 24;

372 
ãmp
 |
FœshOff£t
 & 0xFFFFFF;

375 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PCR
), 
BIT14
);

377 *
SSP_DR
 = 
ãmp
;

378 *
SSP_DR
 = 0;

382 if((*
SSP_SR
 & 0x8) == 0x8)

383 
dummy
[
i
++] = *
SSP_DR
;

384 }
i
 < 1);

388 
Size
 >>= 2;

390 
i
 = 0; i < 
Size
;)

393 *
SSP_DR
 = 0;

395 !(*
SSP_SR
 & 0x8));

396 
buff
[
i
] = *
SSP_DR
;

397 
i
++;

402 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PSR
), 
BIT14
);

405 
	`ªg_bô_˛r
(
SSP_CR0
, 
SSP_CR0_SSE
);

407 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

408 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

411 
i
 = 0; i < 
Size
; i++)

412 
buff
[
i
] = 
	`Endün_C⁄vît
(buff[i]);

415 
	}
}

432 
	$SPI_RódSètus
(
Waô
)

434 
i
=0, 
ã°
;

435 
ªad
, 
ªady
, 
dummy
, 
°©us
;

437 
°©us
 = 
NoEº‹
;

438 
ªad
 = 
FALSE
;

441 
ªady
 = (
Waô
Ë? 
FALSE
 : 
TRUE
;

457 
	`ªg_bô_˛r
(
SSP_CR0
, 
SSP_CR0_SSE
);

459 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

460 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

462 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_SSE
);

465 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PCR
), 
BIT14
);

468 *
SSP_DR
 = 
pSPI_comm™ds
->
SPI_READ_STAUS_CMD
;

469 *
SSP_DR
 = 0;

472 (*
SSP_SR
 & 0x8) != 0x8);

473 
dummy
 = *
SSP_DR
;

478 *
SSP_DR
 = 0;

479 (*
SSP_SR
 & 0x8) != 0x8);

482 
ªad
 = 
TRUE
;

483 
°©us
 = *
SSP_DR
;

485 
ã°
 = 
pSPI_comm™ds
->
SPI_WAIT_BIT
;

488 if((
°©us
 & 
pSPI_comm™ds
->
SPI_WAIT_BIT
) == 0)

489 
ªady
 = 
TRUE
;

492 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PSR
), 
BIT14
);

495 
	`ªg_bô_˛r
(
SSP_CR0
, 
SSP_CR0_SSE
);

497 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

498 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

502 }(!
ªad
Ë|| (!
ªady
));

506  
°©us
;

507 
	}
}

514 
	$SPI_WrôeE«bÀ
()

516 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

517 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

518 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_SSE
);

520 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PCR
), 
BIT14
);

522 *
SSP_DR
 = 
pSPI_comm™ds
->
SPI_WRITE_ENABLE_CMD
;

525 (*
SSP_SR
 & 0xF00) != 0);

527 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PSR
), 
BIT14
);

531 
	}
}

538 
	$SPI_RódID
(*
buf„r
)

540 
i
=0;

541 
°©us
, 
dummy
;

542 
ªad
 = 
FALSE
;

545 
	`ªg_bô_˛r
(
SSP_CR0
, 
SSP_CR0_SSE
);

547 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

548 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

550 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_DSS_32
);

552 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_SSE
);

555 *
SSP_DR
 = (
SPI_CMD_JEDEC_ID
 << 24);

557 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PCR
), 
BIT14
);

560 *
SSP_SR
 & 0xF10);

562 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PSR
), 
BIT14
);

566 *
buf„r
 = *
SSP_DR
;

569 
	`ªg_bô_˛r
(
SSP_CR0
, 
SSP_CR0_SSE
);

571 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

572 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

575 
	}
}

585 
	$SPI_Wrôe
(
Addªss
, 
Buf„r
, 
Size
, 
FœshBoŸTy≥_T
 
FœshBoŸTy≥
)

587 
°©us
, 
wrôe_size
;

588 
∑ge_sz
, 
∑ge_mask
;

589 
P_FœshPr›îtõs_T
 
pFœshP
 = 
	`GëFœshPr›îtõs
(
FœshBoŸTy≥
);

591 
∑ge_sz
 = 
pFœshP
->
PageSize
;

592 
∑ge_mask
 = 
∑ge_sz
 - 1;

597 
wrôe_size
 = 
∑ge_sz
 - (
Addªss
 & 
∑ge_mask
);

599 
wrôe_size
 = wrôe_sizê> 
Size
 ? Size : write_size;

601 
°©us
 = 
	`SPI_RódSètus
(
TRUE
);

605 
	`SPI_WrôeE«bÀ
();

607 
	`SPI_wrôe_°age1
(
Addªss
, 
Buf„r
, 
wrôe_size
);

608 if(
pSPI_comm™ds
->
SPI_WRITE_STAGE2_CMD
 !
NULL
)

609 
	`SPI_wrôe_°age2
(
Addªss
);

611 
Addªss
 +
wrôe_size
;

612 
Buf„r
 +
wrôe_size
;

613 
Size
 -
wrôe_size
;

615 
wrôe_size
 = 
Size
 > 
∑ge_sz
 ?Öage_sz : Size;

616 } 
Size
 > 0);

619 
	}
}

629 
	$SPI_∑ge_wrôe
(
Addªss
, 
Buf„r
, 
Size
)

631 
ãmp
;

632 
i
;

633 
dummy
[
SSP_MAX_TX_SIZE_WORDS
];

634 *
buff
 = (*Ë
Buf„r
;

637 
Size
 >>= 2;

639 
i
 = 0; i < 
Size
; i++)

640 
dummy
[
i
] = 
	`Endün_C⁄vît
(
buff
[i]);

643 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

644 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

646 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_DSS_32
);

648 
	`ªg_bô_£t
(
SSP_CR1
, 0x000003C0);

650 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_SSE
);

653 
ãmp
 = 
pSPI_comm™ds
->
SPI_WRITE_STAGE1_CMD
 << 24;

654 
ãmp
 |
Addªss
 & 0xFFFFFF;

656 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PCR
), 
BIT14
);

657 *
SSP_DR
 = 
ãmp
;

660 
i
 = 0; i < 
Size
;)

662 if(*
SSP_SR
 & 0x4)

664 *
SSP_DR
 = 
dummy
[
i
];

665 
i
++;

670 (*
SSP_SR
 & 0xF10) != 0x0);

672 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PSR
), 
BIT14
);

674 
	`ªg_bô_˛r
(
SSP_CR0
, 
SSP_CR0_SSE
);

676 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

677 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

680 
	}
}

688 
	$SPI_wrôe_°age1
(
Addªss
, 
Buf„r
, 
Size
)

690 
i
, 
wr_amt
;

692 
i
 = 0; i < 
Size
; )

695 
wr_amt
 = 
Size
 > 
SSP_MAX_TX_SIZE_BYTES
 ? SSP_MAX_TX_SIZE_BYTES : Size;

697 
	`SPI_∑ge_wrôe
(
Addªss
 + 
i
, 
Buf„r
 + i, 
wr_amt
);

699 
i
 +
wr_amt
;

701 
	`SPI_RódSètus
(
TRUE
);

704 
	}
}

712 
	$SPI_wrôe_°age2
(
Addªss
)

714 
ãmp
;

717 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

718 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

720 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_DSS_32
);

722 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_SSE
);

725 
ãmp
 = 
pSPI_comm™ds
->
SPI_WRITE_STAGE2_CMD
 << 24;

726 
ãmp
 |
Addªss
 & 0xFFFFFF;

728 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PCR
), 
BIT14
);

729 *
SSP_DR
 = 
ãmp
;

732 (*
SSP_SR
 & 0xF10) != 0x0);

734 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PSR
), 
BIT14
);

736 
	`ªg_bô_˛r
(
SSP_CR0
, 
SSP_CR0_SSE
);

738 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

739 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

742 
	}
}

751 
	$SPI_Eø£
(
Addªss
, 
Size
, 
FœshBoŸTy≥_T
 
FœshBoŸTy≥
)

753 
£˘‹_mask
, 
£˘‹_size
;

754 
P_FœshPr›îtõs_T
 
pFœshP
 = 
	`GëFœshPr›îtõs
(
FœshBoŸTy≥
);

756 
£˘‹_size
 = 
pFœshP
->
BlockSize
;

757 
£˘‹_mask
 = 
£˘‹_size
 - 1;

760 
Size
 +
Addªss
 & 
£˘‹_mask
;

761 
Addªss
 &~
£˘‹_mask
;

765 
	`SPI_RódSètus
(
TRUE
);

766 
	`SPI_WrôeE«bÀ
();

768 
	`SPI_îa£_£˘‹
(
Addªss
);

770 
Size
 -Sizê> 
£˘‹_size
 ? sector_size : Size;

771 
Addªss
 +
£˘‹_size
;

772 }
Size
 > 0);

775 
	}
}

783 
	$SPI_îa£_£˘‹
(
addªss
)

785 
ãmp
;

788 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

789 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

791 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_DSS_32
);

793 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_SSE
);

796 
ãmp
 = 
pSPI_comm™ds
->
SPI_ERASE_CMD
 << 24;

797 
ãmp
 |
addªss
 & 0xFFFFFF;

799 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PCR
), 
BIT14
);

800 *
SSP_DR
 = 
ãmp
;

803 (*
SSP_SR
 & 0xF10) != 0x0);

805 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PSR
), 
BIT14
);

807 
	`ªg_bô_˛r
(
SSP_CR0
, 
SSP_CR0_SSE
);

809 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

810 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

813 
	}
}

822 
	$SPI_Wùe
(
FœshBoŸTy≥_T
 
FœshBoŸTy≥
)

824 
P_FœshPr›îtõs_T
 
pFœshP
 = 
	`GëFœshPr›îtõs
(
FœshBoŸTy≥
);

825 
ãmp
;

829 
	`SPI_RódSètus
(
TRUE
);

832 
	`SPI_WrôeE«bÀ
();

837 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

838 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

842 
ãmp
 = 
pSPI_comm™ds
->
SPI_WIPE_CMD
;

845 if–
pSPI_comm™ds
->
SPI_WIPE_CMDLEN
 == 4 )

847 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_DSS_32
);

851 
	`ªg_bô_£t
(
SSP_CR0
, 
SSP_CR0_SSE
);

854 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PCR
), 
BIT14
);

857 *
SSP_DR
 = 
ãmp
;

861 (*
SSP_SR
 & 0xF10) != 0x0);

866 
	`•i_ªg_bô_£t
((
GPIO3_BASE
 | 
GPIO_PSR
), 
BIT14
);

868 
	`ªg_bô_˛r
(
SSP_CR0
, 
SSP_CR0_SSE
);

870 
	`ªg_wrôe
(
SSP_CR0
, 
SSP_CR0_INITIAL
);

871 
	`ªg_wrôe
(
SSP_CR1
, 
SSP_CR1_INITIAL
);

876 
	`SPI_RódSètus
(
TRUE
);

878 
	}
}

	@D:\Workspace\Emblocks\PXA168\OBM\src\driver\gpio.c

1 
	~"gpio.h
"

3 
ölöe
 *
	$gë_gpio_ba£
(
b™k
)

5 c⁄° 
off£t
[4] = {0, 4, 8, 0x100};

7  (
gpio_ªg
 *)(
ARMD1_GPIO_BASE
 + 
off£t
[
b™k
]);

8 
	}
}

10 
	$gpio_ªque°
(
gpio
, c⁄° *
œbñ
)

12 i‡(
gpio
 >
MV_MAX_GPIO
) {

16 
	}
}

18 
	$gpio_‰ì
(
gpio
)

21 
	}
}

23 
	$gpio_dúe˘i⁄_öput
(
gpio
)

25 
gpio_ªg
 *
gpio_ªg_b™k
;

27 i‡(
gpio
 >
MV_MAX_GPIO
) {

31 
gpio_ªg_b™k
 = 
	`gë_gpio_ba£
(
	`GPIO_TO_REG
(
gpio
));

32 
	`wrôñ
(
	`GPIO_TO_BIT
(
gpio
), &
gpio_ªg_b™k
->
gcdr
);

34 
	}
}

36 
	$gpio_dúe˘i⁄_ouçut
(
gpio
, 
vÆue
)

38 
gpio_ªg
 *
gpio_ªg_b™k
;

40 
addr
;

41 
ªg_vÆ
;

43 i‡(
gpio
 >
MV_MAX_GPIO
) {

47 
gpio_ªg_b™k
 = 
	`gë_gpio_ba£
(
	`GPIO_TO_REG
(
gpio
));

49 
addr
 = ()&
gpio_ªg_b™k
->
gsdr
;

50 
ªg_vÆ
 = 
	`GPIO_TO_BIT
(
gpio
);

52 
	`wrôñ
(
	`GPIO_TO_BIT
(
gpio
), &
gpio_ªg_b™k
->
gsdr
);

53 
	`gpio_£t_vÆue
(
gpio
, 
vÆue
);

55 
	}
}

57 
	$gpio_gë_vÆue
(
gpio
)

59 
gpio_ªg
 *
gpio_ªg_b™k
;

60 
UINT32
 
gpio_vÆ
;

62 i‡(
gpio
 >
MV_MAX_GPIO
) {

66 
gpio_ªg_b™k
 = 
	`gë_gpio_ba£
(
	`GPIO_TO_REG
(
gpio
));

67 
gpio_vÆ
 = 
	`ªadl
(&
gpio_ªg_b™k
->
g∂r
);

69  
	`GPIO_VAL
(
gpio
, 
gpio_vÆ
);

70 
	}
}

72 
	$gpio_£t_vÆue
(
gpio
, 
vÆue
)

74 
gpio_ªg
 *
gpio_ªg_b™k
;

76 
addr
;

77 
ªg_vÆ
;

79 i‡(
gpio
 >
MV_MAX_GPIO
) {

83 
gpio_ªg_b™k
 = 
	`gë_gpio_ba£
(
	`GPIO_TO_REG
(
gpio
));

84 i‡(
vÆue
)

85 
	`wrôñ
(
	`GPIO_TO_BIT
(
gpio
), &
gpio_ªg_b™k
->
gp§
);

89 
addr
 = ()&
gpio_ªg_b™k
->
gp¸
;

90 
ªg_vÆ
 = 
	`GPIO_TO_BIT
(
gpio
);

92 
	`wrôñ
(
	`GPIO_TO_BIT
(
gpio
), &
gpio_ªg_b™k
->
gp¸
);

98 
	}
}

100 
	$ã°_gpio
()

104 
	}
}

	@D:\Workspace\Emblocks\PXA168\OBM\src\driver\sdram_support.c

7 
	~"sdøm_suµ‹t.h
"

12 
	gSëBôFõld


14 *
	gpReg
,

15 
	gvÆ
,

16 
	gbf_lsb
,

17 
	gbf_Àn


20 
	gªg
 = *
pReg
;

21 
	g˛ór_mask
;

24 
	g˛ór_mask
 = (0xffffffff<<(
bf_lsb
+
bf_Àn
)) | (0xffffffff>>(32-bf_lsb));

25 
	gªg
 &
˛ór_mask
;

29 
	gvÆ
 = (
vÆ
<<(32-
bf_Àn
))>>(32-bf_len);

32 
	gªg
 |(
vÆ
<<
bf_lsb
);

35 *
	gpReg
 = 
ªg
;

37  
	gªg
;

42 
	gSëS∂ôBôFõld


44 *
	gpReg
,

45 
	gvÆ
,

46 
	gbf_lsb_low
,

47 
	gbf_Àn_low
,

48 
	gbf_lsb_hi
,

49 
	gbf_Àn_hi


52 
	gªg
 = *
pReg
;

53 
	g˛ór_mask
,
	g˛ór_mask_hi
, 
	g˛ór_mask_low
, 
	gãmp
;

56 
	g˛ór_mask_low
 = (0xffffffff<<(
bf_lsb_low
+
bf_Àn_low
)) | (0xffffffff>>(32-bf_lsb_low));

57 
	g˛ór_mask_hi
 = (0xffffffff<<(
bf_lsb_hi
+
bf_Àn_hi
)) | (0xffffffff>>(32-bf_lsb_hi));

58 
	g˛ór_mask
 = 
˛ór_mask_hi
 & 
˛ór_mask_low
;

59 
	gªg
 &
˛ór_mask
;

63 
	gvÆ
 = (
vÆ
<<(32-(
bf_Àn_hi
+
bf_Àn_low
)))>>(32-(bf_len_hi+bf_len_low));

66 
	gãmp
 = (
vÆ
<<(32-
bf_Àn_low
))>>(32-bf_len_low);

67 
	gªg
 |(
ãmp
<<
bf_lsb_low
);

70 
	gãmp
 = 
vÆ
>>(32-
bf_Àn_low
);

71 
	gªg
 |(
ãmp
<<
bf_lsb_hi
);

74 *
	gpReg
 = 
ªg
;

76  
	gªg
;

82 
	gRódBôFõld


84 vﬁ©ûê* 
	gpReg
,

85 
	gbf_lsb
,

86 
	gbf_Àn


89 
	gvÆ
;

91 
	gvÆ
 = *
pReg
;

92 
	gvÆ
 = 
vÆ
<<(32-(
bf_lsb
+
bf_Àn
));

93 
	gvÆ
 = 
vÆ
>>(32-
bf_Àn
);

95  
	gvÆ
;

105 
	$CR_b™ks
(

106 *
¨gs


109  
¨gs
[0]>>2;

110 
	}
}

119 
	$CR_rows
(

120 *
¨gs


123  
¨gs
[0]-10;

124 
	}
}

133 
	$CR_cﬁumns
(

134 *
¨gs


137  
¨gs
[0]-7;

138 
	}
}

159 
	$CR_megabyãs
(

160 *
¨gs


163 
bôpos
=3;

164 
¨g
;

167 
¨g
=
¨gs
[0]>>
bôpos
;

168 
¨g
!=1)

170 
¨g
>>=1;

171 ++
bôpos
;

173  
bôpos
+4;

174 
	}
}

181 
	$CR_n⁄e
(

182 *
¨gs


185  
¨gs
[0];

186 
	}
}

197 
	$CR_ns_to_˛k
(

198 *
¨gs


201  ( 
¨gs
[1] / 1000000 *árgs[0] + 999 ) / 1000;

202 
	}
}

214 
	$CR_us_to_˛k
(

215 *
¨gs


218  ( 
¨gs
[1] / 1000 *árgs[0] + 999 ) / 1000;

219 
	}
}

225 
	$C⁄figRec‹dCou¡
(

226 *
l


229 
c
;

231 
c
 = ( ((
DDRGS≥cLi°_T
*)
l
)->
NumByãs
 - 2 * –ËË/ –
DDRGS≥c_T
 );

232  
c
;

233 
	}
}

246 
	$CheckMem‹yRñübûôy
(

247 
°¨èddr
,

248 
Àngth
,

249 *
Áu…addr


252 
‹igöÆ
, 
modifõd
, 
ªadvîify
;

253 vﬁ©ûê*
pMem
;

255 
pMem
 = (vﬁ©ûê*)
°¨èddr
;

256 
Àngth
)

258 
‹igöÆ
=*
pMem
;

259 
modifõd
=
‹igöÆ
^0xffffffff;

260 *
pMem
 = 
modifõd
;

261 
ªadvîify
=*
pMem
;

263 if(
ªadvîify
!=
modifõd
)

265 *
Áu…addr
 = ()
pMem
;

269 ++
pMem
;

270 
Àngth
-=();

273 
	}
}

	@D:\Workspace\Emblocks\PXA168\OBM\src\driver\uart.c

1 
	~<°rög.h
>

2 
	~"u¨t.h
"

3 
	~"Pœtf‹mC⁄fig.h
"

5 
	#TIME_OUT
 500000

	)

7 
	$ShutdownFFUART
()

9 *
FFMCR
 = 0;

10 *
FFIER
 = 0;

11 
	}
}

13 
	$ShutdownALTUART
()

15 *
FFMCR
 = 0;

16 *
FFIER
 = 0;

17 
	}
}

20 
	$InôülizeFFUART
(
BaudR©e
)

22 
Divis‹VÆ
;

23 
RegvÆ
 = 0;

26 
	`InôU¨tP‹t
();

30 *
FFLCR
 = 0;

31 *
FFIER
 = 0;

34 *
FFFCR
 = (
U¨tF¸Re£tRf
 | 
U¨tF¸Re£tTf
);

35 *
FFSPR
 = 0;

36 
RegvÆ
 = *
FFRBR
;

37 
RegvÆ
 = *
FFLSR
;

38 
RegvÆ
 = *
FFMSR
;

41 *
FFLCR
 = (
U¨tL¸Wls
 | 
U¨tL¸Dœb
);

44 
Divis‹VÆ
 = 
UARTCLK
 /(
BaudR©e
 * 16);

47 *
FFDLL
 = 
Divis‹VÆ
 & 0xff;

48 *
FFDLH
 = (
Divis‹VÆ
 & 0xff00) >> 8;

51 *
FFLCR
 &= 0x7f;

52 *
FFMCR
 |
U¨tM¸Ei
;

55 *
FFFCR
 = (
U¨tF¸Fe
 | 
U¨tF¸TIL
 | 
U¨tF¸ITL_8
);

58 *
FFIER
 = (
U¨tIîRavõ
 | 
U¨tIîRl£
 | 
U¨tIîUue
);

60 
	}
}

62 
UINT_T
 
	$RódFFU¨tLöeSètus
()

64  (*(
UINT_T
 *)
FFLSR
);

65 
	}
}

67 
UINT8_T
 
	$RódFFU¨tRe˚iveFIFO
()

69  (*(
UINT8_T
 *)
FFRBR
);

70 
	}
}

72 
UINT8_T
 
	$RódCh¨FromFFU¨t
()

74 (
	`RódFFU¨tLöeSètus
() & 0x1) != 0x1);

75  
	`RódFFU¨tRe˚iveFIFO
();

76 
	}
}

79 
UINT_T
 
	$WrôeCh¨ToFFU¨t
(
INT8_T
 
WrôeCh¨
)

81 
UINT_T
 
RëvÆ
 = 
NoEº‹
;

82 
UINT_T
 
To
 = 0;

86 i‡((
	`RódFFU¨tLöeSètus
() & 0x40) == 0x40)

88 *
FFTHR
 = 
WrôeCh¨
;

92 
To
++;

94 if(
To
 >= 500000)

96  
TimeOutEº‹
;

100  (
RëvÆ
);

101 
	}
}

103 
UINT_T
 
	$PutSå
(
UINT8_T
* 
mesßge
)

105 
UINT_T
 
RëvÆ
 = 0;

106 
UINT_T
 
size
;

107 
UINT_T
 
i
;

109 
size
 = 
	`°æí
((*)
mesßge
);

110 
i
 = 0; i < 
size
 ; i++) {

111 
RëvÆ
 = 
	`WrôeCh¨ToFFU¨t
(()
mesßge
[
i
]);

112 i‡(
RëvÆ
 !
NoEº‹
) ;

114  
RëvÆ
;

115 
	}
}

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\APBC.h

41 #i‚def 
__INC_APBC_H


42 
	#__INC_APBC_H


	)

50 
	#APBC_BASE
 0xD4015000

	)

57 
	#APBC_GPIO_CLK_RST
 (
APBC_BASE
+0x0008Ë

	)

63 
	#APBC_KPC_CLK_RST
 (0xd4015000 + 0x30)

	)

65 
	#APBC_TWSI_CLK_RST
 (
APBC_BASE
+0x002cË

	)

71 
	#APBC_TIMERS1_CLK_RST
 (
APBC_BASE
+0x0034Ë

	)

77 
	#APBC_AIB_CLK_RST
 (
APBC_BASE
+0x003cË

	)

83 
	#APBC_PWRTWSI_CLK_RST
 (
APBC_BASE
+0x006cË

	)

92 
	#APBC_TIMERS1_CLK_RST_FNCLKSEL_MSK
 
	`SHIFT4
(0x7)

	)

93 
	#APBC_TIMERS1_CLK_RST_FNCLKSEL_BASE
 4

	)

96 
	#APBC_TIMERS1_CLK_RST_RST
 
BIT_2


	)

98 
	#APBC_TIMERS1_CLK_RST_FNCLK
 
BIT_1


	)

100 
	#APBC_TIMERS1_CLK_RST_APBCLK
 
BIT_0


	)

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\BootLoader.h

22 
	~"tim.h
"

25 
	#TEMP_BUFFER_AREA
 (
DDR_PHY_ADDR
+
DDR_SPARE_AREA_ADDR
)

	)

27 
	#IMAGE_DOWNLOAD_AREA
 (
DDR_PHY_ADDR
+
DDR_DOWNLOAD_AREA_ADDR
)

	)

30 
	#MASTER_BLOCK_HEADER_ADDR
 
IMAGE_DOWNLOAD_AREA


	)

31 
	#FBF_DEVICE_HEADER_TEMP_AREA
 (
IMAGE_DOWNLOAD_AREA
+0x2000)

	)

32 
	#MBH_IMAGE_DOWNLOAD_AREA
 (
IMAGE_DOWNLOAD_AREA
+0x20000)

	)

34 
	#MY_CONSUMER_ID
 
OBMIDENTIFIER


	)

37 
	mUPGRADESW
 = 1,

38 
	mDOWNLOAD
,

39 
	mSINGLE_TIM_BOOT
,

40 
	mDUAL_TIM_BOOT
,

41 
	mMAX_OP_MODES


42 }
	tOPERATING_MODE_T
;

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\Errors.h

30 #i‚de‡
__ERRORS_H__


31 
	#__ERRORS_H__


	)

33 
	#PASSED
 0

	)

34 
	#FAILED
 1

	)

35 
	#NOTDONE
 2

	)

36 
	#TRUE
 1

	)

37 
	#FALSE
 0

	)

40 
	#CheckEº‹Rëu∫
(
x
Ë{i‡(x !
NoEº‹
Ë x;}

	)

45 
	#NoEº‹
 0x0

	)

46 
	#NŸFoundEº‹
 0x1

	)

47 
	#GíîÆEº‹
 0x2

	)

48 
	#WrôeEº‹
 0x3

	)

49 
	#RódEº‹
 0x4

	)

50 
	#NŸSuµ‹ãdEº‹
 0x5

	)

51 
	#InvÆidPœtf‹mC⁄figEº‹
 0x6

	)

52 
	#Pœtf‹mBusy
 0x7

	)

53 
	#Pœtf‹mRódy
 0x8

	)

54 
	#InvÆidSizeEº‹
 0x9

	)

55 
	#ProbeLi°Exhau°Eº‹
 0xA

	)

56 
	#DDR_NŸInôülizedEº‹
 0xB

	)

57 
	#Pœtf‹mDisc⁄√˘
 0xC

	)

60 
	#Eø£Eº‹
 0x20

	)

61 
	#ProgømEº‹
 0x21

	)

62 
	#InvÆidBoŸTy≥Eº‹
 0x22

	)

63 
	#PrŸe˘i⁄RegProgømEº‹
 0x23

	)

64 
	#NoOTPFound
 0x24

	)

65 
	#BBTRódEº‹
 0x25

	)

66 
	#MDOCInôFaûed
 0x26

	)

67 
	#O√N™dInôFaûed
 0x27

	)

68 
	#MDOCF‹m©Faûed
 0x28

	)

69 
	#BBTExhau°edEº‹
 0x29

	)

70 
	#NANDNŸFound
 0x2A

	)

71 
	#SDMMCNŸFound
 0x2B

	)

72 
	#FÀxO√NANDNŸFound
 0x2C

	)

73 
	#SDMMCRódEº‹
 0x2D

	)

74 
	#XIPRódEº‹
 0x2E

	)

75 
	#FÀxO√NANDEº‹
 0x2F

	)

76 
	#FœshDrivîInôEº‹
 0x30

	)

77 
	#FœshFuncNŸDeföed
 0x31

	)

78 
	#OTPEº‹
 0x32

	)

79 
	#InvÆidAddªssR™geEº‹
 0x33

	)

80 
	#FœshLockEº‹
 0x34

	)

81 
	#RódDi°urbEº‹
 0x35

	)

82 
	#FœshRódEº‹
 0x36

	)

83 
	#SPIFœshNŸRe•⁄dög
 0x37

	)

84 
	#ImageOvîœyEº‹
 0x38

	)

87 
	#DFCDoubÀBôEº‹
 0x40

	)

88 
	#DFCSögÀBôEº‹
 0x41

	)

89 
	#DFCCS0BadBlockDëe˘ed
 0x42

	)

90 
	#DFCCS1BadBlockDëe˘ed
 0x43

	)

91 
	#DFCInôFaûed
 0x44

	)

92 
	#DFCONFIC⁄figEº‹
 0x45

	)

93 
	#DFC_WRREQ_TO
 0x46

	)

94 
	#DFC_WRCMD_TO
 0x47

	)

95 
	#DFC_RDDREQ_TO
 0x48

	)

96 
	#DFC_RDY_TO
 0x49

	)

97 
	#DFCCS0Comm™dD⁄eEº‹
 0x4A

	)

98 
	#DFCCS1Comm™dD⁄eEº‹
 0x4B

	)

99 
	#DFC_PGDN_TO
 0x4C

	)

102 
	#InvÆidOEMVîifyKeyEº‹
 0x60

	)

103 
	#InvÆidOBMImageEº‹
 0x61

	)

104 
	#SecuªBoŸFaûuªEº‹
 0x62

	)

105 
	#InvÆidSecuªBoŸMëhodEº‹
 0x63

	)

106 
	#Unsuµ‹ãdFœshEº‹
 0x64

	)

107 
	#InvÆidCaddoFIFOE¡ryEº‹
 0x65

	)

108 
	#InvÆidCaddoKeyNumbîEº‹
 0x66

	)

109 
	#InvÆidCaddoKeyTy≥Eº‹
 0x67

	)

110 
	#RSADigôÆSig«tuªDe¸y±Eº‹
 0x68

	)

111 
	#InvÆidHashVÆueLígthEº‹
 0x69

	)

112 
	#InvÆidTIMImageEº‹
 0x6A

	)

113 
	#HashSizeMism©ch
 0x6B

	)

114 
	#InvÆidKeyHashEº‹
 0x6C

	)

115 
	#TIMNŸFound
 0x6D

	)

116 
	#WTMSèãEº‹
 0x6E

	)

117 
	#Fu£RWEº‹
 0x6F

	)

118 
	#InvÆidOTPHashEº‹
 0x70

	)

119 
	#CRCFaûedEº‹
 0x71

	)

120 
	#SaveSèãNŸFound
 0x72

	)

121 
	#WTMInôüliz©i⁄Eº‹
 0x73

	)

122 
	#ImageNŸFound
 0x74

	)

123 
	#InvÆidImageHash
 0x75

	)

124 
	#Mi¸oCodeP©chögEº‹
 0x76

	)

125 
	#SëJègKeyEº‹
 0x77

	)

126 
	#WTMDißbÀd
 0x78

	)

127 
	#Pœtf‹mVîifyFaûuª
 0x79

	)

128 
	#ImageLﬂdEº‹
 0x7A

	)

129 
	#IPPCPHASHERROR
 0x7B

	)

132 
	#Dow∆ﬂdP‹tEº‹
 0x90

	)

133 
	#Dow∆ﬂdEº‹
 0x91

	)

134 
	#FœshNŸEø£dEº‹
 0x92

	)

135 
	#InvÆidKeyLígthEº‹
 0x93

	)

136 
	#Dow∆ﬂdImageTooBigEº‹
 0x94

	)

137 
	#UsbPªambÀEº‹
 0x95

	)

138 
	#TimeOutEº‹
 0x96

	)

139 
	#U¨tRódWrôeTimeOutEº‹
 0x97

	)

140 
	#UnknownImageEº‹
 0x98

	)

141 
	#MesßgeBuf„rFuŒEº‹
 0x99

	)

142 
	#NoEnumî©i⁄Re•⁄£TimeOutEº‹
 0x9A

	)

143 
	#UnknownPrŸocﬁCmd
 0x9B

	)

144 
	#UsbRxEº‹
 0x9C

	)

147 
	#JègReE«bÀEº‹
 0xB0

	)

148 
	#JègReE«bÀOEMPubKeyEº‹
 0xB1

	)

149 
	#JègReE«bÀOEMSig√dPassWdEº‹
 0xB2

	)

150 
	#JègReE«bÀTimeOutEº‹
 0xB3

	)

151 
	#JègReE«bÀOEMKeyLígthEº‹
 0xB4

	)

154 
	#SDMMC_SWITCH_ERROR
 0xD0

	)

155 
	#SDMMC_ERASE_RESET_ERROR
 0xD1

	)

156 
	#SDMMC_CIDCSD_OVERWRITE_ERROR
 0xD2

	)

157 
	#SDMMC_OVERRUN_ERROR
 0xD3

	)

158 
	#SDMMC_UNDERUN_ERROR
 0xD4

	)

159 
	#SDMMC_GENERAL_ERROR
 0xD5

	)

160 
	#SDMMC_CC_ERROR
 0xD6

	)

161 
	#SDMMC_ECC_ERROR
 0xD7

	)

162 
	#SDMMC_ILL_CMD_ERROR
 0xD8

	)

163 
	#SDMMC_COM_CRC_ERROR
 0xD9

	)

164 
	#SDMMC_LOCK_ULOCK_ERRROR
 0xDA

	)

165 
	#SDMMC_LOCK_ERROR
 0xDB

	)

166 
	#SDMMC_WP_ERROR
 0xDC

	)

167 
	#SDMMC_ERASE_PARAM_ERROR
 0xDD

	)

168 
	#SDMMC_ERASE_SEQ_ERROR
 0xDE

	)

169 
	#SDMMC_BLK_LEN_ERROR
 0xDF

	)

170 
	#SDMMC_ADDR_MISALIGN_ERROR
 0xE0

	)

171 
	#SDMMC_ADDR_RANGE_ERROR
 0xE1

	)

172 
	#SDMMCDevi˚NŸRódyEº‹
 0xE2

	)

173 
	#SDMMCInôüliz©i⁄Eº‹
 0xE3

	)

174 
	#SDMMCDevi˚VﬁègeNŸSuµ‹ãd
 0xE4

	)

175 
	#SDMMCWrôeEº‹
 0xE5

	)

178 
	#FUSE_Fu£BlockNŸA˘ive
 0x100

	)

179 
	#FUSE_Buf„rTooSmÆl
 0x101

	)

180 
	#FUSE_Fu£BlockLocked
 0x102

	)

181 
	#FUSE_Unsuµ‹ãdFu£Block
 0x103

	)

182 
	#FUSE_Incom∂ëeBu∫Reque°
 0x104

	)

183 
	#FUSE_NoBu∫Reque°
 0x105

	)

184 
	#FUSE_Fu£BlockFõldNŸA˘ive
 0x106

	)

185 
	#FUSE_Bu∫Eº‹
 0x107

	)

186 
	#FUSE_Fu£BlockFõldOvîÊow
 0x108

	)

187 
	#FUSE_InvÆidFu£BlockFõld
 0x109

	)

188 
	#FUSE_Fu£BlockCom∑ªFaûed
 0x10A

	)

189 
	#FUSE_InvÆidSèã
 0x10B

	)

190 
	#FUSE_InvÆidBuf„rSize
 0x10C

	)

191 
	#FUSE_BôSëEº‹
 0x10D

	)

192 
	#FUSE_Fu£BlockLockedAndNŸRódabÀ
 0x10E

	)

193 
	#FUSE_Fu£BlockFõldFuŒ
 0x10F

	)

194 
	#FUSE_Fu£So·w¨eRe£tTimeout
 0x110

	)

195 
	#FUSE_Fu£Bu∫Timeout
 0x111

	)

196 
	#FUSE_Fu£BlockStickyBôSë
 0x112

	)

197 
	#FUSE_UsbPhyB™dg≠NŸE«bÀd
 0x113

	)

198 
	#FUSE_Unc‹ª˘abÀEccEº‹
 0x114

	)

199 
	#FUSE_FõldWrôePrŸe˘edByEcc
 0x115

	)

200 
	#FUSE_La°LogiˇlBôBu∫ed
 0x116

	)

201 
	#FUSE_Tam≥rEº‹
 0x117

	)

204 
	#GEU_Fu£BlockNŸA˘ive
 0x100

	)

205 
	#GEU_Buf„rTooSmÆl
 0x101

	)

206 
	#GEU_Fu£BlockLocked
 0x102

	)

207 
	#GEU_Unsuµ‹ãdFu£Block
 0x103

	)

208 
	#GEU_Incom∂ëeBu∫Reque°
 0x104

	)

209 
	#GEU_NoBu∫Reque°
 0x105

	)

210 
	#GEU_Fu£BlockFõldNŸA˘ive
 0x106

	)

211 
	#GEU_Bu∫Eº‹
 0x107

	)

212 
	#GEU_Fu£BlockFõldOvîÊow
 0x108

	)

213 
	#GEU_InvÆidFu£BlockFõld
 0x109

	)

214 
	#GEU_Fu£BlockCom∑ªFaûed
 0x10A

	)

215 
	#GEU_InvÆidSèã
 0x10B

	)

216 
	#GEU_InvÆidBuf„rSize
 0x10C

	)

217 
	#GEU_BôSëEº‹
 0x10D

	)

218 
	#GEU_Fu£BlockLockedAndNŸRódabÀ
 0x10E

	)

219 
	#GEU_Fu£BlockFõldFuŒ
 0x10F

	)

220 
	#GEU_Fu£So·w¨eRe£tTimeout
 0x110

	)

221 
	#GEU_Fu£Bu∫Timeout
 0x111

	)

222 
	#GEU_Fu£BlockStickyBôSë
 0x112

	)

223 
	#GEU_UsbPhyB™dg≠NŸE«bÀd
 0x113

	)

224 
	#GEU_Unc‹ª˘abÀEccEº‹
 0x114

	)

225 
	#GEU_FõldWrôePrŸe˘edByEcc
 0x115

	)

226 
	#GEU_La°LogiˇlBôBu∫ed
 0x116

	)

229 
	#TZ_Regi⁄0NŸPrŸe˘ed
 0x120

	)

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\Flash.h

22 #i‚de‡
__Fœsh_H__


23 
	#__Fœsh_H__


	)

25 
	~"gíîÆ.h
"

26 
	~"Ty≥def.h
"

28 
	#TWO_KB
 2048

	)

29 
	#TWO_KB_MASK
 ( 
TWO_KB
-1 )

	)

31 
	#MAX_FLASH_PAGES
 1024

	)

33 
	#HAMMING_MAX_BITS_ECC_CORRECTABILITY
 1

	)

38 
	mCS0_XIP_FLASH
 = 1,

39 
	mCS2_XIP_FLASH
 = 2,

40 
	mNAND_FLASH
 = 3,

41 
	mONENAND_FLASH
 = 4,

42 
	mMSYS_DOC_FLASH
 = 5,

43 
	mSDMMC_FLASH
 = 6,

44 
	mSPI_FLASH
 = 7

45 } 
	tFœshTy≥_T
;

50 
	mNO_FLASH_P
 = 0,

51 
	mMSYS_DOC_FLASH_P
 = 1,

52 
	mONENAND_FLASH_P
 = 2,

53 
	mCS0_XIP_FLASH_P
 = 3,

54 
	mNAND_FLASH_X16_P
 = 4,

55 
	mCS2_XIP_SIBLEY_P
 = 5,

56 
	mNAND_FLASH_X8_P
 = 6,

57 
	mCS2_XIP_TYAX_P
 = 7,

58 
	mSDMMC_FLASH_OPT1_P
 = 8,

59 
	mSDMMC_FLASH_OPT2_P
 = 9,

60 
	mSPI_FLASH_P
 = 10,

61 
	mSDMMC_FLASH_OPT3_P
 = 11,

62 
	mSDMMC_FLASH_OPT4_P
 = 12

63 } 
	tFœshProbeLi°_T
;

68 
	mBOOT_FLASH
 = 0,

69 
	mSAVE_STATE_FLASH
 = 1

70 } 
	tFœshBoŸTy≥_T
;

74 
UINT
 
	mRe£rved
 : 13;

75 
UINT
 
	mSASize
 : 11;

76 
UINT
 
	mU£S∑ªAªa
 : 1;

77 
UINT
 
	mU£HwEcc
 : 1;

78 
UINT
 
	mU£BBM
 : 1;

79 
UINT
 
	mFœshNum
 : 4;

80 
UINT
 
	mFœshInôülized
 : 1;

81 } 
	tFœshAâribuãs_T
;

84 
	$UINT_T
 (*
	tInôFœsh_F
Ë(
	tUINT8_T
 
	tFœshNum
, 
	tFœshBoŸTy≥_T
 
	tFœshBoŸTy≥
, UINT8_T* 
	tP_DeÁu…P¨tôi⁄Num
);

85 
	$UINT_T
 (*
	tFöÆizeFœsh_F
Ë(
	tFœshBoŸTy≥_T
 
	tFœshBoŸTy≥
);

86 
	$UINT_T
 (*
	tRódFœsh_F
Ë(
	tUINT_T
 
	tFœshOff£t
, UINT_T 
	tLoˇlBuf„r
, UINT_T 
	tSize
, 
	tFœshBoŸTy≥_T
 
	tFœshBoŸTy≥
);

87 
	$UINT_T
 (*
	tWrôeFœsh_F
Ë(
	tUINT_T
 
	tFœshOff£t
, UINT_T 
	tLoˇlBuf„r
, UINT_T 
	tSize
, 
	tFœshBoŸTy≥_T
 
	tFœshBoŸTy≥
);

88 
	$UINT_T
 (*
	tEø£Fœsh_F
Ë(
	tUINT_T
 
	tFœshOff£t
, UINT_T 
	tSize
, 
	tFœshBoŸTy≥_T
 
	tFœshBoŸTy≥
);

89 
	$UINT_T
 (*
	tRe£tFœsh_F
Ë(
	tFœshBoŸTy≥_T
 
	tFœshBoŸTy≥
);

90 
	$UINT_T
 (*
	tWùeFœsh_F
Ë(
	tFœshBoŸTy≥_T
 
	tFœshBoŸTy≥
);

91 (*
	tCh™geP¨tôi⁄_F
Ë(
	tUINT_T
 
	tP¨tôi⁄Num
, 
	tFœshBoŸTy≥_T
 
	tFœshBoŸTy≥
);

92 
	$UINT_T
 (*
	tWrôeOTP_F
Ë(
	tUINT_T
 
	tFœshOff£t
, UINT_T 
	tLoˇlBuf„r
, UINT_T 
	tSize
);

93 
	$UINT_T
 (*
	tRódOTP_F
Ë(
	tUINT_T
 
	tFœshOff£t
, UINT_T 
	tLoˇlBuf„r
, UINT_T 
	tSize
);

94 
	$UINT_T
 (*
	tLockOTP_F
) ();

95 
	$UINT_T
 (*
	tC⁄vîtToLogiˇlAddr_F
Ë(
	tUINT_T
 
	tFœshLoˇti⁄
, 
	tFœshBoŸTy≥_T
 
	tFœshBoŸTy≥
);

97 #i‡!
BOOTROM


102 
	$UINT_T
 (*
	tD©aSórchFunc_F
)(
	tUINT_T
 *
	tpResu…
, *
	tpResvHódî
, UINT_T 
	tpkgID
);

103 
	$UINT_T
 (*
	tD©aSórchFödNext_F
)(
	tUINT_T
 *
	tpResu…
);

118 
	$UINT_T
 (*
	tFœshInôA·îTimDow∆ﬂd_F
Ë–*
	tpResvHódî
, 
	tD©aSórchFunc_F
, D©aSórchFunc_F, 
	tD©aSórchFödNext_F
, 
	tUINT_T
 *
	tmyPkgIDs
 );

126 
UINT_T
 
BlockSize
;

127 
UINT_T
 
PageSize
;

128 
UINT_T
 
NumBlocks
;

129 
UINT_T
 
TimFœshAddªss
;

130 
UINT_T
 
SåómögFœsh
;

131 
UINT_T
 
SègedInôRequúed
;

132 
FœshTy≥_T
 
FœshTy≥
;

133 
UINT_T
 *
Re£rvedPkgIDs
;

134 
FœshAâribuãs_T
 
FœshSëtögs
;

137 
FöÆizeFœsh_F
 
FöÆizeFœsh
;

138 
RódFœsh_F
 
RódFromFœsh
;

139 
WrôeFœsh_F
 
WrôeToFœsh
;

140 
Eø£Fœsh_F
 
Eø£Fœsh
;

141 
Re£tFœsh_F
 
Re£tFœsh
;

142 
WùeFœsh_F
 
WùeFœsh
;

143 
Ch™geP¨tôi⁄_F
 
Ch™geP¨tôi⁄
;

144 
WrôeOTP_F
 
WrôeOTP
;

145 
RódOTP_F
 
RódOTP
;

146 
LockOTP_F
 
LockOTP
;

147 
C⁄vîtToLogiˇlAddr_F
 
pC⁄vîtToLogiˇlAddr
;

149 
	tFœshPr›îtõs_T
, *
	tP_FœshPr›îtõs_T
;

152 
UINT_T
 
	`C⁄figuª_Fœshes
 (
UINT8_T
 
FœshNum
, 
FœshBoŸTy≥_T
 
FœshBoŸTy≥
);

153 
UINT_T
 
	`FöÆize_Fœshes
 (
FœshBoŸTy≥_T
 
FœshBoŸTy≥
);

155 
UINT_T
 
	`RódFœsh
(UINT_T 
FœshOff£t
, UINT_T 
buf„r
, UINT_T 
size
, 
FœshBoŸTy≥_T
 
fbt
);

156 
UINT_T
 
	`WrôeFœsh
(UINT_T 
FœshOff£t
, UINT_T 
buf„r
, UINT_T 
size
, 
FœshBoŸTy≥_T
 
fbt
);

157 
UINT_T
 
	`Eø£Fœsh
(UINT_T 
FœshOff£t
, UINT_T 
size
, 
FœshBoŸTy≥_T
 
fbt
);

158 
UINT_T
 
	`Re£tFœsh
(
FœshBoŸTy≥_T
 
fbt
);

159 
UINT_T
 
	`WùeFœsh
(
FœshBoŸTy≥_T
 
fbt
);

160 
UINT_T
 
	`RódOTP
(UINT_T 
FœshOff£t
, UINT_T 
buf„r
, UINT_T 
size
, 
FœshBoŸTy≥_T
 
fbt
);

161 
UINT_T
 
	`WrôeOTP
(UINT_T 
FœshOff£t
, UINT_T 
buf„r
, UINT_T 
size
, 
FœshBoŸTy≥_T
 
fbt
);

162 
UINT_T
 
	`LockOTP
(
FœshBoŸTy≥_T
 
fbt
);

164 
UINT_T
 
	`GëBlockSize
(
FœshBoŸTy≥_T
 
fbt
);

165 
UINT_T
 
	`GëPageSize
(
FœshBoŸTy≥_T
 
fbt
);

166 
UINT_T
 
	`GëEø£Regi⁄Size
(
FœshBoŸTy≥_T
 
fbt
);

167 
UINT_T
 
	`C⁄vîtToLogiˇlAddr
(UINT_T 
FœshLoˇti⁄
, 
FœshBoŸTy≥_T
 
FœshBoŸTy≥
);

168 #i‡!
BOOTROM


169 
UINT_T
 
	`GëU£S∑ªAªa
(
FœshBoŸTy≥_T
 
fbt
);

170 
UINT_T
 
	`SëU£S∑ªAªa
–UINT_T 
bU£S∑ªAªa
, 
FœshBoŸTy≥_T
 
fbt
);

171 
UINT_T
 
	`GëS∑ªAªaSize
(
FœshBoŸTy≥_T
 
fbt
);

172 
UINT_T
 
	`GëU£HwEcc
(
FœshBoŸTy≥_T
 
fbt
);

173 
UINT_T
 
	`SëU£HwEcc
–UINT_T 
bU£HwEcc
, 
FœshBoŸTy≥_T
 
fbt
);

174 
UINT_T
 
	`FœshInôA·îDow∆ﬂd
–*
pTim
, 
D©aSórchFunc_F
 
SórchFunc
, D©aSórchFunc_F 
FödFú°Func
, 
D©aSórchFödNext_F
 
FödNextFunc
, 
FœshBoŸTy≥_T
 
fbt
 );

177 
P_FœshPr›îtõs_T
 
	`GëFœshPr›îtõs
(
FœshBoŸTy≥_T
 
FœshBoŸTy≥
);

178 
FœshBoŸTy≥_T
 
	`GëCuºítFœshBoŸTy≥
();

179 
	`SëCuºítFœshBoŸTy≥
(
FœshBoŸTy≥_T
 
FœshBoŸTy≥
);

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\PMUA.h

41 #i‚def 
__INC_PMUA_H


42 
	#__INC_PMUA_H


	)

50 
	#PMUA_BASE
 0xD4282800

	)

57 
	#PMUA_CC_CP
 (
PMUA_BASE
+0x0000Ë

	)

61 
	#PMUA_CC_AP
 (
PMUA_BASE
+0x0004Ë

	)

65 
	#PMUA_DM_CC_CP
 (
PMUA_BASE
+0x0008Ë

	)

70 
	#PMUA_DM_CC_AP
 (
PMUA_BASE
+0x000CË

	)

75 
	#PMUA_FC_TIMER
 (
PMUA_BASE
+0x0010Ë

	)

80 
	#PMUA_CP_IDLE_CFG
 (
PMUA_BASE
+0x0014Ë

	)

84 
	#PMUA_AP_IDLE_CFG
 (
PMUA_BASE
+0x0018Ë

	)

88 
	#PMUA_SQU_CLK_GATE_CTRL
 (
PMUA_BASE
+0x001CË

	)

94 
	#PMUA_IRE_CLK_GATE_CTRL
 (
PMUA_BASE
+0x0020Ë

	)

103 
	#PMUA_CCIC_CLK_GATE_CTRL
 (
PMUA_BASE
+0x0028Ë

	)

112 
	#PMUA_FBRC0_CLK_GATE_CTRL
 (
PMUA_BASE
+0x002CË

	)

119 
	#PMUA_FBRC1_CLK_GATE_CTRL
 (
PMUA_BASE
+0x0030Ë

	)

126 
	#PMUA_USB_CLK_GATE_CTRL
 (
PMUA_BASE
+0x0034Ë

	)

132 
	#PMUA_PMU_CLK_GATE_CTRL
 (
PMUA_BASE
+0x0040Ë

	)

138 
	#PMUA_IRE_CLK_RES_CTRL
 (
PMUA_BASE
+0x0048Ë

	)

143 
	#PMUA_LCD_CLK_RES_CTRL
 (
PMUA_BASE
+0x004CË

	)

148 
	#PMUA_CCIC_CLK_RES_CTRL
 (
PMUA_BASE
+0x0050Ë

	)

153 
	#PMUA_SDH0_CLK_RES_CTRL
 (
PMUA_BASE
+0x0054Ë

	)

158 
	#PMUA_SDH1_CLK_RES_CTRL
 (
PMUA_BASE
+0x00E0Ë

	)

163 
	#PMUA_USB_CLK_RES_CTRL
 (
PMUA_BASE
+0x005CË

	)

168 
	#PMUA_NF_CLK_RES_CTRL
 (
PMUA_BASE
+0x0060Ë

	)

173 
	#PMUA_DMA_CLK_RES_CTRL
 (
PMUA_BASE
+0x0064Ë

	)

178 
	#PMUA_AES_CLK_RES_CTRL
 (
PMUA_BASE
+0x0068Ë

	)

183 
	#PMUA_BUS_CLK_RES_CTRL
 (
PMUA_BASE
+0x006cË

	)

188 
	#PMUA_CP_IMR
 (
PMUA_BASE
+0x0070Ë

	)

193 
	#PMUA_CP_IRWC
 (
PMUA_BASE
+0x0074Ë

	)

199 
	#PMUA_CP_ISR
 (
PMUA_BASE
+0x0078Ë

	)

204 
	#PMUA_SD_ROT_WAKE_CLR
 (
PMUA_BASE
+0x007CË

	)

209 
	#PMUA_PWR_STBL_TIMER
 (
PMUA_BASE
+0x0084Ë

	)

214 
	#PMUA_DEBUG
 (
PMUA_BASE
+0x0088Ë

	)

217 
	#PMUA_SRAM_PWR_DWN
 (
PMUA_BASE
+0x008CË

	)

222 
	#PMUA_CORE_STATUS
 (
PMUA_BASE
+0x0090Ë

	)

225 
	#PMUA_RES_FRM_SLP_CLR
 (
PMUA_BASE
+0x0094Ë

	)

230 
	#PMUA_AP_IMR
 (
PMUA_BASE
+0x0098Ë

	)

235 
	#PMUA_AP_IRWC
 (
PMUA_BASE
+0x009cË

	)

241 
	#PMUA_AP_ISR
 (
PMUA_BASE
+0x00a0Ë

	)

246 
	#PMUA_DTC_CLK_RES_CTRL
 (
PMUA_BASE
+0x00acË

	)

251 
	#PMUA_MC_HW_SLP_TYPE
 (
PMUA_BASE
+0x00b0Ë

	)

258 
	#PMUA_MC_SLP_REQ_AP
 (
PMUA_BASE
+0x00b4Ë

	)

264 
	#PMUA_MC_SLP_REQ_CP
 (
PMUA_BASE
+0x00b8Ë

	)

270 
	#PMUA_MC_SLP_REQ_MSA
 (
PMUA_BASE
+0x00bcË

	)

276 
	#PMUA_MC_SW_SLP_TYPE
 (
PMUA_BASE
+0x00c0Ë

	)

283 
	#PMUA_PLL_SEL_STATUS
 (
PMUA_BASE
+0x00c4Ë

	)

288 
	#PMUA_SYNC_MODE_BYPASS
 (
PMUA_BASE
+0x00c8Ë

	)

292 
	#PMUA_GC_CLK_RES_CTRL
 (
PMUA_BASE
+0x00ccË

	)

297 
	#PMUA_GC_PWRDWN
 (
PMUA_BASE
+0x00d0Ë

	)

301 
	#PMUA_SMEMC_CLK_RES_CTRL
 (
PMUA_BASE
+0x00d4Ë

	)

313 
	#PMUA_CC_CP_CP_RD_ST_CLEAR
 
BIT_31


	)

315 
	#PMUA_CC_CP_ACLK_DYN_FC
 
BIT_30


	)

317 
	#PMUA_CC_CP_DCLK_DYN_FC
 
BIT_29


	)

319 
	#PMUA_CC_CP_CORE_DYN_FC
 
BIT_28


	)

321 
	#PMUA_CC_CP_CP_ALLOW_SPD_CHG
 
BIT_27


	)

323 
	#PMUA_CC_CP_BUS_FREQ_CHG_REQ
 
BIT_26


	)

325 
	#PMUA_CC_CP_DDR_FREQ_CHG_REQ
 
BIT_25


	)

327 
	#PMUA_CC_CP_CP_FREQ_CHG_REQ
 
BIT_24


	)

329 
	#PMUA_CC_CP_ASYNC5
 
BIT_23


	)

331 
	#PMUA_CC_CP_ASYNC4
 
BIT_22


	)

333 
	#PMUA_CC_CP_ASYNC3_1
 
BIT_21


	)

335 
	#PMUA_CC_CP_ASYNC3
 
BIT_20


	)

337 
	#PMUA_CC_CP_ASYNC2
 
BIT_19


	)

339 
	#PMUA_CC_CP_ASYNC1
 
BIT_18


	)

341 
	#PMUA_CC_CP_BUS_CLK_DIV_MSK
 
	`SHIFT15
(0x7)

	)

342 
	#PMUA_CC_CP_BUS_CLK_DIV_BASE
 15

	)

344 
	#PMUA_CC_CP_DDR_CLK_DIV_MSK
 
	`SHIFT12
(0x7)

	)

345 
	#PMUA_CC_CP_DDR_CLK_DIV_BASE
 12

	)

347 
	#PMUA_CC_CP_XP_CLK_DIV_MSK
 
	`SHIFT9
(0x7)

	)

348 
	#PMUA_CC_CP_XP_CLK_DIV_BASE
 9

	)

350 
	#PMUA_CC_CP_BIU_CLK_DIV_MSK
 
	`SHIFT6
(0x7)

	)

351 
	#PMUA_CC_CP_BIU_CLK_DIV_BASE
 6

	)

353 
	#PMUA_CC_CP_BUS_MC_CLK_DIV_MSK
 
	`SHIFT3
(0x7)

	)

354 
	#PMUA_CC_CP_BUS_MC_CLK_DIV_BASE
 3

	)

356 
	#PMUA_CC_CP_CORE_CLK_DIV_MSK
 
	`SHIFT0
(0x7)

	)

357 
	#PMUA_CC_CP_CORE_CLK_DIV_BASE
 0

	)

360 
	#PMUA_CC_AP_AP_RD_ST_CLEAR
 
BIT_31


	)

362 
	#PMUA_CC_AP_ACLK_DYN_FC
 
BIT_30


	)

364 
	#PMUA_CC_AP_DCLK_DYN_FC
 
BIT_29


	)

366 
	#PMUA_CC_AP_CORE_DYN_FC
 
BIT_28


	)

368 
	#PMUA_CC_AP_AP_ALLOW_SPD_CHG
 
BIT_27


	)

370 
	#PMUA_CC_AP_BUS_FREQ_CHG_REQ
 
BIT_26


	)

372 
	#PMUA_CC_AP_DDR_FREQ_CHG_REQ
 
BIT_25


	)

374 
	#PMUA_CC_AP_AP_FREQ_CHG_REQ
 
BIT_24


	)

376 
	#PMUA_CC_AP_ASYNC5
 
BIT_23


	)

378 
	#PMUA_CC_AP_ASYNC4
 
BIT_22


	)

380 
	#PMUA_CC_AP_ASYNC3_1
 
BIT_21


	)

382 
	#PMUA_CC_AP_ASYNC3
 
BIT_20


	)

384 
	#PMUA_CC_AP_ASYNC2
 
BIT_19


	)

386 
	#PMUA_CC_AP_ASYNC1
 
BIT_18


	)

388 
	#PMUA_CC_AP_BUS_CLK_DIV_MSK
 
	`SHIFT15
(0x7)

	)

389 
	#PMUA_CC_AP_BUS_CLK_DIV_BASE
 15

	)

391 
	#PMUA_CC_AP_DDR_CLK_DIV_MSK
 
	`SHIFT12
(0x7)

	)

392 
	#PMUA_CC_AP_DDR_CLK_DIV_BASE
 12

	)

394 
	#PMUA_CC_AP_XP_CLK_DIV_MSK
 
	`SHIFT9
(0x7)

	)

395 
	#PMUA_CC_AP_XP_CLK_DIV_BASE
 9

	)

397 
	#PMUA_CC_AP_BIU_CLK_DIV_MSK
 
	`SHIFT6
(0x7)

	)

398 
	#PMUA_CC_AP_BIU_CLK_DIV_BASE
 6

	)

400 
	#PMUA_CC_AP_BUS_MC_CLK_DIV_MSK
 
	`SHIFT3
(0x7)

	)

401 
	#PMUA_CC_AP_BUS_MC_CLK_DIV_BASE
 3

	)

403 
	#PMUA_CC_AP_CORE_CLK_DIV_MSK
 
	`SHIFT0
(0x7)

	)

404 
	#PMUA_CC_AP_CORE_CLK_DIV_BASE
 0

	)

409 
	#PMUA_DM_CC_CP_ACLK_FC_DONE
 
BIT_29


	)

411 
	#PMUA_DM_CC_CP_DCLK_FC_DONE
 
BIT_28


	)

413 
	#PMUA_DM_CC_CP_AP_FC_DONE
 
BIT_27


	)

415 
	#PMUA_DM_CC_CP_CP_FC_DONE
 
BIT_26


	)

416 
	#PMUA_DM_CC_CP_AP_RD_STATUS
 
BIT_25


	)

417 
	#PMUA_DM_CC_CP_CP_RD_STATUS
 
BIT_24


	)

419 
	#PMUA_DM_CC_CP_ASYNC5
 
BIT_23


	)

421 
	#PMUA_DM_CC_CP_ASYNC4
 
BIT_22


	)

423 
	#PMUA_DM_CC_CP_ASYNC3_1
 
BIT_21


	)

425 
	#PMUA_DM_CC_CP_ASYNC3
 
BIT_20


	)

427 
	#PMUA_DM_CC_CP_ASYNC2
 
BIT_19


	)

429 
	#PMUA_DM_CC_CP_ASYNC1
 
BIT_18


	)

431 
	#PMUA_DM_CC_CP_BUS_CLK_DIV_MSK
 
	`SHIFT15
(0x7)

	)

432 
	#PMUA_DM_CC_CP_BUS_CLK_DIV_BASE
 15

	)

434 
	#PMUA_DM_CC_CP_DDR_CLK_DIV_MSK
 
	`SHIFT12
(0x7)

	)

435 
	#PMUA_DM_CC_CP_DDR_CLK_DIV_BASE
 12

	)

437 
	#PMUA_DM_CC_CP_XP_CLK_DIV_MSK
 
	`SHIFT9
(0x7)

	)

438 
	#PMUA_DM_CC_CP_XP_CLK_DIV_BASE
 9

	)

440 
	#PMUA_DM_CC_CP_BIU_CLK_DIV_MSK
 
	`SHIFT6
(0x7)

	)

441 
	#PMUA_DM_CC_CP_BIU_CLK_DIV_BASE
 6

	)

443 
	#PMUA_DM_CC_CP_BUS_MC_CLK_DIV_MSK
 
	`SHIFT3
(0x7)

	)

444 
	#PMUA_DM_CC_CP_BUS_MC_CLK_DIV_BASE
 3

	)

446 
	#PMUA_DM_CC_CP_CORE_CLK_DIV_MSK
 
	`SHIFT0
(0x7)

	)

447 
	#PMUA_DM_CC_CP_CORE_CLK_DIV_BASE
 0

	)

452 
	#PMUA_DM_CC_AP_ACLK_FC_DONE
 
BIT_29


	)

454 
	#PMUA_DM_CC_AP_DCLK_FC_DONE
 
BIT_28


	)

456 
	#PMUA_DM_CC_AP_AP_FC_DONE
 
BIT_27


	)

458 
	#PMUA_DM_CC_AP_CP_FC_DONE
 
BIT_26


	)

459 
	#PMUA_DM_CC_AP_AP_RD_STATUS
 
BIT_25


	)

460 
	#PMUA_DM_CC_AP_CP_RD_STATUS
 
BIT_24


	)

462 
	#PMUA_DM_CC_AP_ASYNC5
 
BIT_23


	)

464 
	#PMUA_DM_CC_AP_ASYNC4
 
BIT_22


	)

466 
	#PMUA_DM_CC_AP_ASYNC3_1
 
BIT_21


	)

468 
	#PMUA_DM_CC_AP_ASYNC3
 
BIT_20


	)

470 
	#PMUA_DM_CC_AP_ASYNC2
 
BIT_19


	)

472 
	#PMUA_DM_CC_AP_ASYNC1
 
BIT_18


	)

474 
	#PMUA_DM_CC_AP_BUS_CLK_DIV_MSK
 
	`SHIFT15
(0x7)

	)

475 
	#PMUA_DM_CC_AP_BUS_CLK_DIV_BASE
 15

	)

477 
	#PMUA_DM_CC_AP_DDR_CLK_DIV_MSK
 
	`SHIFT12
(0x7)

	)

478 
	#PMUA_DM_CC_AP_DDR_CLK_DIV_BASE
 12

	)

480 
	#PMUA_DM_CC_AP_XP_CLK_DIV_MSK
 
	`SHIFT9
(0x7)

	)

481 
	#PMUA_DM_CC_AP_XP_CLK_DIV_BASE
 9

	)

483 
	#PMUA_DM_CC_AP_BIU_CLK_DIV_MSK
 
	`SHIFT6
(0x7)

	)

484 
	#PMUA_DM_CC_AP_BIU_CLK_DIV_BASE
 6

	)

486 
	#PMUA_DM_CC_AP_BUS_MC_CLK_DIV_MSK
 
	`SHIFT3
(0x7)

	)

487 
	#PMUA_DM_CC_AP_BUS_MC_CLK_DIV_BASE
 3

	)

489 
	#PMUA_DM_CC_AP_CORE_CLK_DIV_MSK
 
	`SHIFT0
(0x7)

	)

490 
	#PMUA_DM_CC_AP_CORE_CLK_DIV_BASE
 0

	)

494 
	#PMUA_FC_TIMER_FC_CLK_PRE_MSK
 
	`SHIFT19
(0x1fË

	)

495 
	#PMUA_FC_TIMER_FC_CLK_PRE_BASE
 19

	)

497 
	#PMUA_FC_TIMER_FC_TIMER_MSK
 
	`SHIFT3
(0xffff)

	)

498 
	#PMUA_FC_TIMER_FC_TIMER_BASE
 3

	)

499 
	#PMUA_FC_TIMER_FC_TIMER_SEL_MSK
 
	`SHIFT1
(0x3Ë

	)

500 
	#PMUA_FC_TIMER_FC_TIMER_SEL_BASE
 1

	)

501 
	#PMUA_FC_TIMER_FC_TIMER_EN
 
BIT_0


	)

506 
	#PMUA_CP_IDLE_CFG_CP_DIS_MC_SW_REQ
 
BIT_21


	)

507 
	#PMUA_CP_IDLE_CFG_CP_MC_WAKE_EN
 
BIT_20


	)

509 
	#PMUA_CP_IDLE_CFG_CP_L2_PWR_SW_MSK
 
	`SHIFT18
(0x3)

	)

510 
	#PMUA_CP_IDLE_CFG_CP_L2_PWR_SW_BASE
 18

	)

512 
	#PMUA_CP_IDLE_CFG_CP_PWR_SW_MSK
 
	`SHIFT16
(0x3)

	)

513 
	#PMUA_CP_IDLE_CFG_CP_PWR_SW_BASE
 16

	)

515 
	#PMUA_CP_IDLE_CFG_CP_DIS_L2_SLP2
 
BIT_15


	)

517 
	#PMUA_CP_IDLE_CFG_CP_DIS_L2_SLP1
 
BIT_14


	)

519 
	#PMUA_CP_IDLE_CFG_CP_DIS_SLP2
 
BIT_13


	)

521 
	#PMUA_CP_IDLE_CFG_CP_DIS_SLP1
 
BIT_12


	)

523 
	#PMUA_CP_IDLE_CFG_CP_MASK_JTAG_IDLE
 
BIT_11


	)

525 
	#PMUA_CP_IDLE_CFG_CP_L2_CLK_DIS
 
BIT_10


	)

527 
	#PMUA_CP_IDLE_CFG_CP_L2_RESETN
 
BIT_9


	)

529 
	#PMUA_CP_IDLE_CFG_CP_L2_ISOB
 
BIT_8


	)

531 
	#PMUA_CP_IDLE_CFG_CP_L2_PWR_OFF
 
BIT_7


	)

533 
	#PMUA_CP_IDLE_CFG_CP_SRAM_PWRDWN
 
BIT_6


	)

534 
	#PMUA_CP_IDLE_CFG_CP_PWRDWN
 
BIT_5


	)

537 
	#PMUA_CP_IDLE_CFG_MASK_WFI_CHECK
 
BIT_0


	)

542 
	#PMUA_AP_IDLE_CFG_AP_DIS_MC_SW_REQ
 
BIT_21


	)

543 
	#PMUA_AP_IDLE_CFG_AP_MC_WAKE_EN
 
BIT_20


	)

545 
	#PMUA_AP_IDLE_CFG_AP_L2_PWR_SW_MSK
 
	`SHIFT18
(0x3)

	)

546 
	#PMUA_AP_IDLE_CFG_AP_L2_PWR_SW_BASE
 18

	)

548 
	#PMUA_AP_IDLE_CFG_AP_PWR_SW_MSK
 
	`SHIFT16
(0x3)

	)

549 
	#PMUA_AP_IDLE_CFG_AP_PWR_SW_BASE
 16

	)

551 
	#PMUA_AP_IDLE_CFG_AP_DIS_L2_SLP2
 
BIT_15


	)

553 
	#PMUA_AP_IDLE_CFG_AP_DIS_L2_SLP1
 
BIT_14


	)

555 
	#PMUA_AP_IDLE_CFG_AP_DIS_SLP2
 
BIT_13


	)

557 
	#PMUA_AP_IDLE_CFG_AP_DIS_SLP1
 
BIT_12


	)

559 
	#PMUA_AP_IDLE_CFG_AP_MASK_JTAG_IDLE
 
BIT_11


	)

561 
	#PMUA_AP_IDLE_CFG_AP_L2_CLK_DIS
 
BIT_10


	)

563 
	#PMUA_AP_IDLE_CFG_AP_L2_RESETN
 
BIT_9


	)

565 
	#PMUA_AP_IDLE_CFG_AP_L2_ISOB
 
BIT_8


	)

567 
	#PMUA_AP_IDLE_CFG_AP_L2_PWR_OFF
 
BIT_7


	)

569 
	#PMUA_AP_IDLE_CFG_AP_SRAM_PWRDWN
 
BIT_6


	)

570 
	#PMUA_AP_IDLE_CFG_AP_PWRDWN
 
BIT_5


	)

572 
	#PMUA_AP_IDLE_CFG_AP_IDLE
 
BIT_1


	)

577 
	#PMUA_SQU_CLK_GATE_CTRL_SQU_CLK_GATE_CTRL_MSK
 
	`SHIFT0
(0xffffffff)

	)

578 
	#PMUA_SQU_CLK_GATE_CTRL_SQU_CLK_GATE_CTRL_BASE
 0

	)

585 
	#PMUA_IRE_CLK_GATE_CTRL_IRE_CLK_GATE_CTRL_MSK
 
	`SHIFT0
(0xff)

	)

586 
	#PMUA_IRE_CLK_GATE_CTRL_IRE_CLK_GATE_CTRL_BASE
 0

	)

593 
	#PMUA_CCIC_CLK_GATE_CTRL_CCIC_CLK_GATE_CTRL_MSK
 
	`SHIFT0
(0xffff)

	)

594 
	#PMUA_CCIC_CLK_GATE_CTRL_CCIC_CLK_GATE_CTRL_BASE
 0

	)

600 
	#PMUA_FBRC0_CLK_GATE_CTRL_FBRC0_CLK_GATE_CTRL_MSK
 
	`SHIFT0
(0xffffffff)

	)

601 
	#PMUA_FBRC0_CLK_GATE_CTRL_FBRC0_CLK_GATE_CTRL_BASE
 0

	)

607 
	#PMUA_FBRC1_CLK_GATE_CTRL_FBRC1_CLK_GATE_CTRL_MSK
 
	`SHIFT0
(0xffffffff)

	)

608 
	#PMUA_FBRC1_CLK_GATE_CTRL_FBRC1_CLK_GATE_CTRL_BASE
 0

	)

613 
	#PMUA_USB_CLK_GATE_CTRL_USB_CLK_GATE_CTRL_MSK
 
	`SHIFT0
(0xffff)

	)

614 
	#PMUA_USB_CLK_GATE_CTRL_USB_CLK_GATE_CTRL_BASE
 0

	)

619 
	#PMUA_PMU_CLK_GATE_CTRL_PMU_CLK_GATE_CTRL_MSK
 
	`SHIFT0
(0xffffff)

	)

620 
	#PMUA_PMU_CLK_GATE_CTRL_PMU_CLK_GATE_CTRL_BASE
 0

	)

625 
	#PMUA_IRE_CLK_RES_CTRL_IRE_AXICLK_EN
 
BIT_3


	)

628 
	#PMUA_IRE_CLK_RES_CTRL_IRE_AXI_RST
 
BIT_0


	)

633 
	#PMUA_LCD_CLK_RES_CTRL_LCD_CLK_SEL
 
BIT_6


	)

636 
	#PMUA_LCD_CLK_RES_CTRL_LCD_CLK_EN
 
BIT_4


	)

638 
	#PMUA_LCD_CLK_RES_CTRL_LCD_AXICLK_EN
 
BIT_3


	)

641 
	#PMUA_LCD_CLK_RES_CTRL_LCD_RST
 
BIT_1


	)

643 
	#PMUA_LCD_CLK_RES_CTRL_LCD_AXI_RST
 
BIT_0


	)

648 
	#PMUA_CCIC_CLK_RES_CTRL_CCIC_PHYSLOW_PRER_MSK
 
	`SHIFT10
(0x1f)

	)

649 
	#PMUA_CCIC_CLK_RES_CTRL_CCIC_PHYSLOW_PRER_BASE
 10

	)

651 
	#PMUA_CCIC_CLK_RES_CTRL_CCIC_PHYSLOWCLK_EN
 
BIT_9


	)

653 
	#PMUA_CCIC_CLK_RES_CTRL_CCIC_PHYSLOW_RST
 
BIT_8


	)

655 
	#PMUA_CCIC_CLK_RES_CTRL_CCIC_PHYCLK_SEL
 
BIT_7


	)

657 
	#PMUA_CCIC_CLK_RES_CTRL_CCIC_CLK_SEL
 
BIT_6


	)

659 
	#PMUA_CCIC_CLK_RES_CTRL_CCIC_PHYCLK_EN
 
BIT_5


	)

661 
	#PMUA_CCIC_CLK_RES_CTRL_CCIC_CLK_EN
 
BIT_4


	)

663 
	#PMUA_CCIC_CLK_RES_CTRL_CCIC_AXICLK_EN
 
BIT_3


	)

665 
	#PMUA_CCIC_CLK_RES_CTRL_CCIC_PHY_RST
 
BIT_2


	)

667 
	#PMUA_CCIC_CLK_RES_CTRL_CCIC_RST
 
BIT_1


	)

669 
	#PMUA_CCIC_CLK_RES_CTRL_CCIC_AXI_RST
 
BIT_0


	)

674 
	#PMUA_SDH0_CLK_RES_CTRL_SDH0_CLK_SEL
 
BIT_6


	)

677 
	#PMUA_SDH0_CLK_RES_CTRL_SDH0_CLK_EN
 
BIT_4


	)

679 
	#PMUA_SDH0_CLK_RES_CTRL_SDH0_AXICLK_EN
 
BIT_3


	)

682 
	#PMUA_SDH0_CLK_RES_CTRL_SDH0_RST
 
BIT_1


	)

684 
	#PMUA_SDH0_CLK_RES_CTRL_SDH0_AXI_RST
 
BIT_0


	)

689 
	#PMUA_SDH1_CLK_RES_CTRL_SDH1_CLK_SEL
 
BIT_6


	)

692 
	#PMUA_SDH1_CLK_RES_CTRL_SDH1_CLK_EN
 
BIT_4


	)

694 
	#PMUA_SDH1_CLK_RES_CTRL_SDH1_AXICLK_EN
 
BIT_3


	)

697 
	#PMUA_SDH1_CLK_RES_CTRL_SDH1_RST
 
BIT_1


	)

699 
	#PMUA_SDH1_CLK_RES_CTRL_SDH1_AXI_RST
 
BIT_0


	)

704 
	#PMUA_USB_CLK_RES_CTRL_USB_SPH_AXICLK_EN
 
BIT_4


	)

706 
	#PMUA_USB_CLK_RES_CTRL_USB_AXICLK_EN
 
BIT_3


	)

709 
	#PMUA_USB_CLK_RES_CTRL_USB_SPH_AXI_RST
 
BIT_1


	)

711 
	#PMUA_USB_CLK_RES_CTRL_USB_AXI_RST
 
BIT_0


	)

715 
	#PMUA_NF_CLK_RES_CTRL_NF_ECC_RES
 
BIT_8


	)

717 
	#PMUA_NF_CLK_RES_CTRL_NF_ECC_CLK_EN
 
BIT_7


	)

719 
	#PMUA_NF_CLK_RES_CTRL_NF_CLK_SEL
 
BIT_6


	)

722 
	#PMUA_NF_CLK_RES_CTRL_NF_CLK_EN
 
BIT_4


	)

724 
	#PMUA_NF_CLK_RES_CTRL_NF_AXICLK_EN
 
BIT_3


	)

727 
	#PMUA_NF_CLK_RES_CTRL_NF_RST
 
BIT_1


	)

728 
	#PMUA_NF_CLK_RES_CTRL_NF_AXI_RST
 
BIT_0


	)

733 
	#PMUA_DMA_CLK_RES_CTRL_DMA_AXICLK_EN
 
BIT_3


	)

736 
	#PMUA_DMA_CLK_RES_CTRL_DMA_AXI_RST
 
BIT_0


	)

741 
	#PMUA_AES_CLK_RES_CTRL_AES_AXICLK_EN
 
BIT_3


	)

744 
	#PMUA_AES_CLK_RES_CTRL_AES_AXI_RST
 
BIT_0


	)

749 
	#PMUA_BUS_CLK_RES_CTRL_BUS_RST
 
BIT_1


	)

750 
	#PMUA_BUS_CLK_RES_CTRL_MC_RST
 
BIT_0


	)

755 
	#PMUA_CP_IMR_AP_IDLE_WAKE_INTR_MASK
 
BIT_7


	)

757 
	#PMUA_CP_IMR_CP_IDLE_WAKE_INTR_MASK
 
BIT_6


	)

759 
	#PMUA_CP_IMR_ACLK_FC_DONE_INTR_MASK
 
BIT_5


	)

761 
	#PMUA_CP_IMR_DCLK_FC_DONE_INTR_MASK
 
BIT_4


	)

763 
	#PMUA_CP_IMR_AP_FC_DONE_INTR_MASK
 
BIT_3


	)

765 
	#PMUA_CP_IMR_CP_FC_DONE_INTR_MASK
 
BIT_2


	)

767 
	#PMUA_CP_IMR_AP_FC_INTR_MASK
 
BIT_1


	)

769 
	#PMUA_CP_IMR_CP_FC_INTR_MASK
 
BIT_0


	)

776 
	#PMUA_CP_IRWC_AP_IDLE_WAKE_INTR_IRST
 
BIT_7


	)

778 
	#PMUA_CP_IRWC_CP_IDLE_WAKE_INTR_IRST
 
BIT_6


	)

780 
	#PMUA_CP_IRWC_ACLK_FC_DONE_INTR_IRST
 
BIT_5


	)

782 
	#PMUA_CP_IRWC_DCLK_FC_DONE_INTR_IRST
 
BIT_4


	)

784 
	#PMUA_CP_IRWC_AP_FC_DONE_INTR_IRST
 
BIT_3


	)

786 
	#PMUA_CP_IRWC_CP_FC_DONE_INTR_IRST
 
BIT_2


	)

788 
	#PMUA_CP_IRWC_AP_FC_INTR_IRST
 
BIT_1


	)

790 
	#PMUA_CP_IRWC_CP_FC_INTR_IRST
 
BIT_0


	)

795 
	#PMUA_CP_ISR_AP_IDLE_WAKE_INTR_ISR
 
BIT_7


	)

797 
	#PMUA_CP_ISR_CP_IDLE_WAKE_INTR_ISR
 
BIT_6


	)

799 
	#PMUA_CP_ISR_ACLK_FC_DONE_INTR_ISR
 
BIT_5


	)

801 
	#PMUA_CP_ISR_DCLK_FC_DONE_INTR_ISR
 
BIT_4


	)

803 
	#PMUA_CP_ISR_AP_FC_DONE_INTR_ISR
 
BIT_3


	)

805 
	#PMUA_CP_ISR_CP_FC_DONE_INTR_ISR
 
BIT_2


	)

807 
	#PMUA_CP_ISR_AP_FC_ISR
 
BIT_1


	)

809 
	#PMUA_CP_ISR_CP_FC_ISR
 
BIT_0


	)

814 
	#PMUA_SD_ROT_WAKE_CLR_ROT_WK_CLR
 
BIT_2


	)

816 
	#PMUA_SD_ROT_WAKE_CLR_SDH1_WK_CLR
 
BIT_1


	)

818 
	#PMUA_SD_ROT_WAKE_CLR_SDH0_WK_CLR
 
BIT_0


	)

823 
	#PMUA_PWR_STBL_TIMER_PWR_CLK_PRE_MSK
 
	`SHIFT16
(0xff)

	)

824 
	#PMUA_PWR_STBL_TIMER_PWR_CLK_PRE_BASE
 16

	)

826 
	#PMUA_PWR_STBL_TIMER_PWR_UP_STBL_TIMER_MSK
 
	`SHIFT8
(0xff)

	)

827 
	#PMUA_PWR_STBL_TIMER_PWR_UP_STBL_TIMER_BASE
 8

	)

829 
	#PMUA_PWR_STBL_TIMER_PWR_DWN_STBL_TIMER_MSK
 
	`SHIFT0
(0xff)

	)

830 
	#PMUA_PWR_STBL_TIMER_PWR_DWN_STBL_TIMER_BASE
 0

	)

835 
	#PMUA_DEBUG_MASK_MC_IDLE_EXIT_ACK
 
BIT_23


	)

837 
	#PMUA_DEBUG_ALLOW_FC_AP_WFI
 
BIT_22


	)

839 
	#PMUA_DEBUG_ALLOW_FC_CP_WFI
 
BIT_21


	)

841 
	#PMUA_DEBUG_MASK_MC_CLK_ON_CHECK
 
BIT_20


	)

843 
	#PMUA_DEBUG_MASK_MC_CLK_OFF_CHECK
 
BIT_19


	)

845 
	#PMUA_DEBUG_MASK_AP_JTAG_IDLE_INDICATION
 
BIT_18


	)

847 
	#PMUA_DEBUG_MASK_CP_JTAG_IDLE_INDICATION
 
BIT_17


	)

849 
	#PMUA_DEBUG_MASK_MAIN_CLK_ON_CHECK
 
BIT_16


	)

851 
	#PMUA_DEBUG_MASK_MAIN_CLK_OFF_CHECK
 
BIT_15


	)

853 
	#PMUA_DEBUG_MASK_MC_IDLE_INDICATION
 
BIT_14


	)

855 
	#PMUA_DEBUG_MASK_DMA_IDLE_INDICATION
 
BIT_13


	)

857 
	#PMUA_DEBUG_MASK_AP_IDLE_IND
 
BIT_12


	)

859 
	#PMUA_DEBUG_MASK_CP_IDLE_IND
 
BIT_11


	)

861 
	#PMUA_DEBUG_MASK_AP_CLK_ON_ACK_FOR_IDLE
 
BIT_10


	)

863 
	#PMUA_DEBUG_MASK_AP_CLK_OFF_ACK_FOR_IDLE
 
BIT_9


	)

865 
	#PMUA_DEBUG_MASK_CP_CLK_ON_ACK_FOR_IDLE
 
BIT_8


	)

867 
	#PMUA_DEBUG_MASK_CP_CLK_OFF_ACK_FOR_IDLE
 
BIT_7


	)

869 
	#PMUA_DEBUG_MASK_ACLK_CLK_OFF_ACK
 
BIT_6


	)

871 
	#PMUA_DEBUG_MASK_DCLK_CLK_OFF_ACK
 
BIT_5


	)

873 
	#PMUA_DEBUG_MASK_AP_CLK_OFF_ACK
 
BIT_4


	)

875 
	#PMUA_DEBUG_MASK_CP_CLK_OFF_ACK
 
BIT_3


	)

877 
	#PMUA_DEBUG_MASK_MC_HALT
 
BIT_2


	)

879 
	#PMUA_DEBUG_MASK_AP_HALT
 
BIT_1


	)

881 
	#PMUA_DEBUG_MASK_CP_HALT
 
BIT_0


	)

885 
	#PMUA_SRAM_PWR_DWN_SRAM_PWRDWN_MSK
 
	`SHIFT0
(0xffffffff)

	)

886 
	#PMUA_SRAM_PWR_DWN_SRAM_PWRDWN_BASE
 0

	)

891 
	#PMUA_CORE_STATUS_AP_IDLE
 
BIT_3


	)

893 
	#PMUA_CORE_STATUS_AP_WFI
 
BIT_2


	)

895 
	#PMUA_CORE_STATUS_CP_IDLE
 
BIT_1


	)

897 
	#PMUA_CORE_STATUS_CP_WFI
 
BIT_0


	)

902 
	#PMUA_RES_FRM_SLP_CLR_CLR_RSM_FRM_SLP
 
BIT_0


	)

907 
	#PMUA_AP_IMR_AP_IDLE_WAKE_INTR_MASK
 
BIT_7


	)

909 
	#PMUA_AP_IMR_CP_IDLE_WAKE_INTR_MASK
 
BIT_6


	)

911 
	#PMUA_AP_IMR_ACLK_FC_DONE_INTR_MASK
 
BIT_5


	)

913 
	#PMUA_AP_IMR_DCLK_FC_DONE_INTR_MASK
 
BIT_4


	)

915 
	#PMUA_AP_IMR_AP_FC_DONE_INTR_MASK
 
BIT_3


	)

917 
	#PMUA_AP_IMR_CP_FC_DONE_INTR_MASK
 
BIT_2


	)

919 
	#PMUA_AP_IMR_AP_FC_INTR_MASK
 
BIT_1


	)

921 
	#PMUA_AP_IMR_CP_FC_INTR_MASK
 
BIT_0


	)

928 
	#PMUA_AP_IRWC_AP_IDLE_WAKE_INTR_IRST
 
BIT_7


	)

930 
	#PMUA_AP_IRWC_CP_IDLE_WAKE_INTR_IRST
 
BIT_6


	)

932 
	#PMUA_AP_IRWC_ACLK_FC_DONE_INTR_IRST
 
BIT_5


	)

934 
	#PMUA_AP_IRWC_DCLK_FC_DONE_INTR_IRST
 
BIT_4


	)

936 
	#PMUA_AP_IRWC_AP_FC_DONE_INTR_IRST
 
BIT_3


	)

938 
	#PMUA_AP_IRWC_CP_FC_DONE_INTR_IRST
 
BIT_2


	)

940 
	#PMUA_AP_IRWC_AP_FC_INTR_IRST
 
BIT_1


	)

942 
	#PMUA_AP_IRWC_CP_FC_INTR_IRST
 
BIT_0


	)

947 
	#PMUA_AP_ISR_AP_IDLE_WAKE_INTR_ISR
 
BIT_7


	)

949 
	#PMUA_AP_ISR_CP_IDLE_WAKE_INTR_ISR
 
BIT_6


	)

951 
	#PMUA_AP_ISR_ACLK_FC_DONE_INTR_ISR
 
BIT_5


	)

953 
	#PMUA_AP_ISR_DCLK_FC_DONE_INTR_ISR
 
BIT_4


	)

955 
	#PMUA_AP_ISR_AP_FC_DONE_INTR_ISR
 
BIT_3


	)

957 
	#PMUA_AP_ISR_CP_FC_DONE_INTR_ISR
 
BIT_2


	)

959 
	#PMUA_AP_ISR_AP_FC_ISR
 
BIT_1


	)

961 
	#PMUA_AP_ISR_CP_FC_ISR
 
BIT_0


	)

966 
	#PMUA_DTC_CLK_RES_CTRL_DTC_AXICLK_EN
 
BIT_3


	)

969 
	#PMUA_DTC_CLK_RES_CTRL_DTC_AXI_RST
 
BIT_0


	)

976 
	#PMUA_MC_HW_SLP_TYPE_MC_HW_SLP_TYPE_MSK
 
	`SHIFT0
(0x7)

	)

977 
	#PMUA_MC_HW_SLP_TYPE_MC_HW_SLP_TYPE_BASE
 0

	)

984 
	#PMUA_MC_SLP_REQ_AP_MC_SLP_ACK
 
BIT_1


	)

986 
	#PMUA_MC_SLP_REQ_AP_MC_SLP_REQ_AP
 
BIT_0


	)

993 
	#PMUA_MC_SLP_REQ_CP_MC_SLP_ACK
 
BIT_1


	)

995 
	#PMUA_MC_SLP_REQ_CP_MC_SLP_REQ_CP
 
BIT_0


	)

1002 
	#PMUA_MC_SLP_REQ_MSA_MC_SLP_ACK
 
BIT_1


	)

1004 
	#PMUA_MC_SLP_REQ_MSA_MC_SLP_REQ_MSA
 
BIT_0


	)

1011 
	#PMUA_MC_SW_SLP_TYPE_MC_SW_SLP_TYPE_MSK
 
	`SHIFT0
(0x7)

	)

1012 
	#PMUA_MC_SW_SLP_TYPE_MC_SW_SLP_TYPE_BASE
 0

	)

1017 
	#PMUA_PLL_SEL_STATUS_ACLK_PLL_SEL_MSK
 
	`SHIFT6
(0x3)

	)

1018 
	#PMUA_PLL_SEL_STATUS_ACLK_PLL_SEL_BASE
 6

	)

1020 
	#PMUA_PLL_SEL_STATUS_DCLK_PLL_SEL_MSK
 
	`SHIFT4
(0x3)

	)

1021 
	#PMUA_PLL_SEL_STATUS_DCLK_PLL_SEL_BASE
 4

	)

1023 
	#PMUA_PLL_SEL_STATUS_AP_PLL_SEL_MSK
 
	`SHIFT2
(0x3)

	)

1024 
	#PMUA_PLL_SEL_STATUS_AP_PLL_SEL_BASE
 2

	)

1026 
	#PMUA_PLL_SEL_STATUS_CP_PLL_SEL_MSK
 
	`SHIFT0
(0x3)

	)

1027 
	#PMUA_PLL_SEL_STATUS_CP_PLL_SEL_BASE
 0

	)

1032 
	#PMUA_SYNC_MODE_BYPASS_MC_SYNC_BYPASS
 
BIT_2


	)

1034 
	#PMUA_SYNC_MODE_BYPASS_AP_SYNC_BYPASS
 
BIT_1


	)

1036 
	#PMUA_SYNC_MODE_BYPASS_CP_SYNC_BYPASS
 
BIT_0


	)

1042 
	#PMUA_GC_CLK_RES_CTRL_GC_CLK_EN
 
BIT_4


	)

1044 
	#PMUA_GC_CLK_RES_CTRL_GC_AXICLK_EN
 
BIT_3


	)

1047 
	#PMUA_GC_CLK_RES_CTRL_GC_RST1
 
BIT_1


	)

1049 
	#PMUA_GC_CLK_RES_CTRL_GC_AXI_RST
 
BIT_0


	)

1054 
	#PMUA_GC_PWRDWN_GC_ISB
 
BIT_4


	)

1055 
	#PMUA_GC_PWRDWN_GC3D_PWRUP_MSK
 
	`SHIFT2
(0x3Ë

	)

1056 
	#PMUA_GC_PWRDWN_GC3D_PWRUP_BASE
 2

	)

1057 
	#PMUA_GC_PWRDWN_GC_PWRUP_MSK
 
	`SHIFT0
(0x3Ë

	)

1058 
	#PMUA_GC_PWRDWN_GC_PWRUP_BASE
 0

	)

1063 
	#PMUA_SMEMC_CLK_RES_CTRL_SMEMC_CLK_SEL
 
BIT_6


	)

1066 
	#PMUA_SMEMC_CLK_RES_CTRL_SMEMC_CLK_EN
 
BIT_4


	)

1068 
	#PMUA_SMEMC_CLK_RES_CTRL_SMEMC_AXICLK_EN
 
BIT_3


	)

1071 
	#PMUA_SMEMC_CLK_RES_CTRL_SMEMC_RST
 
BIT_1


	)

1073 
	#PMUA_SMEMC_CLK_RES_CTRL_SMEMC_AXI_RST
 
BIT_0


	)

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\PMUM.h

41 #i‚def 
__INC_PMUM_H


42 
	#__INC_PMUM_H


	)

50 
	#PMUM_BASE
 0xD4050000

	)

57 
	#PMUM_CPCR
 (
PMUM_BASE
+0x0000Ë

	)

60 
	#PMUM_CPSR
 (
PMUM_BASE
+0x0004Ë

	)

63 
	#PMUM_FCCR
 (
PMUM_BASE
+0x0008Ë

	)

66 
	#PMUM_POCR
 (
PMUM_BASE
+0x000CË

	)

69 
	#PMUM_POSR
 (
PMUM_BASE
+0x0010Ë

	)

72 
	#PMUM_SUCCR
 (
PMUM_BASE
+0x0014Ë

	)

76 
	#PMUM_VRCR
 (
PMUM_BASE
+0x0018Ë

	)

79 
	#PMUM_CPRR
 (
PMUM_BASE
+0x0020Ë

	)

82 
	#PMUM_CCGR
 (
PMUM_BASE
+0x0024Ë

	)

85 
	#PMUM_CRSR
 (
PMUM_BASE
+0x0028Ë

	)

88 
	#PMUM_GPCR
 (
PMUM_BASE
+0x0030Ë

	)

92 
	#PMUM_PLL2CR
 (
PMUM_BASE
+0x0034Ë

	)

93 
	#PMUM_SCCR
 (
PMUM_BASE
+0x0038Ë

	)

94 
	#PMUM_MCCR
 (
PMUM_BASE
+0x003CË

	)

95 
	#PMUM_ISCCRX
 (
PMUM_BASE
+0x0040Ë

	)

98 
	#PMUM_CWUCRS
 (
PMUM_BASE
+0x0048Ë

	)

101 
	#PMUM_CWUCRM
 (
PMUM_BASE
+0x004CË

	)

104 
	#PMUM_DSOC
 (
PMUM_BASE
+0x0100Ë

	)

107 
	#PMUM_WDTPCR
 (
PMUM_BASE
+0x0200Ë

	)

110 
	#PMUM_CMPRX
 (
PMUM_BASE
+0x0400Ë

	)

111 
	#PMUM_APCR
 (
PMUM_BASE
+0x1000Ë

	)

114 
	#PMUM_APSR
 (
PMUM_BASE
+0x1004Ë

	)

117 
	#PMUM_APRR
 (
PMUM_BASE
+0x1020Ë

	)

120 
	#PMUM_ACGR
 (
PMUM_BASE
+0x1024Ë

	)

123 
	#PMUM_ARSR
 (
PMUM_BASE
+0x1028Ë

	)

126 
	#PMUM_AWUCRS
 (
PMUM_BASE
+0x1048Ë

	)

129 
	#PMUM_AWUCRM
 (
PMUM_BASE
+0x104CË

	)

139 
	#PMUM_CPCR_AXISDD
 
BIT_31


	)

140 
	#PMUM_CPCR_DSPSD
 
BIT_30


	)

141 
	#PMUM_CPCR_SLPEN
 
BIT_29


	)

142 
	#PMUM_CPCR_DTCMSD
 
BIT_28


	)

143 
	#PMUM_CPCR_DDRCORSD
 
BIT_27


	)

144 
	#PMUM_CPCR_APBSD
 
BIT_26


	)

145 
	#PMUM_CPCR_BBSD
 
BIT_25


	)

146 
	#PMUM_CPCR_INTCLR
 
BIT_24


	)

148 
	#PMUM_CPCR_SLPWP0
 
BIT_23


	)

150 
	#PMUM_CPCR_SLPWP1
 
BIT_22


	)

152 
	#PMUM_CPCR_SLPWP2
 
BIT_21


	)

154 
	#PMUM_CPCR_SLPWP3
 
BIT_20


	)

155 
	#PMUM_CPCR_VCTCXOSD
 
BIT_19


	)

157 
	#PMUM_CPCR_SLPWP4
 
BIT_18


	)

159 
	#PMUM_CPCR_SLPWP5
 
BIT_17


	)

161 
	#PMUM_CPCR_SLPWP6
 
BIT_16


	)

163 
	#PMUM_CPCR_SLPWP7
 
BIT_15


	)

164 
	#PMUM_CPCR_MSASLPEN
 
BIT_14


	)

167 
	#PMUM_CPSR_DSPIDL
 
BIT_31


	)

168 
	#PMUM_CPSR_APIDL
 
BIT_30


	)

169 
	#PMUM_CPSR_CPIDL
 
BIT_29


	)

170 
	#PMUM_CPSR_DSPAVL
 
BIT_28


	)

171 
	#PMUM_CPSR_AP_FULL_IDLE
 
BIT_27


	)

172 
	#PMUM_CPSR_CP_FULL_IDLE
 
BIT_26


	)

173 
	#PMUM_CPSR_AP_SS_SLEEP
 
BIT_25


	)

174 
	#PMUM_CPSR_CP_SS_SLEEP
 
BIT_24


	)

182 
	#PMUM_FCCR_MOHCLKSEL_MSK
 
	`SHIFT29
(0x7)

	)

183 
	#PMUM_FCCR_MOHCLKSEL_BASE
 29

	)

185 
	#PMUM_FCCR_SEAGCLKSEL_MSK
 
	`SHIFT26
(0x7)

	)

186 
	#PMUM_FCCR_SEAGCLKSEL_BASE
 26

	)

188 
	#PMUM_FCCR_AXICLKSEL_MSK
 
	`SHIFT23
(0x7)

	)

189 
	#PMUM_FCCR_AXICLKSEL_BASE
 23

	)

192 
	#PMUM_FCCR_MFC
 
BIT_15


	)

193 
	#PMUM_FCCR_PLL1CEN
 
BIT_14


	)

194 
	#PMUM_FCCR_PLL1REFD_MSK
 
	`SHIFT9
(0x1fË

	)

195 
	#PMUM_FCCR_PLL1REFD_BASE
 9

	)

196 
	#PMUM_FCCR_PLL1FBD_MSK
 
	`SHIFT0
(0x1ffË

	)

197 
	#PMUM_FCCR_PLL1FBD_BASE
 0

	)

200 
	#PMUM_POCR_FORCE
 
BIT_31


	)

202 
	#PMUM_POCR_VCXOST_MSK
 
	`SHIFT16
(0xffË

	)

203 
	#PMUM_POCR_VCXOST_BASE
 16

	)

205 
	#PMUM_POCR_PLLLOCK_MSK
 
	`SHIFT0
(0xfffË

	)

206 
	#PMUM_POCR_PLLLOCK_BASE
 0

	)

210 
	#PMUM_POSR_PLL2REFD_MSK
 
	`SHIFT23
(0x1fË

	)

211 
	#PMUM_POSR_PLL2REFD_BASE
 23

	)

212 
	#PMUM_POSR_PLL2FBD_MSK
 
	`SHIFT14
(0x1ffË

	)

213 
	#PMUM_POSR_PLL2FBD_BASE
 14

	)

214 
	#PMUM_POSR_PLL1REFD_MSK
 
	`SHIFT9
(0x1fË

	)

215 
	#PMUM_POSR_PLL1REFD_BASE
 9

	)

216 
	#PMUM_POSR_PLL1FBD_MSK
 
	`SHIFT0
(0x1ffË

	)

217 
	#PMUM_POSR_PLL1FBD_BASE
 0

	)

220 
	#PMUM_SUCCR_UARTDIVN_MSK
 
	`SHIFT16
(0x1fffË

	)

221 
	#PMUM_SUCCR_UARTDIVN_BASE
 16

	)

223 
	#PMUM_SUCCR_UARTDIVD_MSK
 
	`SHIFT0
(0x1fffË

	)

224 
	#PMUM_SUCCR_UARTDIVD_BASE
 0

	)

228 
	#PMUM_VRCR_SW_REQ
 
BIT_8


	)

229 
	#PMUM_VRCR_REQ_POL_MSK
 
	`SHIFT4
(0xfË

	)

230 
	#PMUM_VRCR_REQ_POL_BASE
 4

	)

231 
	#PMUM_VRCR_REQ_EN_MSK
 
	`SHIFT0
(0xfË

	)

232 
	#PMUM_VRCR_REQ_EN_BASE
 0

	)

236 
	#PMUM_CPRR_SLAVE_R
 
BIT_6


	)

237 
	#PMUM_CPRR_DSRAMINT
 
BIT_5


	)

238 
	#PMUM_CPRR_WDTR
 
BIT_4


	)

239 
	#PMUM_CPRR_BBR
 
BIT_3


	)

240 
	#PMUM_CPRR_DSPR
 
BIT_2


	)

241 
	#PMUM_CPRR_APR
 
BIT_1


	)

242 
	#PMUM_CPRR_CPR
 
BIT_0


	)

245 
	#PMUM_CCGR_W_208M
 
BIT_31


	)

246 
	#PMUM_CCGR_W_312M
 
BIT_30


	)

248 
	#PMUM_CCGR_G_LP52M
 
BIT_28


	)

249 
	#PMUM_CCGR_G_LP26M
 
BIT_27


	)

250 
	#PMUM_CCGR_G_104M
 
BIT_26


	)

251 
	#PMUM_CCGR_G_78M
 
BIT_25


	)

252 
	#PMUM_CCGR_G_52M
 
BIT_24


	)

253 
	#PMUM_CCGR_G_48MHZ
 
BIT_23


	)

254 
	#PMUM_CCGR_G_I2C
 
BIT_22


	)

255 
	#PMUM_CCGR_G_HFI2S
 
BIT_21


	)

256 
	#PMUM_CCGR_G_26M
 
BIT_20


	)

257 
	#PMUM_CCGR_G_13M
 
BIT_19


	)

258 
	#PMUM_CCGR_G_6P5M
 
BIT_18


	)

259 
	#PMUM_CCGR_G_SUART
 
BIT_17


	)

261 
	#PMUM_CCGR_APMU_624M
 
BIT_15


	)

262 
	#PMUM_CCGR_APMU_PLL2
 
BIT_14


	)

263 
	#PMUM_CCGR_APMU_312M
 
BIT_13


	)

264 
	#PMUM_CCGR_APMU_104M
 
BIT_12


	)

265 
	#PMUM_CCGR_APMU_52M
 
BIT_11


	)

266 
	#PMUM_CCGR_APMU_48M
 
BIT_10


	)

267 
	#PMUM_CCGR_GPC
 
BIT_9


	)

268 
	#PMUM_CCGR_AP_FUART
 
BIT_8


	)

269 
	#PMUM_CCGR_AP_52M
 
BIT_7


	)

270 
	#PMUM_CCGR_AP_I2C
 
BIT_6


	)

271 
	#PMUM_CCGR_AP_HFI2S
 
BIT_5


	)

272 
	#PMUM_CCGR_AP_26M
 
BIT_4


	)

273 
	#PMUM_CCGR_AP_13M
 
BIT_3


	)

274 
	#PMUM_CCGR_AP_6P5M
 
BIT_2


	)

275 
	#PMUM_CCGR_AP_SUART
 
BIT_1


	)

280 
	#PMUM_CRSR_SWR_MSK
 
	`SHIFT8
(0xfË

	)

281 
	#PMUM_CRSR_SWR_BASE
 8

	)

283 
	#PMUM_CRSR_WDTR
 
BIT_2


	)

285 
	#PMUM_CRSR_POR
 
BIT_0


	)

288 
	#PMUM_GPCR_GPCDIVN_MSK
 
	`SHIFT16
(0xffffË

	)

289 
	#PMUM_GPCR_GPCDIVN_BASE
 16

	)

290 
	#PMUM_GPCR_GPCDIVD_MSK
 
	`SHIFT0
(0xffffË

	)

291 
	#PMUM_GPCR_GPCDIVD_BASE
 0

	)

295 
	#PMUM_PLL2CR_PLL2REFD_MSK
 
	`SHIFT19
(0x1fË

	)

296 
	#PMUM_PLL2CR_PLL2REFD_BASE
 19

	)

297 
	#PMUM_PLL2CR_PLL2FBD_MSK
 
	`SHIFT10
(0x1ffË

	)

298 
	#PMUM_PLL2CR_PLL2FBD_BASE
 10

	)

299 
	#PMUM_PLL2CR_CTRL
 
BIT_9


	)

300 
	#PMUM_PLL2CR_EN
 
BIT_8


	)

306 
	#PMUM_SCCR_AFE_CLK_EN
 
BIT_1


	)

307 
	#PMUM_SCCR_SCS
 
BIT_0


	)

312 
	#PMUM_MCCR_DSP_FRQ
 
BIT_1


	)

314 
	#PMUM_MCCR_DSP_CLK
 
BIT_0


	)

317 
	#PMUM_ISCCRX_SYSCLK_EN
 
BIT_31


	)

318 
	#PMUM_ISCCRX_SYSCLK_BASE
 
BIT_30


	)

319 
	#PMUM_ISCCRX_BITCLK_EN
 
BIT_29


	)

320 
	#PMUM_ISCCRX_BITCLK_DIV_468_MSK
 
	`SHIFT27
(0x3Ë

	)

321 
	#PMUM_ISCCRX_BITCLK_DIV_468_BASE
 27

	)

322 
	#PMUM_ISCCRX_DENOM_MSK
 
	`SHIFT15
(0xfffË

	)

323 
	#PMUM_ISCCRX_DENOM_BASE
 15

	)

324 
	#PMUM_ISCCRX_NOM_MSK
 
	`SHIFT0
(0x7fffË

	)

325 
	#PMUM_ISCCRX_NOM_BASE
 0

	)

328 
	#PMUM_CWUCRS_BB_DROWSY_EN
 
BIT_31


	)

329 
	#PMUM_CWUCRS_BB_VCTCXO_REQ
 
BIT_30


	)

331 
	#PMUM_CWUCRS_FEIS_WANNA_WAKE_PM_BB_CLKRES
 
BIT_29


	)

332 
	#PMUM_CWUCRS_PM_XSC_CLKRES
 
BIT_28


	)

333 
	#PMUM_CWUCRS_GSM_WAKEUP
 
BIT_27


	)

334 
	#PMUM_CWUCRS_WCDMA_WAKEUP
 
BIT_26


	)

335 
	#PMUM_CWUCRS_AP_ASYNC_INT
 
BIT_25


	)

336 
	#PMUM_CWUCRS_AP_FULL_IDLE
 
BIT_24


	)

337 
	#PMUM_CWUCRS_SDH1
 
BIT_23


	)

338 
	#PMUM_CWUCRS_SDH2
 
BIT_22


	)

339 
	#PMUM_CWUCRS_KEYPRESS
 
BIT_21


	)

340 
	#PMUM_CWUCRS_TRACKBALL
 
BIT_20


	)

341 
	#PMUM_CWUCRS_NEWROTARY
 
BIT_19


	)

342 
	#PMUM_CWUCRS_WDT
 
BIT_18


	)

343 
	#PMUM_CWUCRS_RTC_ALARM
 
BIT_17


	)

344 
	#PMUM_CWUCRS_CP_TIMER_3
 
BIT_16


	)

345 
	#PMUM_CWUCRS_CP_TIMER_2
 
BIT_15


	)

346 
	#PMUM_CWUCRS_CP_TIMER_1
 
BIT_14


	)

347 
	#PMUM_CWUCRS_AP2_TIMER_3
 
BIT_13


	)

348 
	#PMUM_CWUCRS_AP2_TIMER_2
 
BIT_12


	)

349 
	#PMUM_CWUCRS_AP2_TIMER_1
 
BIT_11


	)

350 
	#PMUM_CWUCRS_AP1_TIMER_3
 
BIT_10


	)

351 
	#PMUM_CWUCRS_AP1_TIMER_2
 
BIT_9


	)

352 
	#PMUM_CWUCRS_AP1_TIMER_1
 
BIT_8


	)

354 
	#PMUM_CWUCRS_WAKEUP6
 
BIT_6


	)

356 
	#PMUM_CWUCRS_WAKEUP5
 
BIT_5


	)

358 
	#PMUM_CWUCRS_WAKEUP4
 
BIT_4


	)

360 
	#PMUM_CWUCRS_WAKEUP3
 
BIT_3


	)

362 
	#PMUM_CWUCRS_WAKEUP2
 
BIT_2


	)

364 
	#PMUM_CWUCRS_WAKEUP1
 
BIT_1


	)

366 
	#PMUM_CWUCRS_WAKEUP0
 
BIT_0


	)

370 
	#PMUM_CWUCRM_GSM_WAKEUPWMX
 
BIT_29


	)

371 
	#PMUM_CWUCRM_WCDMA_WAKEUPX
 
BIT_28


	)

372 
	#PMUM_CWUCRM_GSM_WAKEUPWM
 
BIT_27


	)

373 
	#PMUM_CWUCRM_WCDMA_WAKEUPWM
 
BIT_26


	)

374 
	#PMUM_CWUCRM_AP_ASYNC_INT
 
BIT_25


	)

375 
	#PMUM_CWUCRM_AP_FULL_IDLE
 
BIT_24


	)

376 
	#PMUM_CWUCRM_SDH1
 
BIT_23


	)

377 
	#PMUM_CWUCRM_SDH2
 
BIT_22


	)

378 
	#PMUM_CWUCRM_KEYPRESS
 
BIT_21


	)

379 
	#PMUM_CWUCRM_TRACKBALL
 
BIT_20


	)

380 
	#PMUM_CWUCRM_NEWROTARY
 
BIT_19


	)

381 
	#PMUM_CWUCRM_WDT
 
BIT_18


	)

382 
	#PMUM_CWUCRM_RTC_ALARM
 
BIT_17


	)

383 
	#PMUM_CWUCRM_CP_TIMER_3
 
BIT_16


	)

384 
	#PMUM_CWUCRM_CP_TIMER_2
 
BIT_15


	)

385 
	#PMUM_CWUCRM_CP_TIMER_1
 
BIT_14


	)

386 
	#PMUM_CWUCRM_AP2_TIMER_3
 
BIT_13


	)

387 
	#PMUM_CWUCRM_AP2_TIMER_2
 
BIT_12


	)

388 
	#PMUM_CWUCRM_AP2_TIMER_1
 
BIT_11


	)

389 
	#PMUM_CWUCRM_AP1_TIMER_3
 
BIT_10


	)

390 
	#PMUM_CWUCRM_AP1_TIMER_2
 
BIT_9


	)

391 
	#PMUM_CWUCRM_AP1_TIMER_1
 
BIT_8


	)

392 
	#PMUM_CWUCRM_WAKEUP7
 
BIT_7


	)

393 
	#PMUM_CWUCRM_WAKEUP6
 
BIT_6


	)

394 
	#PMUM_CWUCRM_WAKEUP5
 
BIT_5


	)

395 
	#PMUM_CWUCRM_WAKEUP4
 
BIT_4


	)

396 
	#PMUM_CWUCRM_WAKEUP3
 
BIT_3


	)

397 
	#PMUM_CWUCRM_WAKEUP2
 
BIT_2


	)

398 
	#PMUM_CWUCRM_WAKEUP1
 
BIT_1


	)

399 
	#PMUM_CWUCRM_WAKEUP0
 
BIT_0


	)

403 
	#PMUM_DSOC_TPCTL
 
BIT_8


	)

405 
	#PMUM_DSOC_TPSEL_MSK
 
	`SHIFT0
(0x7fË

	)

406 
	#PMUM_DSOC_TPSEL_BASE
 0

	)

410 
	#PMUM_WDTPCR_FNCLKSEL_MSK
 
	`SHIFT4
(0x7Ë

	)

411 
	#PMUM_WDTPCR_FNCLKSEL_BASE
 4

	)

413 
	#PMUM_WDTPCR_RST
 
BIT_2


	)

414 
	#PMUM_WDTPCR_FNCLK
 
BIT_1


	)

415 
	#PMUM_WDTPCR_ABCLK
 
BIT_0


	)

419 
	#PMUM_CMPRX_MSR
 
BIT_2


	)

420 
	#PMUM_CMPRX_AG
 
BIT_1


	)

421 
	#PMUM_CMPRX_MCE
 
BIT_0


	)

424 
	#PMUM_APCR_AXISDD
 
BIT_31


	)

425 
	#PMUM_APCR_DSPSD
 
BIT_30


	)

426 
	#PMUM_APCR_SLPEN
 
BIT_29


	)

427 
	#PMUM_APCR_DTCMSD
 
BIT_28


	)

428 
	#PMUM_APCR_DDRCORSD
 
BIT_27


	)

429 
	#PMUM_APCR_APBSD
 
BIT_26


	)

430 
	#PMUM_APCR_BBSD
 
BIT_25


	)

431 
	#PMUM_APCR_INTCLR
 
BIT_24


	)

432 
	#PMUM_APCR_SLPWP0
 
BIT_23


	)

433 
	#PMUM_APCR_SLPWP1
 
BIT_22


	)

434 
	#PMUM_APCR_SLPWP2
 
BIT_21


	)

435 
	#PMUM_APCR_SLPWP3
 
BIT_20


	)

436 
	#PMUM_APCR_VCTCXOSD
 
BIT_19


	)

437 
	#PMUM_APCR_SLPWP4
 
BIT_18


	)

438 
	#PMUM_APCR_SLPWP5
 
BIT_17


	)

439 
	#PMUM_APCR_SLPWP6
 
BIT_16


	)

440 
	#PMUM_APCR_SLPWP7
 
BIT_15


	)

441 
	#PMUM_APCR_MSASLPEN
 
BIT_14


	)

444 
	#PMUM_APSR_DSPIDL
 
BIT_31


	)

445 
	#PMUM_APSR_APIDL
 
BIT_30


	)

446 
	#PMUM_APSR_CPIDL
 
BIT_29


	)

447 
	#PMUM_APSR_DSPAVL
 
BIT_28


	)

448 
	#PMUM_APSR_AP_FULL_IDLE
 
BIT_27


	)

449 
	#PMUM_APSR_CP_FULL_IDLE
 
BIT_26


	)

450 
	#PMUM_APSR_AP_SLEEP
 
BIT_25


	)

451 
	#PMUM_APSR_CP_SLEEP
 
BIT_24


	)

459 
	#PMUM_APRR_SLAVE_R
 
BIT_6


	)

461 
	#PMUM_APRR_WDTR
 
BIT_4


	)

463 
	#PMUM_APRR_DSPR
 
BIT_2


	)

464 
	#PMUM_APRR_APR
 
BIT_1


	)

465 
	#PMUM_APRR_CPR
 
BIT_0


	)

468 
	#PMUM_ACGR_W_208M
 
BIT_31


	)

469 
	#PMUM_ACGR_W_312M
 
BIT_30


	)

471 
	#PMUM_ACGR_G_LP52M
 
BIT_28


	)

472 
	#PMUM_ACGR_G_LP26M
 
BIT_27


	)

473 
	#PMUM_ACGR_G_104M
 
BIT_26


	)

474 
	#PMUM_ACGR_G_78M
 
BIT_25


	)

475 
	#PMUM_ACGR_G_52M
 
BIT_24


	)

476 
	#PMUM_ACGR_G_48MHZ
 
BIT_23


	)

477 
	#PMUM_ACGR_G_I2C
 
BIT_22


	)

478 
	#PMUM_ACGR_G_HFI2S
 
BIT_21


	)

479 
	#PMUM_ACGR_G_26M
 
BIT_20


	)

480 
	#PMUM_ACGR_G_13M
 
BIT_19


	)

481 
	#PMUM_ACGR_G_6P5M
 
BIT_18


	)

482 
	#PMUM_ACGR_G_SUART
 
BIT_17


	)

484 
	#PMUM_ACGR_APMU_624M
 
BIT_15


	)

485 
	#PMUM_ACGR_APMU_PLL2
 
BIT_14


	)

486 
	#PMUM_ACGR_APMU_312M
 
BIT_13


	)

487 
	#PMUM_ACGR_APMU_104M
 
BIT_12


	)

488 
	#PMUM_ACGR_APMU_52M
 
BIT_11


	)

489 
	#PMUM_ACGR_APMU_48M
 
BIT_10


	)

490 
	#PMUM_ACGR_GPC
 
BIT_9


	)

491 
	#PMUM_ACGR_AP_FUART
 
BIT_8


	)

492 
	#PMUM_ACGR_AP_52M
 
BIT_7


	)

493 
	#PMUM_ACGR_AP_I2C
 
BIT_6


	)

494 
	#PMUM_ACGR_AP_HFI2S
 
BIT_5


	)

495 
	#PMUM_ACGR_AP_26M
 
BIT_4


	)

496 
	#PMUM_ACGR_AP_13M
 
BIT_3


	)

497 
	#PMUM_ACGR_AP_6P5M
 
BIT_2


	)

498 
	#PMUM_ACGR_AP_SUART
 
BIT_1


	)

503 
	#PMUM_ARSR_SWR_MSK
 
	`SHIFT8
(0xfË

	)

504 
	#PMUM_ARSR_SWR_BASE
 8

	)

506 
	#PMUM_ARSR_WDTR
 
BIT_2


	)

508 
	#PMUM_ARSR_POR
 
BIT_0


	)

511 
	#PMUM_AWUCRS_BB_DROWSY_EN
 
BIT_31


	)

512 
	#PMUM_AWUCRS_ALL_WAKEUP
 
BIT_30


	)

513 
	#PMUM_AWUCRS_PM_BB_CLKRES
 
BIT_29


	)

514 
	#PMUM_AWUCRS_PM_XSC_CLKRES
 
BIT_28


	)

515 
	#PMUM_AWUCRS_GSM_WAKEUP
 
BIT_27


	)

516 
	#PMUM_AWUCRS_WCDMA_WAKEUP
 
BIT_26


	)

517 
	#PMUM_AWUCRS_AP_ASYNC_INT
 
BIT_25


	)

518 
	#PMUM_AWUCRS_AP_FULL_IDLE
 
BIT_24


	)

519 
	#PMUM_AWUCRS_SDH1
 
BIT_23


	)

520 
	#PMUM_AWUCRS_SDH2
 
BIT_22


	)

521 
	#PMUM_AWUCRS_KEYPRESS
 
BIT_21


	)

522 
	#PMUM_AWUCRS_TRACKBALL
 
BIT_20


	)

523 
	#PMUM_AWUCRS_NEWROTARY
 
BIT_19


	)

524 
	#PMUM_AWUCRS_WDT
 
BIT_18


	)

525 
	#PMUM_AWUCRS_RTC_ALARM
 
BIT_17


	)

526 
	#PMUM_AWUCRS_CP_TIMER_3
 
BIT_16


	)

527 
	#PMUM_AWUCRS_CP_TIMER_2
 
BIT_15


	)

528 
	#PMUM_AWUCRS_CP_TIMER_1
 
BIT_14


	)

529 
	#PMUM_AWUCRS_AP2_TIMER_3
 
BIT_13


	)

530 
	#PMUM_AWUCRS_AP2_TIMER_2
 
BIT_12


	)

531 
	#PMUM_AWUCRS_AP2_TIMER_1
 
BIT_11


	)

532 
	#PMUM_AWUCRS_AP1_TIMER_3
 
BIT_10


	)

533 
	#PMUM_AWUCRS_AP1_TIMER_2
 
BIT_9


	)

534 
	#PMUM_AWUCRS_AP1_TIMER_1
 
BIT_8


	)

535 
	#PMUM_AWUCRS_WAKEUP6
 
BIT_6


	)

536 
	#PMUM_AWUCRS_WAKEUP5
 
BIT_5


	)

537 
	#PMUM_AWUCRS_WAKEUP4
 
BIT_4


	)

538 
	#PMUM_AWUCRS_WAKEUP3
 
BIT_3


	)

539 
	#PMUM_AWUCRS_WAKEUP2
 
BIT_2


	)

540 
	#PMUM_AWUCRS_WAKEUP1
 
BIT_1


	)

541 
	#PMUM_AWUCRS_WAKEUP0
 
BIT_0


	)

545 
	#PMUM_AWUCRM_GSM_WAKEUPWMX
 
BIT_29


	)

546 
	#PMUM_AWUCRM_WCDMA_WAKEUPX
 
BIT_28


	)

547 
	#PMUM_AWUCRM_GSM_WAKEUPWM
 
BIT_27


	)

548 
	#PMUM_AWUCRM_WCDMA_WAKEUPWM
 
BIT_26


	)

549 
	#PMUM_AWUCRM_AP_ASYNC_INT
 
BIT_25


	)

550 
	#PMUM_AWUCRM_AP_FULL_IDLE
 
BIT_24


	)

551 
	#PMUM_AWUCRM_SDH1
 
BIT_23


	)

552 
	#PMUM_AWUCRM_SDH2
 
BIT_22


	)

553 
	#PMUM_AWUCRM_KEYPRESS
 
BIT_21


	)

554 
	#PMUM_AWUCRM_TRACKBALL
 
BIT_20


	)

555 
	#PMUM_AWUCRM_NEWROTARY
 
BIT_19


	)

556 
	#PMUM_AWUCRM_WDT
 
BIT_18


	)

557 
	#PMUM_AWUCRM_RTC_ALARM
 
BIT_17


	)

558 
	#PMUM_AWUCRM_CP_TIMER_3
 
BIT_16


	)

559 
	#PMUM_AWUCRM_CP_TIMER_2
 
BIT_15


	)

560 
	#PMUM_AWUCRM_CP_TIMER_1
 
BIT_14


	)

561 
	#PMUM_AWUCRM_AP2_TIMER_3
 
BIT_13


	)

562 
	#PMUM_AWUCRM_AP2_TIMER_2
 
BIT_12


	)

563 
	#PMUM_AWUCRM_AP2_TIMER_1
 
BIT_11


	)

564 
	#PMUM_AWUCRM_AP1_TIMER_3
 
BIT_10


	)

565 
	#PMUM_AWUCRM_AP1_TIMER_2
 
BIT_9


	)

566 
	#PMUM_AWUCRM_AP1_TIMER_1
 
BIT_8


	)

567 
	#PMUM_AWUCRM_WAKEUP7
 
BIT_7


	)

568 
	#PMUM_AWUCRM_WAKEUP6
 
BIT_6


	)

569 
	#PMUM_AWUCRM_WAKEUP5
 
BIT_5


	)

570 
	#PMUM_AWUCRM_WAKEUP4
 
BIT_4


	)

571 
	#PMUM_AWUCRM_WAKEUP3
 
BIT_3


	)

572 
	#PMUM_AWUCRM_WAKEUP2
 
BIT_2


	)

573 
	#PMUM_AWUCRM_WAKEUP1
 
BIT_1


	)

574 
	#PMUM_AWUCRM_WAKEUP0
 
BIT_0


	)

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\Partition.h

6 #i‚de‡
__P¨tôi⁄_H__


7 
	#__P¨tôi⁄_H__


	)

9 
	~"Ty≥def.h
"

10 
	~"BBM.h
"

13 
	#MARVELL_PARTITION_TABLE_ID0
 0x4D52564C

	)

14 
	#MARVELL_PARTITION_TABLE_ID1
 0x204D5054

	)

18 
	#PI_TYPE_PHYSICAL
 0x50687973

19 
	#PI_TYPE_LOGICAL
 0x4C6F6769

20 

	)

22 
	#PI_USAGE_BOOT
 0x424F4F54

23 
	#PI_USAGE_OSLD
 0x4F534C44

24 
	#PI_USAGE_KRNL
 0x4B524E4C

25 
	#PI_USAGE_FFOS
 0x46464F53

26 
	#PI_USAGE_FSYS
 0x46535953

27 

	)

31 
UINT
 
	mRódO∆y
 : 1;

32 
UINT
 
	mWrôabÀ
 : 1;

33 
UINT
 
	mExecuèbÀ
 : 1;

34 
UINT
 
	mCom¥es£d
 : 1;

35 
UINT
 
	mCom¥essTy≥
 : 4;

36 
UINT
 
	mRe£rved
 : 24;

37 } 
	tP¨tAâribuãs_T
;

40 
	#PI_RP_ALGO_NA
 0x00000000

41 
	#PI_RP_ALGO_UPWD
 0x55505744

42 
	#PI_RP_ALGO_DNWD
 0x444E5744

43 

	)

51 
	mPT_INVALID
 = 1,

52 
	mPT_VALID
 = 2,

53 
	mPT_NEW
 = 3

54 } 
	tPTSèã_T
;

58 
UINT_T
 
	mTy≥
;

59 
UINT_T
 
	mUßge
;

60 
UINT_T
 
	mIndítifõr
;

61 
P¨tAâribuãs_T
 
	mAâribuãs
;

62 
UINT_T
 
	mSèπAddr
;

63 
UINT_T
 
	mRe£rved1
;

64 
UINT_T
 
	mEndAddr
;

65 
UINT_T
 
	mRe£rved2
;

66 
UINT_T
 
	mRe£rveSèπAddr
;

67 
UINT_T
 
	mRe£rved3
;

68 
UINT_T
 
	mRe£rveSize
;

69 
UINT_T
 
	mRe£rved4
;

70 
UINT_T
 
	mRe£rveAlg‹ôhm
;

71 
BBT_TYPE
 
	mBBT_Ty≥
;

72 
UINT_T
 
	mRBBT_Loˇti⁄
;

73 
UINT_T
 
	mRe£rved5
;

74 
UINT_T
 
	mBackupRBBT_Loˇti⁄
;

75 
UINT_T
 
	mRe£rved6
;

76 
UINT_T
 
	mRe£rved
[2];

77 } 
	tP¨tôi⁄Info_T
, *
	tP_P¨tôi⁄Info_T
;

83 
UINT64
 
	mIdítifõr
;

86 
UINT_T
 
	mIdítifõr0
;

87 
UINT_T
 
	mIdítifõr1
;

91 
UINT_T
 
	mVîsi⁄
;

92 
UINT_T
 
	mNumP¨tôi⁄s
;

93 
UINT_T
 
	mRe£rved
[2];

94 } 
	tP¨tôi⁄TabÀ_T
, *
	tP_P¨tôi⁄TabÀ_T
;

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\PlatformConfig.h

1 #i‚de‡
PLATFORMCONFIG_H_INCLUDED


2 
	#PLATFORMCONFIG_H_INCLUDED


	)

4 
	~"Ty≥def.h
"

5 
	~"Eº‹s.h
"

7 
	#APPS_PAD_BASE
 0xd401e000

	)

8 
	#UARTCLK
 14745600

	)

11 
	#APB_CU_ENABLE
 (*
APB_CU_CR
 = 0x33)

	)

12 
	#TIMER_FREQ
(
A
Ë(((A)*13Ë>> 2)

	)

15 
	#•i_ªg_bô_£t
(
ªg
, 
vÆ
Ë
	`ªg_bô_£t
‘eg, vÆ)

	)

16 
	#•i_ªg_bô_˛r
(
ªg
, 
vÆ
Ë
	`ªg_bô_˛r
‘eg, vÆ)

	)

17 
	#APBC_SSP2_CLK_RST
 (vﬁ©ûê*)(
APBC_BASE
+0x820)

	)

18 
	#APBC_SSP5_CLK_RST
 (vﬁ©ûê*)(
APBC_BASE
+0x85C)

	)

20 
	#SSP_BASE_FOR_SPI
 0xD401C000

	)

21 
	#SSP_RX_DMA_DEVICE
 
DMAC_SSP_1_RX


	)

22 
	#SSP_TX_DMA_DEVICE
 
DMAC_SSP_1_TX


	)

29 vﬁ©ûê* 
	mªgi°îAddr
;

30 
	mªgVÆue
;

31 
	mdeÁu…VÆue
;

32 }
	tCS_REGISTER_PAIR_S
, *
	tP_CS_REGISTER_PAIR_S
;

34 
InôU¨tP‹t
();

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\SPIFlash.h

27 #i‚de‡
__SPIFLASH_H__


28 
	#__SPIFLASH_H__


	)

30 
	~"Ty≥def.h
"

31 
	~"SSP.h
"

32 
	~"Fœsh.h
"

33 
	~"¥edeföes.h
"

38 
	mSPI_ID
;

39 
	mSPI_CAPACITY
;

40 
	mSPI_SECTOR_SIZE
;

41 
	mSPI_PAGE_SIZE
;

42 } 
	tSPI_DEVICE_INFO_T
, *
	tP_SPI_DEVICE_INFO_T
;

47 
	#SPI_CMD_JEDEC_ID
 0x009F

	)

48 
	#SPI_CMD_RELEASE_POWER_DOWN
 0x00AB

	)

51 
	mSPI_READ_CMD
;

52 
	mSPI_READ_STAUS_CMD
;

53 
	mSPI_WRITE_ENABLE_CMD
;

54 
	mSPI_WRITE_STAGE1_CMD
;

55 
	mSPI_WRITE_STAGE2_CMD
;

56 
	mSPI_ERASE_CMD
;

57 
	mSPI_WIPE_CMD
;

58 
	mSPI_WIPE_CMDLEN
;

59 
	mSPI_WAIT_BIT
;

60 
	mSPI_READY
;

61 } 
	tSPI_COMMANDS_T
, *
	tP_SPI_COMMANDS_T
;

70 
	#SSP_CR0
 ((vﬁ©ûê*Ë(
SSP_BASE_FOR_SPI
+
SSP_SSCR0
))

71 
	#SSP_CR1
 ((vﬁ©ûê*Ë(
SSP_BASE_FOR_SPI
+
SSP_SSCR1
))

72 
	#SSP_SR
 ((vﬁ©ûê*Ë(
SSP_BASE_FOR_SPI
+
SSP_SSSR
))

73 
	#SSP_DR
 ((vﬁ©ûê*Ë(
SSP_BASE_FOR_SPI
+
SSP_SSDR
))

74 
	#SSP_TO
 ((vﬁ©ûê*Ë(
SSP_BASE_FOR_SPI
+
SSP_SSTO
))

	)

75 
	#SSP_SP
 ((vﬁ©ûê*Ë(
SSP_BASE_FOR_SPI
+
SSP_SSPSP
))

76 

	)

78 
	#SSP_CR0_INITIAL
 (
SSP_SSCR0_TIM
 | 
SSP_SSCR0_RIM
 | 0x7)

	)

79 
	#SSP_CR0_SSE
 
SSP_SSCR0_SSE


	)

80 
	#SSP_CR0_FPCKE
 
SSP_SSCR0_FPCKE


	)

81 
	#SSP_CR0_DSS_32
 
SSP_SSCR0_EDSS
 | 0xF

	)

82 
	#SSP_CR0_DSS_16
 0x0000000F

	)

84 
	#SSP_CR1_INITIAL
 
SSP_SSCR1_TTELP
 | 
SSP_SSCR1_TTE


	)

85 
	#SSP_CR1_RWOT
 
SSP_SSCR1_RWOT


	)

88 
	#SSP_MAX_TX_SIZE_WORDS
 64

	)

89 
	#SSP_MAX_TX_SIZE_BYTES
 
SSP_MAX_TX_SIZE_WORDS
 << 2

	)

92 
UINT_T
 
InôülizeSPIDevi˚
(
UINT8_T
 
FœshNum
, 
FœshBoŸTy≥_T
 
FœshBoŸTy≥
);

93 
SPI_Ród
(
FœshOff£t
, 
Buf„r
, 
Size
, 
FœshBoŸTy≥_T
 
FœshBoŸTy≥
);

94 
SPI_Wrôe
(
Addªss
, 
Buf„r
, 
Size
, 
FœshBoŸTy≥_T
 
FœshBoŸTy≥
);

95 
SPI_Eø£
(
Addªss
, 
Size
, 
FœshBoŸTy≥_T
 
FœshBoŸTy≥
);

96 
SPI_Wùe
(
FœshBoŸTy≥_T
 
FœshBoŸTy≥
);

99 
SPI_RódSètus
(
Waô_f‹_Wrôe
);

100 
SPI_RódID
(*
buf„r
);

101 
SPI_WrôeE«bÀ
();

102 
SPI_WrôeDißbÀ
();

103 
SPI_∑ge_wrôe
(
Addªss
, 
Buf„r
, 
Size
);

104 
SPI_wrôe_°age1
(
Addªss
, 
Buf„r
, 
Size
);

105 
SPI_wrôe_°age2
(
Addªss
);

106 
SPI_îa£_£˘‹
(
addªss
);

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\SSP.h

41 #i‚def 
__INC_SSP_H


42 
	#__INC_SSP_H


	)

50 
	#SSP1_BASE
 0xD401B000

	)

51 
	#SSP3_BASE
 0xD401C000

	)

52 
	#SSP2_BASE
 0xD42A0C00

	)

59 
	#SSP_SSCR0
 (0x0000Ë

	)

60 
	#SSP_SSCR1
 (0x0004Ë

	)

61 
	#SSP_SSSR
 (0x0008Ë

	)

62 
	#SSP_SSITR
 (0x000CË

	)

65 
	#SSP_SSDR
 (0x0010Ë

	)

66 
	#SSP_SSTO
 (0x0028)

	)

68 
	#SSP_SSPSP
 (0x002CË

	)

71 
	#SSP_SSTSA
 (0x0030Ë

	)

74 
	#SSP_SSRSA
 (0x0034Ë

	)

77 
	#SSP_SSTSS
 (0x0038Ë

	)

80 
	#SSP_SSACD
 (0x003CË

	)

83 
	#SSP_SSACDD
 (0x0040Ë

	)

86 
	#DUMMY_REGISTER
 (0x0000Ë

	)

94 
	#SSP_SSCR0_MOD
 
BIT_31


	)

95 
	#SSP_SSCR0_ACS
 
BIT_30


	)

96 
	#SSP_SSCR0_FPCKE
 
BIT_29


	)

98 
	#SSP_SSCR0_52MM
 
BIT_27


	)

99 
	#SSP_SSCR0_FRDC_MSK
 
	`SHIFT24
(0x7Ë

	)

100 
	#SSP_SSCR0_FRDC_BASE
 24

	)

102 
	#SSP_SSCR0_TIM
 
BIT_23


	)

104 
	#SSP_SSCR0_RIM
 
BIT_22


	)

105 
	#SSP_SSCR0_NCS
 
BIT_21


	)

106 
	#SSP_SSCR0_EDSS
 
BIT_20


	)

107 
	#SSP_SSCR0_SCR_MSK
 
	`SHIFT8
(0xfffË

	)

108 
	#SSP_SSCR0_SCR_BASE
 8

	)

109 
	#SSP_SSCR0_SSE
 
BIT_7


	)

110 
	#SSP_SSCR0_ECS
 
BIT_6


	)

111 
	#SSP_SSCR0_FRF_MSK
 
	`SHIFT4
(0x3Ë

	)

112 
	#SSP_SSCR0_FRF_BASE
 4

	)

113 
	#SSP_SSCR0_DSS_MSK
 
	`SHIFT0
(0xfË

	)

114 
	#SSP_SSCR0_DSS_BASE
 0

	)

118 
	#SSP_SSCR1_TTELP
 
BIT_31


	)

119 
	#SSP_SSCR1_TTE
 
BIT_30


	)

120 
	#SSP_SSCR1_EBCEI
 
BIT_29


	)

121 
	#SSP_SSCR1_SCFR
 
BIT_28


	)

122 
	#SSP_SSCR1_ECRA
 
BIT_27


	)

123 
	#SSP_SSCR1_ECRB
 
BIT_26


	)

125 
	#SSP_SSCR1_SCLKDIR
 
BIT_25


	)

126 
	#SSP_SSCR1_SFRMDIR
 
BIT_24


	)

127 
	#SSP_SSCR1_RWOT
 
BIT_23


	)

128 
	#SSP_SSCR1_TRAIL
 
BIT_22


	)

129 
	#SSP_SSCR1_TSRE
 
BIT_21


	)

130 
	#SSP_SSCR1_RSRE
 
BIT_20


	)

132 
	#SSP_SSCR1_TINTE
 
BIT_19


	)

134 
	#SSP_SSCR1_PINTE
 
BIT_18


	)

136 
	#SSP_SSCR1_IFS
 
BIT_16


	)

137 
	#SSP_SSCR1_STRF
 
BIT_15


	)

138 
	#SSP_SSCR1_EFWR
 
BIT_14


	)

139 
	#SSP_SSCR1_RFT_MSK
 
	`SHIFT10
(0xfË

	)

140 
	#SSP_SSCR1_RFT_BASE
 10

	)

141 
	#SSP_SSCR1_TFT_MSK
 
	`SHIFT6
(0xfË

	)

142 
	#SSP_SSCR1_TFT_BASE
 6

	)

144 
	#SSP_SSCR1_SPH
 
BIT_4


	)

146 
	#SSP_SSCR1_SPO
 
BIT_3


	)

147 
	#SSP_SSCR1_LBM
 
BIT_2


	)

148 
	#SSP_SSCR1_TIE
 
BIT_1


	)

149 
	#SSP_SSCR1_RIE
 
BIT_0


	)

152 
	#SSP_SSSR_OSS
 
BIT_31


	)

154 
	#SSP_SSSR_TX_OSS
 
BIT_30


	)

156 
	#SSP_SSSR_BCE
 
BIT_23


	)

158 
	#SSP_SSSR_CSS
 
BIT_22


	)

159 
	#SSP_SSSR_TUR
 
BIT_21


	)

160 
	#SSP_SSSR_EOC
 
BIT_20


	)

162 
	#SSP_SSSR_TINT
 
BIT_19


	)

164 
	#SSP_SSSR_PINT
 
BIT_18


	)

166 
	#SSP_SSSR_RFL_MSK
 
	`SHIFT12
(0xfË

	)

167 
	#SSP_SSSR_RFL_BASE
 12

	)

168 
	#SSP_SSSR_TFL_MSK
 
	`SHIFT8
(0xfË

	)

169 
	#SSP_SSSR_TFL_BASE
 8

	)

170 
	#SSP_SSSR_ROR
 
BIT_7


	)

172 
	#SSP_SSSR_RFS
 
BIT_6


	)

174 
	#SSP_SSSR_TFS
 
BIT_5


	)

175 
	#SSP_SSSR_BSY
 
BIT_4


	)

176 
	#SSP_SSSR_RNE
 
BIT_3


	)

177 
	#SSP_SSSR_TNF
 
BIT_2


	)

182 
	#SSP_SSITR_TROR
 
BIT_7


	)

184 
	#SSP_SSITR_TRFS
 
BIT_6


	)

186 
	#SSP_SSITR_TTFS
 
BIT_5


	)

190 
	#SSP_SSDR_DATA_MSK
 
	`SHIFT0
(0xffffffffË

	)

191 
	#SSP_SSDR_DATA_BASE
 0

	)

195 
	#SSP_SSTO_TIMEOUT_MSK
 
	`SHIFT0
(0xffffffË

	)

196 
	#SSP_SSTO_TIMEOUT_BASE
 0

	)

200 
	#SSP_SSPSP_EDMYSTOP_MSK
 
	`SHIFT28
(0x7Ë

	)

201 
	#SSP_SSPSP_EDMYSTOP_BASE
 28

	)

202 
	#SSP_SSPSP_EDMYSTRT_MSK
 
	`SHIFT26
(0x3Ë

	)

203 
	#SSP_SSPSP_EDMYSTRT_BASE
 26

	)

205 
	#SSP_SSPSP_FSRT
 
BIT_25


	)

206 
	#SSP_SSPSP_DMYSTOP_MSK
 
	`SHIFT23
(0x3Ë

	)

207 
	#SSP_SSPSP_DMYSTOP_BASE
 23

	)

209 
	#SSP_SSPSP_SFRMWDTH_MSK
 
	`SHIFT16
(0x3fË

	)

210 
	#SSP_SSPSP_SFRMWDTH_BASE
 16

	)

211 
	#SSP_SSPSP_SFRMDLY_MSK
 
	`SHIFT9
(0x7fË

	)

212 
	#SSP_SSPSP_SFRMDLY_BASE
 9

	)

213 
	#SSP_SSPSP_DMYSTRT_MSK
 
	`SHIFT7
(0x3Ë

	)

214 
	#SSP_SSPSP_DMYSTRT_BASE
 7

	)

215 
	#SSP_SSPSP_STRTDLY_MSK
 
	`SHIFT4
(0x7Ë

	)

216 
	#SSP_SSPSP_STRTDLY_BASE
 4

	)

217 
	#SSP_SSPSP_ETDS
 
BIT_3


	)

218 
	#SSP_SSPSP_SFRMP
 
BIT_2


	)

219 
	#SSP_SSPSP_SCMODE_MSK
 
	`SHIFT0
(0x3Ë

	)

220 
	#SSP_SSPSP_SCMODE_BASE
 0

	)

224 
	#SSP_SSTSA_TTSA_MSK
 
	`SHIFT0
(0xffË

	)

225 
	#SSP_SSTSA_TTSA_BASE
 0

	)

229 
	#SSP_SSRSA_RTSA_MSK
 
	`SHIFT0
(0xffË

	)

230 
	#SSP_SSRSA_RTSA_BASE
 0

	)

233 
	#SSP_SSTSS_NMBSY
 
BIT_31


	)

235 
	#SSP_SSTSS_TSS_MSK
 
	`SHIFT0
(0x7Ë

	)

236 
	#SSP_SSTSS_TSS_BASE
 0

	)

240 
	#SSP_SSACD_SCDX8
 
BIT_7


	)

242 
	#SSP_SSACD_ACPS_MSK
 
	`SHIFT4
(0x7)

	)

243 
	#SSP_SSACD_ACPS_BASE
 4

	)

245 
	#SSP_SSACD_SCDB
 
BIT_3


	)

247 
	#SSP_SSACD_ACDS_MSK
 
	`SHIFT0
(0x7)

	)

248 
	#SSP_SSACD_ACDS_BASE
 0

	)

252 
	#SSP_SSACDD_NUM_MSK
 
	`SHIFT16
(0x7fffË

	)

253 
	#SSP_SSACDD_NUM_BASE
 16

	)

255 
	#SSP_SSACDD_DEN_MSK
 
	`SHIFT0
(0xfffË

	)

256 
	#SSP_SSACDD_DEN_BASE
 0

	)

259 
	#DUMMY_REGISTER_DUMMY_MSK
 
	`SHIFT0
(0xffffffffË

	)

260 
	#DUMMY_REGISTER_DUMMY_BASE
 0

	)

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\TMR.h

41 #i‚def 
__INC_TMR_H


42 
	#__INC_TMR_H


	)

50 
	#TMR1_BASE
 0xD4014000

	)

51 
	#TMR2_BASE
 0xD4016000

	)

58 
	#TMR2_CCR
 (
TMR2_BASE
+0x0000Ë

	)

59 
	#TMR1_CCR
 (
TMR1_BASE
+0x0000Ë

	)

60 
	#TMR2_TN_MM
 (
TMR2_BASE
+0x0004Ë

	)

61 
	#TMR1_TN_MM
 (
TMR1_BASE
+0x0004Ë

	)

62 
	#TMR2_CRN
 (
TMR2_BASE
+0x0028Ë

	)

63 
	#TMR1_CRN
 (
TMR1_BASE
+0x0028Ë

	)

64 
	#TMR2_SRN
 (
TMR2_BASE
+0x0034Ë

	)

65 
	#TMR1_SRN
 (
TMR1_BASE
+0x0034Ë

	)

66 
	#TMR2_IERN
 (
TMR2_BASE
+0x0040Ë

	)

67 
	#TMR1_IERN
 (
TMR1_BASE
+0x0040Ë

	)

68 
	#TMR2_PLVRN
 (
TMR2_BASE
+0x004CË

	)

69 
	#TMR1_PLVRN
 (
TMR1_BASE
+0x004CË

	)

70 
	#TMR2_PLCRN
 (
TMR2_BASE
+0x0058Ë

	)

71 
	#TMR1_PLCRN
 (
TMR1_BASE
+0x0058Ë

	)

72 
	#TMR2_WMER
 (
TMR2_BASE
+0x0064Ë

	)

75 
	#TMR1_WMER
 (
TMR1_BASE
+0x0064Ë

	)

78 
	#TMR2_WMR
 (
TMR2_BASE
+0x0068Ë

	)

81 
	#TMR1_WMR
 (
TMR1_BASE
+0x0068Ë

	)

84 
	#TMR2_WVR
 (
TMR2_BASE
+0x006CË

	)

87 
	#TMR1_WVR
 (
TMR1_BASE
+0x006CË

	)

90 
	#TMR2_WSR
 (
TMR2_BASE
+0x0070Ë

	)

93 
	#TMR1_WSR
 (
TMR1_BASE
+0x0070Ë

	)

96 
	#TMR2_ICRN
 (
TMR2_BASE
+0x0074Ë

	)

97 
	#TMR1_ICRN
 (
TMR1_BASE
+0x0074Ë

	)

98 
	#TMR2_WICR
 (
TMR2_BASE
+0x0080Ë

	)

101 
	#TMR1_WICR
 (
TMR1_BASE
+0x0080Ë

	)

104 
	#TMR2_CER
 (
TMR2_BASE
+0x0084Ë

	)

105 
	#TMR1_CER
 (
TMR1_BASE
+0x0084Ë

	)

106 
	#TMR2_CMR
 (
TMR2_BASE
+0x0088Ë

	)

107 
	#TMR1_CMR
 (
TMR1_BASE
+0x0088Ë

	)

108 
	#TMR2_ILRN
 (
TMR2_BASE
+0x008CË

	)

109 
	#TMR1_ILRN
 (
TMR1_BASE
+0x008CË

	)

110 
	#TMR2_WCR
 (
TMR2_BASE
+0x0098Ë

	)

113 
	#TMR1_WCR
 (
TMR1_BASE
+0x0098Ë

	)

116 
	#TMR2_WFAR
 (
TMR2_BASE
+0x009CË

	)

119 
	#TMR1_WFAR
 (
TMR1_BASE
+0x009CË

	)

122 
	#TMR2_WSAR
 (
TMR2_BASE
+0x00A0Ë

	)

125 
	#TMR1_WSAR
 (
TMR1_BASE
+0x00A0Ë

	)

128 
	#TMR2_CVWRN
 (
TMR2_BASE
+0x00A4Ë

	)

131 
	#TMR1_CVWRN
 (
TMR1_BASE
+0x00A4Ë

	)

143 
	#TMR_CCR_CS_2_MSK
 
	`SHIFT5
(0x3)

	)

144 
	#TMR_CCR_CS_2_BASE
 5

	)

146 
	#TMR_CCR_CS_1_MSK
 
	`SHIFT2
(0x7)

	)

147 
	#TMR_CCR_CS_1_BASE
 2

	)

149 
	#TMR_CCR_CS_0_MSK
 
	`SHIFT0
(0x3)

	)

150 
	#TMR_CCR_CS_0_BASE
 0

	)

154 
	#TMR_TN_MM_TMR_TN_MM_MSK
 
	`SHIFT0
(0xffffffff)

	)

155 
	#TMR_TN_MM_TMR_TN_MM_BASE
 0

	)

158 
	#TMR_CRN_TCRN_MSK
 
	`SHIFT0
(0xffffffffË

	)

159 
	#TMR_CRN_TCRN_BASE
 0

	)

164 
	#TMR_SRN_M2
 
BIT_2


	)

166 
	#TMR_SRN_M1
 
BIT_1


	)

168 
	#TMR_SRN_M0
 
BIT_0


	)

173 
	#TMR_IERN_IE2
 
BIT_2


	)

175 
	#TMR_IERN_IE1
 
BIT_1


	)

177 
	#TMR_IERN_IE0
 
BIT_0


	)

180 
	#TMR_PLVRN_TPLVRN_MSK
 
	`SHIFT0
(0xffffffffË

	)

181 
	#TMR_PLVRN_TPLVRN_BASE
 0

	)

186 
	#TMR_PLCRN_MCS_MSK
 
	`SHIFT0
(0x3)

	)

187 
	#TMR_PLCRN_MCS_BASE
 0

	)

192 
	#TMR_WMER_WRIE
 
BIT_1


	)

193 
	#TMR_WMER_WE
 
BIT_0


	)

197 
	#TMR_WMR_WTM_MSK
 
	`SHIFT0
(0xffffË

	)

198 
	#TMR_WMR_WTM_BASE
 0

	)

202 
	#TMR_WVR_WTV_MSK
 
	`SHIFT0
(0xffffË

	)

203 
	#TMR_WVR_WTV_BASE
 0

	)

208 
	#TMR_WSR_WTS
 
BIT_0


	)

213 
	#TMR_ICRN_TCLR2
 
BIT_2


	)

215 
	#TMR_ICRN_TCLR1
 
BIT_1


	)

217 
	#TMR_ICRN_TCLR0
 
BIT_0


	)

221 
	#TMR_WICR_WICLR
 
BIT_0


	)

225 
	#TMR_CER_T2EN
 
BIT_2


	)

226 
	#TMR_CER_T1EN
 
BIT_1


	)

227 
	#TMR_CER_T0EN
 
BIT_0


	)

231 
	#TMR_CMR_T2MODE
 
BIT_2


	)

232 
	#TMR_CMR_T1MODE
 
BIT_1


	)

233 
	#TMR_CMR_T0MODE
 
BIT_0


	)

238 
	#TMR_ILRN_TNIL2
 
BIT_2


	)

240 
	#TMR_ILRN_TNIL1
 
BIT_1


	)

242 
	#TMR_ILRN_TNIL0
 
BIT_0


	)

247 
	#TMR_WCR_WCR
 
BIT_0


	)

251 
	#TMR_WFAR_KEY_MSK
 
	`SHIFT0
(0xffffË

	)

252 
	#TMR_WFAR_KEY_BASE
 0

	)

256 
	#TMR_WSAR_KEY_MSK
 
	`SHIFT0
(0xffffË

	)

257 
	#TMR_WSAR_KEY_BASE
 0

	)

260 
	#TMR_CVWRN_TCVWR_MSK
 
	`SHIFT0
(0xffffffffË

	)

261 
	#TMR_CVWRN_TCVWR_BASE
 0

	)

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\Typedef.h

1 #i‚de‡
TYPEDEF_H_INCLUDED


2 
	#TYPEDEF_H_INCLUDED


	)

7 
	#BIT0
 0x00000001

	)

8 
	#BIT1
 0x00000002

	)

9 
	#BIT2
 0x00000004

	)

10 
	#BIT3
 0x00000008

	)

11 
	#BIT4
 0x00000010

	)

12 
	#BIT5
 0x00000020

	)

13 
	#BIT6
 0x00000040

	)

14 
	#BIT7
 0x00000080

	)

15 
	#BIT8
 0x00000100

	)

16 
	#BIT9
 0x00000200

	)

17 
	#BIT10
 0x00000400

	)

18 
	#BIT11
 0x00000800

	)

19 
	#BIT12
 0x00001000

	)

20 
	#BIT13
 0x00002000

	)

21 
	#BIT14
 0x00004000

	)

22 
	#BIT15
 0x00008000

	)

23 
	#BIT16
 0x00010000

	)

24 
	#BIT17
 0x00020000

	)

25 
	#BIT18
 0x00040000

	)

26 
	#BIT19
 0x00080000

	)

27 
	#BIT20
 0x00100000

	)

28 
	#BIT21
 0x00200000

	)

29 
	#BIT22
 0x00400000

	)

30 
	#BIT23
 0x00800000

	)

31 
	#BIT24
 0x01000000

	)

32 
	#BIT25
 0x02000000

	)

33 
	#BIT26
 0x04000000

	)

34 
	#BIT27
 0x08000000

	)

35 
	#BIT28
 0x10000000

	)

36 
	#BIT29
 0x20000000

	)

37 
	#BIT30
 0x40000000

	)

38 
	#BIT31
 0x80000000

	)

39 
	#SET32
 0xffffffff

	)

40 
	#CLEAR32
 0x00000000

	)

42 
	#BU_U32
 

	)

43 
	#BU_U16
 

	)

44 
	#BU_U8
 

	)

46 vﬁ©ûê
	tVUINT32_T
;

47 
	tUINT32_T
;

48 vﬁ©ûê
	tVUINT_T
;

49 
	tUINT_T
;

50 
	tINT_T
;

51 
	tUINT16_T
, 
	tUSHORT
;

52 vﬁ©ûê
	tVUINT16_T
;

53 
	tUINT8_T
;

54 
	tINT8_T
;

56 
	#PASSED
 0

	)

57 
	#FAILED
 1

	)

60 
	#LOCKED
 1

	)

61 
	#UNLOCKED
 0

	)

64 #i‚de‡
NULL


65 
	#NULL
 0

	)

68 (*
	tFnPVOID
)();

70 
	tUINT
, *
	tPUINT
;

71 
	tUINT64
, *
	tPUINT64
;

72 
	tUINT32
, *
	tPUINT32
;

73 
	tUINT16
, *
	tPUINT16
;

74 
	tUINT8
, *
	tPUINT8
;

75 
	tUCHAR
,
	tBYTE
,*
	tPUCHAR
;

77 
	tINT
, *
	tPINT
;

78 
	tINT64
, *
	tPINT64
;

79 
	tINT32
, *
	tPINT32
;

80 
	tINT16
, *
	tPINT16
;

81 
	tINT8
, *
	tPINT8
;

82 
	tCHAR
, *
	tPCHAR
;

83 
	tVOID
, *
	tPVOID
;

85 vﬁ©ûê
	tUINT
 
	tVUINT
, *
	tPVUINT
;

86 vﬁ©ûê
	tUINT64
 
	tVUINT64
, *
	tPVUINT64
;

87 vﬁ©ûê
	tUINT32
 
	tVUINT32
, *
	tPVUINT32
;

88 vﬁ©ûê
	tUINT16
 
	tVUINT16
, *
	tPVUINT16
;

89 vﬁ©ûê
	tUINT8
 
	tVUINT8
, *
	tPVUINT8
;

90 vﬁ©ûê
	tUCHAR
 
	tVUCHAR
, *
	tPVUCHAR
;

92 vﬁ©ûê
	tINT
 
	tVINT
, *
	tPVINT
;

93 vﬁ©ûê
	tINT64
 
	tVINT64
, *
	tPVINT64
;

94 vﬁ©ûê
	tINT32
 
	tVINT32
, *
	tPVINT32
;

95 vﬁ©ûê
	tINT16
 
	tVINT16
, *
	tPVINT16
;

96 vﬁ©ûê
	tINT8
 
	tVINT8
, *
	tPVINT8
;

97 vﬁ©ûê
	tCHAR
 
	tVCHAR
, *
	tPVCHAR
;

99 
UINT16
 
	tWORD
;

100 
UINT32
 
	tDWORD
;

101 * 
	tVOID_PTR
;

104 
UINT_T
 
Eº‹Code
;

105 
UINT_T
 
SètusCode
;

106 
UINT_T
 
PCRCode
;

107 }
	tFUNC_STATUS
, *
	tpFUNC_STATUS
;

110 
	#ªg_wrôe
(
ªg
, 
vÆ
Ë*(vﬁ©ûê*Ïeg = vÆ; *(vﬁ©ûê*Ïeg;

	)

111 
	#ªg_bô_£t
(
ªg
, 
vÆ
Ë*(vﬁ©ûê*Ïeg |vÆ; *(vﬁ©ûê*Ïeg;

	)

112 
	#ªg_bô_˛r
(
ªg
, 
vÆ
Ë*(vﬁ©ûê*Ïeg &~vÆ; *(vﬁ©ûê*Ïeg;

	)

114 
	#BU_REG_READ
(
x
Ë(*(vﬁ©ûê
UINT32
 *)(x))

	)

115 
	#BU_REG_WRITE
(
x
,
y
Ë((*(vﬁ©ûê
UINT32
 *)(x)Ëy )

	)

117 
	#BU_REG_READ16
(
x
Ë(*(vﬁ©ûê
UINT16
 *)(xË& 0xffff)

	)

118 
	#BU_REG_WRITE16
(
x
,
y
Ë((*(vﬁ©ûê
UINT16
 *)(x)Ëy & 0xfff‡)

	)

120 
	#BU_REG_READ8
(
x
Ë(*(vﬁ©ûê
UINT8
 *)(xË& 0xff)

	)

121 
	#BU_REG_WRITE8
(
x
,
y
Ë((*(vﬁ©ûê
UINT8
 *)(x)Ëy & 0xf‡)

	)

123 
	#BU_REG_RDMDFYWR
(
x
,
y
Ë(
	`BU_REG_WRITE
(x,((
	`BU_REG_READ
(x))|y)))

	)

125 #unde‡
DBGPRINT


127 #ifde‡
DBGPRINT


128 
	`¨m¥ötf
(c⁄° *
fmt
, ...);

129 
	#DEBUGMSG
(
c⁄d
,
°r
Ë(()((c⁄d)?(
¨m¥ötf
 så),1:0))

	)

131 
	#DEBUGMSG
(
c⁄d
,
°r
Ë(()0)

	)

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\general.h

22 #i‚de‡
_gíîÆ_h


23 
	#_gíîÆ_h


	)

25 
	~"Ty≥def.h
"

31 
	sPLATFORM_FUSES


33 
	mDebugDißbÀ
 :1;

34 
	mPœtf‹mSèã
 :4;

35 
	mNoNAND
 :1;

36 
	mJTAG_DißbÀ
 :1;

37 
	mU£WTM
 :1;

38 
	mRe£rved0
 :3;

39 
	mEsˇ≥SeqDißbÀ
 :1;

40 
	mUSBDißbÀ
 :1;

41 
	mUARTDißbÀ
 :1;

42 
	mMMCDißbÀ
 :1;

43 
	mResume
 :1;

44 
	mUSBWakeup
 :1;

45 
	mP‹tE«bÀd
 :1;

46 
	mDDRInôülized
 :1;

47 
	mDow∆ﬂd_DißbÀ
 :1;

48 
	mSBE
 :1;

49 
	mOvîrideDißbÀ
 :1;

50 
	mBoŸPœtf‹mSèã
 :4;

51 
	mUSBP‹t
 :2;

52 
	mUARTP‹t
 :2;

53 
	mTBROpMode
 :2;

58 
	mFFUART_PORT
 = 0,

59 
	mALTUART_PORT
 = 1

60 } 
	tUART_PORTS
;

64 
	mUSB_DIFF_PORT
 = 0,

65 
	mUSB_SE_PORT
 = 1,

66 
	mUSB_U2D_PORT
 = 2,

67 
	mUSB_CI2_PORT
 = 3

68 } 
	tUSB_PORTS
;

72 
	mvÆue
;

73 
PLATFORM_FUSES
 
	mbôs
;

74 }
	tFUSE_SET
, *
	tpFUSE_SET
;

79 
	mTIM_DATA
 = 0x54494D48,

80 
	mPT_DATA
 = 0x4D505420,

81 
	mBBT_DATA
 = 0x4D424254,

82 
	mRD_DATA
 = 0x52444953

83 } 
	tXFER_DATA
;

87 
XFER_DATA
 
	md©a_id
;

88 
UINT_T
 
	mloˇti⁄
;

89 } 
	tXFER_DATA_PAIR_T
, *
	tP_XFER_DATA_PAIR_T
;

97 
UINT_T
 
	mTøns„rID
;

98 
UINT_T
 
	mSOD_ACCR0
;

99 
UINT_T
 
	mFu£VÆ
;

100 
UINT_T
 
	mEº‹Code
;

101 
UINT_T
 
	mResumeP¨am
[4];

102 
UINT_T
 
	mnum_d©a_∑ús
;

103 
XFER_DATA_PAIR_T
 
	md©a_∑ús
[1];

104 } 
	tTRANSFER_STRUCT
, *
	tP_TRANSFER_STRUCT
;

108 
	#TIMOff£t_CS2
 0x00000000

	)

109 
	#TIMOff£t_NAND
 0x00000000

	)

110 
	#TIMOff£t_MDOC
 0x00000000

111 
	#TIMOff£t_ONENAND
 0x00000000

	)

112 
	#TIMOff£t_SDMMC
 0x00000000

113 

	)

115 
	#HEX_LED_CONTROL
 (vﬁ©ûê*)–0x08000040 )

	)

116 
	#HEX_LED_WRITE
 (vﬁ©ûê*)–0x08000010 )

	)

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\gpio.h

1 #i‚de‡
__GPIO_H__


2 
	#__GPIO_H__


	)

4 
	~"Pœtf‹mC⁄fig.h
"

6 
	#APB1_CLOCK_BASE
 0xD4015000

	)

7 
	#APBC_GPIO_CLK_RST
 *((vﬁ©ûê*)(
APB1_CLOCK_BASE
 + 0x0008))

	)

8 
	#APBC_AIB_CLK_RST
 *((vﬁ©ûê*)(
APB1_CLOCK_BASE
 + 0x003C))

	)

11 
	#APBC_APBCLK
 (1<<0Ë

	)

12 
	#APBC_FNCLK
 (1<<1Ë

	)

13 
	#APBC_RST
 (1<<2Ë

	)

15 
	#APBC_FNCLKSEL
(
x
Ë(((xË& 0xfË<< 4)

	)

18 
	#ARMD1_DRAM_BASE
 0xB0000000

	)

19 
	#ARMD1_FEC_BASE
 0xC0800000

	)

20 
	#ARMD1_TIMER_BASE
 0xD4014000

	)

21 
	#ARMD1_APBC1_BASE
 0xD4015000

	)

22 
	#ARMD1_APBC2_BASE
 0xD4015800

	)

23 
	#ARMD1_UART1_BASE
 0xD4017000

	)

24 
	#ARMD1_UART2_BASE
 0xD4018000

	)

25 
	#ARMD1_GPIO_BASE
 0xD4019000

	)

26 
	#ARMD1_SSP1_BASE
 0xD401B000

	)

27 
	#ARMD1_SSP2_BASE
 0xD401C000

	)

28 
	#ARMD1_MFPR_BASE
 0xD401E000

	)

29 
	#ARMD1_SSP3_BASE
 0xD401F000

	)

30 
	#ARMD1_SSP4_BASE
 0xD4020000

	)

31 
	#ARMD1_SSP5_BASE
 0xD4021000

	)

32 
	#ARMD1_UART3_BASE
 0xD4026000

	)

33 
	#ARMD1_MPMU_BASE
 0xD4050000

	)

34 
	#ARMD1_USB_HOST_BASE
 0xD4209000

	)

35 
	#ARMD1_APMU_BASE
 0xD4282800

	)

36 
	#ARMD1_CPU_BASE
 0xD4282C00

	)

38 
	#GPIO_HIGH
 1

	)

39 
	#GPIO_LOW
 0

	)

41 
	#GPIO_TO_REG
(
gp
Ë(g∞>> 5)

	)

42 
	#GPIO_TO_BIT
(
gp
Ë(1 << (g∞& 0x1F))

	)

43 
	#GPIO_VAL
(
gp
, 
vÆ
Ë((vÆ >> (g∞& 0x1F)Ë& 0x01)

	)

46 
	#MFP
(
_off
, 
_puŒ
, 
_pF
, 
_drv
, 
_dF
, 
_edge
, 
_eF
, 
_a‚
, 
_aF
) ( \

47  (((
_off
) & 0xffff) << 16) | \

48  (((
_puŒ
) & 0x7) << 13) | \

50  (((
_drv
) & 0x3) << 10) | \

51  (((
_pF
) & 0x1) << 9) | \

52  (((
_dF
) & 0x1) << 8) | \

53  (((
_eF
) & 0x1) << 7) | \

54  (((
_edge
) & 0x7) << 4) | \

55  (((
_aF
) & 0x1) << 3) | \

56  ((
_a‚
Ë& 0x7))

	)

59 
	#MFP_OFFSET_MASK
 
	`MFP
(0xffff, 0,0, 0,0, 0,0, 0,0)

	)

60 
	#MFP_REG
(
x
Ë
	`MFP
(x, 0,0, 0,0, 0,0, 0,0)

	)

61 
	#MFP_REG_GET_OFFSET
(
x
Ë((x & 
MFP_OFFSET_MASK
Ë>> 16)

	)

63 
	#MFP_AF_FLAG
 
	`MFP
(0x0000, 0,0, 0,0, 0,0, 0,1)

	)

64 
	#MFP_DRIVE_FLAG
 
	`MFP
(0x0000, 0,0, 0,1, 0,0, 0,0)

	)

65 
	#MFP_EDGE_FLAG
 
	`MFP
(0x0000, 0,0, 0,0, 0,1, 0,0)

	)

66 
	#MFP_PULL_FLAG
 
	`MFP
(0x0000, 0,1, 0,0, 0,0, 0,0)

	)

68 
	#MFP_AF0
 
	`MFP
(0x0000, 0,0, 0,0, 0,0, 0,1)

	)

69 
	#MFP_AF1
 
	`MFP
(0x0000, 0,0, 0,0, 0,0, 1,1)

	)

70 
	#MFP_AF2
 
	`MFP
(0x0000, 0,0, 0,0, 0,0, 2,1)

	)

71 
	#MFP_AF3
 
	`MFP
(0x0000, 0,0, 0,0, 0,0, 3,1)

	)

72 
	#MFP_AF4
 
	`MFP
(0x0000, 0,0, 0,0, 0,0, 4,1)

	)

73 
	#MFP_AF5
 
	`MFP
(0x0000, 0,0, 0,0, 0,0, 5,1)

	)

74 
	#MFP_AF6
 
	`MFP
(0x0000, 0,0, 0,0, 0,0, 6,1)

	)

75 
	#MFP_AF7
 
	`MFP
(0x0000, 0,0, 0,0, 0,0, 7,1)

	)

76 
	#MFP_AF_MASK
 
	`MFP
(0x0000, 0,0, 0,0, 0,0, 7,0)

	)

78 
	#MFP_LPM_EDGE_NONE
 
	`MFP
(0x0000, 0,0, 0,0, 0,1, 0,0)

	)

79 
	#MFP_LPM_EDGE_RISE
 
	`MFP
(0x0000, 0,0, 0,0, 1,1, 0,0)

	)

80 
	#MFP_LPM_EDGE_FALL
 
	`MFP
(0x0000, 0,0, 0,0, 2,1, 0,0)

	)

81 
	#MFP_LPM_EDGE_BOTH
 
	`MFP
(0x0000, 0,0, 0,0, 3,1, 0,0)

	)

82 
	#MFP_LPM_EDGE_MASK
 
	`MFP
(0x0000, 0,0, 0,0, 3,0, 0,0)

	)

84 
	#MFP_DRIVE_VERY_SLOW
 
	`MFP
(0x0000, 0,0, 0,1, 0,0, 0,0)

	)

85 
	#MFP_DRIVE_SLOW
 
	`MFP
(0x0000, 0,0, 1,1, 0,0, 0,0)

	)

86 
	#MFP_DRIVE_MEDIUM
 
	`MFP
(0x0000, 0,0, 2,1, 0,0, 0,0)

	)

87 
	#MFP_DRIVE_FAST
 
	`MFP
(0x0000, 0,0, 3,1, 0,0, 0,0)

	)

88 
	#MFP_DRIVE_MASK
 
	`MFP
(0x0000, 0,0, 3,0, 0,0, 0,0)

	)

90 
	#MFP_PULL_NONE
 
	`MFP
(0x0000, 0,1, 0,0, 0,0, 0,0)

	)

91 
	#MFP_PULL_LOW
 
	`MFP
(0x0000, 1,1, 0,0, 0,0, 0,0)

	)

92 
	#MFP_PULL_HIGH
 
	`MFP
(0x0000, 2,1, 0,0, 0,0, 0,0)

	)

93 
	#MFP_PULL_BOTH
 
	`MFP
(0x0000, 3,1, 0,0, 0,0, 0,0)

	)

94 
	#MFP_PULL_FLOAT
 
	`MFP
(0x0000, 4,1, 0,0, 0,0, 0,0)

	)

95 
	#MFP_PULL_MASK
 
	`MFP
(0x0000, 7,0, 0,0, 0,0, 0,0)

	)

97 
	#MV_MAX_GPIO
 128

	)

99 
	#wrôeb
(
b
, 
addr
Ë()((*(vﬁ©ûê*Ë◊ddr)Ë(b))

	)

100 
	#wrôew
(
b
, 
addr
Ë()((*(vﬁ©ûê*Ë◊ddr)Ë(b))

	)

101 
	#wrôñ
(
b
, 
addr
Ë()((*(vﬁ©ûê*Ë◊ddr)Ë(b))

	)

103 
	#ªadb
(
a
Ë(*(vﬁ©ûê*)◊))

	)

104 
	#ªadw
(
a
Ë(*(vﬁ©ûê*)◊))

	)

105 
	#ªadl
(
a
Ë(*(vﬁ©ûê*)◊))

	)

113 
	#GPIO0_BASE
 0xD4019000

	)

114 
	#GPIO1_BASE
 0xD4019004

	)

115 
	#GPIO2_BASE
 0xD4019008

	)

116 
	#GPIO3_BASE
 0xD4019100

	)

123 
	#GPIO_PLR
 (0x0000Ë

	)

124 
	#GPIO_PDR
 (0x000CË

	)

125 
	#GPIO_PSR
 (0x0018Ë

	)

126 
	#GPIO_PCR
 (0x0024Ë

	)

129 
	#GPIO_RER
 (0x0030Ë

	)

132 
	#GPIO_FERX
 (0x003CË

	)

135 
	#GPIO_EDR
 (0x0048Ë

	)

138 
	#GPIO_SDR
 (0x0054Ë

	)

141 
	#GPIO_CDR
 (0x0060Ë

	)

144 
	#GPIO_SRERX
 (0x006cË

	)

148 
	#GPIO_CRERX
 (0x0078Ë

	)

152 
	#GPIO_SFER
 (0x0084Ë

	)

156 
	#GPIO_CFER
 (0x0090Ë

	)

160 
	#APMASK
 (0x009cË

	)

163 
	#CPMASK
 (0x00a8Ë

	)

172 
	#GPIO_PLR_PLX_MSK
 
	`SHIFT0
(0xffffffffË

	)

173 
	#GPIO_PLR_PLX_BASE
 0

	)

176 
	#GPIO_PDR_PDX_MSK
 
	`SHIFT0
(0xffffffffË

	)

177 
	#GPIO_PDR_PDX_BASE
 0

	)

180 
	#GPIO_PSR_PSX_MSK
 
	`SHIFT0
(0xffffffffË

	)

181 
	#GPIO_PSR_PSX_BASE
 0

	)

184 
	#GPIO_PCR_PCX_MSK
 
	`SHIFT0
(0xffffffffË

	)

185 
	#GPIO_PCR_PCX_BASE
 0

	)

188 
	#GPIO_RER_REX_MSK
 
	`SHIFT0
(0xffffffffË

	)

189 
	#GPIO_RER_REX_BASE
 0

	)

192 
	#GPIO_FERX_FEX_MSK
 
	`SHIFT0
(0xffffffffË

	)

193 
	#GPIO_FERX_FEX_BASE
 0

	)

196 
	#GPIO_EDR_EDX_MSK
 
	`SHIFT0
(0xffffffffË

	)

197 
	#GPIO_EDR_EDX_BASE
 0

	)

200 
	#GPIO_SDR_PDX_MSK
 
	`SHIFT0
(0xffffffffË

	)

201 
	#GPIO_SDR_PDX_BASE
 0

	)

204 
	#GPIO_CDR_PDX_MSK
 
	`SHIFT0
(0xffffffffË

	)

205 
	#GPIO_CDR_PDX_BASE
 0

	)

208 
	#GPIO_SRERX_PDX_MSK
 
	`SHIFT0
(0xffffffffË

	)

209 
	#GPIO_SRERX_PDX_BASE
 0

	)

214 
	#GPIO_CRERX_PDX_MSK
 
	`SHIFT0
(0xffffffffË

	)

215 
	#GPIO_CRERX_PDX_BASE
 0

	)

220 
	#GPIO_SFER_PDX_MSK
 
	`SHIFT0
(0xffffffffË

	)

221 
	#GPIO_SFER_PDX_BASE
 0

	)

226 
	#GPIO_CFER_PDX_MSK
 
	`SHIFT0
(0xffffffffË

	)

227 
	#GPIO_CFER_PDX_BASE
 0

	)

230 
	#APMASK_PDX_MSK
 
	`SHIFT0
(0xffffffffË

	)

231 
	#APMASK_PDX_BASE
 0

	)

234 
	#CPMASK_PDX_MSK
 
	`SHIFT0
(0xffffffffË

	)

235 
	#CPMASK_PDX_BASE
 0

	)

237 
	sgpio_ªg
 {

238 
UINT32
 
	mg∂r
;

239 
UINT32
 
	m∑d0
[2];

240 
UINT32
 
	mgpdr
;

241 
UINT32
 
	m∑d1
[2];

242 
UINT32
 
	mgp§
;

243 
UINT32
 
	m∑d2
[2];

244 
UINT32
 
	mgp¸
;

245 
UINT32
 
	m∑d3
[2];

246 
UINT32
 
	mgªr
;

247 
UINT32
 
	m∑d4
[2];

248 
UINT32
 
	mg„r
;

249 
UINT32
 
	m∑d5
[2];

250 
UINT32
 
	mgedr
;

251 
UINT32
 
	m∑d6
[2];

252 
UINT32
 
	mgsdr
;

253 
UINT32
 
	m∑d7
[2];

254 
UINT32
 
	mgcdr
;

255 
UINT32
 
	m∑d8
[2];

256 
UINT32
 
	mg§î
;

258 
UINT32
 
	m∑d9
[2];

259 
UINT32
 
	mg¸î
;

261 
UINT32
 
	m∑d10
[2];

262 
UINT32
 
	mgs„r
;

264 
UINT32
 
	m∑d11
[2];

265 
UINT32
 
	mgc„r
;

267 
UINT32
 
	m∑d12
[2];

268 
UINT32
 
	m≠mask
;

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\mcu.h

42 #i‚def 
__INC_MCU_H


43 
	#__INC_MCU_H


	)

57 
	#MCU_CPU_ID_REV
 0x0000

	)

60 
	#MCU_CONFIG_REG_DECODE_ADDR
 0x0010

	)

64 
	#MCU_SDRAM_CONFIG_0
 0x0020

	)

67 
	#MCU_SDRAM_CONFIG_1
 0x0030

	)

70 
	#MCU_SDRAM_TIMING_1
 0x0050

	)

71 
	#MCU_SDRAM_TIMING_2
 0x0060

	)

72 
	#MCU_SDRAM_TIMING_3
 0x0190

	)

73 
	#MCU_SDRAM_TIMING_4
 0x01C0

	)

74 
	#MCU_SDRAM_TIMING_5
 0x0650

	)

75 
	#MCU_SDRAM_TIMING_6
 0x0660

	)

76 
	#MCU_SDRAM_CONTROL_1
 0x0080

	)

77 
	#MCU_SDRAM_CONTROL_2
 0x0090

	)

78 
	#MCU_SDRAM_CONTROL_3
 0x00F0

	)

79 
	#MCU_SDRAM_CONTROL_4
 0x01A0

	)

80 
	#MCU_SDRAM_CONTROL_5
 0x0280

	)

81 
	#MCU_SDRAM_CONTROL_6
 0x0760

	)

82 
	#MCU_SDRAM_CONTROL_7
 0x0770

	)

83 
	#MCU_SDRAM_CONTROL_13
 0x07D0

	)

84 
	#MCU_SDRAM_CONTROL_14
 0x07E0

	)

86 
	#MCU_ERROR_STATUS
 0x00D0

	)

88 
	#MCU_MMAP0
 0x0100

	)

91 
	#MCU_MMAP1
 0x0110

	)

94 
	#MCU_USER_INITIATED_COMMAND
 0x0120

	)

97 
	#MCU_DRAM_STATUS
 0x01B0

	)

98 
	#MCU_PHY_CONTROL_3
 0x0140

	)

99 
	#MCU_PHY_CONTROL_7
 0x01D0

	)

100 
	#MCU_PHY_CONTROL_8
 0x01E0

	)

101 
	#MCU_PHY_CONTROL_9
 0x01F0

	)

103 
	#MCU_PHY_CONTROL_10
 0x0200

	)

104 
	#MCU_PHY_CONTROL_11
 0x0210

	)

105 
	#MCU_PHY_CONTROL_12
 0x0220

	)

106 
	#MCU_PHY_CONTROL_13
 0x0230

	)

107 
	#MCU_PHY_CONTROL_14
 0x0240

	)

109 
	#MCU_PHY_DLL_CONTROL_1
 0x0E10

	)

113 
	#MCU_PHY_CONTROL_TEST
 0x0E80

	)

115 
	#MCU_TEST_MODE_0
 0x04C0

	)

116 
	#MCU_TEST_MODE_1
 0x04D0

	)

118 
	#MCU_MCB_CONTROL_1
 0x0510

	)

119 
	#MCU_MCB_CONTROL_2
 0x0520

	)

120 
	#MCU_MCB_CONTROL_3
 0x0530

	)

121 
	#MCU_MCB_CONTROL_4
 0x0540

	)

125 
	#MCU_PERF_COUNT_CONTROL_0
 0x0F00

	)

126 
	#MCU_PERF_COUNT_CONTROL_1
 0x0F10

	)

128 
	#MCU_PERF_COUNT_STAT
 0x0F20

	)

129 
	#MCU_PERF_COUNT_SEL
 0x0F40

	)

130 
	#MCU_PERF_COUNTER
 0x0F50

	)

144 
	#MCU_CPU_ID_REV_ARCHITECTURE_VERSION_MSK
 
	`SHIFT12
(0xf)

	)

145 
	#MCU_CPU_ID_REV_ARCHITECTURE_VERSION_BASE
 12

	)

147 
	#MCU_CPU_ID_REV_ARCHITECTURE_VARIANT_MSK
 
	`SHIFT8
(0xf)

	)

148 
	#MCU_CPU_ID_REV_ARCHITECTURE_VARIANT_BASE
 8

	)

150 
	#MCU_CPU_ID_REV_REVISION_NUMBER_MSK
 
	`SHIFT0
(0xff)

	)

151 
	#MCU_CPU_ID_REV_REVISION_NUMBER_BASE
 0

	)

157 
	#MCU_CONFIG_REG_DECODE_ADDR_CONFIG_ADDR_MSK
 
	`SHIFT16
(0xffff)

	)

158 
	#MCU_CONFIG_REG_DECODE_ADDR_CONFIG_ADDR_BASE
 16

	)

160 
	#MCU_CONFIG_REG_DECODE_ADDR_SIGNATURE_MSK
 
	`SHIFT0
(0xffff)

	)

161 
	#MCU_CONFIG_REG_DECODE_ADDR_SIGNATURE_BASE
 0

	)

166 
	#MCU_SDRAM_CONFIG_0_PASR0_MSK
 
	`SHIFT28
(0x7)

	)

167 
	#MCU_SDRAM_CONFIG_0_PASR0_BASE
 28

	)

169 
	#MCU_SDRAM_CONFIG_0_ODS0_MSK
 
	`SHIFT14
(0x3)

	)

170 
	#MCU_SDRAM_CONFIG_0_ODS0_BASE
 14

	)

172 
	#MCU_SDRAM_CONFIG_0_CS0_BANK_NUMBER_MSK
 
	`SHIFT12
(0x3)

	)

173 
	#MCU_SDRAM_CONFIG_0_CS0_BANK_NUMBER_BASE
 12

	)

175 
	#MCU_SDRAM_CONFIG_0_CS0_NO_OF_ROW_MSK
 
	`SHIFT8
(0xf)

	)

176 
	#MCU_SDRAM_CONFIG_0_CS0_NO_OF_ROW_BASE
 8

	)

178 
	#MCU_SDRAM_CONFIG_0_CS0_NO_OF_COL_MSK
 
	`SHIFT4
(0xf)

	)

179 
	#MCU_SDRAM_CONFIG_0_CS0_NO_OF_COL_BASE
 4

	)

185 
	#MCU_SDRAM_CONFIG_1_PASR1_MSK
 
	`SHIFT28
(0x7)

	)

186 
	#MCU_SDRAM_CONFIG_1_PASR1_BASE
 28

	)

188 
	#MCU_SDRAM_CONFIG_1_ODS1_MSK
 
	`SHIFT14
(0x3)

	)

189 
	#MCU_SDRAM_CONFIG_1_ODS1_BASE
 14

	)

191 
	#MCU_SDRAM_CONFIG_1_CS1_BANK_NUMBER_MSK
 
	`SHIFT12
(0x3)

	)

192 
	#MCU_SDRAM_CONFIG_1_CS1_BANK_NUMBER_BASE
 12

	)

194 
	#MCU_SDRAM_CONFIG_1_CS1_NO_OF_ROW_MSK
 
	`SHIFT8
(0xf)

	)

195 
	#MCU_SDRAM_CONFIG_1_CS1_NO_OF_ROW_BASE
 8

	)

197 
	#MCU_SDRAM_CONFIG_1_CS1_NO_OF_COL_MSK
 
	`SHIFT4
(0xf)

	)

198 
	#MCU_SDRAM_CONFIG_1_CS1_NO_OF_COL_BASE
 4

	)

205 
	#MCU_SDRAM_TIMING_1_TCCD_MSK
 
	`SHIFT29
(0x7)

	)

206 
	#MCU_SDRAM_TIMING_1_TCCD_BASE
 29

	)

208 
	#MCU_SDRAM_TIMING_1_TRTP_MSK
 
	`SHIFT26
(0x7)

	)

209 
	#MCU_SDRAM_TIMING_1_TRTP_BASE
 26

	)

211 
	#MCU_SDRAM_TIMING_1_TWTR_MSK
 
	`SHIFT22
(0xf)

	)

212 
	#MCU_SDRAM_TIMING_1_TWTR_BASE
 22

	)

214 
	#MCU_SDRAM_TIMING_1_TRC_MSK
 
	`SHIFT16
(0x3f)

	)

215 
	#MCU_SDRAM_TIMING_1_TRC_BASE
 16

	)

217 
	#MCU_SDRAM_TIMING_1_TREFI_MSK
 
	`SHIFT0
(0xffff)

	)

218 
	#MCU_SDRAM_TIMING_1_TREFI_BASE
 0

	)

222 
	#MCU_SDRAM_TIMING_2_TRP_MSK
 
	`SHIFT28
(0xf)

	)

223 
	#MCU_SDRAM_TIMING_2_TRP_BASE
 28

	)

225 
	#MCU_SDRAM_TIMING_2_TRRD_MSK
 
	`SHIFT24
(0xf)

	)

226 
	#MCU_SDRAM_TIMING_2_TRRD_BASE
 24

	)

228 
	#MCU_SDRAM_TIMING_2_TRCD_MSK
 
	`SHIFT20
(0xf)

	)

229 
	#MCU_SDRAM_TIMING_2_TRCD_BASE
 20

	)

232 
	#MCU_SDRAM_TIMING_2_TRFC_MSK
 
	`SHIFT4
(0x1ff)

	)

233 
	#MCU_SDRAM_TIMING_2_TRFC_BASE
 4

	)

236 
	#MCU_SDRAM_TIMING_2_TMRD_MSK
 
	`SHIFT0
(0x7)

	)

237 
	#MCU_SDRAM_TIMING_2_TMRD_BASE
 0

	)

241 
	#MCU_SDRAM_CONTROL_1_APS_EN
 
BIT_31


	)

243 
	#MCU_SDRAM_CONTROL_1_APS_TYPE_MSK
 
	`SHIFT28
(0x7)

	)

244 
	#MCU_SDRAM_CONTROL_1_APS_TYPE_BASE
 28

	)

246 
	#MCU_SDRAM_CONTROL_1_APS_VALUE_MSK
 
	`SHIFT16
(0xfff)

	)

247 
	#MCU_SDRAM_CONTROL_1_APS_VALUE_BASE
 16

	)

250 
	#MCU_SDRAM_CONTROL_1_ACS_EXIT_DLY_MSK
 
	`SHIFT12
(0x7)

	)

251 
	#MCU_SDRAM_CONTROL_1_ACS_EXIT_DLY_BASE
 12

	)

252 
	#MCU_SDRAM_CONTROL_1_DLL_RESET
 
BIT_6


	)

255 
	#MCU_SDRAM_CONTROL_1_OUTEN
 
BIT_3


	)

261 
	#MCU_SDRAM_CONTROL_2_REF_POSTED_EN
 
BIT_27


	)

263 
	#MCU_SDRAM_CONTROL_2_REF_POSTED_MAX_MSK
 
	`SHIFT24
(0x7)

	)

264 
	#MCU_SDRAM_CONTROL_2_REF_POSTED_MAX_BASE
 24

	)

267 
	#MCU_SDRAM_CONTROL_2_RDIMM_MODE
 
BIT_5


	)

269 
	#MCU_SDRAM_CONTROL_2_APRECHARGE
 
BIT_4


	)

272 
	#MCU_SDRAM_CONTROL_2_TEST_MODE
 
BIT_0


	)

280 
	#MCU_SDRAM_CONTROL_3_DC_EARLY_CMD_EN
 
BIT_31


	)

282 
	#MCU_SDRAM_CONTROL_3_DC_MC_FLOP_REQ_EN
 
BIT_30


	)

285 
	#MCU_SDRAM_CONTROL_3_MASTR3_EARLY_WRITE_EN
 
BIT_19


	)

287 
	#MCU_SDRAM_CONTROL_3_MSTR2_EARLY_WRITE_EN
 
BIT_18


	)

289 
	#MCU_SDRAM_CONTROL_3_MSTR3_FAST_WRITE_EN
 
BIT_17


	)

291 
	#MCU_SDRAM_CONTROL_3_MSTR2_FAST_WRITE_EN
 
BIT_16


	)

294 
	#MCU_SDRAM_CONTROL_3_SB_EARLY_WRITE_USERVALUE_MSK
 
	`SHIFT9
(0x7)

	)

295 
	#MCU_SDRAM_CONTROL_3_SB_EARLY_WRITE_USERVALUE_BASE
 9

	)

297 
	#MCU_SDRAM_CONTROL_3_CPU_EARLY_WRITE_USERVALUE_MSK
 
	`SHIFT6
(0x7)

	)

298 
	#MCU_SDRAM_CONTROL_3_CPU_EARLY_WRITE_USERVALUE_BASE
 6

	)

300 
	#MCU_SDRAM_CONTROL_3_SB_EARLY_WRITE_USER
 
BIT_5


	)

302 
	#MCU_SDRAM_CONTROL_3_CPU_EARLY_WRITE_USER
 
BIT_4


	)

304 
	#MCU_SDRAM_CONTROL_3_SB_FAST_WRITE_EN
 
BIT_1


	)

306 
	#MCU_SDRAM_CONTROL_3_CPU_FAST_WRITE_EN
 
BIT_0


	)

309 
	#MMU_MMAP0_START_ADDRESS_MSK
 
	`SHIFT23
(0x1ffË

	)

310 
	#MMU_MMAP0_START_ADDRESS_BASE
 23

	)

312 
	#MMU_MMAP0_AREA_LENGTH_MSK
 
	`SHIFT16
(0xfË

	)

313 
	#MMU_MMAP0_AREA_LENGTH_BASE
 16

	)

314 
	#MMU_MMAP0_ADDRESS_MASK_MSK
 
	`SHIFT7
(0x1ffË

	)

315 
	#MMU_MMAP0_ADDRESS_MASK_BASE
 7

	)

317 
	#MMU_MMAP0_VALID
 
BIT_0


	)

320 
	#MMU_MMAP1_START_ADDRESS_MSK
 
	`SHIFT23
(0x1ffË

	)

321 
	#MMU_MMAP1_START_ADDRESS_BASE
 23

	)

323 
	#MMU_MMAP1_AREA_LENGTH_MSK
 
	`SHIFT16
(0xfË

	)

324 
	#MMU_MMAP1_AREA_LENGTH_BASE
 16

	)

325 
	#MMU_MMAP1_ADDRESS_MASK_MSK
 
	`SHIFT7
(0x1ffË

	)

326 
	#MMU_MMAP1_ADDRESS_MASK_BASE
 7

	)

328 
	#MMU_MMAP1_VALID
 
BIT_0


	)

335 
	#MCU_USER_INITIATED_COMMAND_CHIP_SELECT_2
 
BIT_26


	)

337 
	#MCU_USER_INITIATED_COMMAND_CHIP_SELECT_1
 
BIT_25


	)

339 
	#MCU_USER_INITIATED_COMMAND_CHIP_SELECT_0
 
BIT_24


	)

341 
	#MCU_USER_INITIATED_COMMAND_USER_LMR3_REQ
 
BIT_11


	)

343 
	#MCU_USER_INITIATED_COMMAND_USER_LMR2_REQ
 
BIT_10


	)

345 
	#MCU_USER_INITIATED_COMMAND_USER_LMR1_REQ
 
BIT_9


	)

347 
	#MCU_USER_INITIATED_COMMAND_USER_LMR0_REQ
 
BIT_8


	)

349 
	#MCU_USER_INITIATED_COMMAND_USER_SR_REQ_MSK
 
	`SHIFT6
(0x3)

	)

350 
	#MCU_USER_INITIATED_COMMAND_USER_SR_REQ_BASE
 6

	)

352 
	#MCU_USER_INITIATED_COMMAND_USER_PRE_PS_REQ
 
BIT_5


	)

354 
	#MCU_USER_INITIATED_COMMAND_USER_ACT_PS_REQ
 
BIT_4


	)

356 
	#MCU_USER_INITIATED_COMMAND_SDRAM_INIT_REQ
 
BIT_0


	)

360 
	#MCU_MMAP2_MCB2_REQ_QU4_EN
 
BIT_6


	)

362 
	#MCU_MMAP2_MCB1_REQ_QU4_EN
 
BIT_5


	)

364 
	#MCU_MMAP2_SW_DL_UPDATE_ENABLE
 
BIT_4


	)

371 
	#MCU_SDRAM_TIMING_3_TXSNR_8
 
BIT_26


	)

375 
	#MCU_SDRAM_CONTROL_4_FAST_BANK
 
BIT_29


	)

377 
	#MCU_SDRAM_CONTROL_4_RDQS_EN
 
BIT_17


	)

379 
	#MCU_SDRAM_CONTROL_4_DATA_WIDTH_MSK
 
	`SHIFT0
(0x3)

	)

380 
	#MCU_SDRAM_CONTROL_4_DATA_WIDTH_BASE
 0

	)

384 
	#MCU_DRAM_STATUS_INIT_DONE
 
BIT_0


	)

388 
	#MCU_SDRAM_TIMING_4_TCKE_MSK
 
	`SHIFT28
(0x7Ë

	)

389 
	#MCU_SDRAM_TIMING_4_TCKE_BASE
 28

	)

391 
	#MCU_SDRAM_TIMING_4_TRWD_EXT_DLY_MSK
 
	`SHIFT17
(0x7)

	)

392 
	#MCU_SDRAM_TIMING_4_TRWD_EXT_DLY_BASE
 17

	)

397 
	#MCU_PHY_CONTROL_7_PHY_QS_VREF_SEL_MSK
 
	`SHIFT28
(0x3)

	)

398 
	#MCU_PHY_CONTROL_7_PHY_QS_VREF_SEL_BASE
 28

	)

399 
	#MCU_PHY_CONTROL_7_PHY_DQ_ZPTRM_MSK
 
	`SHIFT16
(0xfË

	)

400 
	#MCU_PHY_CONTROL_7_PHY_DQ_ZPTRM_BASE
 16

	)

401 
	#MCU_PHY_CONTROL_7_PHY_DQ_ZNTRM_MSK
 
	`SHIFT12
(0xfË

	)

402 
	#MCU_PHY_CONTROL_7_PHY_DQ_ZNTRM_BASE
 12

	)

403 
	#MCU_PHY_CONTROL_7_PHY_DQ_ZNR_MSK
 
	`SHIFT8
(0xfË

	)

404 
	#MCU_PHY_CONTROL_7_PHY_DQ_ZNR_BASE
 8

	)

405 
	#MCU_PHY_CONTROL_7_PHY_DQ_ZPR_MSK
 
	`SHIFT4
(0xfË

	)

406 
	#MCU_PHY_CONTROL_7_PHY_DQ_ZPR_BASE
 4

	)

408 
	#MCU_PHY_CONTROL_7_PHY_DQ_VREF_SEL_MSK
 
	`SHIFT2
(0x3)

	)

409 
	#MCU_PHY_CONTROL_7_PHY_DQ_VREF_SEL_BASE
 2

	)

410 
	#MCU_PHY_CONTROL_7_PHY_DQ_ZD
 
BIT_1


	)

415 
	#MCU_PHY_CONTROL_8_PHY_ADCM_ZPTRM_MSK
 
	`SHIFT16
(0xf)

	)

416 
	#MCU_PHY_CONTROL_8_PHY_ADCM_ZPTRM_BASE
 16

	)

418 
	#MCU_PHY_CONTROL_8_PHY_ADCM_ZNTRM_MSK
 
	`SHIFT12
(0xf)

	)

419 
	#MCU_PHY_CONTROL_8_PHY_ADCM_ZNTRM_BASE
 12

	)

421 
	#MCU_PHY_CONTROL_8_PHY_ADCM_ZNR_MSK
 
	`SHIFT8
(0xf)

	)

422 
	#MCU_PHY_CONTROL_8_PHY_ADCM_ZNR_BASE
 8

	)

424 
	#MCU_PHY_CONTROL_8_PHY_ADCM_ZPR_MSK
 
	`SHIFT4
(0xf)

	)

425 
	#MCU_PHY_CONTROL_8_PHY_ADCM_ZPR_BASE
 4

	)

427 
	#MCU_PHY_CONTROL_8_PHY_ADCM_VREF_SEL_MSK
 
	`SHIFT2
(0x3)

	)

428 
	#MCU_PHY_CONTROL_8_PHY_ADCM_VREF_SEL_BASE
 2

	)

430 
	#MCU_PHY_CONTROL_8_PHY_ADCM_ZD
 
BIT_1


	)

434 
	#MCU_PHY_CONTROL_9_PHY_DQ_RCVTYPE
 
BIT_31


	)

436 
	#MCU_PHY_CONTROL_9_PHY_QS_RCVTYPE
 
BIT_30


	)

437 
	#MCU_PHY_CONTROL_9_PHY_DQ_RCVEP_MSK
 
	`SHIFT27
(0x7Ë

	)

438 
	#MCU_PHY_CONTROL_9_PHY_DQ_RCVEP_BASE
 27

	)

439 
	#MCU_PHY_CONTROL_9_PHY_DQ_RCVEN_MSK
 
	`SHIFT24
(0x7Ë

	)

440 
	#MCU_PHY_CONTROL_9_PHY_DQ_RCVEN_BASE
 24

	)

442 
	#MCU_PHY_CONTROL_9_PHY_CK_ZD
 
BIT_21


	)

445 
	#MCU_PHY_CONTROL_9_PHY_WCK_DQ_DLY_MSK
 
	`SHIFT17
(0x7)

	)

446 
	#MCU_PHY_CONTROL_9_PHY_WCK_DQ_DLY_BASE
 17

	)

448 
	#MCU_PHY_CONTROL_9_PHY_WCK_QS_DLY_MSK
 
	`SHIFT14
(0x7)

	)

449 
	#MCU_PHY_CONTROL_9_PHY_WCK_QS_DLY_BASE
 14

	)

451 
	#MCU_PHY_CONTROL_9_PHY_WCK_AC_DLY_MSK
 
	`SHIFT11
(0x7)

	)

452 
	#MCU_PHY_CONTROL_9_PHY_WCK_AC_DLY_BASE
 11

	)

454 
	#MCU_PHY_CONTROL_9_PHY_WCK_CK_DLY_MSK
 
	`SHIFT8
(0x7)

	)

455 
	#MCU_PHY_CONTROL_9_PHY_WCK_CK_DLY_BASE
 8

	)

456 
	#MCU_PHY_CONTROL_9_PHY_CK_ZNR_MSK
 
	`SHIFT4
(0xfË

	)

457 
	#MCU_PHY_CONTROL_9_PHY_CK_ZNR_BASE
 4

	)

458 
	#MCU_PHY_CONTROL_9_PHY_CK_ZPR_MSK
 
	`SHIFT0
(0xfË

	)

459 
	#MCU_PHY_CONTROL_9_PHY_CK_ZPR_BASE
 0

	)

464 
	#MCU_PHY_CONTROL_10_PAD_CAL_INTERVAL_MSK
 
	`SHIFT20
(0x3)

	)

465 
	#MCU_PHY_CONTROL_10_PAD_CAL_INTERVAL_BASE
 20

	)

467 
	#MCU_PHY_CONTROL_10_PAD_CAL_AUTO_SEL_MSK
 
	`SHIFT17
(0x7)

	)

468 
	#MCU_PHY_CONTROL_10_PAD_CAL_AUTO_SEL_BASE
 17

	)

470 
	#MCU_PHY_CONTROL_10_PAD_CAL_AUTO
 
BIT_16


	)

473 
	#MCU_PHY_CONTROL_10_READ_FIFO_DEPTH_MSK
 
	`SHIFT12
(0x3)

	)

474 
	#MCU_PHY_CONTROL_10_READ_FIFO_DEPTH_BASE
 12

	)

477 
	#MCU_PHY_CONTROL_10_WRITE_DQSB_ONE
 
BIT_10


	)

479 
	#MCU_PHY_CONTROL_10_EXT_REQ_PHY_SYNC_DIS
 
BIT_9


	)

481 
	#MCU_PHY_CONTROL_10_WRITE_DQSB_ENABLE
 
BIT_8


	)

483 
	#MCU_PHY_CONTROL_10_MC_QSP_PD
 
BIT_3


	)

485 
	#MCU_PHY_CONTROL_10_MC_DQ_PD
 
BIT_2


	)

487 
	#MCU_PHY_CONTROL_10_MC_CK_PD
 
BIT_1


	)

489 
	#MCU_PHY_CONTROL_10_MC_AC_PD
 
BIT_0


	)

493 
	#MCU_PHY_CONTROL_13_DLL_RESET_TIMER_MSK
 
	`SHIFT28
(0xf)

	)

494 
	#MCU_PHY_CONTROL_13_DLL_RESET_TIMER_BASE
 28

	)

496 
	#MCU_PHY_CONTROL_13_DLL_UPDATE_STALL_MC_DIS
 
BIT_27


	)

499 
	#MCU_PHY_CONTROL_13_DLL_DELAY_TEST_MSK
 
	`SHIFT16
(0x1ff)

	)

500 
	#MCU_PHY_CONTROL_13_DLL_DELAY_TEST_BASE
 16

	)

503 
	#MCU_PHY_CONTROL_13_DLL_PHSEL_BYASS_MSK
 
	`SHIFT10
(0x1f)

	)

504 
	#MCU_PHY_CONTROL_13_DLL_PHSEL_BYASS_BASE
 10

	)

507 
	#MCU_PHY_CONTROL_13_DLL_PHSEL_MSK
 
	`SHIFT4
(0x1f)

	)

508 
	#MCU_PHY_CONTROL_13_DLL_PHSEL_BASE
 4

	)

511 
	#MCU_PHY_CONTROL_13_DLL_AUTO_UPDATE_EN
 
BIT_2


	)

513 
	#MCU_PHY_CONTROL_13_DLL_TEST_EN
 
BIT_1


	)

515 
	#MCU_PHY_CONTROL_13_DLL_BYPASS_EN
 
BIT_0


	)

519 
	#MCU_PHY_CONTROL_14_DLL_UPDATE_EN
 
BIT_30


	)

521 
	#MCU_PHY_CONTROL_14_DLL_RST_START
 
BIT_29


	)

523 
	#MCU_PHY_CONTROL_14_PHY_CAL_ZPR_MSK
 
	`SHIFT20
(0xfË

	)

524 
	#MCU_PHY_CONTROL_14_PHY_CAL_ZPR_BASE
 20

	)

525 
	#MCU_PHY_CONTROL_14_PHY_CAL_ZNR_MSK
 
	`SHIFT16
(0xfË

	)

526 
	#MCU_PHY_CONTROL_14_PHY_CAL_ZNR_BASE
 16

	)

528 
	#MCU_PHY_CONTROL_14_DLL_DELAY_OUT_MSK
 
	`SHIFT8
(0xff)

	)

529 
	#MCU_PHY_CONTROL_14_DLL_DELAY_OUT_BASE
 8

	)

532 
	#MCU_PHY_CONTROL_14_DLL_CLK_TST
 
BIT_5


	)

534 
	#MCU_PHY_CONTROL_14_PLL_PIN_TST
 
BIT_1


	)

536 
	#MCU_PHY_CONTROL_14_PLL_PLL_LOCK
 
BIT_0


	)

541 
	#MCU_SDRAM_CONTROL_5_MASTER_3_WEIGHT_MSK
 
	`SHIFT24
(0xf)

	)

542 
	#MCU_SDRAM_CONTROL_5_MASTER_3_WEIGHT_BASE
 24

	)

545 
	#MCU_SDRAM_CONTROL_5_MASTER_2_WEIGHT_MSK
 
	`SHIFT16
(0xf)

	)

546 
	#MCU_SDRAM_CONTROL_5_MASTER_2_WEIGHT_BASE
 16

	)

549 
	#MCU_SDRAM_CONTROL_5_MASTER_1_WEIGHT_MSK
 
	`SHIFT8
(0xf)

	)

550 
	#MCU_SDRAM_CONTROL_5_MASTER_1_WEIGHT_BASE
 8

	)

553 
	#MCU_SDRAM_CONTROL_5_MASTER_0_WEIGHT_MSK
 
	`SHIFT0
(0xf)

	)

554 
	#MCU_SDRAM_CONTROL_5_MASTER_0_WEIGHT_BASE
 0

	)

571 
	#MCU_MCB_CONTROL_1_MCB_MASTER_3_WEIGHT_MSK
 
	`SHIFT24
(0xf)

	)

572 
	#MCU_MCB_CONTROL_1_MCB_MASTER_3_WEIGHT_BASE
 24

	)

575 
	#MCU_MCB_CONTROL_1_MCB_MASTER_2_WEIGHT_MSK
 
	`SHIFT16
(0xf)

	)

576 
	#MCU_MCB_CONTROL_1_MCB_MASTER_2_WEIGHT_BASE
 16

	)

579 
	#MCU_MCB_CONTROL_1_MCB_MASTER_1_WEIGHT_MSK
 
	`SHIFT8
(0xf)

	)

580 
	#MCU_MCB_CONTROL_1_MCB_MASTER_1_WEIGHT_BASE
 8

	)

583 
	#MCU_MCB_CONTROL_1_MCB_MASTER_0_WEIGHT_MSK
 
	`SHIFT0
(0xf)

	)

584 
	#MCU_MCB_CONTROL_1_MCB_MASTER_0_WEIGHT_BASE
 0

	)

589 
	#MCU_MCB_CONTROL_2_MCB_MASTER_3_WEIGHT_MSK
 
	`SHIFT24
(0xf)

	)

590 
	#MCU_MCB_CONTROL_2_MCB_MASTER_3_WEIGHT_BASE
 24

	)

593 
	#MCU_MCB_CONTROL_2_MCB_MASTER_2_WEIGHT_MSK
 
	`SHIFT16
(0xf)

	)

594 
	#MCU_MCB_CONTROL_2_MCB_MASTER_2_WEIGHT_BASE
 16

	)

597 
	#MCU_MCB_CONTROL_2_MCB_MASTER_1_WEIGHT_MSK
 
	`SHIFT8
(0xf)

	)

598 
	#MCU_MCB_CONTROL_2_MCB_MASTER_1_WEIGHT_BASE
 8

	)

601 
	#MCU_MCB_CONTROL_2_MCB_MASTER_0_WEIGHT_MSK
 
	`SHIFT0
(0xf)

	)

602 
	#MCU_MCB_CONTROL_2_MCB_MASTER_0_WEIGHT_BASE
 0

	)

609 
	#MCU_MCB_CONTROL_4_MCBX_WRAP_BURST_EN_MSK
 
	`SHIFT25
(0x7)

	)

610 
	#MCU_MCB_CONTROL_4_MCBX_WRAP_BURST_EN_BASE
 25

	)

613 
	#MCU_MCB_CONTROL_4_MCBX_TAG_ENABLE_MSK
 
	`SHIFT21
(0x7)

	)

614 
	#MCU_MCB_CONTROL_4_MCBX_TAG_ENABLE_BASE
 21

	)

617 
	#MCU_MCB_CONTROL_4_MCBX_RGERR_ENABLE_MSK
 
	`SHIFT17
(0x7)

	)

618 
	#MCU_MCB_CONTROL_4_MCBX_RGERR_ENABLE_BASE
 17

	)

621 
	#MCU_MCB_CONTROL_4_MCBX_PAGE_EN_MSK
 
	`SHIFT13
(0x7)

	)

622 
	#MCU_MCB_CONTROL_4_MCBX_PAGE_EN_BASE
 13

	)

625 
	#MCU_MCB_CONTROL_4_MCBX_WRR_EN_MSK
 
	`SHIFT9
(0x7)

	)

626 
	#MCU_MCB_CONTROL_4_MCBX_WRR_EN_BASE
 9

	)

629 
	#MCU_MCB_CONTROL_4_MCBX_RD_EN_MSK
 
	`SHIFT5
(0x7)

	)

630 
	#MCU_MCB_CONTROL_4_MCBX_RD_EN_BASE
 5

	)

633 
	#MCU_MCB_CONTROL_4_MCBX_WR_EN_MSK
 
	`SHIFT1
(0x7)

	)

634 
	#MCU_MCB_CONTROL_4_MCBX_WR_EN_BASE
 1

	)

639 
	#MCU_SDRAM_TIMING_5_TRAS_MSK
 
	`SHIFT16
(0x3fË

	)

640 
	#MCU_SDRAM_TIMING_5_TRAS_BASE
 16

	)

649 
	#MCU_PHY_DLL_CONTROL_1_DLL1_DELAY_TEST_MSK
 
	`SHIFT16
(0x1ff)

	)

650 
	#MCU_PHY_DLL_CONTROL_1_DLL1_DELAY_TEST_BASE
 16

	)

653 
	#MCU_PHY_DLL_CONTROL_1_DLL1_PHSEL_BYASS_MSK
 
	`SHIFT10
(0x1f)

	)

654 
	#MCU_PHY_DLL_CONTROL_1_DLL1_PHSEL_BYASS_BASE
 10

	)

657 
	#MCU_PHY_DLL_CONTROL_1_DLL1_PHSEL_MSK
 
	`SHIFT4
(0x1f)

	)

658 
	#MCU_PHY_DLL_CONTROL_1_DLL1_PHSEL_BASE
 4

	)

661 
	#MCU_PHY_DLL_CONTROL_1_DLL1_AUTO_UPDATE_EN
 
BIT_2


	)

663 
	#MCU_PHY_DLL_CONTROL_1_DLL1_TEST_EN
 
BIT_1


	)

665 
	#MCU_PHY_DLL_CONTROL_1_DLL1_BYPASS_EN
 
BIT_0


	)

670 
	#MCU_PHY_DLL_CONTROL_2_DLL2_DELAY_TEST_MSK
 
	`SHIFT16
(0x1ff)

	)

671 
	#MCU_PHY_DLL_CONTROL_2_DLL2_DELAY_TEST_BASE
 16

	)

674 
	#MCU_PHY_DLL_CONTROL_2_DLL2_PHSEL_BYASS_MSK
 
	`SHIFT10
(0x1f)

	)

675 
	#MCU_PHY_DLL_CONTROL_2_DLL2_PHSEL_BYASS_BASE
 10

	)

678 
	#MCU_PHY_DLL_CONTROL_2_DLL2_PHSEL_MSK
 
	`SHIFT4
(0x1f)

	)

679 
	#MCU_PHY_DLL_CONTROL_2_DLL2_PHSEL_BASE
 4

	)

682 
	#MCU_PHY_DLL_CONTROL_2_DLL2_AUTO_UPDATE_EN
 
BIT_2


	)

684 
	#MCU_PHY_DLL_CONTROL_2_DLL2_TEST_EN
 
BIT_1


	)

686 
	#MCU_PHY_DLL_CONTROL_2_DLL2_BYPASS_EN
 
BIT_0


	)

691 
	#MCU_PHY_DLL_CONTROL_3_DLL3_DELAY_TEST_MSK
 
	`SHIFT16
(0x1ff)

	)

692 
	#MCU_PHY_DLL_CONTROL_3_DLL3_DELAY_TEST_BASE
 16

	)

695 
	#MCU_PHY_DLL_CONTROL_3_DLL3_PHSEL_BYASS_MSK
 
	`SHIFT10
(0x1f)

	)

696 
	#MCU_PHY_DLL_CONTROL_3_DLL3_PHSEL_BYASS_BASE
 10

	)

699 
	#MCU_PHY_DLL_CONTROL_3_DLL3_PHSEL_MSK
 
	`SHIFT4
(0x1f)

	)

700 
	#MCU_PHY_DLL_CONTROL_3_DLL3_PHSEL_BASE
 4

	)

703 
	#MCU_PHY_DLL_CONTROL_3_DLL3_AUTO_UPDATE_EN
 
BIT_2


	)

705 
	#MCU_PHY_DLL_CONTROL_3_DLL3_TEST_EN
 
BIT_1


	)

707 
	#MCU_PHY_DLL_CONTROL_3_DLL3_BYPASS_EN
 
BIT_0


	)

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\mcu_extras.h

11 #i‚de‡
__MCU_EXTRAS__


12 
	#__MCU_EXTRAS__


	)

14 
	~"mcu.h
"

19 
	#MCU_BASE
 0xB0000000

	)

20 
	#MCU_PHY_CONTROL_11
 0x0210

	)

21 
	#MCU_SDRAM_CONTROL_6
 0x0760

	)

22 
	#MCU_SDRAM_CONTROL_7
 0x0770

	)

25 
	#MCU_REG_SDRAM_CONFIG_0
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_CONFIG_0
 ))

	)

26 
	#MCU_REG_SDRAM_CONFIG_1
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_CONFIG_1
 ))

	)

27 
	#MCU_REG_SDRAM_TIMING_1
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_TIMING_1
 ))

	)

28 
	#MCU_REG_SDRAM_TIMING_2
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_TIMING_2
 ))

	)

29 
	#MCU_REG_SDRAM_TIMING_3
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_TIMING_3
 ))

	)

30 
	#MCU_REG_SDRAM_TIMING_4
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_TIMING_4
 ))

	)

31 
	#MCU_REG_SDRAM_TIMING_5
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_TIMING_5
 ))

	)

32 
	#MCU_REG_SDRAM_TIMING_6
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_TIMING_6
 ))

	)

33 
	#MCU_REG_SDRAM_CONTROL_1
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_CONTROL_1
 ))

	)

34 
	#MCU_REG_SDRAM_CONTROL_2
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_CONTROL_2
 ))

	)

35 
	#MCU_REG_SDRAM_CONTROL_3
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_CONTROL_3
 ))

	)

36 
	#MCU_REG_SDRAM_CONTROL_4
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_CONTROL_4
 ))

	)

37 
	#MCU_REG_SDRAM_CONTROL_5
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_CONTROL_5
 ))

	)

38 
	#MCU_REG_SDRAM_CONTROL_6
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_CONTROL_6
 ))

	)

39 
	#MCU_REG_SDRAM_CONTROL_7
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_CONTROL_7
 ))

	)

40 
	#MCU_REG_SDRAM_CONTROL_13
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_CONTROL_13
 ))

	)

41 
	#MCU_REG_SDRAM_CONTROL_14
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_SDRAM_CONTROL_14
 ))

	)

43 
	#MCU_REG_ERROR_STATUS
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_ERROR_STATUS
 ))

	)

45 
	#MCU_REG_MMU_MMAP0
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_MMAP0
 ))

	)

46 
	#MCU_REG_MMU_MMAP1
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_MMAP1
 ))

	)

48 
	#MCU_REG_USER_INITIATED_COMMAND
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_USER_INITIATED_COMMAND
 ))

	)

50 
	#MCU_REG_DRAM_STATUS
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_DRAM_STATUS
 ))

	)

51 
	#MCU_REG_PHY_CONTROL_3
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PHY_CONTROL_3
 ))

	)

52 
	#MCU_REG_PHY_CONTROL_7
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PHY_CONTROL_7
 ))

	)

53 
	#MCU_REG_PHY_CONTROL_8
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PHY_CONTROL_8
 ))

	)

54 
	#MCU_REG_PHY_CONTROL_9
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PHY_CONTROL_9
 ))

	)

56 
	#MCU_REG_PHY_CONTROL_10
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PHY_CONTROL_10
 ))

	)

57 
	#MCU_REG_PHY_CONTROL_11
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PHY_CONTROL_11
 ))

	)

58 
	#MCU_REG_PHY_CONTROL_12
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PHY_CONTROL_11
 ))

	)

59 
	#MCU_REG_PHY_CONTROL_13
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PHY_CONTROL_13
 ))

	)

60 
	#MCU_REG_PHY_CONTROL_14
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PHY_CONTROL_14
 ))

	)

62 
	#MCU_REG_PHY_DLL_CONTROL_1
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PHY_DLL_CONTROL_1
 ))

	)

64 
	#MCU_REG_PHY_CONTROL_TEST
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PHY_CONTROL_TEST
 ))

	)

66 
	#MCU_REG_TEST_MODE_0
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_TEST_MODE_0
 ))

	)

67 
	#MCU_REG_TEST_MODE_1
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_TEST_MODE_1
 ))

	)

69 
	#MCU_REG_MCB_CONTROL_1
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_MCB_CONTROL_1
 ))

	)

70 
	#MCU_REG_MCB_CONTROL_2
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_MCB_CONTROL_2
 ))

	)

71 
	#MCU_REG_MCB_CONTROL_3
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_MCB_CONTROL_3
 ))

	)

72 
	#MCU_REG_MCB_CONTROL_4
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_MCB_CONTROL_4
 ))

	)

74 
	#MCU_REG_PERF_COUNT_CONTROL_0
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PERF_COUNT_CONTROL_0
 ))

	)

75 
	#MCU_REG_PERF_COUNT_CONTROL_1
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PERF_COUNT_CONTROL_1
 ))

	)

77 
	#MCU_REG_PERF_COUNT_STAT
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PERF_COUNT_STAT
 ))

	)

78 
	#MCU_REG_PERF_COUNT_SEL
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PERF_COUNT_SEL
 ))

	)

79 
	#MCU_REG_PERF_COUNTER
 ((vﬁ©ûê*)–
MCU_BASE
 + 
MCU_PERF_COUNTER
 ))

	)

84 
	#ASPEN_DEFAULT_DCLK
 156000000

	)

85 
	#ASPEN_DEFAULT_FCLK
 156000000

86 

	)

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\predefines.h

1 #i‚def 
__INC_PREDEFINES_H


3 
	#__INC_PREDEFINES_H


	)

7 
	#BIT_0
 (1 << 0)

	)

9 
	#BIT_1
 (1 << 1)

	)

11 
	#BIT_2
 (1 << 2)

	)

13 
	#BIT_3
 (1 << 3)

	)

15 
	#BIT_4
 (1 << 4)

	)

17 
	#BIT_5
 (1 << 5)

	)

19 
	#BIT_6
 (1 << 6)

	)

21 
	#BIT_7
 (1 << 7)

	)

23 
	#BIT_8
 (1 << 8)

	)

25 
	#BIT_9
 (1 << 9)

	)

27 
	#BIT_10
 (1 << 10)

	)

29 
	#BIT_11
 (1 << 11)

	)

31 
	#BIT_12
 (1 << 12)

	)

33 
	#BIT_13
 (1 << 13)

	)

35 
	#BIT_14
 (1 << 14)

	)

37 
	#BIT_15
 (1 << 15)

	)

39 
	#BIT_16
 (1 << 16)

	)

41 
	#BIT_17
 (1 << 17)

	)

43 
	#BIT_18
 (1 << 18)

	)

45 
	#BIT_19
 (1 << 19)

	)

47 
	#BIT_20
 (1 << 20)

	)

49 
	#BIT_21
 (1 << 21)

	)

51 
	#BIT_22
 (1 << 22)

	)

53 
	#BIT_23
 (1 << 23)

	)

55 
	#BIT_24
 (1 << 24)

	)

57 
	#BIT_25
 (1 << 25)

	)

59 
	#BIT_26
 (1 << 26)

	)

61 
	#BIT_27
 (1 << 27)

	)

63 
	#BIT_28
 (1 << 28)

	)

65 
	#BIT_29
 (1 << 29)

	)

67 
	#BIT_30
 (1 << 30)

	)

69 
	#BIT_31
 (1 << 31)

	)

73 
	#SHIFT0
(
VÆ
Ë(VÆ)

	)

75 
	#SHIFT1
(
VÆ
Ë((VÆË<< 1)

	)

77 
	#SHIFT2
(
VÆ
Ë((VÆË<< 2)

	)

79 
	#SHIFT3
(
VÆ
Ë((VÆË<< 3)

	)

81 
	#SHIFT4
(
VÆ
Ë((VÆË<< 4)

	)

83 
	#SHIFT5
(
VÆ
Ë((VÆË<< 5)

	)

85 
	#SHIFT6
(
VÆ
Ë((VÆË<< 6)

	)

87 
	#SHIFT7
(
VÆ
Ë((VÆË<< 7)

	)

89 
	#SHIFT8
(
VÆ
Ë((VÆË<< 8)

	)

91 
	#SHIFT9
(
VÆ
Ë((VÆË<< 9)

	)

93 
	#SHIFT10
(
VÆ
Ë((VÆË<< 10)

	)

95 
	#SHIFT11
(
VÆ
Ë((VÆË<< 11)

	)

97 
	#SHIFT12
(
VÆ
Ë((VÆË<< 12)

	)

99 
	#SHIFT13
(
VÆ
Ë((VÆË<< 13)

	)

101 
	#SHIFT14
(
VÆ
Ë((VÆË<< 14)

	)

103 
	#SHIFT15
(
VÆ
Ë((VÆË<< 15)

	)

105 
	#SHIFT16
(
VÆ
Ë((VÆË<< 16)

	)

107 
	#SHIFT17
(
VÆ
Ë((VÆË<< 17)

	)

109 
	#SHIFT18
(
VÆ
Ë((VÆË<< 18)

	)

111 
	#SHIFT19
(
VÆ
Ë((VÆË<< 19)

	)

113 
	#SHIFT20
(
VÆ
Ë((VÆË<< 20)

	)

115 
	#SHIFT21
(
VÆ
Ë((VÆË<< 21)

	)

117 
	#SHIFT22
(
VÆ
Ë((VÆË<< 22)

	)

119 
	#SHIFT23
(
VÆ
Ë((VÆË<< 23)

	)

121 
	#SHIFT24
(
VÆ
Ë((VÆË<< 24)

	)

123 
	#SHIFT25
(
VÆ
Ë((VÆË<< 25)

	)

125 
	#SHIFT26
(
VÆ
Ë((VÆË<< 26)

	)

127 
	#SHIFT27
(
VÆ
Ë((VÆË<< 27)

	)

129 
	#SHIFT28
(
VÆ
Ë((VÆË<< 28)

	)

131 
	#SHIFT29
(
VÆ
Ë((VÆË<< 29)

	)

133 
	#SHIFT30
(
VÆ
Ë((VÆË<< 30)

	)

135 
	#SHIFT31
(
VÆ
Ë((VÆË<< 31)

	)

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\processor_enums.h

6 #i‚de‡
__PROCESSOR_ENUMS_H__


7 
	#__PROCESSOR_ENUMS_H__


	)

9 
	eASPEN_CLOCK_ID_E


11 
	mASPEN_CLOCK_ID_MCU
,

12 
	mASPEN_CLOCK_ID_I2C


13 } 
	tASPEN_CLOCK_ID_T
;

15 
	eASPEN_FREQ_ID_E


17 
	mASPEN_FREQ_ID_MCU


18 } 
	tASPEN_FREQ_ID_T
;

20 
	eASPEN_OPMODE_E


22 
	mASPEN_OPMODE_CONSUMER_ID
,

23 
	mASPEN_OPMODE0_ID
,

24 
	mASPEN_OPMODE1_ID
,

25 
	mASPEN_OPMODE2_ID
,

26 
	mASPEN_OPMODE3_ID
,

27 
	mASPEN_OPMODE4_ID
,

28 
	mASPEN_OPMODE5_ID
,

29 
	mASPEN_OPMODE6_ID
,

32 
	mASPEN_OPMODE2_1_ID
,

33 
	mASPEN_OPMODE2_2_ID
,

34 
	mASPEN_OPMODE2_3_ID
,

36 
	mASPEN_OPMODE3_1_ID
,

37 
	mASPEN_OPMODE3_2_ID
,

38 
	mASPEN_OPMODE3_3_ID
,

41 
	mASPEN_OPMODE0_3_ID
,

42 
	mASPEN_OPMODE2_4_ID
,

43 
	mASPEN_OPMODE4_1_ID
,

44 } 
	tASPEN_OPMODE_T
;

46 
	eASPEN_OPDIV_E


48 
	mASPEN_OPDIV_CONSUMER_ID
,

49 
	mASPEN_OPDIV_PLLSEL
,

50 
	mASPEN_OPDIV_AXI_PLLSEL
,

51 
	mASPEN_OPDIV_PLL2_REFDIV
,

52 
	mASPEN_OPDIV_PLL2_FBDIV
,

53 
	mASPEN_OPDIV_PCLK_DIV
,

54 
	mASPEN_OPDIV_DCLK_DIV
,

55 
	mASPEN_OPDIV_XPCLK_DIV
,

56 
	mASPEN_OPDIV_BACLK_DIV
,

57 
	mASPEN_OPDIV_ACLK_DIV
,

58 
	mASPEN_OPDIV_ACLK2_DIV
,

59 
	mASPEN_OPDIV_PLL2_REG1
,

60 
	mASPEN_OPDIV_MV
,

61 
	mASPEN_OPDIV_GO


62 } 
	tASPEN_OPDIV_T
;

64 
	eASPEN_MCU_REGID_E


66 
	mASPEN_SDRREVREG_ID
,

67 
	mASPEN_SDRADCREG_ID
,

68 
	mASPEN_SDRCFGREG0_ID
,

69 
	mASPEN_SDRCFGREG1_ID
,

70 
	mASPEN_SDRTMGREG1_ID
,

71 
	mASPEN_SDRTMGREG2_ID
,

72 
	mASPEN_SDRTMGREG3_ID
,

73 
	mASPEN_SDRTMGREG4_ID
,

74 
	mASPEN_SDRTMGREG5_ID
,

75 
	mASPEN_SDRCTLREG1_ID
,

76 
	mASPEN_SDRCTLREG2_ID
,

77 
	mASPEN_SDRCTLREG3_ID
,

78 
	mASPEN_SDRCTLREG4_ID
,

79 
	mASPEN_SDRCTLREG5_ID
,

80 
	mASPEN_SDRCTLREG6_ID
,

81 
	mASPEN_SDRCTLREG7_ID
,

82 
	mASPEN_SDRCTLREG13_ID
,

83 
	mASPEN_SDRCTLREG14_ID
,

84 
	mASPEN_SDRERRREG_ID
,

85 
	mASPEN_ADRMAPREG0_ID
,

86 
	mASPEN_ADRMAPREG1_ID
,

87 
	mASPEN_USRCMDREG0_ID
,

88 
	mASPEN_SDRSTAREG_ID
,

89 
	mASPEN_PHYCTLREG3_ID
,

90 
	mASPEN_PHYCTLREG7_ID
,

91 
	mASPEN_PHYCTLREG8_ID
,

92 
	mASPEN_PHYCTLREG9_ID
,

93 
	mASPEN_PHYCTLREG10_ID
,

94 
	mASPEN_PHYCTLREG11_ID
,

95 
	mASPEN_PHYCTLREG12_ID
,

96 
	mASPEN_PHYCTLREG13_ID
,

97 
	mASPEN_PHYCTLREG14_ID
,

98 
	mASPEN_DLLCTLREG1_ID
,

99 
	mASPEN_TSTMODREG0_ID
,

100 
	mASPEN_TSTMODREG1_ID
,

101 
	mASPEN_MCBCTLREG1_ID
,

102 
	mASPEN_MCBCTLREG2_ID
,

103 
	mASPEN_MCBCTLREG3_ID
,

104 
	mASPEN_MCBCTLREG4_ID
,

105 
	mASPEN_PRFCTLREG0_ID
,

106 
	mASPEN_PRFCTLREG1_ID
,

107 
	mASPEN_PRFSTAREG_ID
,

108 
	mASPEN_PRFSELREG_ID
,

109 
	mASPEN_PRFCNTREG_ID
,

110 
	mASPEN_SDRTMGREG6_ID
,

111 
	mASPEN_PHYCTLREGTST_ID
,

112 
	mASPEN_PRF_COUNTER_ID
,

113 
	mASPEN_OPDELAY_ID
,

114 
	mASPEN_OPREAD_ID


116 } 
	tASPEN_MCU_REGID_T
;

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\sdram_config.h

6 #i‚de‡
__SDRAM_CONFIG_H__


7 
	#__SDRAM_CONFIG_H__


	)

9 
UINT_T
 
C⁄figuªMem‹yC⁄åﬁÀr
–*
pTIM
, *
pDDRS¸©chAªaAddªss
, 
ulDDRS¸©chAªaLígth
 );

10 
UINT_T
 
GëDDRSize
();

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\sdram_fields_defaults.h

8 #i‚de‡
__ASPN_SDRAM_FIELDS__


9 
	#__ASPN_SDRAM_FIELDS__


	)

22 
	#ASPEN_CFGR0_RSVD1
 0

	)

23 
	#ASPEN_CFGR0_PASRn
 0

	)

24 
	#ASPEN_CFGR0_RSVD2
 0

	)

25 
	#ASPEN_CFGR0_RTTn
 0

	)

26 
	#ASPEN_CFGR0_RSVD3
 0

	)

27 
	#ASPEN_CFGR0_ODSn
 0

	)

28 
	#ASPEN_NumB™ks
 2

29 
	#ASPEN_NumRows
 3

30 
	#ASPEN_NumCﬁumns
 3

31 
	#ASPEN_CFGR0_RSVD4
 0

	)

41 
	#ASPEN_tCCD
 2

	)

42 
	#ASPEN_tRTP
 2

	)

43 
	#ASPEN_tWTR
 2

	)

44 
	#ASPEN_tRC
 0x9

	)

45 
	#ASPEN_tREFI
 0x5a0

47 

	)

56 
	#ASPEN_tRP
 3

	)

57 
	#ASPEN_tRRD
 2

	)

58 
	#ASPEN_tRCD
 3

	)

59 
	#ASPEN_tWR
 3

	)

60 
	#ASPEN_TMGREG2_RSVD1
 0

	)

61 
	#ASPEN_tRFC
 0x33

	)

62 
	#ASPEN_TMGREG2_RSVD2
 0

	)

63 
	#ASPEN_tMRD
 2

	)

69 
	#ASPEN_tMOD
 6

	)

70 
	#ASPEN_tXSRD
 0xc8

	)

71 
	#ASPEN_tXSNR
 0x1c

	)

72 
	#ASPEN_tXARDS
 0x7

	)

73 
	#ASPEN_SDRTR3_RSVD2
 3

74 
	#ASPEN_tXP
 5

75 

	)

80 
	#ASPEN_tCKE
 3

	)

81 
	#ASPEN_INIT_COUNT
 0x28

	)

82 
	#ASPEN_tRWD_EXT_DLY
 1

	)

83 
	#ASPEN_RESET_COUNT
 0x28

	)

84 
	#ASPEN_INIT_COUNT_NOP
 0x50

	)

90 
	#ASPEN_tRAS
 0x10

	)

91 
	#ASPEN_tCCD_CCS_WR_EXT_DLY
 0

	)

92 
	#ASPEN_tFAW
 0xa

	)

93 
	#ASPEN_tCCD_CCS_EXT_DLY
 1

	)

98 
	#ASPEN_APS_EN
 0

	)

99 
	#ASPEN_APS_TYPE
 0

	)

100 
	#ASPEN_APS_VALUE
 0

	)

101 
	#ASPEN_ACS_EXIT_DLY
 0

	)

102 
	#ASPEN_ACS_EN
 0

	)

103 
	#ASPEN_DLL_RESET
 0

	)

104 
	#ASPEN_CAS_BT
 0

	)

105 
	#ASPEN_OUT_EN
 0

	)

106 
	#ASPEN_WRITE_LEVEL_EN
 0

	)

107 
	#ASPEN_tW2R_DIS
 0

	)

115 
	#ASPEN_REF_POSTED_EN
 0

	)

116 
	#ASPEN_REF_POSTED_MAX
 0

	)

117 
	#ASPEN_SDRAM_LINE_BOUNDARY
 8

	)

118 
	#ASPEN_REFPB_MODE
 0

	)

119 
	#ASPEN_PD_MODE
 0

	)

120 
	#ASPEN_F2T_MODE
 0

121 
	#ASPEN_RDIMM_MODE
 0

	)

122 
	#ASPEN_APRECHARGE
 0

	)

123 
	#ASPEN_WRITE_LEVEL_MODE
 0

	)

124 
	#ASPEN_INT_SHADOW_MODE
 0

	)

125 
	#ASPEN_TEST_MODE
 0

	)

133 
	#ASPEN_EARLY_CMD_EN
 1

	)

134 
	#ASPEN_MC_FLOP_REQ_EN
 1

	)

135 
	#ASPEN_MC_FLOP_GRANT_EN
 0

	)

136 
	#ASPEN_CTLREG3_RSVD1
 0

	)

137 
	#ASPEN_WSTR3_EARLY_WRITE_EN
 0

	)

138 
	#ASPEN_MSTR2_EARLY_WRITE_EN
 0

	)

139 
	#ASPEN_MSTR3_FAST_WRITE_EN
 0

	)

140 
	#ASPEN_MSTR2_FAST_WRITE_EN
 0

	)

141 
	#ASPEN_CTLREG3_RSVD2
 0

	)

142 
	#ASPEN_SB_EARLY_WRITE_USERVALUE
 0

	)

143 
	#ASPEN_CPU_EARLY_WRITE_USERVALUE
 0

	)

144 
	#ASPEN_SB_EARLY_WRITE_USER
 0

	)

145 
	#ASPEN_CPU_EARLY_WRITE_USER
 0

	)

146 
	#ASPEN_SB_EARLY_WRITE_EN
 0

	)

147 
	#ASPEN_CPU_EARLY_WRITE_EN
 0

	)

148 
	#ASPEN_SB_FAST_WRITE_EN
 0

	)

149 
	#ASPEN_CPU_FAST_WRITE_EN
 0

	)

161 
	#ASPEN_SDRAM_DLL_EN
 0

	)

162 
	#ASPEN_DQSB_EN
 1

	)

163 
	#ASPEN_FAST_BANK
 0

	)

164 
	#ASPEN_CTLRG4_RSVD1
 0

	)

165 
	#ASPEN_BURST_LENGTH
 2

	)

166 
	#ASPEN_AL_NUMBER
 0

	)

167 
	#ASPEN_AL_EN
 0

	)

168 
	#ASPEN_RQDS_EN
 0

	)

169 
	#ASPEN_CAS_LATENCY
 4

	)

170 
	#ASPEN_CTLRG4_RSVD2
 0

	)

171 
	#ASPEN_SDRAM_TYPE
 1

	)

172 
	#ASPEN_DATA_WIDTH
 0

173 

	)

178 
	#ASPEN_MASTER_3_WEIGHT
 1

	)

179 
	#ASPEN_MASTER_2_WEIGHT
 1

	)

180 
	#ASPEN_MASTER_1_WEIGHT
 1

	)

181 
	#ASPEN_MASTER_0_WEIGHT
 1

	)

188 
	#ASPEN_ODT3_READ_EN
 0

	)

189 
	#ASPEN_ODT3_WRITE_EN
 0

	)

190 
	#ASPEN_ODT2_READ_EN
 0

	)

191 
	#ASPEN_ODT2_WRITE_EN
 0

	)

192 
	#ASPEN_ODT1_READ_EN
 0

	)

193 
	#ASPEN_ODT1_WRITE_EN
 0

	)

194 
	#ASPEN_ODT0_READ_EN
 0

	)

195 
	#ASPEN_ODT0_WRITE_EN
 0

	)

202 
	#ASPEN_FORCE_ODT
 0

	)

203 
	#ASPEN_PAD_TERM_SWITCH_MODE
 0

	)

204 
	#ASPEN_ODT3_SWITCH_MODE
 0

	)

205 
	#ASPEN_ODT2_SWITCH_MODE
 0

	)

206 
	#ASPEN_ODT1_SWITCH_MODE
 0

	)

207 
	#ASPEN_ODT0_SWITCH_MODE
 0

	)

213 
	#ASPEN_MCB_MASTER3_WEIGHT
 1

	)

214 
	#ASPEN_MCB_MASTER2_WEIGHT
 1

	)

215 
	#ASPEN_MCB_MASTER1_WEIGHT
 1

	)

216 
	#ASPEN_MCB_MASTER0_WEIGHT
 1

	)

224 
	#ASPEN_PHYCR3_RSVD1
 0x2000

225 
	#ASPEN_PHY_RFIFO_RDRST_EARLY
 0

	)

226 
	#ASPEN_PHY_RFIFO_RDRST_EN
 1

	)

227 
	#ASPEN_PHYCR3_RSVD2
 0

	)

228 
	#ASPEN_DQ_OEN_EXTEND
 0

	)

229 
	#ASPEN_DQ_OEN_DLY
 1

	)

230 
	#ASPEN_RD_EXT_DLY
 0

	)

231 
	#ASPEN_PHY_RFIFO_RPTR_DLY_VAL
 3

	)

232 
	#ASPEN_DQ_EXT_DLY
 3

	)

242 
	#ASPEN_PHYCTLR7_RSVD1
 0

	)

243 
	#ASPEN_PHY_QS_VREF_SEL
 1

	)

244 
	#ASPEN_PHY_DQ_ZPDRV
 0xf

	)

245 
	#ASPEN_PHY_DQ_ZNDRV
 0xf

	)

246 
	#ASPEN_PHY_DQ_ZPTRM
 0

	)

247 
	#ASPEN_PHY_DQ_ZNTRM
 0

	)

248 
	#ASPEN_PHY_DQ_ZNR
 7

249 
	#ASPEN_PHY_DQ_ZPR
 7

250 
	#ASPEN_PHY_DQ_VREF_SEL
 2

	)

251 
	#ASPEN_PHY_DQ_ZD
 0

	)

252 
	#ASPEN_PHY_DQ_MODE
 1

	)

258 
	#ASPEN_PHY_ADCM_ZPDRV
 3

	)

259 
	#ASPEN_PHY_ADCM_ZNDRV
 3

	)

260 
	#ASPEN_PHY_ADCM_ZPTRM
 0

	)

261 
	#ASPEN_PHY_ADCM_ZNTRM
 0

	)

262 
	#ASPEN_PHY_ADCM_ZNR
 7

	)

263 
	#ASPEN_PHY_ADCM_ZPR
 7

	)

264 
	#ASPEN_PHY_ADCM_VREF_SEL
 0

	)

265 
	#ASPEN_PHY_ADCM_ZD
 0

	)

266 
	#ASPEN_PHY_ADCM_MODE
 0

	)

276 
	#ASPEN_PHY_DQ_RCVTYPE
 1

	)

277 
	#ASPEN_PHY_QS_RCVTYPE
 1

	)

278 
	#ASPEN_PHY_DQ_RCVEP
 0

	)

279 
	#ASPEN_PHY_DQ_RCVEN
 0

	)

280 
	#ASPEN_PHYCTRLR9_RSVD1
 0

	)

281 
	#ASPEN_PHY_CK_ZD
 0

	)

282 
	#ASPEN_PHYCTRLR9_RSVD2
 0

	)

283 
	#ASPEN_PHY_WCK_DQ_DLY
 0

	)

284 
	#ASPEN_PHY_QCK_QS_DLY
 0

	)

285 
	#ASPEN_PHY_WCK_AC_DLY
 0

	)

286 
	#ASPEN_PHY_WCK_CK_DLY
 0

	)

287 
	#ASPEN_PHY_CK_ZNR
 7

	)

288 
	#ASPEN_PHY_CK_ZPR
 7

	)

294 
	#ASPEN_PLL_RESERVE
 0

	)

295 
	#ASPEN_PLL_VCO_DIV_SEL
 0

	)

296 
	#ASPEN_PLL_KVCO
 3

	)

297 
	#ASPEN_PLL_ICP
 0

	)

298 
	#ASPEN_PLL_TEST_MON
 0

	)

299 
	#ASPEN_PLL_VCO_WRNG
 0

	)

300 
	#ASPEN_PLL_VCOFBST
 0

	)

301 
	#ASPEN_PLL_VDDL
 0

	)

302 
	#ASPEN_PLL_VDDM
 0

	)

303 
	#ASPEN_PLL_PU_PLL
 1

	)

304 
	#ASPEN_MC_SYNC_TYPE
 1

	)

314 
	#ASPEN_DLL_RESET_TIMER
 0

315 
	#ASPEN_DLL_UPDATE_STALL_MC_DIS
 0

	)

316 
	#ASPEN_PHYCTLR13_RSVD1
 0

	)

317 
	#ASPEN_DLL_DELAY_TEST
 0xd0

	)

318 
	#ASPEN_PHYCR13_RSVD2
 0x3e

319 
	#ASPEN_DLL_PHSEL
 0x10

	)

320 
	#ASPEN_PHYCTLR13_RSVD3
 0

	)

321 
	#ASPEN_DLL_AUTO_UPDATE_EN
 1

	)

322 
	#ASPEN_DLL_TEST_EN
 1

	)

323 
	#ASPEN_DLL_BYPASS_EN
 0

	)

330 
	#ASPEN_PHY_SYNC_EN
 1

	)

331 
	#ASPEN_DLL_UPDATE_EN
 0

	)

332 
	#ASPEN_PHY_DLL_RST
 0

	)

333 
	#ASPEN_PHY_PLL_RST
 0

	)

334 
	#ASPEN_PHYCTLR14_RSVD1
 0

	)

335 
	#ASPEN_PHY_CAL_ZPR
 0

	)

336 
	#ASPEN_PHY_CAL_ZNR
 0

	)

337 
	#ASPEN_DLL_DELAY_OUT
 0

	)

338 
	#ASPEN_PHYCTLR14_RSVD2
 0

	)

339 
	#ASPEN_DLL_CLK_TST
 0

	)

340 
	#ASPEN_PHYCTLR14_RSVD3
 0

	)

341 
	#ASPEN_PLL_PIN_TST
 0

	)

342 
	#ASPEN_PLL_PLL_LOCK
 0

343 

	)

353 
	#ASPEN_DLLCTLR1_RSVD1
 0

	)

354 
	#ASPEN_PHYDLLCR1_DLL_DELAY_TEST
 0xd0

	)

355 
	#ASPEN_DLLCTLR1_RSVD2
 0

	)

356 
	#ASPEN_PHYDLLCR1_DLL_PHSEL_BYPASS
 0x1f

	)

357 
	#ASPEN_DLLCTLR1_RSVD3
 0

	)

358 
	#ASPEN_PHYDLLCR1_DLL_PHSEL
 0x10

	)

359 
	#ASPEN_DLLCTLR1_RSVD4
 0

	)

360 
	#ASPEN_PHYDLLCR1_DLL_AUTO_UPDATE_EN
 1

	)

361 
	#ASPEN_PHYDLLCR1_DLL_TEST_EN
 1

	)

362 
	#ASPEN_PHYDLLCR1_DLL_BYPASS_EN
 0

	)

368 
	#ASPEN_PHYDLLCR2_DLL_DELAY_TEST
 0

	)

369 
	#ASPEN_PHYDLLCR2_DLL_PHSEL_BYPASS
 0x1f

	)

370 
	#ASPEN_PHYDLLCR2_DLL_PHSEL
 0x10

	)

371 
	#ASPEN_PHYDLLCR2_DLL_AUTO_UPDATE_EN
 1

	)

372 
	#ASPEN_PHYDLLCR2_DLL_TEST_EN
 0

	)

373 
	#ASPEN_PHYDLLCR2_DLL_BYPASS_EN
 0

	)

379 
	#ASPEN_PHYDLLCR3_DLL_DELAY_TEST
 0

	)

380 
	#ASPEN_PHYDLLCR3_DLL_PHSEL_BYPASS
 0x1f

	)

381 
	#ASPEN_PHYDLLCR3_DLL_PHSEL
 0x10

	)

382 
	#ASPEN_PHYDLLCR3_DLL_AUTO_UPDATE_EN
 1

	)

383 
	#ASPEN_PHYDLLCR3_DLL_TEST_EN
 0

	)

384 
	#ASPEN_PHYDLLCR3_DLL_BYPASS_EN
 0

	)

392 
	#ASPEN_MEMADDRMAPR0_START_ADDR
 0

	)

393 
	#ASPEN_MEMADDRMAPR0_RSVD1
 0

	)

394 
	#ASPEN_MEMADDRMAPR0_AREA_LENGTH
 0xb

	)

395 
	#ASPEN_MEMADDRMAPR0_ADDR_MASK
 0

	)

396 
	#ASPEN_MEMADDRMAPR0_CS_VALID
 1

	)

401 
	#ASPEN_MEMADDRMAPR1_START_ADDR
 0

	)

402 
	#ASPEN_MEMADDRMAPR1_RSVD1
 0

	)

403 
	#ASPEN_MEMADDRMAPR1_AREA_LENGTH
 0

	)

404 
	#ASPEN_MEMADDRMAPR1_RSVD1
 0

	)

405 
	#ASPEN_MEMADDRMAPR1_ADDR_RSVD2
 0

	)

406 
	#ASPEN_MEMADDRMAPR1_CS_VALID
 0

	)

414 
	#ASPEN_USER_DPD_REQ
 0

	)

415 
	#ASPEN_CHIP_SELECT
 0

	)

416 
	#ASPEN_USER_ZQ_SHORT
 0

	)

417 
	#ASPEN_USER_ZQ_LONG
 0

	)

418 
	#ASPEN_USER_LMR3_REQ
 0

	)

419 
	#ASPEN_USER_LMR2_REQ
 0

	)

420 
	#ASPEN_USER_LMR1_REQ
 0

	)

421 
	#ASPEN_USER_LMR0_REQ
 0

	)

422 
	#ASPEN_USER_SR_REQ
 0

	)

423 
	#ASPEN_USER_PRE_PS_REQ
 0

	)

424 
	#ASPEN_USER_ACT_PS_REQ
 0

	)

425 
	#ASPEN_SDRAM_INIT_REQ
 1

	)

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\sdram_registers_defaults.h

8 #i‚de‡
__SDRAM_REGISTERS_DEFAULTS_H__


9 
	#__SDRAM_REGISTERS_DEFAULTS_H__


	)

12 
	~"mcu.h
"

13 
	~"sdøm_fõlds_deÁu…s.h
"

23 
	#ASPEN_SDRCFGREG0
 \

25 –
ASPEN_NumB™ks
 << 
MCU_SDRAM_CONFIG_0_CS0_BANK_NUMBER_BASE
 ) | \

26 –
ASPEN_NumRows
 << 
MCU_SDRAM_CONFIG_0_CS0_NO_OF_ROW_BASE
 ) | \

27 –
ASPEN_NumCﬁumns
 << 
MCU_SDRAM_CONFIG_0_CS0_NO_OF_COL_BASE
 ) \

28 )

	)

33 
	#ASPEN_SDRCFGREG1
 0

	)

39 
	#ASPEN_SDRTMGREG1
 \

41 –
ASPEN_tCCD
 << 
MCU_SDRAM_TIMING_1_TCCD_BASE
) | \

42 –
ASPEN_tRTP
 << 
MCU_SDRAM_TIMING_1_TRTP_BASE
) | \

43 –
ASPEN_tWTR
 << 
MCU_SDRAM_TIMING_1_TWTR_BASE
) | \

44 –
ASPEN_tRC
 << 
MCU_SDRAM_TIMING_1_TRC_BASE
) | \

45 –
ASPEN_tREFI
 << 
MCU_SDRAM_TIMING_1_TREFI_BASE
) \

46 )

	)

52 
	#ASPEN_SDRTMGREG2
 \

54 –
ASPEN_tRP
 << 
MCU_SDRAM_TIMING_2_TRP_BASE
) | \

55 –
ASPEN_tRRD
 << 
MCU_SDRAM_TIMING_2_TRRD_BASE
) | \

56 –
ASPEN_tRCD
 << 
MCU_SDRAM_TIMING_2_TRCD_BASE
) | \

57 –
ASPEN_tWR
 << 16) | \

58 –
ASPEN_tRFC
 << 
MCU_SDRAM_TIMING_2_TRFC_BASE
) | \

59 –
ASPEN_tMRD
 << 
MCU_SDRAM_TIMING_2_TMRD_BASE
) \

60 )

	)

66 
	#ASPEN_SDRTMGREG3
 \

68 –
ASPEN_tMOD
 << 28) | \

69 –
ASPEN_tXSRD
 << 16) | \

70 –
ASPEN_tXSNR
 << 16) | \

71 –
ASPEN_tXARDS
 << 5) | \

72 –
ASPEN_SDRTR3_RSVD2
 << 3) | \

73 –
ASPEN_tXP
 << 0) \

74 )

	)

81 
	#ASPEN_SDRTMGREG4
 \

83 –
ASPEN_tCKE
 << 
MCU_SDRAM_TIMING_4_TCKE_BASE
) | \

84 –
ASPEN_INIT_COUNT
 << 20) | \

85 –
ASPEN_tRWD_EXT_DLY
 << 
MCU_SDRAM_TIMING_4_TRWD_EXT_DLY_BASE
) | \

86 –
ASPEN_RESET_COUNT
 << 10) | \

87 –
ASPEN_INIT_COUNT_NOP
 << 0) \

88 )

	)

94 
	#ASPEN_SDRTMGREG5
 \

96 –
ASPEN_tRAS
 << 
MCU_SDRAM_TIMING_5_TRAS_BASE
) | \

97 –
ASPEN_tCCD_CCS_WR_EXT_DLY
 << 12) | \

98 –
ASPEN_tFAW
 << 4) | \

99 –
ASPEN_tCCD_CCS_EXT_DLY
 << 0) \

100 )

	)

105 
	#ASPEN_SDRCTLREG1
 \

107 –
ASPEN_APS_EN
 << 31 ) | \

108 –
ASPEN_APS_TYPE
 << 
MCU_SDRAM_CONTROL_1_APS_TYPE_BASE
 ) | \

109 –
ASPEN_APS_VALUE
 << 
MCU_SDRAM_CONTROL_1_APS_VALUE_BASE
 ) | \

110 –
ASPEN_ACS_EXIT_DLY
 << 
MCU_SDRAM_CONTROL_1_ACS_EXIT_DLY_BASE
 ) | \

111 –
ASPEN_ACS_EN
 << 7 ) | \

112 –
ASPEN_DLL_RESET
 << 6 ) | \

113 –
ASPEN_CAS_BT
 << 4 ) | \

114 –
ASPEN_OUT_EN
 << 3 ) | \

115 –
ASPEN_WRITE_LEVEL_EN
 << 2 ) | \

116 –
ASPEN_tW2R_DIS
 << 1 ) \

117 )

	)

123 
	#ASPEN_SDRCTLREG2
 \

125 –
ASPEN_REF_POSTED_EN
 << 27) | \

126 –
ASPEN_REF_POSTED_MAX
 << 
MCU_SDRAM_CONTROL_2_REF_POSTED_MAX_BASE
) | \

127 –
ASPEN_SDRAM_LINE_BOUNDARY
 << 16) | \

128 –
ASPEN_REFPB_MODE
 << 9) | \

129 –
ASPEN_PD_MODE
 << 8) | \

130 –
ASPEN_F2T_MODE
 << 6) | \

131 –
ASPEN_RDIMM_MODE
 << 5) | \

132 –
ASPEN_APRECHARGE
 << 4) | \

133 –
ASPEN_WRITE_LEVEL_MODE
 << 2) | \

134 –
ASPEN_INT_SHADOW_MODE
 << 1) | \

135 –
ASPEN_TEST_MODE
 << 0) \

136 )

	)

142 
	#ASPEN_SDRCTLREG3
 \

144 –
ASPEN_EARLY_CMD_EN
 << 31) | \

145 –
ASPEN_MC_FLOP_REQ_EN
 << 30) | \

146 –
ASPEN_MC_FLOP_GRANT_EN
 << 29) | \

147 –
ASPEN_WSTR3_EARLY_WRITE_EN
 << 19) | \

148 –
ASPEN_MSTR2_EARLY_WRITE_EN
 << 18) | \

149 –
ASPEN_MSTR3_FAST_WRITE_EN
 << 17) | \

150 –
ASPEN_MSTR2_FAST_WRITE_EN
 << 16) | \

151 –
ASPEN_SB_EARLY_WRITE_USERVALUE
 << 
MCU_SDRAM_CONTROL_3_SB_EARLY_WRITE_USERVALUE_BASE
) | \

152 –
ASPEN_CPU_EARLY_WRITE_USERVALUE
 << 
MCU_SDRAM_CONTROL_3_CPU_EARLY_WRITE_USERVALUE_BASE
) | \

153 –
ASPEN_SB_EARLY_WRITE_USER
 << 5) | \

154 –
ASPEN_CPU_EARLY_WRITE_USER
 << 4) | \

155 –
ASPEN_SB_EARLY_WRITE_EN
 << 3) | \

156 –
ASPEN_CPU_EARLY_WRITE_EN
 << 2) | \

157 –
ASPEN_SB_FAST_WRITE_EN
 << 1) | \

158 –
ASPEN_CPU_FAST_WRITE_EN
 << 0) \

159 )

	)

166 
	#ASPEN_SDRCTLREG4
 \

168 –
ASPEN_SDRAM_DLL_EN
 << 31) | \

169 –
ASPEN_DQSB_EN
 << 30) | \

170 –
ASPEN_FAST_BANK
 << 29) | \

171 –
ASPEN_BURST_LENGTH
 << 22) | \

172 –
ASPEN_AL_NUMBER
 << 19) | \

173 –
ASPEN_AL_EN
 << 18) | \

174 –
ASPEN_RQDS_EN
 << 17) | \

175 –
ASPEN_CAS_LATENCY
 << 14) | \

176 –
ASPEN_CAS_LATENCY_LOWER
 << 13) | \

177 –
ASPEN_CWL
 << 10) | \

178 –
ASPEN_S4_TYPE
 << 8) | \

179 –
ASPEN_ASR
 << 7) | \

180 –
ASPEN_SRT
 << 6) | \

181 –
ASPEN_MPR
 << 5) | \

182 –
ASPEN_SDRAM_TYPE
 << 2) | \

183 –
ASPEN_DATA_WIDTH
 << 0) \

184 )

	)

186 
	#ASPEN_SDRCTLREG4
 \

188 –
ASPEN_SDRAM_DLL_EN
 << 31) | \

189 –
ASPEN_DQSB_EN
 << 30) | \

190 –
ASPEN_FAST_BANK
 << 29) | \

191 –
ASPEN_BURST_LENGTH
 << 22) | \

192 –
ASPEN_AL_NUMBER
 << 19) | \

193 –
ASPEN_AL_EN
 << 18) | \

194 –
ASPEN_RQDS_EN
 << 17) | \

195 –
ASPEN_CAS_LATENCY
 << 14) | \

196 –
ASPEN_SDRAM_TYPE
 << 2) | \

197 –
ASPEN_DATA_WIDTH
 << 0) \

198 )

	)

204 
	#ASPEN_SDRCTLREG5
 \

206 –
ASPEN_MASTER_3_WEIGHT
 << 
MCU_SDRAM_CONTROL_5_MASTER_3_WEIGHT_BASE
) | \

207 –
ASPEN_MASTER_2_WEIGHT
 << 
MCU_SDRAM_CONTROL_5_MASTER_2_WEIGHT_BASE
) | \

208 –
ASPEN_MASTER_1_WEIGHT
 << 
MCU_SDRAM_CONTROL_5_MASTER_1_WEIGHT_BASE
) | \

209 –
ASPEN_MASTER_0_WEIGHT
 << 
MCU_SDRAM_CONTROL_5_MASTER_0_WEIGHT_BASE
) \

210 )

	)

215 
	#ASPEN_SDRCTLREG6
 \

217 –
ASPEN_ODT3_READ_EN
 << 28) | \

218 –
ASPEN_ODT3_WRITE_EN
 << 24) | \

219 –
ASPEN_ODT2_READ_EN
 << 20) | \

220 –
ASPEN_ODT2_WRITE_EN
 << 16) | \

221 –
ASPEN_ODT1_READ_EN
 << 12) | \

222 –
ASPEN_ODT1_WRITE_EN
 << 8) | \

223 –
ASPEN_ODT0_READ_EN
 << 4) | \

224 –
ASPEN_ODT0_WRITE_EN
 << 0) \

225 )

	)

230 
	#ASPEN_SDRCTLREG7
 \

232 –
ASPEN_FORCE_ODT
 << 28) | \

233 –
ASPEN_PAD_TERM_SWITCH_MODE
 << 24) | \

234 –
ASPEN_ODT3_SWITCH_MODE
 << 6) | \

235 –
ASPEN_ODT2_SWITCH_MODE
 << 4) | \

236 –
ASPEN_ODT1_SWITCH_MODE
 << 2) | \

237 –
ASPEN_ODT0_SWITCH_MODE
 << 0) \

238 )

	)

244 
	#ASPEN_MCBCTLREG1
 \

246 –
ASPEN_MCB_MASTER3_WEIGHT
 << 
MCU_MCB_CONTROL_1_MCB_MASTER_3_WEIGHT_BASE
) | \

247 –
ASPEN_MCB_MASTER2_WEIGHT
 << 
MCU_MCB_CONTROL_1_MCB_MASTER_2_WEIGHT_BASE
) | \

248 –
ASPEN_MCB_MASTER1_WEIGHT
 << 
MCU_MCB_CONTROL_1_MCB_MASTER_1_WEIGHT_BASE
) | \

249 –
ASPEN_MCB_MASTER0_WEIGHT
 << 
MCU_MCB_CONTROL_1_MCB_MASTER_0_WEIGHT_BASE
) \

250 )

	)

256 
	#ASPEN_PHYCTLREG3
 \

258 –
ASPEN_PHYCR3_RSVD1
 << 16) | \

259 –
ASPEN_PHY_RFIFO_RDRST_EARLY
 << 15) | \

260 –
ASPEN_PHY_RFIFO_RDRST_EN
 << 14) | \

261 –
ASPEN_DQ_OEN_EXTEND
 << 12) | \

262 –
ASPEN_DQ_OEN_DLY
 << 10) | \

263 –
ASPEN_RD_EXT_DLY
 << 7) | \

264 –
ASPEN_PHY_RFIFO_RPTR_DLY_VAL
 << 4) | \

265 –
ASPEN_DQ_EXT_DLY
 << 0) \

266 )

	)

272 
	#ASPEN_PHYCTLREG7
 \

274 –
ASPEN_PHY_QS_VREF_SEL
 << 
MCU_PHY_CONTROL_7_PHY_QS_VREF_SEL_BASE
) | \

275 –
ASPEN_PHY_DQ_ZPDRV
 << 24) | \

276 –
ASPEN_PHY_DQ_ZNDRV
 << 20) | \

277 –
ASPEN_PHY_DQ_ZPTRM
 << 
MCU_PHY_CONTROL_7_PHY_DQ_ZPTRM_BASE
) | \

278 –
ASPEN_PHY_DQ_ZNTRM
 << 
MCU_PHY_CONTROL_7_PHY_DQ_ZNTRM_BASE
) | \

279 –
ASPEN_PHY_DQ_ZNR
 << 
MCU_PHY_CONTROL_7_PHY_DQ_ZNR_BASE
) | \

280 –
ASPEN_PHY_DQ_ZPR
 << 
MCU_PHY_CONTROL_7_PHY_DQ_ZPR_BASE
) | \

281 –
ASPEN_PHY_DQ_VREF_SEL
 << 
MCU_PHY_CONTROL_7_PHY_DQ_VREF_SEL_BASE
) | \

282 –
ASPEN_PHY_DQ_ZD
 << 1) | \

283 –
ASPEN_PHY_DQ_MODE
 << 0) \

284 )

	)

290 
	#ASPEN_PHYCTLREG8
 \

292 –
ASPEN_PHY_ADCM_ZPDRV
 << 24) | \

293 –
ASPEN_PHY_ADCM_ZNDRV
 << 20) | \

294 –
ASPEN_PHY_ADCM_ZPTRM
 << 
MCU_PHY_CONTROL_8_PHY_ADCM_ZPTRM_BASE
) | \

295 –
ASPEN_PHY_ADCM_ZNTRM
 << 
MCU_PHY_CONTROL_8_PHY_ADCM_ZNTRM_BASE
) | \

296 –
ASPEN_PHY_ADCM_ZNR
 << 
MCU_PHY_CONTROL_8_PHY_ADCM_ZNR_BASE
) | \

297 –
ASPEN_PHY_ADCM_ZPR
 << 
MCU_PHY_CONTROL_8_PHY_ADCM_ZPR_BASE
) | \

298 –
ASPEN_PHY_ADCM_VREF_SEL
 << 
MCU_PHY_CONTROL_8_PHY_ADCM_VREF_SEL_BASE
) | \

299 –
ASPEN_PHY_ADCM_ZD
 << 1) | \

300 –
ASPEN_PHY_ADCM_MODE
 << 0) \

301 )

	)

307 
	#ASPEN_PHYCTLREG9
 \

309 –
ASPEN_PHY_DQ_RCVTYPE
 << 31) | \

310 –
ASPEN_PHY_QS_RCVTYPE
 << 30) | \

311 –
ASPEN_PHY_DQ_RCVEP
 << 
MCU_PHY_CONTROL_9_PHY_DQ_RCVEP_BASE
) | \

312 –
ASPEN_PHY_DQ_RCVEN
 << 
MCU_PHY_CONTROL_9_PHY_DQ_RCVEN_BASE
) | \

313 –
ASPEN_PHY_CK_ZD
 << 21) | \

314 –
ASPEN_PHY_WCK_DQ_DLY
 << 
MCU_PHY_CONTROL_9_PHY_WCK_DQ_DLY_BASE
) | \

315 –
ASPEN_PHY_QCK_QS_DLY
 << 
MCU_PHY_CONTROL_9_PHY_WCK_QS_DLY_BASE
) | \

316 –
ASPEN_PHY_WCK_AC_DLY
 << 
MCU_PHY_CONTROL_9_PHY_WCK_AC_DLY_BASE
) | \

317 –
ASPEN_PHY_WCK_CK_DLY
 << 
MCU_PHY_CONTROL_9_PHY_WCK_CK_DLY_BASE
) | \

318 –
ASPEN_PHY_CK_ZNR
 << 
MCU_PHY_CONTROL_9_PHY_CK_ZNR_BASE
) | \

319 –
ASPEN_PHY_CK_ZPR
 << 
MCU_PHY_CONTROL_9_PHY_CK_ZPR_BASE
) \

320 )

	)

326 
	#ASPEN_PHYCTLREG11
 \

328 –
ASPEN_PLL_RESERVE
 << 26) | \

329 –
ASPEN_PLL_VCO_DIV_SEL
 << 24) | \

330 –
ASPEN_PLL_KVCO
 << 20) | \

331 –
ASPEN_PLL_ICP
 << 16) | \

332 –
ASPEN_PLL_TEST_MON
 << 12) | \

333 –
ASPEN_PLL_VCO_WRNG
 << 10) | \

334 –
ASPEN_PLL_VCOFBST
 << 8) | \

335 –
ASPEN_PLL_VDDL
 << 6) | \

336 –
ASPEN_PLL_VDDM
 << 4) | \

337 –
ASPEN_PLL_PU_PLL
 << 1) | \

338 –
ASPEN_MC_SYNC_TYPE
 << 0) \

339 )

	)

345 
	#ASPEN_PHYCTLREG13
 \

347 –
ASPEN_DLL_RESET_TIMER
 << 
MCU_PHY_CONTROL_13_DLL_RESET_TIMER_BASE
) | \

348 –
ASPEN_DLL_UPDATE_STALL_MC_DIS
 << 27) | \

349 –
ASPEN_DLL_DELAY_TEST
 << 
MCU_PHY_CONTROL_13_DLL_DELAY_TEST_BASE
) | \

350 –
ASPEN_PHYCR13_RSVD2
 << 9) | \

351 –
ASPEN_DLL_PHSEL
 << 
MCU_PHY_CONTROL_13_DLL_PHSEL_BASE
) | \

352 –
ASPEN_DLL_AUTO_UPDATE_EN
 << 2) | \

353 –
ASPEN_DLL_TEST_EN
 << 1) | \

354 –
ASPEN_DLL_BYPASS_EN
 << 0) \

355 )

	)

360 
	#ASPEN_PHYCTLREG14
 \

362 –
ASPEN_PHY_SYNC_EN
 << 31) | \

363 –
ASPEN_DLL_UPDATE_EN
 << 30) | \

364 –
ASPEN_PHY_DLL_RST
 << 29) | \

365 –
ASPEN_PHY_PLL_RST
 << 28) | \

366 –
ASPEN_PHY_CAL_ZPR
 << 
MCU_PHY_CONTROL_14_PHY_CAL_ZPR_BASE
) | \

367 –
ASPEN_PHY_CAL_ZNR
 << 
MCU_PHY_CONTROL_14_PHY_CAL_ZNR_BASE
) | \

368 –
ASPEN_DLL_DELAY_OUT
 << 
MCU_PHY_CONTROL_14_DLL_DELAY_OUT_BASE
) | \

369 –
ASPEN_DLL_CLK_TST
 << 5) | \

370 –
ASPEN_PLL_PIN_TST
 << 1) | \

371 –
ASPEN_PLL_PLL_LOCK
 << 0) \

372 )

	)

379 
	#ASPEN_DLLCTLREG1
 \

381 –
ASPEN_PHYDLLCR1_DLL_DELAY_TEST
 << 
MCU_PHY_DLL_CONTROL_1_DLL1_DELAY_TEST_BASE
) | \

382 –
ASPEN_PHYDLLCR1_DLL_PHSEL_BYPASS
 << 
MCU_PHY_DLL_CONTROL_1_DLL1_PHSEL_BYASS_BASE
) | \

383 –
ASPEN_PHYDLLCR1_DLL_PHSEL
 << 
MCU_PHY_DLL_CONTROL_1_DLL1_PHSEL_BASE
) | \

384 –
ASPEN_PHYDLLCR1_DLL_AUTO_UPDATE_EN
 << 2) | \

385 –
ASPEN_PHYDLLCR1_DLL_TEST_EN
 << 1) | \

386 –
ASPEN_PHYDLLCR1_DLL_BYPASS_EN
 << 0) \

387 )

	)

393 
	#ASPEN_DLLCTLREG2
 \

395 –
ASPEN_PHYDLLCR2_DLL_DELAY_TEST
 << 
MCU_PHY_DLL_CONTROL_2_DLL2_DELAY_TEST_BASE
) | \

396 –
ASPEN_PHYDLLCR2_DLL_PHSEL_BYPASS
 << 
MCU_PHY_DLL_CONTROL_2_DLL2_PHSEL_BYASS_BASE
) | \

397 –
ASPEN_PHYDLLCR2_DLL_PHSEL
 << 
MCU_PHY_DLL_CONTROL_2_DLL2_PHSEL_BASE
) | \

398 –
ASPEN_PHYDLLCR2_DLL_AUTO_UPDATE_EN
 << 2) | \

399 –
ASPEN_PHYDLLCR2_DLL_TEST_EN
 << 1) | \

400 –
ASPEN_PHYDLLCR2_DLL_BYPASS_EN
 << 0) \

401 )

	)

407 
	#ASPEN_DLLCTLREG3
 \

409 –
ASPEN_PHYDLLCR3_DLL_DELAY_TEST
 << 
MCU_PHY_DLL_CONTROL_3_DLL3_DELAY_TEST_BASE
) | \

410 –
ASPEN_PHYDLLCR3_DLL_PHSEL_BYPASS
 << 
MCU_PHY_DLL_CONTROL_3_DLL3_PHSEL_BYASS_BASE
) | \

411 –
ASPEN_PHYDLLCR3_DLL_PHSEL
 << 
MCU_PHY_DLL_CONTROL_3_DLL3_PHSEL_BASE
) | \

412 –
ASPEN_PHYDLLCR3_DLL_AUTO_UPDATE_EN
 << 2) | \

413 –
ASPEN_PHYDLLCR3_DLL_TEST_EN
 << 1) | \

414 –
ASPEN_PHYDLLCR3_DLL_BYPASS_EN
 << 0) \

415 )

	)

421 
	#ASPEN_ADRMAPREG0
 \

423 –
ASPEN_MEMADDRMAPR0_START_ADDR
 << 
MMU_MMAP0_START_ADDRESS_BASE
) | \

424 –
ASPEN_MEMADDRMAPR0_AREA_LENGTH
 << 
MMU_MMAP0_AREA_LENGTH_BASE
) | \

425 –
ASPEN_MEMADDRMAPR0_ADDR_MASK
 << 
MMU_MMAP0_ADDRESS_MASK_BASE
) | \

426 –
ASPEN_MEMADDRMAPR0_CS_VALID
 << 0) \

427 )

	)

432 
	#ASPEN_ADRMAPREG1
 \

434 –
ASPEN_MEMADDRMAPR1_START_ADDR
 << 
MMU_MMAP1_START_ADDRESS_BASE
) | \

435 –
ASPEN_MEMADDRMAPR1_AREA_LENGTH
 << 
MMU_MMAP1_AREA_LENGTH_BASE
) | \

436 –
ASPEN_MEMADDRMAPR1_ADDR_MASK
 << 
MMU_MMAP1_ADDRESS_MASK_BASE
) | \

437 –
ASPEN_MEMADDRMAPR1_CS_VALID
 << 0) \

438 )

	)

444 
	#ASPEN_USRCMDREG0
 \

446 –
ASPEN_USER_DPD_REQ
 << 28) | \

447 –
ASPEN_CHIP_SELECT
 << 24) | \

448 –
ASPEN_USER_ZQ_SHORT
 << 13) | \

449 –
ASPEN_USER_ZQ_LONG
 << 12) | \

450 –
ASPEN_USER_LMR3_REQ
 << 11) | \

451 –
ASPEN_USER_LMR2_REQ
 << 10) | \

452 –
ASPEN_USER_LMR1_REQ
 << 9) | \

453 –
ASPEN_USER_LMR0_REQ
 << 8) | \

454 –
ASPEN_USER_SR_REQ
 << 
MCU_USER_INITIATED_COMMAND_USER_SR_REQ_BASE
) | \

455 –
ASPEN_USER_PRE_PS_REQ
 << 5) | \

456 –
ASPEN_USER_ACT_PS_REQ
 << 4) | \

457 –
ASPEN_SDRAM_INIT_REQ
 << 0) \

458 )

	)

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\sdram_specs.h

6 #i‚de‡
__SDRAM_SPECS_H__


7 
	#__SDRAM_SPECS_H__


	)

23 
	eSDRAM_UNITS_E


25 
	mSDRAM_U_CK
,

26 
	mSDRAM_U_PS
,

27 
	mSDRAM_U_NS
,

28 
	mSDRAM_U_US
,

29 
	mSDRAM_U_MS


30 } 
	tSDRAM_UNITS_T
;

38 
	eSDRAM_SPEC_E


43 
	mSDRAM_S_tCK_Hz
,

44 
	mSDRAM_S_rCK_Hz
,

47 
	mSDRAM_S_CL
,

50 
	mSDRAM_S_tCK
,

51 
	mSDRAM_S_tDQSCK
,

54 
	mSDRAM_S_tRPRE
,

55 
	mSDRAM_S_tRPST
,

56 
	mSDRAM_S_tLZ1
,

57 
	mSDRAM_S_tLZDQS
,

60 
	mSDRAM_S_tDQSS
,

61 
	mSDRAM_S_tDQSH
,

62 
	mSDRAM_S_tDQSL
,

63 
	mSDRAM_S_tDSS
,

64 
	mSDRAM_S_tDSH
,

65 
	mSDRAM_S_tWPRES
,

66 
	mSDRAM_S_tWPRE
,

67 
	mSDRAM_S_tWPST
,

68 
	mSDRAM_S_tWCDQSDX
,

71 
	mSDRAM_S_tAC
,

72 
	mSDRAM_S_tDQSQ
,

73 
	mSDRAM_S_tQHS
,

74 
	mSDRAM_S_tQH
,

75 
	mSDRAM_S_tHZ
,

76 
	mSDRAM_S_tLZ2
,

77 
	mSDRAM_S_tLZDQ
,

78 
	mSDRAM_S_tDVW
,

81 
	mSDRAM_S_tDS
,

82 
	mSDRAM_S_tDH
,

83 
	mSDRAM_S_tDSb
,

84 
	mSDRAM_S_tDHb
,

85 
	mSDRAM_S_tDSa
,

86 
	mSDRAM_S_tDHa
,

87 
	mSDRAM_S_tDIPW
,

90 
	mSDRAM_S_tIS
,

91 
	mSDRAM_S_tIH
,

92 
	mSDRAM_S_tISb
,

93 
	mSDRAM_S_tIHb
,

94 
	mSDRAM_S_tISa
,

95 
	mSDRAM_S_tIHa
,

96 
	mSDRAM_S_tIPW
,

97 
	mSDRAM_S_tRC
,

98 
	mSDRAM_S_tRCD
,

99 
	mSDRAM_S_tRAS
,

100 
	mSDRAM_S_tRP
,

101 
	mSDRAM_S_tRPA
,

102 
	mSDRAM_S_tRRD
,

103 
	mSDRAM_S_tFAW
,

104 
	mSDRAM_S_tRTP
,

105 
	mSDRAM_S_tCCD
,

106 
	mSDRAM_S_tWR
,

107 
	mSDRAM_S_tDAL
,

108 
	mSDRAM_S_tWTR
,

109 
	mSDRAM_S_tMRD
,

112 
	mSDRAM_S_tRFC
,

113 
	mSDRAM_S_tREFI
,

114 
	mSDRAM_S_tDELAY
,

117 
	mSDRAM_S_tXSNR
,

118 
	mSDRAM_S_tXSRD
,

119 
	mSDRAM_S_tISXR
,

122 
	mSDRAM_S_tXARD
,

123 
	mSDRAM_S_tXARDS
,

124 
	mSDRAM_S_tXP
,

125 
	mSDRAM_S_tCKE
,

128 
	mSDRAM_S_tANPD
,

129 
	mSDRAM_S_tAXPD
,

130 
	mSDRAM_S_tAOND
,

131 
	mSDRAM_S_tAOFD
,

132 
	mSDRAM_S_tAON
,

133 
	mSDRAM_S_tAOF
,

134 
	mSDRAM_S_tAONPD
,

135 
	mSDRAM_S_tAOFPD
,

136 
	mSDRAM_S_tMOD
,

137 
	mSDRAM_S_tOIT
,

144 
	mSDRAM_S_NUMBANKS
,

145 
	mSDRAM_S_NUMROWS
,

146 
	mSDRAM_S_NUMCOLUMNS
,

147 
	mSDRAM_S_MEGABYTES
,

156 
	mSDRAM_S_BURSTTYPE
,

157 
	mSDRAM_S_BURSTLEN
,

158 
	mSDRAM_S_SDRTYPE
,

159 
	mSDRAM_S_DATAWIDTH
,

162 
	mSDRAM_SPEC_E_MAX


163 } 
	tSDRAM_SPEC_T
;

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\sdram_support.h

6 #i‚de‡
__SDRAM_SUPPORT_H__


7 
	#__SDRAM_SUPPORT_H__


	)

9 
	~"Ty≥def.h
"

12 
	sDDRGS≥c_S


14 
	mKeyId
;

15 
	mKeyVÆue
;

16 } 
	tDDRGS≥c_T
;

18 
	sDDRGS≥cLi°_S


20 
	mPID
;

21 
	mNumByãs
;

22 
DDRGS≥c_T
 
	mDDRGS≥cs
[1];

23 } 
	tDDRGS≥cLi°_T
;

28 
	sDDRTS≥c_S


30 
	mKeyId
;

31 
	mKeyVÆue
;

32 } 
	tDDRTS≥c_T
;

34 
	sDDRTS≥cLi°_S


36 
	mPID
;

37 
	mNumByãs
;

38 
DDRTS≥c_T
 
	mDDRTS≥cs
[1];

39 } 
	tDDRTS≥cLi°_T
;

44 
	sDDRCS≥c_S


46 
	mKeyId
;

47 
	mKeyVÆue
;

48 } 
	tDDRCS≥c_T
;

50 
	sDDRCS≥cLi°_S


52 
	mPID
;

53 
	mNumByãs
;

54 
DDRCS≥c_T
 
	mDDRCS≥cs
[1];

55 } 
	tDDRCS≥cLi°_T
;

60 
	sFªqS≥c_S


62 
	mKeyId
;

63 
	mKeyVÆue
;

64 } 
	tFªqS≥c_T
;

66 
	sFªqS≥cLi°_S


68 
	mPID
;

69 
	mNumByãs
;

70 
FªqS≥c_T
 
	mFªqS≥cs
;

71 } 
	tFªqS≥cLi°_T
;

76 
	sCLKES≥c_S


78 
	mKeyId
;

79 
	mKeyVÆue
;

80 } 
	tCLKES≥c_T
;

82 
	sCLKES≥cLi°_S


84 
	mPID
;

85 
	mNumByãs
;

86 
CLKES≥c_T
 
	mCLKES≥cs
[1];

87 } 
	tCLKES≥cLi°_T
;

92 
	sVﬁtS≥c_S


94 
	mSèπ
;

95 
	mSt›
;

96 
	mVÆue
;

97 } 
	tVﬁtS≥c_T
;

99 
	sVﬁtS≥cLi°_S


101 
	mPID
;

102 
	mNumByãs
;

103 
VﬁtS≥c_T
 
	mVﬁtS≥cs
[1];

104 } 
	tVﬁtS≥cLi°_T
;

109 
	sCMCCS≥c_S


111 
	mKeyId
;

112 
	mKeyVÆue
;

113 } 
	tCMCCS≥c_T
;

115 
	sCMCCS≥cLi°_S


117 
	mPID
;

118 
	mNumByãs
;

119 
CMCCS≥c_T
 
	mCMCCS≥cs
[1];

120 } 
	tCMCCS≥cLi°_T
;

122 
	eCMCC_E


124 
	mCMCC_CONFIG_ENA_ID
,

125 
	mCMCC_MEMTEST_ENA_ID
,

126 
	mCMCC_CONSUMER_ID


127 } 
	tCMCC_T
;

131 
	sTZS≥c_S


133 
	mKeyId
;

134 
	mKeyVÆue
;

135 } 
	tTZS≥c_T
;

137 
	sTZS≥cLi°_S


139 
	mPID
;

140 
	mNumByãs
;

141 
TZS≥c_T
 
	mTZS≥cs
[1];

142 } 
	tTZS≥cLi°_T
;

147 
SëBôFõld
 ( *
pReg
, 
vÆ
, 
bf_lsb
, 
bf_Àn
 );

148 
SëS∂ôBôFõld
–*
pReg
, 
vÆ
,
bfs_hi
, 
bÊ_hi
, 
bfs_low
, 
bÊ_low
 );

149 
RódBôFõld
 ( vﬁ©ûê*
pReg
, 
bf_lsb
, 
bf_Àn
 );

152 
CR_b™ks
–* 
¨gs
 ) ;

154 
CR_rows
–* 
¨gs
 );

156 
CR_cﬁumns
–* 
¨gs
 );

158 
CR_megabyãs
–* 
¨gs
 );

160 
CR_n⁄e
–* 
¨gs
 );

162 
CR_ns_to_˛k
–* 
¨gs
 );

164 
CR_us_to_˛k
–* 
¨gs
 );

168 
C⁄figRec‹dCou¡
–*
pS≥cLi°
 );

171 
CheckMem‹yRñübûôy
–
°¨èddr
, 
Àngth
, *
Áu…addr
 );

174 
C⁄figuªTru°Z⁄e
 ( *
pTIM
 );

175 
UINT_T
 
TzGëRegi⁄
 (UINT_T 
ªgi⁄
, UINT_T 
ChùSñe˘
, UINT_T* 
pBa£AddªssOff£t
, UINT_T* 
pSize
, UINT_T* 
pPîmissi⁄
);

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\tim.h

24 #i‚de‡
__TIM_H__


25 
	#__TIM_H__


	)

27 
	~"gíîÆ.h
"

55 
	#TIM_3_1_01
 0x30101

	)

56 
	#TIM_3_2_00
 0x30200

57 
	#TIM_3_3_00
 0x30300

58 

	)

60 
	~"Ty≥def.h
"

61 
	#MAX_IMAGES
 10

	)

62 
	#MAX_KEYS
 3

	)

63 
	#MAX_TIM_SIZE
 0x1000

	)

64 
	#TIMBUFFER
 4096

65 
	#MAXRSAKEYSIZEWORDS
 64

66 
	#MAXECDSAKEYSIZEWORDS
 17

67 

	)

69 
	#TIMIDENTIFIER
 0x54494D48

70 
	#TIMDUALBOOTID
 0x54494D44

71 
	#WTMIDENTIFIER
 0x57544D49

72 
	#OBMIDENTIFIER
 0x4F424D49

73 
	#MONITORIDENTIFIER
 0x4D4F4E49

74 
	#TZSWIDENTIFIER
 0x545A5349

75 
	#TBRIDENTIFIER
 0x54425249

76 
	#DKBIDENTIFIER
 0x444B4249

77 
	#JTAGIDENTIFIER
 0x4A544147

78 
	#PATCHIDENTIFIER
 0x50415443

79 
	#TCAIDENTIFIER
 0x5443414B

80 
	#OSLOADERID
 0x4F534C4F

81 

	)

85 
	#TYPEMASK
 0xFFFFFF00

	)

86 
	#DDRTYPE
 0x444452

87 
	#TIMTYPE
 0x54494D

88 

	)

90 
	#WTPRESERVEDAREAID
 0x4F505448

91 

	)

93 
	#AUTOBIND
 0x42494E44

94 
	#TERMINATORID
 0x5465726D

95 
	#GPIOID
 0x4750494F

96 
	#UARTID
 0x55415254

97 
	#USBID
 0x00555342

98 
	#RESUMEID
 0x5265736D

99 
	#USBVENDORREQ
 0x56524551

100 
	#TBR_XFER
 0x54425258

101 
	#RESUMEBLID
 0x52736D32

102 
	#ESCAPESEQID
 0x45534353

103 
	#OEMCUSTOMID
 0x43555354

104 

	)

106 
	#DDRID
 0x44447248

107 
	#DDRGID
 0x44445247

108 
	#DDRTID
 0x44445254

109 
	#DDRCID
 0x44445243

110 
	#CMCCID
 0x434d4343

111 

	)

113 
	#FREQID
 0x46524551

114 
	#VOLTID
 0x564f4c54

115 
	#OPMODEID
 0x4d4f4445

116 
	#OPDIVID
 0x4f504456

117 

	)

119 
	#TZID
 0x545A4944

120 
	#TZON
 0x545A4f4E

121 

	)

123 
	#DESCRIPTOR_RES_ID
 0x55534200

124 
	#NUM_USB_DESCRIPTORS
 10

	)

125 
	#MAX_USB_STRINGS
 7

	)

129 
	mUSB_DEVICE_DESCRIPTOR
 = (
DESCRIPTOR_RES_ID
 | 0),

130 
	mUSB_CONFIG_DESCRIPTOR
 = (
DESCRIPTOR_RES_ID
 | 1),

131 
	mUSB_INTERFACE_DESCRIPTOR
 = (
DESCRIPTOR_RES_ID
 | 2),

132 
	mUSB_LANGUAGE_STRING_DESCRIPTOR
 = (
DESCRIPTOR_RES_ID
 | 3),

133 
	mUSB_MANUFACTURER_STRING_DESCRIPTOR
 = (
DESCRIPTOR_RES_ID
 | 4),

134 
	mUSB_PRODUCT_STRING_DESCRIPTOR
 = (
DESCRIPTOR_RES_ID
 | 5),

135 
	mUSB_SERIAL_STRING_DESCRIPTOR
 = (
DESCRIPTOR_RES_ID
 | 6),

136 
	mUSB_INTERFACE_STRING_DESCRIPTOR
 = (
DESCRIPTOR_RES_ID
 | 7),

137 
	mUSB_DEFAULT_STRING_DESCRIPTOR
 = (
DESCRIPTOR_RES_ID
 | 8),

138 
	mUSB_ENDPOINT_DESCRIPTOR
 = (
DESCRIPTOR_RES_ID
 | 9)

139 } 
	tUSB_DESCRIPTORS
;

143 
	#FFIDENTIFIER
 0x00004646

144 
	#ALTIDENTIFIER
 0x00414C54

145 
	#DIFFIDENTIFIER
 0x44696666

146 
	#SEIDENTIFIER
 0x00005345

147 
	#U2DIDENTIFIER
 0x55534232

148 
	#PINSIDENTIFIER
 0x50696E73

149 
	#MDOCFORMATID
 0x6d444f43

150 
	#MDOCBINID
 0x6d42944E

151 
	#MDOCBDTLID
 0x6d424454

152 
	#CI2IDENTIFIER
 0x00434932

153 
	#OTGIDENTIFIER
 0x554F5447

154 
	#INVALIDID
 0x21212121

155 
	#PARTIONIDENTIFIER
 0x50415254

156 

	)

158 
	#FBFIDENTIFIER
 0x46424649

159 

	)

161 
	#BINDKEYSIZE
 128

162 
	#FLASHSIGMASK
 0x0000000F

163 

	)

180 
UINT_T
 
	mWTPTP_Re£rved_Aªa_ID
;

181 
UINT_T
 
	mNumRe£rvedHódîs
;

182 }
	tWTP_RESERVED_AREA
, *
	tpWTP_RESERVED_AREA
;

186 
UINT_T
 
	mIdítifõr
;

187 
UINT_T
 
	mSize
;

188 }
	tWTP_RESERVED_AREA_HEADER
, *
	tpWTP_RESERVED_AREA_HEADER
;

192 
WTP_RESERVED_AREA_HEADER
 
	mWRAH
;

193 
UINT_T
 
	mbmReque°Ty≥
;

194 
UINT_T
 
	mbReque°
;

195 
UINT_T
 
	mwVÆue
;

196 
UINT_T
 
	mwIndex
;

197 
UINT_T
 
	mwLígth
;

198 
UINT_T
 
	mwD©a
;

199 } 
	tUSB_VENDOR_REQ
, *
	tpUSB_VENDOR_REQ
;

203 vﬁ©ûê*
	mAddr
;

204 
UINT_T
 
	mVÆue
;

205 }
	tGPIO_DEF
, *
	tpGPIO_DEF
;

209 
WTP_RESERVED_AREA_HEADER
 
	mWRAH
;

210 
UINT_T
 
	mX„rLoc
;

211 
UINT_T
 
	mNumPaús
;

212 
XFER_DATA_PAIR_T
 * 
	mpX„rPaús
;

213 }
	tOPT_XFER_SET
, *
	tpOPT_XFER_SET
;

217 
WTP_RESERVED_AREA_HEADER
 
	mWRAH
;

218 
UINT_T
 
	mP‹t
;

219 
UINT_T
 
	mE«bÀd
;

220 }
	tOPT_PROTOCOL_SET
, *
	tpOPT_PROTCOL_SET
;

224 
WTP_RESERVED_AREA_HEADER
 
	mWRAH
;

225 
UINT_T
 
	mEscSeqTimeOutMS
;

226 }
	tOPT_ESCAPE_SEQUENCE
, *
	tP_OPT_ESCAPE_SEQUENCE
;

230 
WTP_RESERVED_AREA_HEADER
 
	mWRAH
;

231 
UINT_T
 
	mNumGpios
;

232 
pGPIO_DEF
 
	mGPIO
;

233 }
	tOPT_GPIO_SET
, *
	tpOPT_GPIO_SET
;

237 
UINT_T
 
	mResumeAddr
;

238 
UINT_T
 
	mResumeP¨am
;

239 
UINT_T
 
	mResumeFœg
;

240 }
	tOPT_RESUME_DDR_INFO
, *
	tpOPT_RESUME_DDR_INFO
;

244 
WTP_RESERVED_AREA_HEADER
 
	mWRAH
;

245 
OPT_RESUME_DDR_INFO
 
	mResumeDDRInfo
;

246 }
	tOPT_RESUME_SET
, *
	tpOPT_RESUME_SET
;

249 
	#RESUME_FLAG_MASK
 0x55AA55AA

	)

253 
UINT_T
 
	mDDRResumeRec‹dAddr
;

254 *
	mDDRS¸©chAªaAddr
;

255 
UINT_T
 
	mDDRS¸©chAªaLígth
;

256 }
	tOPT_TIM_RESUME_DDR_INFO
, *
	tpOPT_TIM_RESUME_DDR_INFO
;

260 
WTP_RESERVED_AREA_HEADER
 
	mWRAH
;

261 
OPT_TIM_RESUME_DDR_INFO
 
	mTimResumeDDRInfo
;

262 }
	tOPT_TIM_RESUME_SET
, *
	tpOPT_TIM_RESUME_SET
;

266 
WTP_RESERVED_AREA_HEADER
 
	mWRAH
;

267 
UINT_T
 
	mACCR_VALUE
;

268 
UINT_T
 
	mMDCNFG_VALUE
;

269 
UINT_T
 
	mDDR_HCAL_VALUE
;

270 
UINT_T
 
	mMDREFR_VALUE
;

271 }
	tOPT_DDR_SET
, *
	tpOPT_DDR_SET
;

275 
WTP_RESERVED_AREA_HEADER
 
	mWRAH
;

276 
UINT_T
 
	mImageAddr
;

277 
UINT_T
 
	mImageSize
;

278 
UINT_T
 
	mImageCRC
;

279 }
	tOPT_RESM_LOC
, *
	tpOPT_RESM_LOC
;

283 
WTP_RESERVED_AREA_HEADER
 
	mWRAH
;

284 
UINT_T
 
	mAutoBöd
;

285 }
	tOPT_AUTOBIND
, *
	tpOPT_AUTOBIND
;

290 
UINT_T
 
	mIdítifõr
;

291 
UINT_T
 
	mP‹tTy≥
;

292 
UINT_T
 
	mP‹t
;

293 
UINT_T
 
	mGPIOPª£¡
;

294 
UINT_T
 
	mNumGpios
;

295 
pGPIO_DEF
 
	mGPIO
;

296 }
	tOPT_SET
, *
	tpOPT_SET
;

302 
	mPœtf‹mVîifiˇti⁄Key
,

303 
	mNëw‹kO≥øt‹CAKey
,

304 
	mSo·w¨eUpd©eCAKey
,

305 
	mDRMDevi˚CAKey
,

306 
	mOEMRe£rvedKey1
,

307 
	mOEMRe£rvedKey2
,

308 
	mNUMKEYMODULES


310 
	tKEYMODULES_T
;

314 
	mM¨vñl_DS
 = 0,

315 
	mPKCS1_v1_5_Caddo
 = 1,

316 
	mPKCS1_v2_1_Caddo
 = 2,

317 
	mPKCS1_v1_5_Iµ˝
 = 3,

318 
	mPKCS1_v2_1_Iµ˝
 = 4,

319 
	mECDSA_256
 = 5,

320 
	mECDSA_521
 = 6

322 
	tENCRYPTALGORITHMID_T
;

324 
	#I¡ñ_DS
 
M¨vñl_DS


	)

328 
	mSHA160
 = 20,

329 
	mSHA256
 = 32

331 
	tHASHALGORITHMID_T
;

335 
UINT_T
 
	mVîsi⁄
;

336 
UINT_T
 
	mIdítifõr
;

337 
UINT_T
 
	mTru°ed
;

338 
UINT_T
 
	mIssueD©e
;

339 
UINT_T
 
	mOEMUniqueID
;

340 } 
	tVERSION_I
, *
	tpVERSION_I
;

344 
UINT_T
 
	mWTMFœshSign
;

345 
UINT_T
 
	mWTME¡ryAddr
;

346 
UINT_T
 
	mWTME¡ryAddrBack
;

347 
UINT_T
 
	mWTMP©chSign
;

348 
UINT_T
 
	mWTMP©chAddr
;

349 
UINT_T
 
	mBoŸFœshSign
;

350 } 
	tFLASH_I
, *
	tpFLASH_I
;

354 
UINT_T
 
	mImageID
;

355 
UINT_T
 
	mNextImageID
;

356 
UINT_T
 
	mFœshE¡ryAddr
;

357 
UINT_T
 
	mLﬂdAddr
;

358 
UINT_T
 
	mImageSize
;

359 
UINT_T
 
	mImageSizeToHash
;

360 
UINT_T
 
	mHashAlg‹ôhmID
;

361 
UINT_T
 
	mHash
[8];

362 
UINT_T
 
	mP¨tôi⁄Numbî
;

363 } 
	tIMAGE_INFO
, *
	tpIMAGE_INFO
;

367 
UINT_T
 
	mImageID
;

368 
UINT_T
 
	mNextImageID
;

369 
UINT_T
 
	mFœshE¡ryAddr
;

370 
UINT_T
 
	mLﬂdAddr
;

371 
UINT_T
 
	mImageSize
;

372 
UINT_T
 
	mImageSizeToHash
;

373 
UINT_T
 
	mHashAlg‹ôhmID
;

374 
UINT_T
 
	mHash
[8];

375 } 
	tIMAGE_INFO_3_1_0
, *
	tpIMAGE_INFO_3_1_0
;

379 
UINT_T
 
	mKeyID
;

380 
UINT_T
 
	mHashAlg‹ôhmID
;

381 
UINT_T
 
	mKeySize
;

382 
UINT_T
 
	mPublicKeySize
;

383 
UINT_T
 
	mRSAPublicExp⁄ít
[
MAXRSAKEYSIZEWORDS
];

384 
UINT_T
 
	mRSAModulus
[
MAXRSAKEYSIZEWORDS
];

385 
UINT_T
 
	mKeyHash
[8];

386 } 
	tKEY_MOD
, *
	tpKEY_MOD
;

388 #i‡
RVCT


389 #¥agm®
™⁄_uni⁄s


393 
UINT_T
 
	mKeyID
;

394 
UINT_T
 
	mHashAlg‹ôhmID
;

395 
UINT_T
 
	mKeySize
;

396 
UINT_T
 
	mPublicKeySize
;

397 
UINT_T
 
	mEn¸y±Alg‹ôhmID
;

402 
UINT_T
 
	mRSAPublicExp⁄ít
[
MAXRSAKEYSIZEWORDS
];

403 
UINT_T
 
	mRSAModulus
[
MAXRSAKEYSIZEWORDS
];

404 }
	mRß
;

408 
UINT_T
 
	mPublicComp⁄ítA
[
MAXECDSAKEYSIZEWORDS
];

409 
UINT_T
 
	mPublicComp⁄ítB
[
MAXECDSAKEYSIZEWORDS
];

411 
UINT_T
 
	mRe£rved
[(2*
MAXRSAKEYSIZEWORDS
)-(2*
MAXECDSAKEYSIZEWORDS
)];

412 }
	mEcdß
;

415 
UINT_T
 
	mKeyHash
[8];

416 } 
	tKEY_MOD_3_3
, *
	tpKEY_MOD_3_3
;

420 
UINT_T
 
	mDSAlg‹ôhmID
;

421 
UINT_T
 
	mHashAlg‹ôhmID
;

422 
UINT_T
 
	mKeySize
;

423 
UINT_T
 
	mHash
[8];

428 
UINT_T
 
	mRSAPublicExp⁄ít
[
MAXRSAKEYSIZEWORDS
];

429 
UINT_T
 
	mRSAModulus
[
MAXRSAKEYSIZEWORDS
];

430 
UINT_T
 
	mRSADigS
[
MAXRSAKEYSIZEWORDS
];

431 }
	mRß
;

435 
UINT_T
 
	mECDSAPublicKeyCompX
[
MAXECDSAKEYSIZEWORDS
];

436 
UINT_T
 
	mECDSAPublicKeyCompY
[
MAXECDSAKEYSIZEWORDS
];

437 
UINT_T
 
	mECDSADigS_R
[
MAXECDSAKEYSIZEWORDS
];

438 
UINT_T
 
	mECDSADigS_S
[
MAXECDSAKEYSIZEWORDS
];

440 
UINT_T
 
	mRe£rved
[(
MAXRSAKEYSIZEWORDS
*3)-(
MAXECDSAKEYSIZEWORDS
*4)];

441 } 
	mEcdß
;

443 } 
	tPLAT_DS
, *
	tpPLAT_DS
;

448 
VERSION_I
 
	mVîsi⁄Böd
;

449 
FLASH_I
 
	mFœshInfo
;

450 
UINT_T
 
	mNumImages
;

451 
UINT_T
 
	mNumKeys
;

452 
UINT_T
 
	mSizeOfRe£rved
;

453 } 
	tCTIM
, *
	tpCTIM
;

458 
pCTIM
 
	mpC⁄sTIM
;

459 
pIMAGE_INFO
 
	mpImg
;

460 
pKEY_MOD_3_3
 
	mpKey
;

461 
PUINT
 
	mpRe£rved
;

462 
pPLAT_DS
 
	mpTBTIM_DS
;

463 } 
	tTIM
, *
	tpTIM
;

468 
pCTIM
 
	mpC⁄sTIM
;

469 
pIMAGE_INFO
 
	mpImg
;

470 
PUINT
 
	mpRe£rved
;

471 } 
	tNTIM
, *
	tpNTIM
;

475 
UINT_T
 
SëTIMPoöãrs
–
UINT8_T
 * 
SèπAddr
, 
TIM
 *
pTIM_h
);

476 
UINT_T
 
LﬂdTim
(
UINT8_T
 *
TIMAªa
, 
TIM
 *
pTIM_h
, UINT_T 
SRAMLﬂd
);

477 
pIMAGE_INFO
 
Rëu∫PImgPå
(
pTIM
 
pTIM_h
, 
UINT_T
 
ImageNumbî
);

478 
UINT_T
 
GëTIMVÆid©i⁄Sètus
();

479 
SëTIMVÆid©i⁄Sètus
(
UINT_T
 
°©us
);

480 
pIMAGE_INFO
 
FödImageInTIM
(
pTIM
, 
UINT_T
);

481 
pWTP_RESERVED_AREA_HEADER
 
FödPackageInRe£rved
 (
UINT_T
 * 
RëvÆ
, 
pTIM
 
pTIM_h
, UINT_T 
Idítifõr
);

485 
pWTP_RESERVED_AREA_HEADER
 
FödFú°PackageTy≥InRe£rved
 (
UINT_T
 * 
RëvÆ
, 
pTIM
 
pTIM_h
, UINT_T 
Idítifõr
);

486 
pWTP_RESERVED_AREA_HEADER
 
FödNextPackageTy≥InRe£rved
 (
UINT_T
 * 
RëvÆ
);

487 
UINT_T
 
CheckRe£rved
 (
pTIM
 
pTIM_h
);

488 
UINT_T
 
CheckAutoBödPackë
(
pTIM
 
pTIM_h
);

489 
UINT_T
 
InôTIMP‹t
–
pFUSE_SET
 
pFu£s
, 
pTIM
 
pTIM_h
);

490 
InôDeÁu…P‹t
(
pFUSE_SET
 
pFu£s
);

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\timer.h

9 #i‚de‡
__timî_h


10 
	#__timî_h


	)

12 
	~"TMR.h
"

13 
	~"Pœtf‹mC⁄fig.h
"

15 
	#TMR_CR0
 (vﬁ©ûê
UINT_T
 *)
TMR1_CRN


	)

16 
	#TIMER_CER
 (vﬁ©ûê
UINT_T
 *)
TMR1_CER


	)

17 
	#APB_CU_CR
 (vﬁ©ûê
UINT_T
 *)(
APBC_TIMERS1_CLK_RST
)

	)

18 
	#TIMER_CLEAR
 (*
TMR_CR0
 = 0)

	)

19 
	#TIMER_GET
 (*
TMR_CR0
)

	)

20 
	#TIMER_ENABLE
 (*
TIMER_CER
 |1)

	)

22 
	#Dñay_us
(
x
Ë
	`Dñay
(x)

	)

27 
UINT_T
 
GëOSCR0
();

28 
UINT_T
 
OSCR0I¡îvÆInSec
(UINT_T 
Bef‹e
, UINT_T 
A·î
);

29 
UINT_T
 
OSCR0I¡îvÆInMûli
(UINT_T 
Bef‹e
, UINT_T 
A·î
);

30 
UINT_T
 
OSCR0I¡îvÆInMi¸o
(UINT_T 
Bef‹e
, UINT_T 
A·î
);

31 
UINT32
 
InôSODTimî
( );

32 
UINT32
 
GëSODTimîVÆue
( );

33 
UINT_T
 
GëEœp£dTimeMûliSecFromSOD
( );

34 
UINT_T
 
GëEœp£dTimeUSecFromSOD
( );

35 
UINT_T
 
GëEœp£dTimeSec⁄dsFromSOD
( );

36 
Dñay
(
UINT_T
 
uSec
);

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\uart.h

1 #i‚de‡
UART_H_INCLUDED


2 
	#UART_H_INCLUDED


	)

4 
	~"Pœtf‹mC⁄fig.h
"

5 
	~"u¨t_ªgs.h
"

7 
	#MAXCHAR
 512

	)

13 
	#MöImageSize
 0x00000010

	)

14 
	#MaöBuf„rSize
 0x00001000

	)

15 
	#Buf„rSizeMask
 0x00000FFF

	)

20 
	#U¨tFIFO
 0x00

	)

21 
	#U¨tIER
 0x04

	)

22 
	#U¨tIIR
 0x08

	)

23 
	#U¨tFCR
 0x08

	)

24 
	#U¨tLCR
 0x0c

	)

25 
	#U¨tMCR
 0x10

	)

26 
	#U¨tLSR
 0x14

	)

27 
	#U¨tMSR
 0x18

	)

28 
	#U¨tSCR
 0x1c

	)

29 
	#U¨tSIR
 0x20

	)

30 
	#U¨tDivLO
 0x00

	)

31 
	#U¨tDivHI
 0x04

	)

37 
	#U¨tIîFifo
 (
BIT6
 | 
BIT7
)

	)

38 
	#U¨tIúEoc
 
BIT5


	)

39 
	#U¨tIúAbl
 
BIT4


	)

40 
	#U¨tIúTod
 
BIT3


	)

41 
	#U¨tIúE£RE
 (
BIT1
 | 
BIT2
)

	)

42 
	#U¨tIúE£RF
 
BIT2


	)

43 
	#U¨tIúE£TF
 
BIT1


	)

44 
	#U¨tIúnIP
 
BIT0


	)

50 
	#U¨tIîDm´
 
BIT7


	)

51 
	#U¨tIîUue
 
BIT6


	)

52 
	#U¨tIîNrze
 
BIT5


	)

53 
	#U¨tIîRtoõ
 
BIT4


	)

54 
	#U¨tIîMõ
 
BIT3


	)

55 
	#U¨tIîRl£
 
BIT2


	)

56 
	#U¨tIîTõ
 
BIT1


	)

57 
	#U¨tIîRavõ
 
BIT0


	)

62 
	#U¨tF¸ITL_8
 
BIT6


	)

63 
	#U¨tF¸ITL_16
 
BIT7


	)

64 
	#U¨tF¸ITL_32
 (
BIT6
 | 
BIT7
)

	)

65 
	#U¨tF¸TIL
 
BIT3


	)

66 
	#U¨tF¸Re£tTf
 
BIT2


	)

67 
	#U¨tF¸Re£tRf
 
BIT1


	)

68 
	#U¨tF¸Fe
 
BIT0


	)

73 
	#U¨tL¸Dœb
 
BIT7


	)

74 
	#U¨tL¸Sb
 
BIT6


	)

75 
	#U¨tL¸Stkyp
 
BIT5


	)

76 
	#U¨tL¸Eps
 
BIT4


	)

77 
	#U¨tL¸Pí
 
BIT3


	)

78 
	#U¨tL¸Stb
 
BIT2


	)

79 
	#U¨tL¸Wls
 (
BIT1
|
BIT0
)

	)

84 
	#U¨tL§Fif€
 
BIT7


	)

85 
	#U¨tL§Temt
 
BIT6


	)

86 
	#U¨tL§Tdrq
 
BIT5


	)

87 
	#U¨tL§Bi
 
BIT4


	)

88 
	#U¨tL§Fe
 
BIT3


	)

89 
	#U¨tL§Pe
 
BIT2


	)

90 
	#U¨tL§Oe
 
BIT1


	)

91 
	#U¨tL§Dr
 
BIT0


	)

96 
	#U¨tM¸Ei
 
BIT3


	)

102 
ShutdownFFUART
();

103 
InôülizeFFUART
(
BaudR©e
);

104 
UINT_T
 
WrôeCh¨ToFFU¨t
(
INT8_T
 
WrôeCh¨
);

105 
UINT_T
 
PutSå
(
UINT8_T
* 
mesßge
);

	@D:\Workspace\Emblocks\PXA168\OBM\src\inc\uart_regs.h

27 
	#UART1_BASE
 0xD4017000

	)

28 
	#UART2_BASE
 0xD4018000

	)

29 
	#UART3_BASE
 0xD4026000

	)

32 
	#APBC_UART1_CLK_RST
 0xD4015000

	)

33 
	#APBC_UART2_CLK_RST
 0xD4015004

	)

34 
	#APBC_UART3_CLK_RST
 0xD4015070

	)

42 
	#UART3_RBR
 (
UART3_BASE
+0x0000Ë

	)

43 
	#UART2_RBR
 (
UART2_BASE
+0x0000Ë

	)

44 
	#UART1_RBR
 (
UART1_BASE
+0x0000Ë

	)

46 
	#UART3_THR
 (
UART3_BASE
+0x0000Ë

	)

47 
	#UART2_THR
 (
UART2_BASE
+0x0000Ë

	)

48 
	#UART1_THR
 (
UART1_BASE
+0x0000Ë

	)

50 
	#UART3_DLL
 (
UART3_BASE
+0x0000Ë

	)

51 
	#UART2_DLL
 (
UART2_BASE
+0x0000Ë

	)

52 
	#UART1_DLL
 (
UART1_BASE
+0x0000Ë

	)

54 
	#UART3_DLH
 (
UART3_BASE
+0x0004Ë

	)

55 
	#UART2_DLH
 (
UART2_BASE
+0x0004Ë

	)

56 
	#UART1_DLH
 (
UART1_BASE
+0x0004Ë

	)

58 
	#UART3_IER
 (
UART3_BASE
+0x0004Ë

	)

59 
	#UART2_IER
 (
UART2_BASE
+0x0004Ë

	)

60 
	#UART1_IER
 (
UART1_BASE
+0x0004Ë

	)

62 
	#UART3_IIR
 (
UART3_BASE
+0x0008Ë

	)

63 
	#UART2_IIR
 (
UART2_BASE
+0x0008Ë

	)

64 
	#UART1_IIR
 (
UART1_BASE
+0x0008Ë

	)

66 
	#UART3_FCR
 (
UART3_BASE
+0x0008Ë

	)

67 
	#UART2_FCR
 (
UART2_BASE
+0x0008Ë

	)

68 
	#UART1_FCR
 (
UART1_BASE
+0x0008Ë

	)

70 
	#UART3_ISR
 (
UART3_BASE
+0x0020Ë

	)

71 
	#UART2_ISR
 (
UART2_BASE
+0x0020Ë

	)

72 
	#UART1_ISR
 (
UART1_BASE
+0x0020Ë

	)

74 
	#UART3_FOR
 (
UART3_BASE
+0x0024Ë

	)

75 
	#UART2_FOR
 (
UART2_BASE
+0x0024Ë

	)

76 
	#UART1_FOR
 (
UART1_BASE
+0x0024Ë

	)

78 
	#UART3_ABR
 (
UART3_BASE
+0x0028Ë

	)

79 
	#UART2_ABR
 (
UART2_BASE
+0x0028Ë

	)

80 
	#UART1_ABR
 (
UART1_BASE
+0x0028Ë

	)

82 
	#UART3_ACR
 (
UART3_BASE
+0x002CË

	)

83 
	#UART2_ACR
 (
UART2_BASE
+0x002CË

	)

84 
	#UART1_ACR
 (
UART1_BASE
+0x002CË

	)

86 
	#UART3_LCR
 (
UART3_BASE
+0x000CË

	)

87 
	#UART2_LCR
 (
UART2_BASE
+0x000CË

	)

88 
	#UART1_LCR
 (
UART1_BASE
+0x000CË

	)

90 
	#UART3_LSR
 (
UART3_BASE
+0x0014Ë

	)

91 
	#UART2_LSR
 (
UART2_BASE
+0x0014Ë

	)

92 
	#UART1_LSR
 (
UART1_BASE
+0x0014Ë

	)

94 
	#UART3_MCR
 (
UART3_BASE
+0x0010Ë

	)

95 
	#UART2_MCR
 (
UART2_BASE
+0x0010Ë

	)

96 
	#UART1_MCR
 (
UART1_BASE
+0x0010Ë

	)

98 
	#UART3_MSR
 (
UART3_BASE
+0x0018Ë

	)

99 
	#UART2_MSR
 (
UART2_BASE
+0x0018Ë

	)

100 
	#UART1_MSR
 (
UART1_BASE
+0x0018Ë

	)

102 
	#UART3_SCR
 (
UART3_BASE
+0x001CË

	)

103 
	#UART2_SCR
 (
UART2_BASE
+0x001CË

	)

104 
	#UART1_SCR
 (
UART2_BASE
+0x001CË

	)

108 #ifde‡
USE_UART1


109 
	#FFRBR
 (vﬁ©ûê*)
UART1_RBR


110 
	#FFTHR
 (vﬁ©ûê*)
UART1_THR


111 
	#FFIER
 (vﬁ©ûê*)
UART1_IER


112 
	#FFIIR
 (vﬁ©ûê*)
UART1_IIR


113 
	#FFFCR
 (vﬁ©ûê*)
UART1_FCR


114 
	#FFLCR
 (vﬁ©ûê*)
UART1_LCR


115 
	#FFMCR
 (vﬁ©ûê*)
UART1_MCR


116 
	#FFLSR
 (vﬁ©ûê*)
UART1_LSR


117 
	#FFMSR
 (vﬁ©ûê*)
UART1_MSR


118 
	#FFSPR
 (vﬁ©ûê*)
UART1_SCR


119 
	#FFFOR
 (vﬁ©ûê*)
UART1_FOR


120 
	#FFDLL
 (vﬁ©ûê*)
UART1_DLL


121 
	#FFDLH
 (vﬁ©ûê*)
UART1_DLH


122 
	#FFISR
 (vﬁ©ûê*)
UART1_ISR


123 #ñ£ /* UART2 */

	)

124 
	#FFRBR
 (vﬁ©ûê*)
UART2_RBR


125 
	#FFTHR
 (vﬁ©ûê*)
UART2_THR


126 
	#FFIER
 (vﬁ©ûê*)
UART2_IER


127 
	#FFIIR
 (vﬁ©ûê*)
UART2_IIR


128 
	#FFFCR
 (vﬁ©ûê*)
UART2_FCR


129 
	#FFLCR
 (vﬁ©ûê*)
UART2_LCR


130 
	#FFMCR
 (vﬁ©ûê*)
UART2_MCR


131 
	#FFLSR
 (vﬁ©ûê*)
UART2_LSR


132 
	#FFMSR
 (vﬁ©ûê*)
UART2_MSR


133 
	#FFSPR
 (vﬁ©ûê*)
UART2_SCR


134 
	#FFFOR
 (vﬁ©ûê*)
UART2_FOR


135 
	#FFDLL
 (vﬁ©ûê*)
UART2_DLL


136 
	#FFDLH
 (vﬁ©ûê*)
UART2_DLH


137 
	#FFISR
 (vﬁ©ûê*)
UART2_ISR


	@D:\Workspace\Emblocks\PXA168\OBM\src\main.c

1 
	~"Pœtf‹mC⁄fig.h
"

2 
	~"sdøm_c⁄fig.h
"

3 
	~"u¨t.h
"

4 
	~"gpio.h
"

9 
	$maö
 ()

11 *
ªg1
 = (volatile *) 0xD4015008;

12 *
ªg2
 = (volatile *) 0xD401905C;

14 
	`InôülizeFFUART
(115200);

16 
	`PutSå
("\r\n");

17 
	`PutSå
("Bamboo Lite Rev A Bootloader\r\n");

18 
	`PutSå
("CPU : PXA168\r\n");

19 
	`PutSå
("CPU Clk : 1.2GHz\r\n");

20 
	`PutSå
("DDR Clk : 400MHz\r\n");

22 
	`PutSå
("Init DDR2 RAM...\r\n");

24 *
ªg1
 = 0x7;

25 *
ªg1
 = 0x3;

26 *
ªg2
 = 0x100000;

30 
	}
}

	@D:\Workspace\Emblocks\PXA168\OBM\src\platform\PlatformConfig.c

1 
	~"Pœtf‹mC⁄fig.h
"

2 
	~"u¨t_ªgs.h
"

3 
	~"¥edeföes.h
"

4 
	~"PMUA.h
"

5 
	~"PMUM.h
"

6 
	~"APBC.h
"

8 
CS_REGISTER_PAIR_S
 
	gu¨t_pös
[]=

10 { (*Ë(
APPS_PAD_BASE
 | 0x01AC), 0x4881, 0x0 },

11 { (*Ë(
APPS_PAD_BASE
 | 0x01B0), 0x4881, 0x0 },

15 
CS_REGISTER_PAIR_S
 
	gÆt_u¨t_pös
[]=

17 {(*Ë(
APPS_PAD_BASE
 | 0x0160), 0x4882, 0x0},

18 {(*Ë(
APPS_PAD_BASE
 | 0x0164), 0x4882, 0x0},

22 
CS_REGISTER_PAIR_S
 
	g•i_pös
[]=

24 (*Ë(
APPS_PAD_BASE
 | 0x01AC), 0x884, 0x0,

25 (*Ë(
APPS_PAD_BASE
 | 0x01B0), 0x884, 0x0,

26 (*Ë(
APPS_PAD_BASE
 | 0x01B8), 0x880, 0x0,

27 (*Ë(
APPS_PAD_BASE
 | 0x01BC), 0x884, 0x0,

28 (*Ë(
APPS_PAD_BASE
 | 0x01C0), 0x880, 0x0,

33 
	$C⁄figRegSëup
–
P_CS_REGISTER_PAIR_S
 
ªgPå
)

35 
UINT32_T
 
tmp
;

37 
UINT32_T
 
addr
;

38 
UINT32_T
 
vÆue
;

40 
ªgPå
->
ªgi°îAddr
 != 0x0)

42 
tmp
 = *(
ªgPå
->
ªgi°îAddr
);

43 
tmp
 &= 0x000003F8;

45 
addr
 = 
ªgPå
->
ªgi°îAddr
;

46 
vÆue
 = 
ªgPå
->
ªgVÆue
 | 
tmp
;

48 *(
ªgPå
->
ªgi°îAddr
ËªgPå->
ªgVÆue
 | 
tmp
;

49 
tmp
 = *(
ªgPå
->
ªgi°îAddr
);

51 
ªgPå
++;

53 
	}
}

55 
UINT_T
 
	$Pœtf‹mUARTC⁄fig
()

58 
	`C⁄figRegSëup
(
u¨t_pös
);

59 *(
VUINT_T
 *)
APBC_UART1_CLK_RST
 = (
BIT4
 | 
BIT1
 | 
BIT0
);

60  (
NoEº‹
);

61 
	}
}

63 
UINT_T
 
	$Pœtf‹mA…UARTC⁄fig
()

65 
	`C⁄figRegSëup
(
Æt_u¨t_pös
);

66 *(
VUINT_T
 *)
APBC_UART2_CLK_RST
 = (
BIT4
 | 
BIT1
 | 
BIT0
);

67  (
NoEº‹
);

68 
	}
}

70 
	$InôU¨tP‹t
()

72 
UINT_T
 
RëvÆ
 = 
NoEº‹
;

74 #ifde‡
USE_UART1


75 
RëvÆ
 = 
	`Pœtf‹mUARTC⁄fig
();

77 
RëvÆ
 = 
	`Pœtf‹mA…UARTC⁄fig
();

80 if(
RëvÆ
 !
NoEº‹
)

84 
	}
}

92 
	$ChùSñe˘SPI
( )

95 *(vﬁ©ûê*)
PMUM_ACGR
 |
PMUM_ACGR_AP_52M
 | 
PMUM_ACGR_AP_6P5M
;

98 *(
APBC_SSP2_CLK_RST
) = 0x7;

99 *(
APBC_SSP2_CLK_RST
) = 0x3;

101 
	`ªg_bô_£t
((
APBC_BASE
 | 0x8), 0x7);

102 
	`ªg_bô_˛r
((
APBC_BASE
 | 0x8), 0x4);

104 
	`C⁄figRegSëup
(
•i_pös
);

106 
	}
}

	@D:\Workspace\Emblocks\PXA168\OBM\src\platform\Timer.c

21 
	~"Ty≥def.h
"

22 
	~"timî.h
"

23 
	~"APBC.h
"

25 
	gmisc_SOD_OSCR0
;

27 
UINT_T
 
	$GëOSCR0
()

29 
tmp
;

30 *(vﬁ©ûê
UINT_T
 *Ë
TMR1_CVWRN
 = 1;

32 
tmp
 = *(vﬁ©ûê
UINT_T
*)
TMR1_CVWRN
;

33 
tmp
 = *(vﬁ©ûê
UINT_T
*)
TMR1_CVWRN
;

34 
tmp
 = *(vﬁ©ûê
UINT_T
*)
TMR1_CVWRN
;

35 
tmp
 = *(vﬁ©ûê
UINT_T
*)
TMR1_CVWRN
;

36 
tmp
 = *(vﬁ©ûê
UINT_T
*)
TMR1_CVWRN
;

38  (*(vﬁ©ûê
UINT_T
 *Ë
TMR1_CVWRN
);

39 
	}
}

41 
UINT_T
 
	$OSCR0I¡îvÆInSec
(
UINT_T
 
Bef‹e
, UINT_T 
A·î
)

43 
UINT_T
 
dividî
 = 1;

44 
UINT_T
 
ãmp
 = (
A·î
 - 
Bef‹e
);

45 
dividî
 = (
	`TIMER_FREQ
(divider));

46  (
ãmp
 / (
dividî
 * 1000000));

47 
	}
}

49 
UINT_T
 
	$OSCR0I¡îvÆInMûli
(
UINT_T
 
Bef‹e
, UINT_T 
A·î
)

51 
UINT_T
 
dividî
 = 1;

52 
UINT_T
 
ãmp
 = (
A·î
 - 
Bef‹e
);

53 
dividî
 = (
	`TIMER_FREQ
(divider));

54  (
ãmp
 / (
dividî
 * 1000));

55 
	}
}

57 
UINT_T
 
	$OSCR0I¡îvÆInMi¸o
(
UINT_T
 
Bef‹e
, UINT_T 
A·î
)

59 
UINT_T
 
dividî
 = 1;

60 
UINT_T
 
ãmp
 = (
A·î
 - 
Bef‹e
);

61 
dividî
 = (
	`TIMER_FREQ
(divider));

62  (
ãmp
 / 
dividî
);

63 
	}
}

70 
UINT32
 
	$InôSODTimî
( )

72 
APB_CU_ENABLE
;

73 
TIMER_ENABLE
;

74 
misc_SOD_OSCR0
 = 
	`GëOSCR0
();

75 
misc_SOD_OSCR0
 = 
	`GëOSCR0
();

76  
misc_SOD_OSCR0
;

77 
	}
}

79 
UINT32
 
	$GëSODTimîVÆue
( )

81  
misc_SOD_OSCR0
;

82 
	}
}

84 
UINT_T
 
	$GëEœp£dTimeMûliSecFromSOD
( )

86 
UINT32
 
cuºítTime
;

88 
cuºítTime
 = 
	`GëOSCR0
();

89 
cuºítTime
 = 
	`GëOSCR0
();

91 –
	`OSCR0I¡îvÆInMûli
(
misc_SOD_OSCR0
, 
cuºítTime
) );

92 
	}
}

94 
UINT_T
 
	$GëEœp£dTimeUSecFromSOD
( )

96 
UINT32
 
cuºítTime
;

98 
cuºítTime
 = 
	`GëOSCR0
();

99 
cuºítTime
 = 
	`GëOSCR0
();

101 –
	`OSCR0I¡îvÆInMi¸o
(
misc_SOD_OSCR0
, 
cuºítTime
) );

102 
	}
}

104 
UINT_T
 
	$GëEœp£dTimeSec⁄dsFromSOD
( )

106 
UINT32
 
cuºítTime
;

108 
cuºítTime
 = 
	`GëOSCR0
();

109 
cuºítTime
 = 
	`GëOSCR0
();

111 –
	`OSCR0I¡îvÆInSec
(
misc_SOD_OSCR0
, 
cuºítTime
) );

112 
	}
}

121 
	$Dñay
(
UINT_T
 
uSec
)

123 
UINT_T
 
°¨tTime
, 
ídTime
;

126 
UINT_T
 
ªque°edDñay
 = (
	`TIMER_FREQ
(
uSec
));

127 
UINT_T
 
dñay
 = 0;

129 
°¨tTime
 = 
	`GëOSCR0
();

130 
°¨tTime
 = 
	`GëOSCR0
();

133 
ídTime
 = 
	`GëOSCR0
();

134 i‡(
ídTime
 < 
°¨tTime
)

136 
ídTime
 +(0x0 - 
°¨tTime
);

138 
dñay
 = 
ídTime
 - 
°¨tTime
;

139 } 
dñay
 <
ªque°edDñay
);

142 
	}
}

	@D:\Workspace\Emblocks\PXA168\OBM\src\platform\freq_config.c

20 
	~"¥edeföes.h
"

21 
	~"mcu.h
"

22 
	~"mcu_exåas.h
"

23 
	~"¥o˚ss‹_íums.h
"

24 
	~"sdøm_•ecs.h
"

25 
	~"sdøm_suµ‹t.h
"

26 
	~"sdøm_ªgi°îs_deÁu…s.h
"

27 
	~"tim.h
"

28 
	~"Eº‹s.h
"

30 
	~"PMUM.h
"

32 
	#PMUM_PLL2REG1
 (
PMUM_BASE
+0x0060Ë

	)

33 
	#PMUM_PLL2REG2
 (
PMUM_BASE
+0x0064Ë

	)

35 
	~"PMUA.h
"

37 
	~"BoŸLﬂdî.h
"

42 
	sOPMDS≥c_S


44 
	mKeyId
;

45 
	mKeyVÆue
;

46 } 
	tOPMDS≥c_T
;

48 
	sOPMDS≥cLi°_S


50 
	mPID
;

51 
	mNumByãs
;

52 
OPMDS≥c_T
 
	mOPMDS≥cs
[0];

53 } 
	tOPMDS≥cLi°_T
;

59 
	sOPDVS≥c_S


61 
	mKeyId
;

62 
	mKeyVÆue
;

63 } 
	tOPDVS≥c_T
;

65 
	sOPDVS≥cLi°_S


67 
	mPID
;

68 
	mNumByãs
;

69 
OPDVS≥c_T
 
	mOPDVS≥cs
[0];

70 } 
	tOPDVS≥cLi°_T
;

76 
	sOPMODE_DIV_S


78 
	m∂l_£l
;

79 
	maxùŒ_£l
;

80 
	ma˛k2_div
;

81 
	ma˛k_div
;

82 
	md˛k_div
;

83 
	mxp˛k_div
;

84 
	mba˛k_div
;

85 
	mp˛k_div
;

86 
	m∂l2_ªfdiv
;

87 
	m∂l2_fbdiv
;

88 
	m∂l2_ªg1
;

89 
	mmV
;

90 } 
	tOPMODE_DIV_T
;

99 
SëVﬁège
(
mV
);

100 
SëOpMode
–
om
);

101 
SëOpModeByDividîs
–
OPMODE_DIV_T
 *
om
, 
mV
 );

102 
DñayEx
(
d
);

108 
OPMODE_DIV_T
 
	g›mode_div_5
 = { 2, 0, 0, 1, 0, 2, 3, 0, 1, 650, 0x900C0664, 1100 };

109 
OPMODE_DIV_T
 
	g›mode_div_4_1
 = { 2, 0, 0, 1, 0, 2, 3, 0, 1, 635, 0x900C0664, 1050 };

110 
OPMODE_DIV_T
 
	g›mode_div_4
 = { 2, 0, 0, 1, 0, 1, 3, 0, 1, 635, 0x90040664, 1100 };

111 
OPMODE_DIV_T
 
	g›mode_div_3_3
 = { 2, 0, 0, 1, 1, 1, 3, 0, 1, 604, 0x90020464, 970 };

112 
OPMODE_DIV_T
 
	g›mode_div_3_2
 = { 2, 0, 0, 1, 0, 1, 3, 0, 1, 604, 0x90020464, 1050 };

113 
OPMODE_DIV_T
 
	g›mode_div_3_1
 = { 2, 0, 0, 1, 1, 1, 3, 0, 1, 604, 0x90020464, 1050 };

114 
OPMODE_DIV_T
 
	g›mode_div_3
 = { 2, 0, 0, 1, 0, 1, 3, 0, 1, 604, 0x90020464, 1050 };

115 
OPMODE_DIV_T
 
	g›mode_div_2_4
 = { 2, 0, 1, 1, 1, 1, 3, 0, 1, 656, 0x91140664, 1050 };

116 
OPMODE_DIV_T
 
	g›mode_div_2_3
 = { 2, 0, 1, 1, 1, 1, 3, 0, 1, 656, 0x91140664, 970 };

117 
OPMODE_DIV_T
 
	g›mode_div_2_2
 = { 1, 0, 1, 1, 0, 1, 3, 0, 0, 0, 0x00000000, 1050 };

118 
OPMODE_DIV_T
 
	g›mode_div_2_1
 = { 2, 0, 1, 1, 0, 1, 3, 0, 1, 656, 0x91240664, 1050 };

119 
OPMODE_DIV_T
 
	g›mode_div_2
 = { 1, 0, 1, 1, 1, 1, 3, 0, 0, 0, 0x00000000, 1050 };

120 
OPMODE_DIV_T
 
	g›mode_div_1
 = { 2, 0, 1, 1, 0, 1, 1, 0, 1, 604, 0x91120464, 900 };

121 
OPMODE_DIV_T
 
	g›mode_div_0_3
 = { 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0x00000000, 970 };

122 
OPMODE_DIV_T
 
	g›mode_div_0
 = { 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0x00000000, 900 };

128 
	#REFCLK
 26000000

129 

	)

130 
	$CÆcuœãO≥øtögModePLL
(
OPMODE_DIV_T
 *
pOM
)

132 
∂l_‰eq
;

134 
pOM
->
∂l_£l
)

136 0: 
∂l_‰eq
 = 312000000; ;

137 1: 
∂l_‰eq
 = 624000000; ;

138 2: 
∂l_‰eq
 = 
REFCLK
 / (
pOM
->
∂l2_ªfdiv
+2Ë* (pOM->
∂l2_fbdiv
+2) ; ;

139 : 
∂l_‰eq
 = 312000000; ;

141  
∂l_‰eq
;

142 
	}
}

144 
	$GëCuºítOpMode
(
OPMODE_DIV_T
 *
om
)

146 
a
[11];

147 
om
->
∂l_£l
 = ( *(vﬁ©ûê*)
PMUM_FCCR
 >> 29 ) & 0x7;

148 
om
->
axùŒ_£l
 = ( *(vﬁ©ûê*)
PMUM_FCCR
 >> 23 ) & 0x7;

149 
om
->
a˛k2_div
 = ( *(vﬁ©ûê*)
PMUA_CC_AP
 >> 18 ) & 0x7;

150 
om
->
a˛k_div
 = ( *(vﬁ©ûê*)
PMUA_CC_AP
 >> 15 ) & 0x7;

151 
om
->
d˛k_div
 = ( *(vﬁ©ûê*)
PMUA_CC_AP
 >> 12 ) & 0x7;

152 
om
->
xp˛k_div
 = ( *(vﬁ©ûê*)
PMUA_CC_AP
 >> 9 ) & 0x7;

153 
om
->
ba˛k_div
 = ( *(vﬁ©ûê*)
PMUA_CC_AP
 >> 6 ) & 0x7;

154 
om
->
p˛k_div
 = ( *(vﬁ©ûê*)
PMUA_CC_AP
 >> 0 ) & 0x7;

155 
om
->
∂l2_ªfdiv
 = ( *(vﬁ©ûê*)
PMUM_PLL2CR
 >> 19 ) & 0x1f;

156 
om
->
∂l2_fbdiv
 = ( *(vﬁ©ûê*)
PMUM_PLL2CR
 >> 10 ) & 0x1ff;

157 
om
->
∂l2_ªg1
 = *(vﬁ©ûê*)
PMUM_PLL2REG1
;

160 
a
[0] = 
om
->
∂l_£l
;

161 
a
[1] = 
om
->
axùŒ_£l
;

162 
a
[2] = 
om
->
a˛k2_div
;

163 
a
[3] = 
om
->
a˛k_div
;

164 
a
[4] = 
om
->
d˛k_div
;

165 
a
[5] = 
om
->
xp˛k_div
;

166 
a
[6] = 
om
->
ba˛k_div
;

167 
a
[7] = 
om
->
p˛k_div
 ;

168 
a
[8] = 
om
->
∂l2_ªfdiv
;

169 
a
[9] = 
om
->
∂l2_fbdiv
;

170 
a
[10]
om
->
∂l2_ªg1
;

173 
	}
}

175 
	$E«bÀSWDFC
()

177 vﬁ©ûê
mpmu_acgr
;

178 vﬁ©ûê
≠mu_c¸
;

181 
mpmu_acgr
 = *(vﬁ©ûê*)
PMUM_ACGR
;

182 
mpmu_acgr
 |= (0u<<20) |

188 *(vﬁ©ûê*)
PMUM_ACGR
 = 
mpmu_acgr
;

189 
mpmu_acgr
 = *(vﬁ©ûê*)
PMUM_ACGR
;

196 
≠mu_c¸
 = *(vﬁ©ûê*)
PMUA_CC_AP
;

197 
≠mu_c¸
 &= ~(1u<<21);

198 *(vﬁ©ûê*)
PMUA_CC_AP
 = 
≠mu_c¸
;

201 
≠mu_c¸
 = *(vﬁ©ûê*)
PMUA_CC_AP
;

202  
≠mu_c¸
;

203 
	}
}

206 
	$SëOpModePLL™dDividîs
(
OPMODE_DIV_T
 *
om
)

208 vﬁ©ûê
≠mu_c¸
;

209 vﬁ©ûê
mpmu_fc¸
;

210 vﬁ©ûê
mpmu_∂l2¸
;

211 vﬁ©ûê
mpmu_∂l2ªg1
;

212 vﬁ©ûê
mpmu_∂l2ªg2
;

215 if–
om
->
∂l_£l
 == 2 )

218 
mpmu_∂l2¸
 = *(vﬁ©ûê*)
PMUM_PLL2CR
;

219 
mpmu_∂l2¸
 |= (1u<<9);

220 *(vﬁ©ûê*)
PMUM_PLL2CR
 = 
mpmu_∂l2¸
;

221 
mpmu_∂l2¸
 = *(vﬁ©ûê*)
PMUM_PLL2CR
;

223 
mpmu_∂l2¸
 &= ~(1u<<8);

224 *(vﬁ©ûê*)
PMUM_PLL2CR
 = 
mpmu_∂l2¸
;

225 
mpmu_∂l2¸
 = *(vﬁ©ûê*)
PMUM_PLL2CR
;

230 
mpmu_∂l2¸
 = *(vﬁ©ûê*)
PMUM_PLL2CR
;

231 
mpmu_∂l2¸
 &= ~( ( 0x1f << 19 ) |

233 
mpmu_∂l2¸
 |––
om
->
∂l2_ªfdiv
 << 19 ) |

234 –
om
->
∂l2_fbdiv
 << 10 ) );

235 *(vﬁ©ûê*)
PMUM_PLL2CR
 = 
mpmu_∂l2¸
;

236 
mpmu_∂l2¸
 = *(vﬁ©ûê*)
PMUM_PLL2CR
;

241 *(vﬁ©ûê*)
PMUM_PLL2REG1
 = 
om
->
∂l2_ªg1
;

242 
mpmu_∂l2ªg1
 = *(vﬁ©ûê*)
PMUM_PLL2REG1
;

245 
mpmu_∂l2ªg2
 = *(vﬁ©ûê*)
PMUM_PLL2REG2
;

246 
mpmu_∂l2ªg2
 |= (1u<<6);

247 
mpmu_∂l2ªg2
 |= (1u<<5);

248 
mpmu_∂l2ªg2
 |= (1u<<4);

249 *(vﬁ©ûê*)
PMUM_PLL2REG2
 = 
mpmu_∂l2ªg2
;

250 
mpmu_∂l2ªg2
 = *(vﬁ©ûê*)
PMUM_PLL2REG2
;

255 
mpmu_∂l2¸
 = *(vﬁ©ûê*)
PMUM_PLL2CR
;

256 
mpmu_∂l2¸
 |= (1u<<8);

257 *(vﬁ©ûê*)
PMUM_PLL2CR
 = 
mpmu_∂l2¸
;

258 
mpmu_∂l2¸
 = *(vﬁ©ûê*)
PMUM_PLL2CR
;

263 
mpmu_fc¸
 = *(vﬁ©ûê*)
PMUM_FCCR
;

264 
mpmu_fc¸
 &= ~( 7u << 29 );

265 
mpmu_fc¸
 |–
om
->
∂l_£l
 << 29 );

266 
mpmu_fc¸
 &= ~( 7u << 23 );

267 
mpmu_fc¸
 |–
om
->
axùŒ_£l
 << 23 );

269 *(vﬁ©ûê*)
PMUM_FCCR
 = 
mpmu_fc¸
;

270 
mpmu_fc¸
 = *(vﬁ©ûê*)
PMUM_FCCR
;

275 
≠mu_c¸
 = *(vﬁ©ûê*)
PMUA_CC_AP
;

276 
≠mu_c¸
 &= 0xFFF00000;

277 
≠mu_c¸
 |–
om
->
a˛k2_div
 << 18 ) |

278 –
om
->
a˛k_div
 << 15 ) |

279 –
om
->
d˛k_div
 << 12 ) |

280 –
om
->
xp˛k_div
 << 9 ) |

281 –
om
->
ba˛k_div
 << 6 ) |

282 –
om
->
p˛k_div
 << 0 );

283 *(vﬁ©ûê*)
PMUA_CC_AP
 = 
≠mu_c¸
;

284 
≠mu_c¸
 = *(vﬁ©ûê*)
PMUA_CC_AP
;

286 
	}
}

289 
	$InôüãDFC
()

291 vﬁ©ûê
≠mu_c¸
;

292 vﬁ©ûê
≠mu_i¸
;

293 vﬁ©ûê
≠mu_i§
;

294 
m‹ño›s
;

297 
≠mu_i¸
 = *(vﬁ©ûê*)
PMUA_AP_IMR
;

298 
≠mu_i¸
 |= 0x3a;

299 *(vﬁ©ûê*)
PMUA_AP_IMR
 = 
≠mu_i¸
;

300 
≠mu_i¸
 = *(vﬁ©ûê*)
PMUA_AP_IMR
;

303 
≠mu_i§
 = *(vﬁ©ûê*)
PMUA_AP_ISR
;

304 *(vﬁ©ûê*)
PMUA_AP_ISR
 = 
≠mu_i§
;

305 
≠mu_i§
 = *(vﬁ©ûê*)
PMUA_AP_ISR
;

313 
≠mu_c¸
 = *(vﬁ©ûê*)
PMUA_CC_AP
;

314 
≠mu_c¸
 |= (0xfu << 28);

315 
≠mu_c¸
 &= ~(0xfu<< 24);

316 *(vﬁ©ûê*)
PMUA_CC_AP
 = 
≠mu_c¸
;

317 
≠mu_c¸
 = *(vﬁ©ûê*)
PMUA_CC_AP
;

319 
≠mu_c¸
 |= (0xfu << 24);

320 *(vﬁ©ûê*)
PMUA_CC_AP
 = 
≠mu_c¸
;

321 
≠mu_c¸
 = *(vﬁ©ûê*)
PMUA_CC_AP
;

324 
m‹ño›s
=100;

325 
m‹ño›s
--)

327 
≠mu_i§
 = *(vﬁ©ûê*)
PMUA_AP_ISR
;

328 if––
≠mu_i§
 & 0x3a ) == 0x3a )

333 
≠mu_i§
 = *(vﬁ©ûê*)
PMUA_AP_ISR
;

334 *(vﬁ©ûê*)
PMUA_AP_ISR
 = 
≠mu_i§
;

335 
≠mu_i§
 = *(vﬁ©ûê*)
PMUA_AP_ISR
;

338 
	}
}

340 
	$ExecuãDMFC
(
OPMODE_DIV_T
 *
pOM_¥ev
, OPMODE_DIV_T *
pOM_√xt
)

342 
∂l_√w
;

343 
p˛k_√w
;

344 
OPMODE_DIV_T
 *
pOM_ãmp
;

355 
∂l_√w
 = 
	`CÆcuœãO≥øtögModePLL
–
pOM_√xt
 );

356 
p˛k_√w
 = 
∂l_√w
 / ( 
pOM_√xt
->
p˛k_div
 + 1 );

360 if–
p˛k_√w
 <= 400000000 )

361 
pOM_ãmp
 = &
›mode_div_0
;

363 
pOM_ãmp
 = &
›mode_div_2
;

365 
	`SëOpModePLL™dDividîs
–
pOM_ãmp
 );

366 
	`InôüãDFC
();

370 
	}
}

372 
	$ShutdownPLL2
()

374 
mpmu_∂l2¸
;

377 
mpmu_∂l2¸
 = *(vﬁ©ûê*)
PMUM_PLL2CR
;

378 
mpmu_∂l2¸
 &= ~(1u<<8);

379 *(vﬁ©ûê*)
PMUM_PLL2CR
 = 
mpmu_∂l2¸
;

380 
mpmu_∂l2¸
 = *(vﬁ©ûê*)
PMUM_PLL2CR
;

381 
	}
}

383 
	$SëOpModeByDividîs
(
OPMODE_DIV_T
 *
pOM_√w
, 
mV
)

385 
OPMODE_DIV_T
 
OM_‹ig
;

387 
∂l_‹ig
;

388 
p˛k_‹ig
;

389 
d˛k_‹ig
;

390 
powî_‹ig
;

392 
∂l_√w
;

393 
p˛k_√w
;

394 
d˛k_√w
;

395 
powî_√w
;

398 
	`E«bÀSWDFC
();

400 
	`GëCuºítOpMode
(&
OM_‹ig
);

406 
∂l_‹ig
 = 
	`CÆcuœãO≥øtögModePLL
–&
OM_‹ig
 );

407 
p˛k_‹ig
 = 
∂l_‹ig
 / ( 
OM_‹ig
.
p˛k_div
 + 1 );

408 
d˛k_‹ig
 = 
∂l_‹ig
 / ( 
OM_‹ig
.
d˛k_div
 + 1 );

409 
powî_‹ig
 = 
p˛k_‹ig
 + 
d˛k_‹ig
;

411 
∂l_√w
 = 
	`CÆcuœãO≥øtögModePLL
–
pOM_√w
 );

412 
p˛k_√w
 = 
∂l_√w
 / ( 
pOM_√w
->
p˛k_div
 + 1 );

413 
d˛k_√w
 = 
∂l_√w
 / ( 
pOM_√w
->
d˛k_div
 + 1 );

414 
powî_√w
 = 
p˛k_√w
 + 
d˛k_√w
;

417 if–
powî_√w
 > 
powî_‹ig
 )

419 
	`SëVﬁège
–
mV
? mV : 
pOM_√w
->mV );

427 if––
pOM_√w
->
∂l_£l
 =2 ) && ( 
OM_‹ig
.pll_sel == 2 ) )

429 
	`ExecuãDMFC
–&
OM_‹ig
, 
pOM_√w
 );

433 
	`SëOpModePLL™dDividîs
–
pOM_√w
 );

434 
	`InôüãDFC
();

439 if––
pOM_√w
->
∂l_£l
 !2 ) && ( 
OM_‹ig
.pll_sel == 2 ) )

441 
	`ShutdownPLL2
();

447 if–
powî_√w
 < 
powî_‹ig
 )

449 
	`SëVﬁège
–
mV
? mV : 
pOM_√w
->mV );

452 
	`GëCuºítOpMode
(&
OM_‹ig
);

454  
TRUE
;

455 
	}
}

462 
	$C⁄figuªO≥øtögModeByMode
–*
pTIM
, *
pulModeSë
 )

466 
OPMDS≥cLi°_T
 *
pOPMDS≥cs
;

467 
OPMDS≥c_T
 *
pOPMDS≥c
;

469 
nRecs
;

470 
r
;

471 
UINT_T
 
°©us
;

473 
OPMDS≥c_T
 *
pC⁄sumîId
;

474 
OPMODE_DIV_T
 *
pOpModeDiv
 = 
NULL
;

475 
UINT_T
 
mode_£t
 = 0;

477 *
pulModeSë
 = 0;

481 if–
°©us
 !
NoEº‹
 )

483  
NoEº‹
;

517 
pOpModeDiv
 = &
›mode_div_0
;

519 if–
pOpModeDiv
 )

521 
mode_£t
 = 
	`SëOpModeByDividîs
–
pOpModeDiv
, 0);

525 *
pulModeSë
 = 
mode_£t
;

526  
NoEº‹
;

527 
	}
}

529 
	$C⁄figuªO≥øtögModeByDividîs
–*
pTIM
, *
pulModeSë
 )

533 
OPDVS≥cLi°_T
 *
pOPDVS≥cs
;

534 
OPDVS≥c_T
 *
pOPDVS≥c
;

536 
nRecs
;

537 
r
;

538 
UINT_T
 
°©us
;

540 
UINT_T
 *
pC⁄sumîId
;

541 
UINT_T
 
mode_£t
 = 0;

542 
OPMODE_DIV_T
 
OpModeDiv
;

544 *
pulModeSë
 = 0;

548 if–
°©us
 !
NoEº‹
 )

550  
NoEº‹
;

555 
nRecs
 = 
	`C⁄figRec‹dCou¡
(
pOPDVS≥cs
);

556 
pOPDVS≥c
=
pOPDVS≥cs
->
OPDVS≥cs
;

557 
r
=0; !
mode_£t
 &&Ñ<
nRecs
;Ñ++, 
pOPDVS≥c
++)

559 
pOPDVS≥c
->
KeyId
)

561 
ASPEN_OPDIV_PLLSEL
: 
OpModeDiv
.
∂l_£l
 = 
pOPDVS≥c
->
KeyVÆue
; ;

562 
ASPEN_OPDIV_AXI_PLLSEL
: 
OpModeDiv
.
axùŒ_£l
 = 
pOPDVS≥c
->
KeyVÆue
; ;

563 
ASPEN_OPDIV_PLL2_REFDIV
: 
OpModeDiv
.
∂l2_ªfdiv
 = 
pOPDVS≥c
->
KeyVÆue
; ;

564 
ASPEN_OPDIV_PLL2_FBDIV
: 
OpModeDiv
.
∂l2_fbdiv
 = 
pOPDVS≥c
->
KeyVÆue
; ;

565 
ASPEN_OPDIV_PLL2_REG1
: 
OpModeDiv
.
∂l2_ªg1
 = 
pOPDVS≥c
->
KeyVÆue
; ;

566 
ASPEN_OPDIV_PCLK_DIV
: 
OpModeDiv
.
p˛k_div
 = 
pOPDVS≥c
->
KeyVÆue
; ;

567 
ASPEN_OPDIV_DCLK_DIV
: 
OpModeDiv
.
d˛k_div
 = 
pOPDVS≥c
->
KeyVÆue
; ;

568 
ASPEN_OPDIV_XPCLK_DIV
: 
OpModeDiv
.
xp˛k_div
 = 
pOPDVS≥c
->
KeyVÆue
; ;

569 
ASPEN_OPDIV_BACLK_DIV
: 
OpModeDiv
.
ba˛k_div
 = 
pOPDVS≥c
->
KeyVÆue
; ;

570 
ASPEN_OPDIV_ACLK_DIV
: 
OpModeDiv
.
a˛k_div
 = 
pOPDVS≥c
->
KeyVÆue
; ;

571 
ASPEN_OPDIV_ACLK2_DIV
: 
OpModeDiv
.
a˛k2_div
 = 
pOPDVS≥c
->
KeyVÆue
; ;

572 
ASPEN_OPDIV_MV
: 
OpModeDiv
.
mV
 = 
pOPDVS≥c
->
KeyVÆue
; ;

573 
ASPEN_OPDIV_GO
: 
mode_£t
 = 
	`SëOpModeByDividîs
–&
OpModeDiv
, 
pOPDVS≥c
->
KeyVÆue
 ); ;

577 *
pulModeSë
 = 
mode_£t
;

578  
NoEº‹
;

579 
	}
}

581 
	$C⁄figuªO≥øtögMode
–*
pTIM
, *
pulModeSë
 )

583 
ªtvÆ
;

584 
mode_£t
;

587 
ªtvÆ
 = 
	`C⁄figuªO≥øtögModeByMode
–
pTIM
, &
mode_£t
 );

588 if–!
mode_£t
 )

590 
ªtvÆ
 = 
	`C⁄figuªO≥øtögModeByDividîs
–
pTIM
, &
mode_£t
 );

593  
ªtvÆ
;

594 
	}
}

596 #i‡
I2C


598 
	~"I2C.h
"

599 
	~"∂©f‹m_i2c.h
"

600 
I2C_CONTEXT_T
 
	gI2CC⁄ãxt
;

601 
	gI2CC⁄ãxtInôülized
 = 0;

603 
	$SëVﬁège
(
mV
)

605 
d©abyã
;

606 
txd©a
[8];

607 
txÀn
;

608 
PmicI2cAddªss
;

610 *
pMÂrSCLaddr
;

611 *
pMÂrSDAaddr
;

612 
MÂrSCLvÆ
;

613 
MÂrSDAvÆ
;

614 
I2CBa£Regs
;

622 #i‡
WAYLAND


623 
d©abyã
 = ( 
mV
 - 725 ) / 25;

625 
d©abyã
 = ( 
mV
 - 390 ) / 28;

652 
pMÂrSCLaddr
 = (*)0xd401e1ec;

653 
pMÂrSDAaddr
 = (*)0xd401e1f0;

654 
MÂrSCLvÆ
 = 0x08c0;

655 
MÂrSDAvÆ
 = 0x08c0;

656 
I2CBa£Regs
 = 
TWSIPWR_BASE_REGS
;

657 
PmicI2cAddªss
 = 0x68;

665 
txd©a
[0] = 0x23;

666 
txd©a
[1] = 
d©abyã
;

667 
txd©a
[2] = 0x20;

668 
txd©a
[3] = 1;

669 
txÀn
 = 4;

671 if(!
I2CC⁄ãxtInôülized
)

673 
	`I2CInô
(

674 &
I2CC⁄ãxt
,

675 
TWSIPWR_BASE_REGS
,

676 
pMÂrSCLaddr
,

677 
pMÂrSDAaddr
,

678 
MÂrSCLvÆ
,

679 
MÂrSDAvÆ
,

682 
I2CC⁄ãxtInôülized
 = 1;

685 
	`I2CMa°îSídD©aDúe˘
–&
I2CC⁄ãxt
, 
txd©a
, 
txÀn
, 
PmicI2cAddªss
 );

687 
	}
}

693 
	$SëVﬁège
(
mV
)

695 
d©abyã
;

701 #i‡
WAYLAND


702 
d©abyã
 = ( 
mV
 - 725 ) / 25;

704 
d©abyã
 = ( 
mV
 - 390 ) / 28;

721 *(vﬁ©ûê*)0xD4051024=0xDFFFFFFE; 
	`DñayEx
(10000);

722 *(vﬁ©ûê*)0xD401506C=0x4; 
	`DñayEx
(10000);

723 *(vﬁ©ûê*)0xD401506C=0x7; 
	`DñayEx
(10000);

724 *(vﬁ©ûê*)0xD401506C=0x3; 
	`DñayEx
(10000);

734 *(vﬁ©ûê*)0xD4025010=0x4060; 
	`DñayEx
(10000);

735 *(vﬁ©ûê*)0xD4025010=0x0060; 
	`DñayEx
(10000);

736 *(vﬁ©ûê*)0xD4025020=0x0; 
	`DñayEx
(10000);

748 *(vﬁ©ûê*)0xD4025008=0x68; 
	`DñayEx
(10000);

749 *(vﬁ©ûê*)0xD4025010=0x00000069; 
	`DñayEx
(10000);

758 *(vﬁ©ûê*)0xD4025008=0x23; 
	`DñayEx
(10000);

759 *(vﬁ©ûê*)0xD4025010=0x00000068; 
	`DñayEx
(10000);

767 *(vﬁ©ûê*)0xD4025008=
d©abyã
; 
	`DñayEx
(10000);

768 *(vﬁ©ûê*)0xD4025010=0x0000006A; 
	`DñayEx
(10000);

780 *(vﬁ©ûê*)0xD4025008=0x68; 
	`DñayEx
(10000);

781 *(vﬁ©ûê*)0xD4025010=0x00000069; 
	`DñayEx
(10000);

790 *(vﬁ©ûê*)0xD4025008=0x20; 
	`DñayEx
(10000);

791 *(vﬁ©ûê*)0xD4025010=0x00000068; 
	`DñayEx
(10000);

799 *(vﬁ©ûê*)0xD4025008=0x01; 
	`DñayEx
(10000);

800 *(vﬁ©ûê*)0xD4025010=0x0000006A; 
	`DñayEx
(10000);

801 
	}
}

806 
	$DñayEx
–
d
 )

808 vﬁ©ûê
l
 = 
d
;

809 
l
) --l;

810 
	}
}

813 
	$SëO≥øti⁄Mode
()

818 
OPMODE_DIV_T
 *
pOM_√w
 = &
›mode_div_5
;

820  
	`SëOpModeByDividîs
(
pOM_√w
, 0);

821 
	}
}

	@D:\Workspace\Emblocks\PXA168\OBM\src\platform\sdram_config.c

7 
	~"¥edeföes.h
"

8 
	~"mcu.h
"

9 
	~"mcu_exåas.h
"

10 
	~"¥o˚ss‹_íums.h
"

11 
	~"sdøm_•ecs.h
"

12 
	~"sdøm_suµ‹t.h
"

13 
	~"sdøm_ªgi°îs_deÁu…s.h
"

14 
	~"tim.h
"

15 
	~"Eº‹s.h
"

16 
	~"timî.h
"

35 
	#DDR_400MHz


	)

37 
	ssdøm_c⁄f


39 
ASPEN_MCU_REGID_T
 
	mid
;

40 
UINT_T
 
	mªgVÆue
;

43 c⁄° 
sdøm_c⁄f
 
	gTim_TabÀ
[] = {

45 #i‡
deföed
(
DDR_400MHz
)

47 {
ASPEN_ADRMAPREG0_ID
, 0x000C0001},

48 {
ASPEN_SDRCFGREG0_ID
, 0x00042330},

49 {
ASPEN_SDRTMGREG1_ID
, 0x4CD700C8},

50 {
ASPEN_SDRTMGREG2_ID
, 0x54560332},

51 {
ASPEN_SDRTMGREG3_ID
, 0xC0C83742},

52 {
ASPEN_SDRTMGREG4_ID
, 0x3538A0A0},

53 {
ASPEN_SDRTMGREG5_ID
, 0x00120121},

54 {
ASPEN_SDRCTLREG1_ID
, 0x00000000},

55 {
ASPEN_SDRCTLREG2_ID
, 0x00080000},

56 {
ASPEN_SDRCTLREG3_ID
, 0xC0000000},

57 {
ASPEN_SDRCTLREG4_ID
, 0x20814004},

58 {
ASPEN_SDRCTLREG6_ID
, 0x00000001},

59 {
ASPEN_SDRCTLREG7_ID
, 0x02000002},

60 {
ASPEN_PHYCTLREG14_ID
, 0x80000000},

61 {
ASPEN_PHYCTLREG7_ID
, 0x177C2779},

62 {
ASPEN_PHYCTLREG8_ID
, 0x07700770},

63 {
ASPEN_PHYCTLREG9_ID
, 0x00000077},

64 {
ASPEN_PHYCTLREG14_ID
, 0xa0000000},

65 {
ASPEN_OPDELAY_ID
, 10 },

66 {
ASPEN_PHYCTLREG14_ID
, 0x80000000},

67 {
ASPEN_OPDELAY_ID
, 10 },

68 {
ASPEN_PHYCTLREG13_ID
, 0x20000008 | (2 << 4)},

69 {
ASPEN_OPDELAY_ID
, 10 },

70 {
ASPEN_DLLCTLREG1_ID
, 0x20000008 | (2 << 4)},

71 {
ASPEN_OPDELAY_ID
, 10 },

72 {
ASPEN_PHYCTLREG14_ID
, 0x88000000},

73 {
ASPEN_OPDELAY_ID
, 10 },

74 {
ASPEN_PHYCTLREG14_ID
, 0x88000000},

75 {
ASPEN_OPDELAY_ID
, 10 },

76 {
ASPEN_OPDELAY_ID
, 10 },

77 {
ASPEN_PHYCTLREG10_ID
, 0x00103118},

78 {
ASPEN_PHYCTLREG3_ID
, 0x20004433},

79 {
ASPEN_USRCMDREG0_ID
, 0x00000001},

80 {
ASPEN_OPDELAY_ID
, 1000 },

85 {
ASPEN_ADRMAPREG0_ID
, 0x000C0001},

86 {
ASPEN_SDRCFGREG0_ID
, 0x00042330},

87 {
ASPEN_SDRTMGREG1_ID
, 0x488C00C8},

88 {
ASPEN_SDRTMGREG2_ID
, 0x323301A2},

89 {
ASPEN_SDRTMGREG3_ID
, 0xC0C81C42},

90 {
ASPEN_SDRTMGREG4_ID
, 0x32A85050},

91 {
ASPEN_SDRTMGREG5_ID
, 0x00090091},

92 {
ASPEN_SDRCTLREG1_ID
, 0x00000000},

93 {
ASPEN_SDRCTLREG2_ID
, 0x00080000},

94 {
ASPEN_SDRCTLREG3_ID
, 0xC0000000},

95 {
ASPEN_SDRCTLREG4_ID
, 0x20814004},

96 {
ASPEN_SDRCTLREG6_ID
, 0x00000001},

97 {
ASPEN_SDRCTLREG7_ID
, 0x01000001},

98 {
ASPEN_PHYCTLREG14_ID
, 0x80000000},

99 {
ASPEN_PHYCTLREG7_ID
, 0x177C2779},

100 {
ASPEN_PHYCTLREG8_ID
, 0x07700770},

101 {
ASPEN_PHYCTLREG9_ID
, 0x00000077},

102 {
ASPEN_PHYCTLREG14_ID
, 0xa0000000},

103 {
ASPEN_OPDELAY_ID
, 10 },

104 {
ASPEN_PHYCTLREG14_ID
, 0x80000000},

105 {
ASPEN_OPDELAY_ID
, 10 },

106 {
ASPEN_PHYCTLREG13_ID
, 0x20000008 | (0x13 << 4)},

107 {
ASPEN_OPDELAY_ID
, 10 },

108 {
ASPEN_DLLCTLREG1_ID
, 0x20000008 | (0x10 << 4)},

109 {
ASPEN_OPDELAY_ID
, 10 },

110 {
ASPEN_PHYCTLREG14_ID
, 0x88000000},

111 {
ASPEN_OPDELAY_ID
, 10 },

112 {
ASPEN_PHYCTLREG14_ID
, 0x88000000},

113 {
ASPEN_OPDELAY_ID
, 10 },

114 {
ASPEN_OPDELAY_ID
, 10 },

115 {
ASPEN_PHYCTLREG10_ID
, 0x00103118},

116 {
ASPEN_PHYCTLREG3_ID
, 0x20004433},

117 {
ASPEN_USRCMDREG0_ID
, 0x00000001},

118 {
ASPEN_OPDELAY_ID
, 1000 },

124 
	$dñay
(
UINT_T
 
n
)

126 
UINT_T
 
i
, 
j
;

127 
i
=1; i<=
n
; i++)

129 
j
=1; j<100;j++);

131 
	}
}

134 
UINT_T
 
	$C⁄figuªMem‹yC⁄åﬁÀr
(*
pTIM
, 
°¨èddr
, 
ulDDRS¸©chAªaLígth
)

137 
DDRGS≥cLi°_T
 *
pDDRGS≥cs
;

138 
DDRGS≥c_T
 *
pDDRGS≥c
;

139 
DDRTS≥cLi°_T
 *
pDDRTS≥cs
;

140 
DDRTS≥c_T
 *
pDDRTS≥c
;

141 
DDRCS≥cLi°_T
 *
pDDRCS≥cs
, *
pDDRCSèπAddªss
;

142 
DDRCS≥c_T
 *
pDDRCS≥c
;

143 
CMCCS≥cLi°_T
 *
pCMCCS≥cs
;

144 
CMCCS≥c_T
 *
pCMCCS≥c
;

145 
nRecs
;

146 
r
;

147 
UINT_T
 
°©us
;

148 
UINT_T
 
id
, 
vÆue
;

149 
Áu…addr
;

150 
ba£addr
 = 0xffffffff;

151 
lo›
;

155 
fDoSDRamInô
 = 1;

156 
fDoMem‹yCheck
 = 1;

157 
ªadT¨gë
;

164 *
MCU_REG_MMU_MMAP0
 = 0x000C0001;

171 
°©us
 = 0;

173 if–
fDoSDRamInô
 )

179 
r
 = 0;

183 
id
 = 
Tim_TabÀ
[
r
].id;

184 
vÆue
 = 
Tim_TabÀ
[
r
].
ªgVÆue
;

187 i‡((
id
 =0Ë&& (
vÆue
 == 0))

192 
id
)

194 
ASPEN_SDRCFGREG0_ID
: *
MCU_REG_SDRAM_CONFIG_0
 = 
vÆue
; ;

195 
ASPEN_SDRCFGREG1_ID
: *
MCU_REG_SDRAM_CONFIG_1
 = 
vÆue
; ;

196 
ASPEN_SDRTMGREG1_ID
: *
MCU_REG_SDRAM_TIMING_1
 = 
vÆue
; ;

197 
ASPEN_SDRTMGREG2_ID
: *
MCU_REG_SDRAM_TIMING_2
 = 
vÆue
; ;

198 
ASPEN_SDRTMGREG3_ID
: *
MCU_REG_SDRAM_TIMING_3
 = 
vÆue
; ;

199 
ASPEN_SDRTMGREG4_ID
: *
MCU_REG_SDRAM_TIMING_4
 = 
vÆue
; ;

200 
ASPEN_SDRTMGREG5_ID
: *
MCU_REG_SDRAM_TIMING_5
 = 
vÆue
; ;

201 
ASPEN_SDRTMGREG6_ID
: *
MCU_REG_SDRAM_TIMING_6
 = 
vÆue
; ;

202 
ASPEN_SDRCTLREG1_ID
: *
MCU_REG_SDRAM_CONTROL_1
 = 
vÆue
; ;

203 
ASPEN_SDRCTLREG2_ID
: *
MCU_REG_SDRAM_CONTROL_2
 = 
vÆue
; ;

204 
ASPEN_SDRCTLREG3_ID
: *
MCU_REG_SDRAM_CONTROL_3
 = 
vÆue
; ;

205 
ASPEN_SDRCTLREG4_ID
: *
MCU_REG_SDRAM_CONTROL_4
 = 
vÆue
; ;

206 
ASPEN_SDRCTLREG5_ID
: *
MCU_REG_SDRAM_CONTROL_5
 = 
vÆue
; ;

207 
ASPEN_SDRCTLREG6_ID
: *
MCU_REG_SDRAM_CONTROL_6
 = 
vÆue
; ;

208 
ASPEN_SDRCTLREG7_ID
: *
MCU_REG_SDRAM_CONTROL_7
 = 
vÆue
; ;

209 
ASPEN_SDRCTLREG13_ID
: *
MCU_REG_SDRAM_CONTROL_13
 = 
vÆue
; ;

210 
ASPEN_SDRCTLREG14_ID
: *
MCU_REG_SDRAM_CONTROL_14
 = 
vÆue
; ;

211 
ASPEN_SDRERRREG_ID
: *
MCU_REG_ERROR_STATUS
 = 
vÆue
; ;

212 
ASPEN_ADRMAPREG0_ID
: *
MCU_REG_MMU_MMAP0
 = 
vÆue
; ;

213 
ASPEN_ADRMAPREG1_ID
: *
MCU_REG_MMU_MMAP1
 = 
vÆue
; ;

214 
ASPEN_USRCMDREG0_ID
: *
MCU_REG_USER_INITIATED_COMMAND
 = 
vÆue
; ;

215 
ASPEN_SDRSTAREG_ID
: *
MCU_REG_DRAM_STATUS
 = 
vÆue
; ;

216 
ASPEN_PHYCTLREG3_ID
: *
MCU_REG_PHY_CONTROL_3
 = 
vÆue
; ;

217 
ASPEN_PHYCTLREG7_ID
: *
MCU_REG_PHY_CONTROL_7
 = 
vÆue
; ;

218 
ASPEN_PHYCTLREG8_ID
: *
MCU_REG_PHY_CONTROL_8
 = 
vÆue
; ;

219 
ASPEN_PHYCTLREG9_ID
: *
MCU_REG_PHY_CONTROL_9
 = 
vÆue
; ;

220 
ASPEN_PHYCTLREG10_ID
: *
MCU_REG_PHY_CONTROL_10
 = 
vÆue
; ;

221 
ASPEN_PHYCTLREG11_ID
: *
MCU_REG_PHY_CONTROL_11
 = 
vÆue
; ;

222 
ASPEN_PHYCTLREG12_ID
: *
MCU_REG_PHY_CONTROL_12
 = 
vÆue
; ;

223 
ASPEN_PHYCTLREG13_ID
: *
MCU_REG_PHY_CONTROL_13
 = 
vÆue
; ;

224 
ASPEN_PHYCTLREG14_ID
: *
MCU_REG_PHY_CONTROL_14
 = 
vÆue
; ;

225 
ASPEN_DLLCTLREG1_ID
: *
MCU_REG_PHY_DLL_CONTROL_1
 = 
vÆue
; ;

226 
ASPEN_PHYCTLREGTST_ID
: *
MCU_REG_PHY_CONTROL_TEST
 = 
vÆue
; ;

227 
ASPEN_TSTMODREG0_ID
: *
MCU_REG_TEST_MODE_0
 = 
vÆue
; ;

228 
ASPEN_TSTMODREG1_ID
: *
MCU_REG_TEST_MODE_1
 = 
vÆue
; ;

229 
ASPEN_MCBCTLREG1_ID
: *
MCU_REG_MCB_CONTROL_1
 = 
vÆue
; ;

230 
ASPEN_MCBCTLREG2_ID
: *
MCU_REG_MCB_CONTROL_2
 = 
vÆue
; ;

231 
ASPEN_MCBCTLREG3_ID
: *
MCU_REG_MCB_CONTROL_3
 = 
vÆue
; ;

232 
ASPEN_MCBCTLREG4_ID
: *
MCU_REG_MCB_CONTROL_4
 = 
vÆue
; ;

233 
ASPEN_PRFCTLREG0_ID
: *
MCU_REG_PERF_COUNT_CONTROL_0
 = 
vÆue
; ;

234 
ASPEN_PRFCTLREG1_ID
: *
MCU_REG_PERF_COUNT_CONTROL_1
 = 
vÆue
; ;

235 
ASPEN_PRFSTAREG_ID
: *
MCU_REG_PERF_COUNT_STAT
 = 
vÆue
; ;

236 
ASPEN_PRFSELREG_ID
: *
MCU_REG_PERF_COUNT_SEL
 = 
vÆue
; ;

237 
ASPEN_OPDELAY_ID
: 
	`dñay
(
vÆue
); ;

238 
ASPEN_OPREAD_ID
: 
ªadT¨gë
 = *(*Ë
vÆue
; ;

241 
r
++;

245  ((*
MCU_REG_DRAM_STATUS
Ë& 
MCU_DRAM_STATUS_INIT_DONE
 ) == 0 )

251 
ba£addr
 = ( *
MCU_REG_MMU_MMAP0
 ) & 0xff800000;

253 
nRecs
 = 1;ÇRecs <= 128;ÇRecs++)

255 
r
 = *(vﬁ©ûê*)
ba£addr
;

261 
°©us
 = 
	`CheckMem‹yRñübûôy
(
°¨èddr
, 
ulDDRS¸©chAªaLígth
, &
Áu…addr
);

265 if–
fDoSDRamInô
 && (
°©us
 == 0) )

266  
NoEº‹
;

268  
DDR_NŸInôülizedEº‹
;

270 
	}
}

272 
UINT_T
 
	$GëDDRSize
()

275 
UINT_T
 
size
;

276 vﬁ©ûê* 
pReg
;

277 
UINT_T
 
bfs
;

278 
UINT_T
 
bÊ
;

281 
pReg
 = 
MCU_REG_MMU_MMAP0
;

282 
bfs
 = 16;

283 
bÊ
 = 4;

284 
size
 = 
	`RódBôFõld
(
pReg
, 
bfs
, 
bÊ
);

285 
size
)

287 (0xF): {
size
 = 0x80000000; ;}

288 (0xE): {
size
 = 1024*(1024*1024); ;}

289 (0xD): {
size
 = 512*(1024*1024); ;}

290 (0xC): {
size
 = 256*(1024*1024); ;}

291 (0xB): {
size
 = 128*(1024*1024); ;}

292 (0xA): {
size
 = 64*(1024*1024); ;}

293 (0x9): {
size
 = 32*(1024*1024); ;}

294 (0x8): {
size
 = 16*(1024*1024); ;}

295 (0x7): {
size
 = 8*(1024*1024); ;}

296 : {
size
 = 0; ;}

298  
size
;

299 
	}
}

	@D:\Workspace\Emblocks\PXA168\OBM\src\startup.lds

6 
OUTPUT_FORMAT
("elf32-littlearm")

7 
	$OUTPUT_ARCH
(
¨m
)

9 
	$ENTRY
(
__maö
)

30 
SECTIONS


38 .
__maö
 = .;

40 . = 
	`ALIGN
(4);

42 .
ãxt
 : {

43 *
°¨tup
.
	`o
(.
ãxt
)

44 *(.
ãxt
)

45 . = 
	`ALIGN
(4);

48 .
rod©a
 : { *(.rodata) }

50 . = 
	`ALIGN
(4);

52 .
gŸ
 : { *(.got) }

54 . = 
	`ALIGN
(4);

56 
__egŸ
 = .;

67 . = 
	`ALIGN
(4);

69 
__d©a_°¨t
 = .;

70 .
d©a
 : 
	`AT
 (
__egŸ
) {*(.data) }

71 
__d©a_íd
 = .;

73 . = 
	`ALIGN
(4);

75 
__bss_°¨t
 = .;

76 .
bss
 : { *(.bss) }

77 
__bss_íd
 = .;

80 . = 
	`ALIGN
(4);

82 .
__t›ofcode__
 = .;

84 
__d©a_size
 = 
__d©a_íd
 - 
__d©a_°¨t
;

86 
	}
}

	@D:\Workspace\Emblocks\PXA168\OBM\src\startup\startup.S

1 
	#Mode_USR
 0xD0

	)

2 
	#Mode_FIQ
 0xD1

	)

3 
	#Mode_IRQ
 0xD2

	)

4 
	#Mode_SVC
 0xD3

	)

5 
	#Mode_Ab‹t
 0xD7

	)

6 
	#Mode_Undef
 0xDB

	)

7 
	#Mode_Sy°em
 0xDF

	)

9 
	#IrqSèckSize
 0x1100

	)

10 
	#SvcSèckSize
 0x1400

	)

12 
	#ISRAM_START
 0xD1020000

	)

13 
	#ISRAM_SIZE
 0x00020000

	)

14 
	#L2_START
 0xD1020000

	)

15 
	#STACK_START
 0xD1028000

	)

16 
	#STACK_SIZE
 0x00002000

	)

17 
	#BL_STACK_START
 0xD1020000

	)

18 
	#BL_STACK_SIZE
 0x00002800

	)

20 
	#ARMD1_GPIO_BASE
 0xD4019000

	)

22 .
	g¨m


23 .
	gÆign
 4

25 
	g__maö
:

27 
ldr
 
r0
, =0xd4282c08 @ 
AP_CPU_CONF
, 
‹
 
ju°
 
CPU_CONF


28 
ldr
 
	gr1
, [
r0
] @ 
gë
 
cuºít
 
CPU_CONF
 
c⁄ã¡s


29 
bic
 
	gr1
,Ñ1, #(1<<6Ë@ 
CG_BYPASS0
 
is
 
the
 
bô
 
th©
 
√eds
 
to
 
be
 
	g˛óªd
.

30 
°r
 
	gr1
, [
r0
] @ 
upd©e
 
the
 
CPU_CONF
 .

32 
ldr
 
	gr2
, [
r0
] @ 
ªad
 
vÆue
 
back
 
™d
 
make
 
u£
 
of
 
ô


33 
add
 
	gr2
,Ñ2, #1 @ 
to
 
ísuª
 
the
 
wrôe
 
	gcom∂ëes
.

36 
mrc
 
	gp15
, 0, 
	gr1
, 
	gc1
, 
	gc0
, 0 @ 
Ród
 
CP15
 
C⁄åﬁ
 
	$Regi°î
 (
R1
)

37 
ldr
 
r2
, =0x3005 @ 
tu∫
 
off
 
MMU
, 
I
/
D
 
ˇches
, 
™d


38 
bic
 
r1
,Ñ1, 
r2
 @ 
m≠
 
Ex˚±i⁄
 
Ve˘‹s
 
to
 
low


39 
m¸
 
p15
, 0, 
r1
, 
c1
, 
c0
, 0

40 
MOV
 
r1
,Ñ1 @ 
CPWAIT


41 
SUB
 
pc
,Öc, #4

44 
mov
 
r1
, #0
xFFFFFFFF


45 
m¸
 
p15
, 0, 
r1
, 
c3
, 
c0
, 0 @ 
£t
 
up
 
ac˚ss
 
to
 
domaö
 0

46 
m¸
 
p15
, 0, 
r2
, 
c8
, 
c7
, 0 @ 
Êush
 
I
 + 
D
 
TLBs


47 
m¸
 
p15
, 0, 
r1
, 
c7
, 
c10
, 4 @ 
døö
 
wrôe
 
™d
 
fûl
 
buf„rs


48 
MOV
 
r2
,Ñ2 @ 
CPWAIT


49 
SUB
 
pc
,Öc, #4 @ 
CPWAIT


53 
öô_°ack
:

54 
ldr
 
r7
, =
BL_STACK_START


55 
ldr
 
r8
, =
BL_STACK_SIZE


56 
mov
 
r9
, 
r7


57 
add
 
r9
,Ñ9, 
r8


58 
sub
 
r9
,Ñ9, #4

59 
mov
 
r7
, #Mode_IRQ

60 
m§
 
CPSR_c
, 
r7


61 
mov
 
SP
, 
r9


62 
mov
 
r7
, #Mode_SVC

63 
m§
 
CPSR_c
, 
r7


64 
sub
 
r9
,Ñ9, #IrqStackSize

65 
mov
 
SP
, 
r9


74 
LDR
 
r0
, =
__egŸ
 @ 
Gë
 
poöãr
 
to
 
ROM
 
d©a
 
ch¨a˘îi°ics


75 
LDR
 
r1
, =
__d©a_°¨t
 @ 
Gë
 
poöãr
 
to
 
RAM
 
d©a
 
ch¨a˘îi°ics


76 
LDR
 
r3
, =
__d©a_size
 @ 
RAM
 
£˘i⁄
 
Àngth


77 
CMP
 
r3
, #0 @ 
™ythög
 
to
 
move
?

78 
BEQ
 
CÀ¨BSS
 @ 
bønch
 
no
,Çÿ
RAM
 
£˘i⁄
 
ö
 
image
.

79 
MoveROMtoRAM
:

80 
LDR
 
r2
, [
r0
], #4 @ 
move
 
ROM
 
c›y
 
sour˚


81 
STR
 
r2
, [
r1
], #4 @ 
to
 
RAM
 
èrgë


82 
SUBS
 
r3
,Ñ3, #4

83 
cmp
 
r3
, #0 @ 
u¡û
 
c›y
 
sour˚
 
ô
 
©
 
the
 
íd


84 
BGE
 
MoveROMtoRAM


87 
CÀ¨BSS
:

88 
LDR
 
r0
, =
__bss_°¨t
 @ 
gë
 
the
 
°¨t
 
of
Åhê
BSS
 
£˘i⁄


89 
LDR
 
r1
, =
__bss_íd
 @ 
gë
 
the
 
íd
 
of
Åhê
BSS
 
£˘i⁄


90 
MOV
 
r2
, #0

91 
WrôeZîos
:

92 
STR
 
r2
, [
r0
], #4 @ 
wrôe
 
a
 
zîo
, 
thí
 
ö¸emít
 '°¨àaddªss' 
by
 4

93 
CMP
 
r1
, 
r0
 @ 
com∑ª
 
the
 '°¨t' 
™d
 'íd' 
addªs£s


94 
BGE
 
WrôeZîos
 @  
wrôög
 
zîos
 
tûl
 
we
 
föish
 
˛órög
 
the
 
¨ó


98 
b
 
maö


100 
bl
 
Àd_öô


101 
FOEVER_LOOP
:

102 
bl
 
Àd_⁄


103 
bl
 
dñay


104 
bl
 
Àd_off


105 
bl
 
dñay


106 
b
 
FOEVER_LOOP


108 
dñay
:

109 
push
 {
Ã
}

110 
ldr
 
r4
, =0x0001FFFF

111 
LOOP
:

112 
sub
 
r4
, #1

113 
cmp
 
	gr4
, #0

114 
bgt
 
LOOP


115 
	gp›
 {
	gÃ
}

116 
bx
 
Ã


118 
	gÀd_öô
:

119 
push
 {
Ã
}

120 
ldr
 
r5
, =0xD4015008

121 
ldr
 
r6
, =0x7

122 
°r
 
r6
, [
r5
]

123 
ldr
 
	gr6
, =0x3

124 
°r
 
r6
, [
r5
]

126 
mov
 
	gr4
, #0
x100000


127 
ldr
 
	gr5
, =0xD401905C

128 
°r
 
r4
, [
r5
]

130 
mov
 
	gr4
, #0
x100000


131 
ldr
 
	gr5
, =0xD4019020

132 
°r
 
r4
, [
r5
]

133 
	gp›
 {
	gÃ
}

134 
bx
 
Ã


136 
	gÀd_⁄
:

137 
push
 {
Ã
}

138 
mov
 
r4
, #0
x100000


139 
ldr
 
	gr5
, =0xD401902C

140 
°r
 
r4
, [
r5
]

141 
	gp›
 {
	gÃ
}

142 
bx
 
Ã


144 
	gÀd_off
:

145 
push
 {
Ã
}

146 
mov
 
r4
, #0
x100000


147 
ldr
 
	gr5
, =0xD4019020

148 
°r
 
r4
, [
r5
]

149 
	gp›
 {
	gÃ
}

150 
bx
 
	gÃ


152 .
	gíd


	@
1
.
0
38
2019
D:\Workspace\Emblocks\PXA168\OBM\src\driver\SPIFlash.c
D:\Workspace\Emblocks\PXA168\OBM\src\driver\gpio.c
D:\Workspace\Emblocks\PXA168\OBM\src\driver\sdram_support.c
D:\Workspace\Emblocks\PXA168\OBM\src\driver\uart.c
D:\Workspace\Emblocks\PXA168\OBM\src\inc\APBC.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\BootLoader.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\Errors.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\Flash.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\PMUA.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\PMUM.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\Partition.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\PlatformConfig.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\SPIFlash.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\SSP.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\TMR.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\Typedef.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\general.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\gpio.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\mcu.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\mcu_extras.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\predefines.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\processor_enums.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\sdram_config.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\sdram_fields_defaults.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\sdram_registers_defaults.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\sdram_specs.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\sdram_support.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\tim.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\timer.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\uart.h
D:\Workspace\Emblocks\PXA168\OBM\src\inc\uart_regs.h
D:\Workspace\Emblocks\PXA168\OBM\src\main.c
D:\Workspace\Emblocks\PXA168\OBM\src\platform\PlatformConfig.c
D:\Workspace\Emblocks\PXA168\OBM\src\platform\Timer.c
D:\Workspace\Emblocks\PXA168\OBM\src\platform\freq_config.c
D:\Workspace\Emblocks\PXA168\OBM\src\platform\sdram_config.c
D:\Workspace\Emblocks\PXA168\OBM\src\startup.lds
D:\Workspace\Emblocks\PXA168\OBM\src\startup\startup.S
