<<<<<<< HEAD
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27002@LS1.appsci.queensu.ca " "Can't contact license server \"27002@LS1.appsci.queensu.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1709535735247 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709535735254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709535735255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 02:02:11 2024 " "Processing started: Mon Mar 04 02:02:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709535735255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709535735255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709535735255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709535737114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709535737114 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "not_tb.v(72) " "Verilog HDL information at not_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/not_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709535760231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760236 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "neg_tb.v(72) " "Verilog HDL information at neg_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "neg_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/neg_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709535760239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_tb " "Found entity 1: neg_tb" {  } { { "neg_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/neg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_not.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_not " "Found entity 1: alu_not" {  } { { "alu_not.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_not.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_neg " "Found entity 1: alu_neg" {  } { { "alu_neg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760244 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or_tb.v(72) " "Verilog HDL information at or_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/or_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709535760246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_Reg " "Found entity 1: MDR_Reg" {  } { { "MDR_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/MDR_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760248 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(72) " "Verilog HDL information at and_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/and_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709535760251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_or.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_or " "Found entity 1: alu_or" {  } { { "alu_or.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_and.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_and " "Found entity 1: alu_and" {  } { { "alu_and.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760256 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(28) " "Verilog HDL information at alu.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709535760258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file twotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoToOneMux " "Found entity 1: TwoToOneMux" {  } { { "TwoToOneMux.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/TwoToOneMux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotooneencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotooneencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToOneEncoder " "Found entity 1: ThirtyTwoToOneEncoder" {  } { { "ThirtyTwoToOneEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToOneEncoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotofiveencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToFiveEncoder " "Found entity 1: ThirtyTwoToFiveEncoder" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToFiveEncoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRreg " "Found entity 1: MDRreg" {  } { { "MDR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mul " "Found entity 1: alu_mul" {  } { { "alu_mul.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mul_tb.v(75) " "Verilog HDL information at mul_tb.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "mul_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/mul_tb.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709535760285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rol.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rol " "Found entity 1: alu_rol" {  } { { "alu_rol.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_rol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760289 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rol_tb.v(72) " "Verilog HDL information at rol_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/rol_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709535760296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ror.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ror " "Found entity 1: alu_ror" {  } { { "alu_ror.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760299 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ror_tb.v(72) " "Verilog HDL information at ror_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ror_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709535760303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A alu_div.v(4) " "Verilog HDL Declaration information at alu_div.v(4): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "alu_div.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_div.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1709535760306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_div.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_div " "Found entity 1: alu_div" {  } { { "alu_div.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760307 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_tb.v(75) " "Verilog HDL information at div_tb.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "div_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709535760309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709535760310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709535760310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "di_result alu.v(15) " "Verilog HDL Implicit Net warning at alu.v(15): created implicit net for \"di_result\"" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709535760311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHIin datapath.v(51) " "Verilog HDL Implicit Net warning at datapath.v(51): created implicit net for \"ZHIin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709535760311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709535760415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable datapath.v(9) " "Verilog HDL or VHDL warning at datapath.v(9): object \"enable\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1709535760433 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32 Reg32:R0 " "Elaborating entity \"Reg32\" for hierarchy \"Reg32:R0\"" {  } { { "datapath.v" "R0" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760438 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Reg32.v(4) " "Verilog HDL Always Construct warning at Reg32.v(4): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709535760440 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Reg32.v(4) " "Inferred latch for \"q\[0\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760440 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Reg32.v(4) " "Inferred latch for \"q\[1\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760440 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Reg32.v(4) " "Inferred latch for \"q\[2\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760440 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Reg32.v(4) " "Inferred latch for \"q\[3\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760440 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Reg32.v(4) " "Inferred latch for \"q\[4\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760440 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Reg32.v(4) " "Inferred latch for \"q\[5\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760440 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Reg32.v(4) " "Inferred latch for \"q\[6\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760440 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Reg32.v(4) " "Inferred latch for \"q\[7\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760440 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Reg32.v(4) " "Inferred latch for \"q\[8\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760440 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Reg32.v(4) " "Inferred latch for \"q\[9\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760440 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Reg32.v(4) " "Inferred latch for \"q\[10\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760440 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Reg32.v(4) " "Inferred latch for \"q\[11\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Reg32.v(4) " "Inferred latch for \"q\[12\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Reg32.v(4) " "Inferred latch for \"q\[13\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Reg32.v(4) " "Inferred latch for \"q\[14\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Reg32.v(4) " "Inferred latch for \"q\[15\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Reg32.v(4) " "Inferred latch for \"q\[16\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Reg32.v(4) " "Inferred latch for \"q\[17\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Reg32.v(4) " "Inferred latch for \"q\[18\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Reg32.v(4) " "Inferred latch for \"q\[19\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Reg32.v(4) " "Inferred latch for \"q\[20\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Reg32.v(4) " "Inferred latch for \"q\[21\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Reg32.v(4) " "Inferred latch for \"q\[22\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Reg32.v(4) " "Inferred latch for \"q\[23\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Reg32.v(4) " "Inferred latch for \"q\[24\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Reg32.v(4) " "Inferred latch for \"q\[25\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Reg32.v(4) " "Inferred latch for \"q\[26\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760441 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Reg32.v(4) " "Inferred latch for \"q\[27\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760442 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Reg32.v(4) " "Inferred latch for \"q\[28\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760442 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Reg32.v(4) " "Inferred latch for \"q\[29\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760442 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Reg32.v(4) " "Inferred latch for \"q\[30\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760442 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Reg32.v(4) " "Inferred latch for \"q\[31\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709535760442 "|datapath|Reg32:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDRreg MDRreg:MDR " "Elaborating entity \"MDRreg\" for hierarchy \"MDRreg:MDR\"" {  } { { "datapath.v" "MDR" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoToOneMux MDRreg:MDR\|TwoToOneMux:MDMux " "Elaborating entity \"TwoToOneMux\" for hierarchy \"MDRreg:MDR\|TwoToOneMux:MDMux\"" {  } { { "MDR.v" "MDMux" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/MDR.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToFiveEncoder ThirtyTwoToFiveEncoder:regEncoder " "Elaborating entity \"ThirtyTwoToFiveEncoder\" for hierarchy \"ThirtyTwoToFiveEncoder:regEncoder\"" {  } { { "datapath.v" "regEncoder" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760461 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ThirtyTwoToFiveEncoder.v(10) " "Verilog HDL Case Statement warning at ThirtyTwoToFiveEncoder.v(10): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToFiveEncoder.v" 10 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1709535760464 "|datapath|ThirtyTwoToFiveEncoder:regEncoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ThirtyTwoToFiveEncoder.v(10) " "Verilog HDL Case Statement information at ThirtyTwoToFiveEncoder.v(10): all case item expressions in this case statement are onehot" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToFiveEncoder.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1709535760464 "|datapath|ThirtyTwoToFiveEncoder:regEncoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToOneEncoder ThirtyTwoToOneEncoder:busMux " "Elaborating entity \"ThirtyTwoToOneEncoder\" for hierarchy \"ThirtyTwoToOneEncoder:busMux\"" {  } { { "datapath.v" "busMux" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_module " "Elaborating entity \"alu\" for hierarchy \"alu:alu_module\"" {  } { { "datapath.v" "alu_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "di_result alu.v(15) " "Verilog HDL or VHDL warning at alu.v(15): object \"di_result\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1709535760482 "|datapath|alu:alu_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 alu.v(15) " "Verilog HDL assignment warning at alu.v(15): truncated value with size 64 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709535760482 "|datapath|alu:alu_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultLo alu.v(28) " "Verilog HDL Always Construct warning at alu.v(28): inferring latch(es) for variable \"resultLo\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709535760482 "|datapath|alu:alu_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultHi alu.v(28) " "Verilog HDL Always Construct warning at alu.v(28): inferring latch(es) for variable \"resultHi\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709535760482 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[0\] alu.v(28) " "Inferred latch for \"resultHi\[0\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760482 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[1\] alu.v(28) " "Inferred latch for \"resultHi\[1\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760482 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[2\] alu.v(28) " "Inferred latch for \"resultHi\[2\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760482 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[3\] alu.v(28) " "Inferred latch for \"resultHi\[3\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760482 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[4\] alu.v(28) " "Inferred latch for \"resultHi\[4\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760483 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[5\] alu.v(28) " "Inferred latch for \"resultHi\[5\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760483 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[6\] alu.v(28) " "Inferred latch for \"resultHi\[6\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760483 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[7\] alu.v(28) " "Inferred latch for \"resultHi\[7\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760483 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[8\] alu.v(28) " "Inferred latch for \"resultHi\[8\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760483 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[9\] alu.v(28) " "Inferred latch for \"resultHi\[9\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760483 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[10\] alu.v(28) " "Inferred latch for \"resultHi\[10\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760483 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[11\] alu.v(28) " "Inferred latch for \"resultHi\[11\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760483 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[12\] alu.v(28) " "Inferred latch for \"resultHi\[12\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760484 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[13\] alu.v(28) " "Inferred latch for \"resultHi\[13\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760484 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[14\] alu.v(28) " "Inferred latch for \"resultHi\[14\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760485 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[15\] alu.v(28) " "Inferred latch for \"resultHi\[15\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760485 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[16\] alu.v(28) " "Inferred latch for \"resultHi\[16\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760485 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[17\] alu.v(28) " "Inferred latch for \"resultHi\[17\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760485 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[18\] alu.v(28) " "Inferred latch for \"resultHi\[18\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760485 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[19\] alu.v(28) " "Inferred latch for \"resultHi\[19\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760485 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[20\] alu.v(28) " "Inferred latch for \"resultHi\[20\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760485 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[21\] alu.v(28) " "Inferred latch for \"resultHi\[21\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760485 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[22\] alu.v(28) " "Inferred latch for \"resultHi\[22\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760485 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[23\] alu.v(28) " "Inferred latch for \"resultHi\[23\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760485 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[24\] alu.v(28) " "Inferred latch for \"resultHi\[24\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760485 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[25\] alu.v(28) " "Inferred latch for \"resultHi\[25\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760485 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[26\] alu.v(28) " "Inferred latch for \"resultHi\[26\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760486 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[27\] alu.v(28) " "Inferred latch for \"resultHi\[27\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760486 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[28\] alu.v(28) " "Inferred latch for \"resultHi\[28\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760486 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[29\] alu.v(28) " "Inferred latch for \"resultHi\[29\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760486 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[30\] alu.v(28) " "Inferred latch for \"resultHi\[30\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760486 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[31\] alu.v(28) " "Inferred latch for \"resultHi\[31\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760486 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[0\] alu.v(32) " "Inferred latch for \"resultLo\[0\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760486 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[1\] alu.v(32) " "Inferred latch for \"resultLo\[1\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760486 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[2\] alu.v(32) " "Inferred latch for \"resultLo\[2\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760486 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[3\] alu.v(32) " "Inferred latch for \"resultLo\[3\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760486 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[4\] alu.v(32) " "Inferred latch for \"resultLo\[4\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760486 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[5\] alu.v(32) " "Inferred latch for \"resultLo\[5\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760486 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[6\] alu.v(32) " "Inferred latch for \"resultLo\[6\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760486 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[7\] alu.v(32) " "Inferred latch for \"resultLo\[7\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760487 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[8\] alu.v(32) " "Inferred latch for \"resultLo\[8\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760487 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[9\] alu.v(32) " "Inferred latch for \"resultLo\[9\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760487 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[10\] alu.v(32) " "Inferred latch for \"resultLo\[10\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760487 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[11\] alu.v(32) " "Inferred latch for \"resultLo\[11\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760487 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[12\] alu.v(32) " "Inferred latch for \"resultLo\[12\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760487 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[13\] alu.v(32) " "Inferred latch for \"resultLo\[13\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760487 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[14\] alu.v(32) " "Inferred latch for \"resultLo\[14\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760487 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[15\] alu.v(32) " "Inferred latch for \"resultLo\[15\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760487 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[16\] alu.v(32) " "Inferred latch for \"resultLo\[16\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760487 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[17\] alu.v(32) " "Inferred latch for \"resultLo\[17\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760487 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[18\] alu.v(32) " "Inferred latch for \"resultLo\[18\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760487 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[19\] alu.v(32) " "Inferred latch for \"resultLo\[19\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760487 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[20\] alu.v(32) " "Inferred latch for \"resultLo\[20\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760488 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[21\] alu.v(32) " "Inferred latch for \"resultLo\[21\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760488 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[22\] alu.v(32) " "Inferred latch for \"resultLo\[22\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760488 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[23\] alu.v(32) " "Inferred latch for \"resultLo\[23\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760488 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[24\] alu.v(32) " "Inferred latch for \"resultLo\[24\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760488 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[25\] alu.v(32) " "Inferred latch for \"resultLo\[25\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760488 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[26\] alu.v(32) " "Inferred latch for \"resultLo\[26\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760488 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[27\] alu.v(32) " "Inferred latch for \"resultLo\[27\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760488 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[28\] alu.v(32) " "Inferred latch for \"resultLo\[28\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760488 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[29\] alu.v(32) " "Inferred latch for \"resultLo\[29\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760488 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[30\] alu.v(32) " "Inferred latch for \"resultLo\[30\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760488 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[31\] alu.v(32) " "Inferred latch for \"resultLo\[31\]\" at alu.v(32)" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709535760488 "|datapath|alu:alu_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_and alu:alu_module\|alu_and:and_module " "Elaborating entity \"alu_and\" for hierarchy \"alu:alu_module\|alu_and:and_module\"" {  } { { "alu.v" "and_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_or alu:alu_module\|alu_or:or_module " "Elaborating entity \"alu_or\" for hierarchy \"alu:alu_module\|alu_or:or_module\"" {  } { { "alu.v" "or_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_neg alu:alu_module\|alu_neg:neg_module " "Elaborating entity \"alu_neg\" for hierarchy \"alu:alu_module\|alu_neg:neg_module\"" {  } { { "alu.v" "neg_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_not alu:alu_module\|alu_not:not_module " "Elaborating entity \"alu_not\" for hierarchy \"alu:alu_module\|alu_not:not_module\"" {  } { { "alu.v" "not_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mul alu:alu_module\|alu_mul:mul_module " "Elaborating entity \"alu_mul\" for hierarchy \"alu:alu_module\|alu_mul:mul_module\"" {  } { { "alu.v" "mul_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760504 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_mul.v(27) " "Verilog HDL Case Statement warning at alu_mul.v(27): case item expression never matches the case expression" {  } { { "alu_mul.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709535760518 "|datapath|alu:alu_module|alu_mul:mul_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_mul.v(28) " "Verilog HDL Case Statement warning at alu_mul.v(28): case item expression never matches the case expression" {  } { { "alu_mul.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709535760518 "|datapath|alu:alu_module|alu_mul:mul_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_mul.v(30) " "Verilog HDL Case Statement warning at alu_mul.v(30): case item expression never matches the case expression" {  } { { "alu_mul.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v" 30 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709535760518 "|datapath|alu:alu_module|alu_mul:mul_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 alu_mul.v(37) " "Verilog HDL assignment warning at alu_mul.v(37): truncated value with size 66 to match size of target (64)" {  } { { "alu_mul.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709535760518 "|datapath|alu:alu_module|alu_mul:mul_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_rol alu:alu_module\|alu_rol:rol_module " "Elaborating entity \"alu_rol\" for hierarchy \"alu:alu_module\|alu_rol:rol_module\"" {  } { { "alu.v" "rol_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alu_rol.v(7) " "Verilog HDL assignment warning at alu_rol.v(7): truncated value with size 32 to match size of target (5)" {  } { { "alu_rol.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_rol.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709535760528 "|datapath|alu:alu_module|alu_rol:rol_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ror alu:alu_module\|alu_ror:ror_module " "Elaborating entity \"alu_ror\" for hierarchy \"alu:alu_module\|alu_ror:ror_module\"" {  } { { "alu.v" "ror_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alu_ror.v(7) " "Verilog HDL assignment warning at alu_ror.v(7): truncated value with size 32 to match size of target (5)" {  } { { "alu_ror.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_ror.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709535760537 "|datapath|alu:alu_module|alu_ror:ror_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_div alu:alu_module\|alu_div:div_module " "Elaborating entity \"alu_div\" for hierarchy \"alu:alu_module\|alu_div:div_module\"" {  } { { "alu.v" "div_module" { Text "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709535760539 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1709535761073 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/output_files/CPU.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1709535761179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709535761204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 02:02:41 2024 " "Processing ended: Mon Mar 04 02:02:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709535761204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709535761204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709535761204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709535761204 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709578952893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709578952893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 14:02:32 2024 " "Processing started: Mon Mar 04 14:02:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709578952893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709578952893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709578952893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709578953550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709578953551 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shr_tb.v(72) " "Verilog HDL information at shr_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "shr_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/shr_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709578962262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_tb " "Found entity 1: shr_tb" {  } { { "shr_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/shr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHR " "Found entity 1: SHR" {  } { { "SHR.v" "" { Text "C:/Users/19cmb13/CPU-Project/SHR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962269 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shl_tb.v(72) " "Verilog HDL information at shl_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "shl_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/shl_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709578962272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_tb " "Found entity 1: shl_tb" {  } { { "shl_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/shl_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHL " "Found entity 1: SHL" {  } { { "SHL.v" "" { Text "C:/Users/19cmb13/CPU-Project/SHL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_tb.v(75) " "Verilog HDL information at div_tb.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "div_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/div_tb.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709578962282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A alu_div.v(4) " "Verilog HDL Declaration information at alu_div.v(4): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "alu_div.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_div.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1709578962288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_div.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_div " "Found entity 1: alu_div" {  } { { "alu_div.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962289 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ror_tb.v(72) " "Verilog HDL information at ror_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "ror_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/ror_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709578962292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ror.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ror " "Found entity 1: alu_ror" {  } { { "alu_ror.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962298 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mul_tb.v(75) " "Verilog HDL information at mul_tb.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "mul_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/mul_tb.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709578962301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962303 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "not_tb.v(72) " "Verilog HDL information at not_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "not_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/not_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709578962306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962307 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "neg_tb.v(72) " "Verilog HDL information at neg_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "neg_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/neg_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709578962310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_tb " "Found entity 1: neg_tb" {  } { { "neg_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/neg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_not.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_not " "Found entity 1: alu_not" {  } { { "alu_not.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_not.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_neg " "Found entity 1: alu_neg" {  } { { "alu_neg.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962321 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or_tb.v(72) " "Verilog HDL information at or_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "or_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/or_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709578962325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_Reg " "Found entity 1: MDR_Reg" {  } { { "MDR_Reg.v" "" { Text "C:/Users/19cmb13/CPU-Project/MDR_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962331 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(72) " "Verilog HDL information at and_tb.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/and_tb.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709578962334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_or.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_or " "Found entity 1: alu_or" {  } { { "alu_or.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_and.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_and " "Found entity 1: alu_and" {  } { { "alu_and.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file twotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoToOneMux " "Found entity 1: TwoToOneMux" {  } { { "TwoToOneMux.v" "" { Text "C:/Users/19cmb13/CPU-Project/TwoToOneMux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotooneencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotooneencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToOneEncoder " "Found entity 1: ThirtyTwoToOneEncoder" {  } { { "ThirtyTwoToOneEncoder.v" "" { Text "C:/Users/19cmb13/CPU-Project/ThirtyTwoToOneEncoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotofiveencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToFiveEncoder " "Found entity 1: ThirtyTwoToFiveEncoder" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/Users/19cmb13/CPU-Project/ThirtyTwoToFiveEncoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRreg " "Found entity 1: MDRreg" {  } { { "MDR.v" "" { Text "C:/Users/19cmb13/CPU-Project/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/19cmb13/CPU-Project/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sub " "Found entity 1: alu_sub" {  } { { "alu_sub.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962386 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub_tb.v(71) " "Verilog HDL information at sub_tb.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "sub_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/sub_tb.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709578962390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "sub_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/sub_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fullAdder.v" "" { Text "C:/Users/19cmb13/CPU-Project/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_add " "Found entity 1: alu_add" {  } { { "alu_add.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962403 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add_tb.v(73) " "Verilog HDL information at add_tb.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "add_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/add_tb.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709578962406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.v" "" { Text "C:/Users/19cmb13/CPU-Project/add_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962408 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_mul.v(20) " "Verilog HDL information at alu_mul.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "alu_mul.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_mul.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709578962412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mul " "Found entity 1: alu_mul" {  } { { "alu_mul.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709578962414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709578962414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709578962460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable datapath.v(9) " "Verilog HDL or VHDL warning at datapath.v(9): object \"enable\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/19cmb13/CPU-Project/datapath.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709578962464 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32 Reg32:R0 " "Elaborating entity \"Reg32\" for hierarchy \"Reg32:R0\"" {  } { { "datapath.v" "R0" { Text "C:/Users/19cmb13/CPU-Project/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962466 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Reg32.v(4) " "Verilog HDL Always Construct warning at Reg32.v(4): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709578962467 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Reg32.v(4) " "Inferred latch for \"q\[0\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962467 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Reg32.v(4) " "Inferred latch for \"q\[1\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962467 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Reg32.v(4) " "Inferred latch for \"q\[2\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962467 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Reg32.v(4) " "Inferred latch for \"q\[3\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962467 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Reg32.v(4) " "Inferred latch for \"q\[4\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962467 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Reg32.v(4) " "Inferred latch for \"q\[5\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962467 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Reg32.v(4) " "Inferred latch for \"q\[6\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962467 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Reg32.v(4) " "Inferred latch for \"q\[7\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962467 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Reg32.v(4) " "Inferred latch for \"q\[8\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Reg32.v(4) " "Inferred latch for \"q\[9\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Reg32.v(4) " "Inferred latch for \"q\[10\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Reg32.v(4) " "Inferred latch for \"q\[11\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Reg32.v(4) " "Inferred latch for \"q\[12\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Reg32.v(4) " "Inferred latch for \"q\[13\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Reg32.v(4) " "Inferred latch for \"q\[14\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Reg32.v(4) " "Inferred latch for \"q\[15\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Reg32.v(4) " "Inferred latch for \"q\[16\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Reg32.v(4) " "Inferred latch for \"q\[17\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Reg32.v(4) " "Inferred latch for \"q\[18\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Reg32.v(4) " "Inferred latch for \"q\[19\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Reg32.v(4) " "Inferred latch for \"q\[20\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Reg32.v(4) " "Inferred latch for \"q\[21\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Reg32.v(4) " "Inferred latch for \"q\[22\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Reg32.v(4) " "Inferred latch for \"q\[23\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Reg32.v(4) " "Inferred latch for \"q\[24\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Reg32.v(4) " "Inferred latch for \"q\[25\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Reg32.v(4) " "Inferred latch for \"q\[26\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Reg32.v(4) " "Inferred latch for \"q\[27\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Reg32.v(4) " "Inferred latch for \"q\[28\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Reg32.v(4) " "Inferred latch for \"q\[29\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Reg32.v(4) " "Inferred latch for \"q\[30\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Reg32.v(4) " "Inferred latch for \"q\[31\]\" at Reg32.v(4)" {  } { { "Reg32.v" "" { Text "C:/Users/19cmb13/CPU-Project/Reg32.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962468 "|datapath|Reg32:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDRreg MDRreg:MDR " "Elaborating entity \"MDRreg\" for hierarchy \"MDRreg:MDR\"" {  } { { "datapath.v" "MDR" { Text "C:/Users/19cmb13/CPU-Project/datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoToOneMux MDRreg:MDR\|TwoToOneMux:MDMux " "Elaborating entity \"TwoToOneMux\" for hierarchy \"MDRreg:MDR\|TwoToOneMux:MDMux\"" {  } { { "MDR.v" "MDMux" { Text "C:/Users/19cmb13/CPU-Project/MDR.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToFiveEncoder ThirtyTwoToFiveEncoder:regEncoder " "Elaborating entity \"ThirtyTwoToFiveEncoder\" for hierarchy \"ThirtyTwoToFiveEncoder:regEncoder\"" {  } { { "datapath.v" "regEncoder" { Text "C:/Users/19cmb13/CPU-Project/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962507 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ThirtyTwoToFiveEncoder.v(10) " "Verilog HDL Case Statement warning at ThirtyTwoToFiveEncoder.v(10): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/Users/19cmb13/CPU-Project/ThirtyTwoToFiveEncoder.v" 10 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1709578962508 "|datapath|ThirtyTwoToFiveEncoder:regEncoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ThirtyTwoToFiveEncoder.v(10) " "Verilog HDL Case Statement information at ThirtyTwoToFiveEncoder.v(10): all case item expressions in this case statement are onehot" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/Users/19cmb13/CPU-Project/ThirtyTwoToFiveEncoder.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1709578962508 "|datapath|ThirtyTwoToFiveEncoder:regEncoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToOneEncoder ThirtyTwoToOneEncoder:busMux " "Elaborating entity \"ThirtyTwoToOneEncoder\" for hierarchy \"ThirtyTwoToOneEncoder:busMux\"" {  } { { "datapath.v" "busMux" { Text "C:/Users/19cmb13/CPU-Project/datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_module " "Elaborating entity \"alu\" for hierarchy \"alu:alu_module\"" {  } { { "datapath.v" "alu_module" { Text "C:/Users/19cmb13/CPU-Project/datapath.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962514 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultLo alu.v(30) " "Verilog HDL Always Construct warning at alu.v(30): inferring latch(es) for variable \"resultLo\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709578962518 "|datapath|alu:alu_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultHi alu.v(30) " "Verilog HDL Always Construct warning at alu.v(30): inferring latch(es) for variable \"resultHi\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709578962518 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[0\] alu.v(34) " "Inferred latch for \"resultHi\[0\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962518 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[1\] alu.v(34) " "Inferred latch for \"resultHi\[1\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962518 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[2\] alu.v(34) " "Inferred latch for \"resultHi\[2\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962518 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[3\] alu.v(34) " "Inferred latch for \"resultHi\[3\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962518 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[4\] alu.v(34) " "Inferred latch for \"resultHi\[4\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962518 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[5\] alu.v(34) " "Inferred latch for \"resultHi\[5\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962518 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[6\] alu.v(34) " "Inferred latch for \"resultHi\[6\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962518 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[7\] alu.v(34) " "Inferred latch for \"resultHi\[7\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962518 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[8\] alu.v(34) " "Inferred latch for \"resultHi\[8\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962518 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[9\] alu.v(34) " "Inferred latch for \"resultHi\[9\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962518 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[10\] alu.v(34) " "Inferred latch for \"resultHi\[10\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[11\] alu.v(34) " "Inferred latch for \"resultHi\[11\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[12\] alu.v(34) " "Inferred latch for \"resultHi\[12\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[13\] alu.v(34) " "Inferred latch for \"resultHi\[13\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[14\] alu.v(34) " "Inferred latch for \"resultHi\[14\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[15\] alu.v(34) " "Inferred latch for \"resultHi\[15\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[16\] alu.v(34) " "Inferred latch for \"resultHi\[16\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[17\] alu.v(34) " "Inferred latch for \"resultHi\[17\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[18\] alu.v(34) " "Inferred latch for \"resultHi\[18\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[19\] alu.v(34) " "Inferred latch for \"resultHi\[19\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[20\] alu.v(34) " "Inferred latch for \"resultHi\[20\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[21\] alu.v(34) " "Inferred latch for \"resultHi\[21\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[22\] alu.v(34) " "Inferred latch for \"resultHi\[22\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[23\] alu.v(34) " "Inferred latch for \"resultHi\[23\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[24\] alu.v(34) " "Inferred latch for \"resultHi\[24\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[25\] alu.v(34) " "Inferred latch for \"resultHi\[25\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[26\] alu.v(34) " "Inferred latch for \"resultHi\[26\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[27\] alu.v(34) " "Inferred latch for \"resultHi\[27\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[28\] alu.v(34) " "Inferred latch for \"resultHi\[28\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[29\] alu.v(34) " "Inferred latch for \"resultHi\[29\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[30\] alu.v(34) " "Inferred latch for \"resultHi\[30\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultHi\[31\] alu.v(34) " "Inferred latch for \"resultHi\[31\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[0\] alu.v(34) " "Inferred latch for \"resultLo\[0\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[1\] alu.v(34) " "Inferred latch for \"resultLo\[1\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[2\] alu.v(34) " "Inferred latch for \"resultLo\[2\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[3\] alu.v(34) " "Inferred latch for \"resultLo\[3\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[4\] alu.v(34) " "Inferred latch for \"resultLo\[4\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[5\] alu.v(34) " "Inferred latch for \"resultLo\[5\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[6\] alu.v(34) " "Inferred latch for \"resultLo\[6\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[7\] alu.v(34) " "Inferred latch for \"resultLo\[7\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[8\] alu.v(34) " "Inferred latch for \"resultLo\[8\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[9\] alu.v(34) " "Inferred latch for \"resultLo\[9\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[10\] alu.v(34) " "Inferred latch for \"resultLo\[10\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962519 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[11\] alu.v(34) " "Inferred latch for \"resultLo\[11\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[12\] alu.v(34) " "Inferred latch for \"resultLo\[12\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[13\] alu.v(34) " "Inferred latch for \"resultLo\[13\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[14\] alu.v(34) " "Inferred latch for \"resultLo\[14\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[15\] alu.v(34) " "Inferred latch for \"resultLo\[15\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[16\] alu.v(34) " "Inferred latch for \"resultLo\[16\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[17\] alu.v(34) " "Inferred latch for \"resultLo\[17\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[18\] alu.v(34) " "Inferred latch for \"resultLo\[18\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[19\] alu.v(34) " "Inferred latch for \"resultLo\[19\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[20\] alu.v(34) " "Inferred latch for \"resultLo\[20\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[21\] alu.v(34) " "Inferred latch for \"resultLo\[21\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[22\] alu.v(34) " "Inferred latch for \"resultLo\[22\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[23\] alu.v(34) " "Inferred latch for \"resultLo\[23\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[24\] alu.v(34) " "Inferred latch for \"resultLo\[24\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[25\] alu.v(34) " "Inferred latch for \"resultLo\[25\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[26\] alu.v(34) " "Inferred latch for \"resultLo\[26\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[27\] alu.v(34) " "Inferred latch for \"resultLo\[27\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[28\] alu.v(34) " "Inferred latch for \"resultLo\[28\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[29\] alu.v(34) " "Inferred latch for \"resultLo\[29\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[30\] alu.v(34) " "Inferred latch for \"resultLo\[30\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultLo\[31\] alu.v(34) " "Inferred latch for \"resultLo\[31\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709578962520 "|datapath|alu:alu_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_and alu:alu_module\|alu_and:and_module " "Elaborating entity \"alu_and\" for hierarchy \"alu:alu_module\|alu_and:and_module\"" {  } { { "alu.v" "and_module" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_or alu:alu_module\|alu_or:or_module " "Elaborating entity \"alu_or\" for hierarchy \"alu:alu_module\|alu_or:or_module\"" {  } { { "alu.v" "or_module" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_neg alu:alu_module\|alu_neg:neg_module " "Elaborating entity \"alu_neg\" for hierarchy \"alu:alu_module\|alu_neg:neg_module\"" {  } { { "alu.v" "neg_module" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_not alu:alu_module\|alu_not:not_module " "Elaborating entity \"alu_not\" for hierarchy \"alu:alu_module\|alu_not:not_module\"" {  } { { "alu.v" "not_module" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sub alu:alu_module\|alu_sub:sub_module " "Elaborating entity \"alu_sub\" for hierarchy \"alu:alu_module\|alu_sub:sub_module\"" {  } { { "alu.v" "sub_module" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962532 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cOut alu_sub.v(4) " "Output port \"cOut\" at alu_sub.v(4) has no driver" {  } { { "alu_sub.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_sub.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709578962534 "|datapath|alu:alu_module|alu_sub:sub_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder alu:alu_module\|alu_sub:sub_module\|FullAdder:gen_loop\[0\].FullAdder0 " "Elaborating entity \"FullAdder\" for hierarchy \"alu:alu_module\|alu_sub:sub_module\|FullAdder:gen_loop\[0\].FullAdder0\"" {  } { { "alu_sub.v" "gen_loop\[0\].FullAdder0" { Text "C:/Users/19cmb13/CPU-Project/alu_sub.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_add alu:alu_module\|alu_add:add_module " "Elaborating entity \"alu_add\" for hierarchy \"alu:alu_module\|alu_add:add_module\"" {  } { { "alu.v" "add_module" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962588 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cOut alu_add.v(4) " "Output port \"cOut\" at alu_add.v(4) has no driver" {  } { { "alu_add.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_add.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709578962589 "|datapath|alu:alu_module|alu_add:add_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mul alu:alu_module\|alu_mul:mul_module " "Elaborating entity \"alu_mul\" for hierarchy \"alu:alu_module\|alu_mul:mul_module\"" {  } { { "alu.v" "mul_module" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962644 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_mul.v(27) " "Verilog HDL Case Statement warning at alu_mul.v(27): case item expression never matches the case expression" {  } { { "alu_mul.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_mul.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1709578962649 "|datapath|alu:alu_module|alu_mul:mul_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_mul.v(28) " "Verilog HDL Case Statement warning at alu_mul.v(28): case item expression never matches the case expression" {  } { { "alu_mul.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_mul.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1709578962649 "|datapath|alu:alu_module|alu_mul:mul_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_mul.v(30) " "Verilog HDL Case Statement warning at alu_mul.v(30): case item expression never matches the case expression" {  } { { "alu_mul.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_mul.v" 30 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1709578962649 "|datapath|alu:alu_module|alu_mul:mul_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 alu_mul.v(37) " "Verilog HDL assignment warning at alu_mul.v(37): truncated value with size 66 to match size of target (64)" {  } { { "alu_mul.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_mul.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709578962649 "|datapath|alu:alu_module|alu_mul:mul_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ror alu:alu_module\|alu_ror:ror_module " "Elaborating entity \"alu_ror\" for hierarchy \"alu:alu_module\|alu_ror:ror_module\"" {  } { { "alu.v" "ror_module" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alu_ror.v(7) " "Verilog HDL assignment warning at alu_ror.v(7): truncated value with size 32 to match size of target (5)" {  } { { "alu_ror.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_ror.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709578962655 "|datapath|alu:alu_module|alu_ror:ror_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_div alu:alu_module\|alu_div:div_module " "Elaborating entity \"alu_div\" for hierarchy \"alu:alu_module\|alu_div:div_module\"" {  } { { "alu.v" "div_module" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962656 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 alu_div.v(20) " "Verilog HDL assignment warning at alu_div.v(20): truncated value with size 33 to match size of target (32)" {  } { { "alu_div.v" "" { Text "C:/Users/19cmb13/CPU-Project/alu_div.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709578962660 "|datapath|alu:alu_module|alu_div:div_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHR alu:alu_module\|SHR:shr_module " "Elaborating entity \"SHR\" for hierarchy \"alu:alu_module\|SHR:shr_module\"" {  } { { "alu.v" "shr_module" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHL alu:alu_module\|SHL:shl_module " "Elaborating entity \"SHL\" for hierarchy \"alu:alu_module\|SHL:shl_module\"" {  } { { "alu.v" "shl_module" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709578962663 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[32\] " "Net \"alu:alu_module\|carryOut\[32\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[32\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[31\] " "Net \"alu:alu_module\|carryOut\[31\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[31\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[30\] " "Net \"alu:alu_module\|carryOut\[30\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[30\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[29\] " "Net \"alu:alu_module\|carryOut\[29\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[29\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[28\] " "Net \"alu:alu_module\|carryOut\[28\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[28\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[27\] " "Net \"alu:alu_module\|carryOut\[27\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[27\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[26\] " "Net \"alu:alu_module\|carryOut\[26\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[26\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[25\] " "Net \"alu:alu_module\|carryOut\[25\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[25\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[24\] " "Net \"alu:alu_module\|carryOut\[24\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[24\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[23\] " "Net \"alu:alu_module\|carryOut\[23\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[23\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[22\] " "Net \"alu:alu_module\|carryOut\[22\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[22\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[21\] " "Net \"alu:alu_module\|carryOut\[21\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[21\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[20\] " "Net \"alu:alu_module\|carryOut\[20\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[20\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[19\] " "Net \"alu:alu_module\|carryOut\[19\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[19\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[18\] " "Net \"alu:alu_module\|carryOut\[18\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[18\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[17\] " "Net \"alu:alu_module\|carryOut\[17\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[17\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[16\] " "Net \"alu:alu_module\|carryOut\[16\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[16\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[15\] " "Net \"alu:alu_module\|carryOut\[15\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[15\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[14\] " "Net \"alu:alu_module\|carryOut\[14\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[14\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[13\] " "Net \"alu:alu_module\|carryOut\[13\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[13\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[12\] " "Net \"alu:alu_module\|carryOut\[12\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[12\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[11\] " "Net \"alu:alu_module\|carryOut\[11\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[11\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[10\] " "Net \"alu:alu_module\|carryOut\[10\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[10\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[9\] " "Net \"alu:alu_module\|carryOut\[9\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[9\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[8\] " "Net \"alu:alu_module\|carryOut\[8\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[8\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[7\] " "Net \"alu:alu_module\|carryOut\[7\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[7\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[6\] " "Net \"alu:alu_module\|carryOut\[6\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[6\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[5\] " "Net \"alu:alu_module\|carryOut\[5\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[5\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[4\] " "Net \"alu:alu_module\|carryOut\[4\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[4\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[3\] " "Net \"alu:alu_module\|carryOut\[3\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[3\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[2\] " "Net \"alu:alu_module\|carryOut\[2\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[2\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:alu_module\|carryOut\[1\] " "Net \"alu:alu_module\|carryOut\[1\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carryOut\[1\]" { Text "C:/Users/19cmb13/CPU-Project/alu.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709578962761 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1709578962875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/19cmb13/CPU-Project/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/19cmb13/CPU-Project/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1709578962919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709578962932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 14:02:42 2024 " "Processing ended: Mon Mar 04 14:02:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709578962932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709578962932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709578962932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709578962932 ""}
>>>>>>> main
