#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000164150879a0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v00000164150c8f50_0 .net "PC", 31 0, v00000164150c31a0_0;  1 drivers
v00000164150c9130_0 .var "clk", 0 0;
v00000164150c91d0_0 .net "clkout", 0 0, L_0000016415101980;  1 drivers
v00000164150c9ef0_0 .net "cycles_consumed", 31 0, v00000164150c8c30_0;  1 drivers
v00000164150c9bd0_0 .var "rst", 0 0;
S_0000016415087cc0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_00000164150879a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000164150a1a20 .param/l "RType" 0 4 2, C4<000000>;
P_00000164150a1a58 .param/l "add" 0 4 5, C4<100000>;
P_00000164150a1a90 .param/l "addi" 0 4 8, C4<001000>;
P_00000164150a1ac8 .param/l "addu" 0 4 5, C4<100001>;
P_00000164150a1b00 .param/l "and_" 0 4 5, C4<100100>;
P_00000164150a1b38 .param/l "andi" 0 4 8, C4<001100>;
P_00000164150a1b70 .param/l "beq" 0 4 10, C4<000100>;
P_00000164150a1ba8 .param/l "bne" 0 4 10, C4<000101>;
P_00000164150a1be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000164150a1c18 .param/l "j" 0 4 12, C4<000010>;
P_00000164150a1c50 .param/l "jal" 0 4 12, C4<000011>;
P_00000164150a1c88 .param/l "jr" 0 4 6, C4<001000>;
P_00000164150a1cc0 .param/l "lw" 0 4 8, C4<100011>;
P_00000164150a1cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000164150a1d30 .param/l "or_" 0 4 5, C4<100101>;
P_00000164150a1d68 .param/l "ori" 0 4 8, C4<001101>;
P_00000164150a1da0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000164150a1dd8 .param/l "sll" 0 4 6, C4<000000>;
P_00000164150a1e10 .param/l "slt" 0 4 5, C4<101010>;
P_00000164150a1e48 .param/l "slti" 0 4 8, C4<101010>;
P_00000164150a1e80 .param/l "srl" 0 4 6, C4<000010>;
P_00000164150a1eb8 .param/l "sub" 0 4 5, C4<100010>;
P_00000164150a1ef0 .param/l "subu" 0 4 5, C4<100011>;
P_00000164150a1f28 .param/l "sw" 0 4 8, C4<101011>;
P_00000164150a1f60 .param/l "xor_" 0 4 5, C4<100110>;
P_00000164150a1f98 .param/l "xori" 0 4 8, C4<001110>;
L_0000016415101050 .functor NOT 1, v00000164150c9bd0_0, C4<0>, C4<0>, C4<0>;
L_0000016415100fe0 .functor NOT 1, v00000164150c9bd0_0, C4<0>, C4<0>, C4<0>;
L_0000016415101910 .functor NOT 1, v00000164150c9bd0_0, C4<0>, C4<0>, C4<0>;
L_00000164151010c0 .functor NOT 1, v00000164150c9bd0_0, C4<0>, C4<0>, C4<0>;
L_0000016415100d40 .functor NOT 1, v00000164150c9bd0_0, C4<0>, C4<0>, C4<0>;
L_0000016415100db0 .functor NOT 1, v00000164150c9bd0_0, C4<0>, C4<0>, C4<0>;
L_00000164151016e0 .functor NOT 1, v00000164150c9bd0_0, C4<0>, C4<0>, C4<0>;
L_00000164151017c0 .functor NOT 1, v00000164150c9bd0_0, C4<0>, C4<0>, C4<0>;
L_0000016415101980 .functor OR 1, v00000164150c9130_0, v00000164150944d0_0, C4<0>, C4<0>;
L_0000016415101520 .functor OR 1, L_000001641514bb70, L_000001641514b7b0, C4<0>, C4<0>;
L_0000016415100e90 .functor AND 1, L_0000016415149f50, L_000001641514b030, C4<1>, C4<1>;
L_00000164151019f0 .functor NOT 1, v00000164150c9bd0_0, C4<0>, C4<0>, C4<0>;
L_00000164151013d0 .functor OR 1, L_000001641514a950, L_000001641514ab30, C4<0>, C4<0>;
L_0000016415100f00 .functor OR 1, L_00000164151013d0, L_000001641514ae50, C4<0>, C4<0>;
L_0000016415101b40 .functor OR 1, L_000001641514b710, L_000001641515d050, C4<0>, C4<0>;
L_00000164151018a0 .functor AND 1, L_000001641514b670, L_0000016415101b40, C4<1>, C4<1>;
L_0000016415101210 .functor OR 1, L_000001641515db90, L_000001641515d0f0, C4<0>, C4<0>;
L_00000164151012f0 .functor AND 1, L_000001641515cf10, L_0000016415101210, C4<1>, C4<1>;
L_00000164151011a0 .functor NOT 1, L_0000016415101980, C4<0>, C4<0>, C4<0>;
v00000164150c39c0_0 .net "ALUOp", 3 0, v00000164150932b0_0;  1 drivers
v00000164150c3ce0_0 .net "ALUResult", 31 0, v00000164150c3560_0;  1 drivers
v00000164150c3f60_0 .net "ALUSrc", 0 0, v0000016415093210_0;  1 drivers
v00000164150c5070_0 .net "ALUin2", 31 0, L_000001641515d7d0;  1 drivers
v00000164150c4990_0 .net "MemReadEn", 0 0, v0000016415093030_0;  1 drivers
v00000164150c57f0_0 .net "MemWriteEn", 0 0, v00000164150928b0_0;  1 drivers
v00000164150c5ed0_0 .net "MemtoReg", 0 0, v0000016415093350_0;  1 drivers
v00000164150c42b0_0 .net "PC", 31 0, v00000164150c31a0_0;  alias, 1 drivers
v00000164150c4710_0 .net "PCPlus1", 31 0, L_000001641514b850;  1 drivers
v00000164150c56b0_0 .net "PCsrc", 0 0, v00000164150c28e0_0;  1 drivers
v00000164150c5a70_0 .net "RegDst", 0 0, v00000164150942f0_0;  1 drivers
v00000164150c4a30_0 .net "RegWriteEn", 0 0, v0000016415094390_0;  1 drivers
v00000164150c5610_0 .net "WriteRegister", 4 0, L_000001641514a8b0;  1 drivers
v00000164150c51b0_0 .net *"_ivl_0", 0 0, L_0000016415101050;  1 drivers
L_0000016415101e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000164150c4ad0_0 .net/2u *"_ivl_10", 4 0, L_0000016415101e00;  1 drivers
L_00000164151021f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c5390_0 .net *"_ivl_101", 15 0, L_00000164151021f0;  1 drivers
v00000164150c5e30_0 .net *"_ivl_102", 31 0, L_000001641514a090;  1 drivers
L_0000016415102238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c5f70_0 .net *"_ivl_105", 25 0, L_0000016415102238;  1 drivers
L_0000016415102280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c5d90_0 .net/2u *"_ivl_106", 31 0, L_0000016415102280;  1 drivers
v00000164150c5930_0 .net *"_ivl_108", 0 0, L_0000016415149f50;  1 drivers
L_00000164151022c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000164150c4490_0 .net/2u *"_ivl_110", 5 0, L_00000164151022c8;  1 drivers
v00000164150c4b70_0 .net *"_ivl_112", 0 0, L_000001641514b030;  1 drivers
v00000164150c5250_0 .net *"_ivl_115", 0 0, L_0000016415100e90;  1 drivers
v00000164150c40d0_0 .net *"_ivl_116", 47 0, L_000001641514b5d0;  1 drivers
L_0000016415102310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c5430_0 .net *"_ivl_119", 15 0, L_0000016415102310;  1 drivers
L_0000016415101e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000164150c5750_0 .net/2u *"_ivl_12", 5 0, L_0000016415101e48;  1 drivers
v00000164150c59d0_0 .net *"_ivl_120", 47 0, L_000001641514a590;  1 drivers
L_0000016415102358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c43f0_0 .net *"_ivl_123", 15 0, L_0000016415102358;  1 drivers
v00000164150c47b0_0 .net *"_ivl_125", 0 0, L_0000016415149eb0;  1 drivers
v00000164150c4170_0 .net *"_ivl_126", 31 0, L_000001641514a630;  1 drivers
v00000164150c5110_0 .net *"_ivl_128", 47 0, L_000001641514a270;  1 drivers
v00000164150c54d0_0 .net *"_ivl_130", 47 0, L_000001641514b3f0;  1 drivers
v00000164150c4c10_0 .net *"_ivl_132", 47 0, L_000001641514a130;  1 drivers
v00000164150c5b10_0 .net *"_ivl_134", 47 0, L_000001641514a310;  1 drivers
v00000164150c5bb0_0 .net *"_ivl_14", 0 0, L_00000164150c80f0;  1 drivers
v00000164150c4210_0 .net *"_ivl_140", 0 0, L_00000164151019f0;  1 drivers
L_00000164151023e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c4350_0 .net/2u *"_ivl_142", 31 0, L_00000164151023e8;  1 drivers
L_00000164151024c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000164150c4530_0 .net/2u *"_ivl_146", 5 0, L_00000164151024c0;  1 drivers
v00000164150c5cf0_0 .net *"_ivl_148", 0 0, L_000001641514a950;  1 drivers
L_0000016415102508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000164150c5890_0 .net/2u *"_ivl_150", 5 0, L_0000016415102508;  1 drivers
v00000164150c5c50_0 .net *"_ivl_152", 0 0, L_000001641514ab30;  1 drivers
v00000164150c4850_0 .net *"_ivl_155", 0 0, L_00000164151013d0;  1 drivers
L_0000016415102550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000164150c5570_0 .net/2u *"_ivl_156", 5 0, L_0000016415102550;  1 drivers
v00000164150c45d0_0 .net *"_ivl_158", 0 0, L_000001641514ae50;  1 drivers
L_0000016415101e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000164150c4670_0 .net/2u *"_ivl_16", 4 0, L_0000016415101e90;  1 drivers
v00000164150c48f0_0 .net *"_ivl_161", 0 0, L_0000016415100f00;  1 drivers
L_0000016415102598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c4cb0_0 .net/2u *"_ivl_162", 15 0, L_0000016415102598;  1 drivers
v00000164150c4d50_0 .net *"_ivl_164", 31 0, L_000001641514abd0;  1 drivers
v00000164150c4df0_0 .net *"_ivl_167", 0 0, L_000001641514ba30;  1 drivers
v00000164150c52f0_0 .net *"_ivl_168", 15 0, L_000001641514b350;  1 drivers
v00000164150c4e90_0 .net *"_ivl_170", 31 0, L_000001641514aef0;  1 drivers
v00000164150c4f30_0 .net *"_ivl_174", 31 0, L_000001641514b530;  1 drivers
L_00000164151025e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c4fd0_0 .net *"_ivl_177", 25 0, L_00000164151025e0;  1 drivers
L_0000016415102628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c6860_0 .net/2u *"_ivl_178", 31 0, L_0000016415102628;  1 drivers
v00000164150c60e0_0 .net *"_ivl_180", 0 0, L_000001641514b670;  1 drivers
L_0000016415102670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000164150c6a40_0 .net/2u *"_ivl_182", 5 0, L_0000016415102670;  1 drivers
v00000164150c6180_0 .net *"_ivl_184", 0 0, L_000001641514b710;  1 drivers
L_00000164151026b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000164150c7f80_0 .net/2u *"_ivl_186", 5 0, L_00000164151026b8;  1 drivers
v00000164150c6e00_0 .net *"_ivl_188", 0 0, L_000001641515d050;  1 drivers
v00000164150c71c0_0 .net *"_ivl_19", 4 0, L_00000164150c84b0;  1 drivers
v00000164150c6540_0 .net *"_ivl_191", 0 0, L_0000016415101b40;  1 drivers
v00000164150c7e40_0 .net *"_ivl_193", 0 0, L_00000164151018a0;  1 drivers
L_0000016415102700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000164150c7580_0 .net/2u *"_ivl_194", 5 0, L_0000016415102700;  1 drivers
v00000164150c62c0_0 .net *"_ivl_196", 0 0, L_000001641515c3d0;  1 drivers
L_0000016415102748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000164150c6fe0_0 .net/2u *"_ivl_198", 31 0, L_0000016415102748;  1 drivers
L_0000016415101db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000164150c6220_0 .net/2u *"_ivl_2", 5 0, L_0000016415101db8;  1 drivers
v00000164150c64a0_0 .net *"_ivl_20", 4 0, L_00000164150c9d10;  1 drivers
v00000164150c6ae0_0 .net *"_ivl_200", 31 0, L_000001641515cbf0;  1 drivers
v00000164150c6360_0 .net *"_ivl_204", 31 0, L_000001641515c470;  1 drivers
L_0000016415102790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c6720_0 .net *"_ivl_207", 25 0, L_0000016415102790;  1 drivers
L_00000164151027d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c7bc0_0 .net/2u *"_ivl_208", 31 0, L_00000164151027d8;  1 drivers
v00000164150c69a0_0 .net *"_ivl_210", 0 0, L_000001641515cf10;  1 drivers
L_0000016415102820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000164150c7da0_0 .net/2u *"_ivl_212", 5 0, L_0000016415102820;  1 drivers
v00000164150c7440_0 .net *"_ivl_214", 0 0, L_000001641515db90;  1 drivers
L_0000016415102868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000164150c6400_0 .net/2u *"_ivl_216", 5 0, L_0000016415102868;  1 drivers
v00000164150c7a80_0 .net *"_ivl_218", 0 0, L_000001641515d0f0;  1 drivers
v00000164150c7ee0_0 .net *"_ivl_221", 0 0, L_0000016415101210;  1 drivers
v00000164150c7940_0 .net *"_ivl_223", 0 0, L_00000164151012f0;  1 drivers
L_00000164151028b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000164150c7760_0 .net/2u *"_ivl_224", 5 0, L_00000164151028b0;  1 drivers
v00000164150c7080_0 .net *"_ivl_226", 0 0, L_000001641515d4b0;  1 drivers
v00000164150c76c0_0 .net *"_ivl_228", 31 0, L_000001641515d910;  1 drivers
v00000164150c7120_0 .net *"_ivl_24", 0 0, L_0000016415101910;  1 drivers
L_0000016415101ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000164150c67c0_0 .net/2u *"_ivl_26", 4 0, L_0000016415101ed8;  1 drivers
v00000164150c65e0_0 .net *"_ivl_29", 4 0, L_00000164150c8550;  1 drivers
v00000164150c6b80_0 .net *"_ivl_32", 0 0, L_00000164151010c0;  1 drivers
L_0000016415101f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000164150c6900_0 .net/2u *"_ivl_34", 4 0, L_0000016415101f20;  1 drivers
v00000164150c7800_0 .net *"_ivl_37", 4 0, L_00000164150c8730;  1 drivers
v00000164150c78a0_0 .net *"_ivl_40", 0 0, L_0000016415100d40;  1 drivers
L_0000016415101f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c79e0_0 .net/2u *"_ivl_42", 15 0, L_0000016415101f68;  1 drivers
v00000164150c6c20_0 .net *"_ivl_45", 15 0, L_000001641514bad0;  1 drivers
v00000164150c7260_0 .net *"_ivl_48", 0 0, L_0000016415100db0;  1 drivers
v00000164150c6cc0_0 .net *"_ivl_5", 5 0, L_00000164150c9270;  1 drivers
L_0000016415101fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c7c60_0 .net/2u *"_ivl_50", 36 0, L_0000016415101fb0;  1 drivers
L_0000016415101ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c6d60_0 .net/2u *"_ivl_52", 31 0, L_0000016415101ff8;  1 drivers
v00000164150c6680_0 .net *"_ivl_55", 4 0, L_0000016415149e10;  1 drivers
v00000164150c6ea0_0 .net *"_ivl_56", 36 0, L_000001641514a3b0;  1 drivers
v00000164150c6f40_0 .net *"_ivl_58", 36 0, L_000001641514a9f0;  1 drivers
v00000164150c7300_0 .net *"_ivl_62", 0 0, L_00000164151016e0;  1 drivers
L_0000016415102040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000164150c74e0_0 .net/2u *"_ivl_64", 5 0, L_0000016415102040;  1 drivers
v00000164150c73a0_0 .net *"_ivl_67", 5 0, L_000001641514ad10;  1 drivers
v00000164150c7620_0 .net *"_ivl_70", 0 0, L_00000164151017c0;  1 drivers
L_0000016415102088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c7b20_0 .net/2u *"_ivl_72", 57 0, L_0000016415102088;  1 drivers
L_00000164151020d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c7d00_0 .net/2u *"_ivl_74", 31 0, L_00000164151020d0;  1 drivers
v00000164150c8ff0_0 .net *"_ivl_77", 25 0, L_000001641514a4f0;  1 drivers
v00000164150c9090_0 .net *"_ivl_78", 57 0, L_000001641514adb0;  1 drivers
v00000164150c8870_0 .net *"_ivl_8", 0 0, L_0000016415100fe0;  1 drivers
v00000164150c87d0_0 .net *"_ivl_80", 57 0, L_0000016415149ff0;  1 drivers
L_0000016415102118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000164150c89b0_0 .net/2u *"_ivl_84", 31 0, L_0000016415102118;  1 drivers
L_0000016415102160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000164150c9810_0 .net/2u *"_ivl_88", 5 0, L_0000016415102160;  1 drivers
v00000164150c8910_0 .net *"_ivl_90", 0 0, L_000001641514bb70;  1 drivers
L_00000164151021a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000164150c9310_0 .net/2u *"_ivl_92", 5 0, L_00000164151021a8;  1 drivers
v00000164150c82d0_0 .net *"_ivl_94", 0 0, L_000001641514b7b0;  1 drivers
v00000164150c93b0_0 .net *"_ivl_97", 0 0, L_0000016415101520;  1 drivers
v00000164150c98b0_0 .net *"_ivl_98", 47 0, L_000001641514af90;  1 drivers
v00000164150c8a50_0 .net "adderResult", 31 0, L_000001641514a6d0;  1 drivers
v00000164150c8af0_0 .net "address", 31 0, L_000001641514aa90;  1 drivers
v00000164150c8b90_0 .net "clk", 0 0, L_0000016415101980;  alias, 1 drivers
v00000164150c8c30_0 .var "cycles_consumed", 31 0;
v00000164150c9450_0 .net "extImm", 31 0, L_000001641514b490;  1 drivers
v00000164150c9e50_0 .net "funct", 5 0, L_000001641514bc10;  1 drivers
v00000164150c8cd0_0 .net "hlt", 0 0, v00000164150944d0_0;  1 drivers
v00000164150c96d0_0 .net "imm", 15 0, L_000001641514ac70;  1 drivers
v00000164150c8e10_0 .net "immediate", 31 0, L_000001641515bf70;  1 drivers
v00000164150c9770_0 .net "input_clk", 0 0, v00000164150c9130_0;  1 drivers
v00000164150c8eb0_0 .net "instruction", 31 0, L_000001641514a810;  1 drivers
v00000164150c94f0_0 .net "memoryReadData", 31 0, v00000164150c2fc0_0;  1 drivers
v00000164150c9f90_0 .net "nextPC", 31 0, L_000001641514a1d0;  1 drivers
v00000164150c9590_0 .net "opcode", 5 0, L_00000164150c9c70;  1 drivers
v00000164150c9630_0 .net "rd", 4 0, L_00000164150c8190;  1 drivers
v00000164150c9950_0 .net "readData1", 31 0, L_0000016415101a60;  1 drivers
v00000164150c8370_0 .net "readData1_w", 31 0, L_000001641515cfb0;  1 drivers
v00000164150c8690_0 .net "readData2", 31 0, L_0000016415101830;  1 drivers
v00000164150c8230_0 .net "rs", 4 0, L_00000164150c85f0;  1 drivers
v00000164150c8d70_0 .net "rst", 0 0, v00000164150c9bd0_0;  1 drivers
v00000164150c99f0_0 .net "rt", 4 0, L_000001641514b990;  1 drivers
v00000164150c9db0_0 .net "shamt", 31 0, L_000001641514a450;  1 drivers
v00000164150c8410_0 .net "wire_instruction", 31 0, L_0000016415101130;  1 drivers
v00000164150c9a90_0 .net "writeData", 31 0, L_000001641515d690;  1 drivers
v00000164150c9b30_0 .net "zero", 0 0, L_000001641515d190;  1 drivers
L_00000164150c9270 .part L_000001641514a810, 26, 6;
L_00000164150c9c70 .functor MUXZ 6, L_00000164150c9270, L_0000016415101db8, L_0000016415101050, C4<>;
L_00000164150c80f0 .cmp/eq 6, L_00000164150c9c70, L_0000016415101e48;
L_00000164150c84b0 .part L_000001641514a810, 11, 5;
L_00000164150c9d10 .functor MUXZ 5, L_00000164150c84b0, L_0000016415101e90, L_00000164150c80f0, C4<>;
L_00000164150c8190 .functor MUXZ 5, L_00000164150c9d10, L_0000016415101e00, L_0000016415100fe0, C4<>;
L_00000164150c8550 .part L_000001641514a810, 21, 5;
L_00000164150c85f0 .functor MUXZ 5, L_00000164150c8550, L_0000016415101ed8, L_0000016415101910, C4<>;
L_00000164150c8730 .part L_000001641514a810, 16, 5;
L_000001641514b990 .functor MUXZ 5, L_00000164150c8730, L_0000016415101f20, L_00000164151010c0, C4<>;
L_000001641514bad0 .part L_000001641514a810, 0, 16;
L_000001641514ac70 .functor MUXZ 16, L_000001641514bad0, L_0000016415101f68, L_0000016415100d40, C4<>;
L_0000016415149e10 .part L_000001641514a810, 6, 5;
L_000001641514a3b0 .concat [ 5 32 0 0], L_0000016415149e10, L_0000016415101ff8;
L_000001641514a9f0 .functor MUXZ 37, L_000001641514a3b0, L_0000016415101fb0, L_0000016415100db0, C4<>;
L_000001641514a450 .part L_000001641514a9f0, 0, 32;
L_000001641514ad10 .part L_000001641514a810, 0, 6;
L_000001641514bc10 .functor MUXZ 6, L_000001641514ad10, L_0000016415102040, L_00000164151016e0, C4<>;
L_000001641514a4f0 .part L_000001641514a810, 0, 26;
L_000001641514adb0 .concat [ 26 32 0 0], L_000001641514a4f0, L_00000164151020d0;
L_0000016415149ff0 .functor MUXZ 58, L_000001641514adb0, L_0000016415102088, L_00000164151017c0, C4<>;
L_000001641514aa90 .part L_0000016415149ff0, 0, 32;
L_000001641514b850 .arith/sum 32, v00000164150c31a0_0, L_0000016415102118;
L_000001641514bb70 .cmp/eq 6, L_00000164150c9c70, L_0000016415102160;
L_000001641514b7b0 .cmp/eq 6, L_00000164150c9c70, L_00000164151021a8;
L_000001641514af90 .concat [ 32 16 0 0], L_000001641514aa90, L_00000164151021f0;
L_000001641514a090 .concat [ 6 26 0 0], L_00000164150c9c70, L_0000016415102238;
L_0000016415149f50 .cmp/eq 32, L_000001641514a090, L_0000016415102280;
L_000001641514b030 .cmp/eq 6, L_000001641514bc10, L_00000164151022c8;
L_000001641514b5d0 .concat [ 32 16 0 0], L_0000016415101a60, L_0000016415102310;
L_000001641514a590 .concat [ 32 16 0 0], v00000164150c31a0_0, L_0000016415102358;
L_0000016415149eb0 .part L_000001641514ac70, 15, 1;
LS_000001641514a630_0_0 .concat [ 1 1 1 1], L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0;
LS_000001641514a630_0_4 .concat [ 1 1 1 1], L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0;
LS_000001641514a630_0_8 .concat [ 1 1 1 1], L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0;
LS_000001641514a630_0_12 .concat [ 1 1 1 1], L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0;
LS_000001641514a630_0_16 .concat [ 1 1 1 1], L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0;
LS_000001641514a630_0_20 .concat [ 1 1 1 1], L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0;
LS_000001641514a630_0_24 .concat [ 1 1 1 1], L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0;
LS_000001641514a630_0_28 .concat [ 1 1 1 1], L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0, L_0000016415149eb0;
LS_000001641514a630_1_0 .concat [ 4 4 4 4], LS_000001641514a630_0_0, LS_000001641514a630_0_4, LS_000001641514a630_0_8, LS_000001641514a630_0_12;
LS_000001641514a630_1_4 .concat [ 4 4 4 4], LS_000001641514a630_0_16, LS_000001641514a630_0_20, LS_000001641514a630_0_24, LS_000001641514a630_0_28;
L_000001641514a630 .concat [ 16 16 0 0], LS_000001641514a630_1_0, LS_000001641514a630_1_4;
L_000001641514a270 .concat [ 16 32 0 0], L_000001641514ac70, L_000001641514a630;
L_000001641514b3f0 .arith/sum 48, L_000001641514a590, L_000001641514a270;
L_000001641514a130 .functor MUXZ 48, L_000001641514b3f0, L_000001641514b5d0, L_0000016415100e90, C4<>;
L_000001641514a310 .functor MUXZ 48, L_000001641514a130, L_000001641514af90, L_0000016415101520, C4<>;
L_000001641514a6d0 .part L_000001641514a310, 0, 32;
L_000001641514a1d0 .functor MUXZ 32, L_000001641514b850, L_000001641514a6d0, v00000164150c28e0_0, C4<>;
L_000001641514a810 .functor MUXZ 32, L_0000016415101130, L_00000164151023e8, L_00000164151019f0, C4<>;
L_000001641514a950 .cmp/eq 6, L_00000164150c9c70, L_00000164151024c0;
L_000001641514ab30 .cmp/eq 6, L_00000164150c9c70, L_0000016415102508;
L_000001641514ae50 .cmp/eq 6, L_00000164150c9c70, L_0000016415102550;
L_000001641514abd0 .concat [ 16 16 0 0], L_000001641514ac70, L_0000016415102598;
L_000001641514ba30 .part L_000001641514ac70, 15, 1;
LS_000001641514b350_0_0 .concat [ 1 1 1 1], L_000001641514ba30, L_000001641514ba30, L_000001641514ba30, L_000001641514ba30;
LS_000001641514b350_0_4 .concat [ 1 1 1 1], L_000001641514ba30, L_000001641514ba30, L_000001641514ba30, L_000001641514ba30;
LS_000001641514b350_0_8 .concat [ 1 1 1 1], L_000001641514ba30, L_000001641514ba30, L_000001641514ba30, L_000001641514ba30;
LS_000001641514b350_0_12 .concat [ 1 1 1 1], L_000001641514ba30, L_000001641514ba30, L_000001641514ba30, L_000001641514ba30;
L_000001641514b350 .concat [ 4 4 4 4], LS_000001641514b350_0_0, LS_000001641514b350_0_4, LS_000001641514b350_0_8, LS_000001641514b350_0_12;
L_000001641514aef0 .concat [ 16 16 0 0], L_000001641514ac70, L_000001641514b350;
L_000001641514b490 .functor MUXZ 32, L_000001641514aef0, L_000001641514abd0, L_0000016415100f00, C4<>;
L_000001641514b530 .concat [ 6 26 0 0], L_00000164150c9c70, L_00000164151025e0;
L_000001641514b670 .cmp/eq 32, L_000001641514b530, L_0000016415102628;
L_000001641514b710 .cmp/eq 6, L_000001641514bc10, L_0000016415102670;
L_000001641515d050 .cmp/eq 6, L_000001641514bc10, L_00000164151026b8;
L_000001641515c3d0 .cmp/eq 6, L_00000164150c9c70, L_0000016415102700;
L_000001641515cbf0 .functor MUXZ 32, L_000001641514b490, L_0000016415102748, L_000001641515c3d0, C4<>;
L_000001641515bf70 .functor MUXZ 32, L_000001641515cbf0, L_000001641514a450, L_00000164151018a0, C4<>;
L_000001641515c470 .concat [ 6 26 0 0], L_00000164150c9c70, L_0000016415102790;
L_000001641515cf10 .cmp/eq 32, L_000001641515c470, L_00000164151027d8;
L_000001641515db90 .cmp/eq 6, L_000001641514bc10, L_0000016415102820;
L_000001641515d0f0 .cmp/eq 6, L_000001641514bc10, L_0000016415102868;
L_000001641515d4b0 .cmp/eq 6, L_00000164150c9c70, L_00000164151028b0;
L_000001641515d910 .functor MUXZ 32, L_0000016415101a60, v00000164150c31a0_0, L_000001641515d4b0, C4<>;
L_000001641515cfb0 .functor MUXZ 32, L_000001641515d910, L_0000016415101830, L_00000164151012f0, C4<>;
S_0000016415087e50 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000016415087cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001641508bd70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000016415100c60 .functor NOT 1, v0000016415093210_0, C4<0>, C4<0>, C4<0>;
v0000016415094110_0 .net *"_ivl_0", 0 0, L_0000016415100c60;  1 drivers
v0000016415092770_0 .net "in1", 31 0, L_0000016415101830;  alias, 1 drivers
v00000164150941b0_0 .net "in2", 31 0, L_000001641515bf70;  alias, 1 drivers
v0000016415092db0_0 .net "out", 31 0, L_000001641515d7d0;  alias, 1 drivers
v0000016415094250_0 .net "s", 0 0, v0000016415093210_0;  alias, 1 drivers
L_000001641515d7d0 .functor MUXZ 32, L_000001641515bf70, L_0000016415101830, L_0000016415100c60, C4<>;
S_00000164150a0eb0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000016415087cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000016415100090 .param/l "RType" 0 4 2, C4<000000>;
P_00000164151000c8 .param/l "add" 0 4 5, C4<100000>;
P_0000016415100100 .param/l "addi" 0 4 8, C4<001000>;
P_0000016415100138 .param/l "addu" 0 4 5, C4<100001>;
P_0000016415100170 .param/l "and_" 0 4 5, C4<100100>;
P_00000164151001a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000164151001e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000016415100218 .param/l "bne" 0 4 10, C4<000101>;
P_0000016415100250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016415100288 .param/l "j" 0 4 12, C4<000010>;
P_00000164151002c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000164151002f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000016415100330 .param/l "lw" 0 4 8, C4<100011>;
P_0000016415100368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000164151003a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000164151003d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000016415100410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016415100448 .param/l "sll" 0 4 6, C4<000000>;
P_0000016415100480 .param/l "slt" 0 4 5, C4<101010>;
P_00000164151004b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000164151004f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000016415100528 .param/l "sub" 0 4 5, C4<100010>;
P_0000016415100560 .param/l "subu" 0 4 5, C4<100011>;
P_0000016415100598 .param/l "sw" 0 4 8, C4<101011>;
P_00000164151005d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016415100608 .param/l "xori" 0 4 8, C4<001110>;
v00000164150932b0_0 .var "ALUOp", 3 0;
v0000016415093210_0 .var "ALUSrc", 0 0;
v0000016415093030_0 .var "MemReadEn", 0 0;
v00000164150928b0_0 .var "MemWriteEn", 0 0;
v0000016415093350_0 .var "MemtoReg", 0 0;
v00000164150942f0_0 .var "RegDst", 0 0;
v0000016415094390_0 .var "RegWriteEn", 0 0;
v0000016415093710_0 .net "funct", 5 0, L_000001641514bc10;  alias, 1 drivers
v00000164150944d0_0 .var "hlt", 0 0;
v0000016415092950_0 .net "opcode", 5 0, L_00000164150c9c70;  alias, 1 drivers
v0000016415094570_0 .net "rst", 0 0, v00000164150c9bd0_0;  alias, 1 drivers
E_000001641508c0f0 .event anyedge, v0000016415094570_0, v0000016415092950_0, v0000016415093710_0;
S_00000164150a1100 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000016415087cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001641508c370 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000016415101130 .functor BUFZ 32, L_000001641514b0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000164150929f0_0 .net "Data_Out", 31 0, L_0000016415101130;  alias, 1 drivers
v0000016415092bd0 .array "InstMem", 2047 0, 31 0;
v0000016415092a90_0 .net *"_ivl_0", 31 0, L_000001641514b0d0;  1 drivers
v00000164150933f0_0 .net *"_ivl_3", 10 0, L_000001641514b8f0;  1 drivers
v0000016415093a30_0 .net *"_ivl_4", 12 0, L_000001641514b170;  1 drivers
L_00000164151023a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016415093530_0 .net *"_ivl_7", 1 0, L_00000164151023a0;  1 drivers
v00000164150935d0_0 .net "addr", 31 0, v00000164150c31a0_0;  alias, 1 drivers
v0000016415093670_0 .var/i "i", 31 0;
L_000001641514b0d0 .array/port v0000016415092bd0, L_000001641514b170;
L_000001641514b8f0 .part v00000164150c31a0_0, 0, 11;
L_000001641514b170 .concat [ 11 2 0 0], L_000001641514b8f0, L_00000164151023a0;
S_0000016415031c90 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000016415087cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000016415101a60 .functor BUFZ 32, L_000001641514bcb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016415101830 .functor BUFZ 32, L_000001641514b2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016415093990_0 .net *"_ivl_0", 31 0, L_000001641514bcb0;  1 drivers
v0000016415093ad0_0 .net *"_ivl_10", 6 0, L_000001641514a770;  1 drivers
L_0000016415102478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000164150728c0_0 .net *"_ivl_13", 1 0, L_0000016415102478;  1 drivers
v00000164150741c0_0 .net *"_ivl_2", 6 0, L_000001641514b210;  1 drivers
L_0000016415102430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000164150c3ba0_0 .net *"_ivl_5", 1 0, L_0000016415102430;  1 drivers
v00000164150c3240_0 .net *"_ivl_8", 31 0, L_000001641514b2b0;  1 drivers
v00000164150c32e0_0 .net "clk", 0 0, L_0000016415101980;  alias, 1 drivers
v00000164150c22a0_0 .var/i "i", 31 0;
v00000164150c2660_0 .net "readData1", 31 0, L_0000016415101a60;  alias, 1 drivers
v00000164150c2ca0_0 .net "readData2", 31 0, L_0000016415101830;  alias, 1 drivers
v00000164150c25c0_0 .net "readRegister1", 4 0, L_00000164150c85f0;  alias, 1 drivers
v00000164150c36a0_0 .net "readRegister2", 4 0, L_000001641514b990;  alias, 1 drivers
v00000164150c2700 .array "registers", 31 0, 31 0;
v00000164150c23e0_0 .net "rst", 0 0, v00000164150c9bd0_0;  alias, 1 drivers
v00000164150c3d80_0 .net "we", 0 0, v0000016415094390_0;  alias, 1 drivers
v00000164150c3e20_0 .net "writeData", 31 0, L_000001641515d690;  alias, 1 drivers
v00000164150c34c0_0 .net "writeRegister", 4 0, L_000001641514a8b0;  alias, 1 drivers
E_000001641508c230/0 .event negedge, v0000016415094570_0;
E_000001641508c230/1 .event posedge, v00000164150c32e0_0;
E_000001641508c230 .event/or E_000001641508c230/0, E_000001641508c230/1;
L_000001641514bcb0 .array/port v00000164150c2700, L_000001641514b210;
L_000001641514b210 .concat [ 5 2 0 0], L_00000164150c85f0, L_0000016415102430;
L_000001641514b2b0 .array/port v00000164150c2700, L_000001641514a770;
L_000001641514a770 .concat [ 5 2 0 0], L_000001641514b990, L_0000016415102478;
S_0000016415031e20 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000016415031c90;
 .timescale 0 0;
v0000016415093850_0 .var/i "i", 31 0;
S_0000016414fe29c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000016415087cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001641508bfb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000016415101590 .functor NOT 1, v00000164150942f0_0, C4<0>, C4<0>, C4<0>;
v00000164150c3380_0 .net *"_ivl_0", 0 0, L_0000016415101590;  1 drivers
v00000164150c2200_0 .net "in1", 4 0, L_000001641514b990;  alias, 1 drivers
v00000164150c3420_0 .net "in2", 4 0, L_00000164150c8190;  alias, 1 drivers
v00000164150c3ec0_0 .net "out", 4 0, L_000001641514a8b0;  alias, 1 drivers
v00000164150c37e0_0 .net "s", 0 0, v00000164150942f0_0;  alias, 1 drivers
L_000001641514a8b0 .functor MUXZ 5, L_00000164150c8190, L_000001641514b990, L_0000016415101590, C4<>;
S_0000016414fe2b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000016415087cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001641508b7f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000016415100f70 .functor NOT 1, v0000016415093350_0, C4<0>, C4<0>, C4<0>;
v00000164150c2a20_0 .net *"_ivl_0", 0 0, L_0000016415100f70;  1 drivers
v00000164150c2d40_0 .net "in1", 31 0, v00000164150c3560_0;  alias, 1 drivers
v00000164150c2ac0_0 .net "in2", 31 0, v00000164150c2fc0_0;  alias, 1 drivers
v00000164150c2980_0 .net "out", 31 0, L_000001641515d690;  alias, 1 drivers
v00000164150c27a0_0 .net "s", 0 0, v0000016415093350_0;  alias, 1 drivers
L_000001641515d690 .functor MUXZ 32, v00000164150c2fc0_0, v00000164150c3560_0, L_0000016415100f70, C4<>;
S_0000016415031350 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000016415087cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000164150314e0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000016415031518 .param/l "AND" 0 9 12, C4<0010>;
P_0000016415031550 .param/l "NOR" 0 9 12, C4<0101>;
P_0000016415031588 .param/l "OR" 0 9 12, C4<0011>;
P_00000164150315c0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000164150315f8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000016415031630 .param/l "SLT" 0 9 12, C4<0110>;
P_0000016415031668 .param/l "SRL" 0 9 12, C4<1001>;
P_00000164150316a0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000164150316d8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000016415031710 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000016415031748 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000164151028f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000164150c20c0_0 .net/2u *"_ivl_0", 31 0, L_00000164151028f8;  1 drivers
v00000164150c2160_0 .net "opSel", 3 0, v00000164150932b0_0;  alias, 1 drivers
v00000164150c3a60_0 .net "operand1", 31 0, L_000001641515cfb0;  alias, 1 drivers
v00000164150c3b00_0 .net "operand2", 31 0, L_000001641515d7d0;  alias, 1 drivers
v00000164150c3560_0 .var "result", 31 0;
v00000164150c2480_0 .net "zero", 0 0, L_000001641515d190;  alias, 1 drivers
E_000001641508b830 .event anyedge, v00000164150932b0_0, v00000164150c3a60_0, v0000016415092db0_0;
L_000001641515d190 .cmp/eq 32, v00000164150c3560_0, L_00000164151028f8;
S_000001641501b3b0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000016415087cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000016415100650 .param/l "RType" 0 4 2, C4<000000>;
P_0000016415100688 .param/l "add" 0 4 5, C4<100000>;
P_00000164151006c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000164151006f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000016415100730 .param/l "and_" 0 4 5, C4<100100>;
P_0000016415100768 .param/l "andi" 0 4 8, C4<001100>;
P_00000164151007a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000164151007d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000016415100810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016415100848 .param/l "j" 0 4 12, C4<000010>;
P_0000016415100880 .param/l "jal" 0 4 12, C4<000011>;
P_00000164151008b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000164151008f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000016415100928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000016415100960 .param/l "or_" 0 4 5, C4<100101>;
P_0000016415100998 .param/l "ori" 0 4 8, C4<001101>;
P_00000164151009d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016415100a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000016415100a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000016415100a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000016415100ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000016415100ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000016415100b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000016415100b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000016415100b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016415100bc8 .param/l "xori" 0 4 8, C4<001110>;
v00000164150c28e0_0 .var "PCsrc", 0 0;
v00000164150c2b60_0 .net "funct", 5 0, L_000001641514bc10;  alias, 1 drivers
v00000164150c2340_0 .net "opcode", 5 0, L_00000164150c9c70;  alias, 1 drivers
v00000164150c2520_0 .net "operand1", 31 0, L_0000016415101a60;  alias, 1 drivers
v00000164150c3c40_0 .net "operand2", 31 0, L_000001641515d7d0;  alias, 1 drivers
v00000164150c2c00_0 .net "rst", 0 0, v00000164150c9bd0_0;  alias, 1 drivers
E_000001641508c3f0/0 .event anyedge, v0000016415094570_0, v0000016415092950_0, v00000164150c2660_0, v0000016415092db0_0;
E_000001641508c3f0/1 .event anyedge, v0000016415093710_0;
E_000001641508c3f0 .event/or E_000001641508c3f0/0, E_000001641508c3f0/1;
S_000001641501b540 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000016415087cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000164150c2840 .array "DataMem", 2047 0, 31 0;
v00000164150c2de0_0 .net "address", 31 0, v00000164150c3560_0;  alias, 1 drivers
v00000164150c2e80_0 .net "clock", 0 0, L_00000164151011a0;  1 drivers
v00000164150c2f20_0 .net "data", 31 0, L_0000016415101830;  alias, 1 drivers
v00000164150c3600_0 .var/i "i", 31 0;
v00000164150c2fc0_0 .var "q", 31 0;
v00000164150c3060_0 .net "rden", 0 0, v0000016415093030_0;  alias, 1 drivers
v00000164150c3100_0 .net "wren", 0 0, v00000164150928b0_0;  alias, 1 drivers
E_000001641508c570 .event posedge, v00000164150c2e80_0;
S_0000016415101c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000016415087cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001641508c430 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000164150c3880_0 .net "PCin", 31 0, L_000001641514a1d0;  alias, 1 drivers
v00000164150c31a0_0 .var "PCout", 31 0;
v00000164150c3740_0 .net "clk", 0 0, L_0000016415101980;  alias, 1 drivers
v00000164150c3920_0 .net "rst", 0 0, v00000164150c9bd0_0;  alias, 1 drivers
    .scope S_000001641501b3b0;
T_0 ;
    %wait E_000001641508c3f0;
    %load/vec4 v00000164150c2c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000164150c28e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000164150c2340_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000164150c2520_0;
    %load/vec4 v00000164150c3c40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000164150c2340_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000164150c2520_0;
    %load/vec4 v00000164150c3c40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000164150c2340_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000164150c2340_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000164150c2340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000164150c2b60_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000164150c28e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000016415101c20;
T_1 ;
    %wait E_000001641508c230;
    %load/vec4 v00000164150c3920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000164150c31a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000164150c3880_0;
    %assign/vec4 v00000164150c31a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000164150a1100;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016415093670_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000016415093670_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016415093670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016415092bd0, 0, 4;
    %load/vec4 v0000016415093670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016415093670_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936451, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016415092bd0, 0, 4;
    %pushi/vec4 539033602, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016415092bd0, 0, 4;
    %pushi/vec4 2097160, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016415092bd0, 0, 4;
    %pushi/vec4 537002107, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016415092bd0, 0, 4;
    %pushi/vec4 537067643, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016415092bd0, 0, 4;
    %pushi/vec4 537133179, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016415092bd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016415092bd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016415092bd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016415092bd0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016415092bd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016415092bd0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000164150a0eb0;
T_3 ;
    %wait E_000001641508c0f0;
    %load/vec4 v0000016415094570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000164150944d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016415093210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016415094390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000164150928b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016415093350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016415093030_0, 0;
    %assign/vec4 v00000164150942f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000164150944d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000164150932b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000016415093210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016415094390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000164150928b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016415093350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016415093030_0, 0, 1;
    %store/vec4 v00000164150942f0_0, 0, 1;
    %load/vec4 v0000016415092950_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164150944d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164150942f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415094390_0, 0;
    %load/vec4 v0000016415093710_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415093210_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415093210_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415094390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164150942f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415093210_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415094390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000164150942f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415093210_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415094390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415093210_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415094390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415093210_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415094390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415093210_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415094390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415093210_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415093030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415094390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415093210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415093350_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000164150928b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016415093210_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000164150932b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000016415031c90;
T_4 ;
    %wait E_000001641508c230;
    %fork t_1, S_0000016415031e20;
    %jmp t_0;
    .scope S_0000016415031e20;
t_1 ;
    %load/vec4 v00000164150c23e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016415093850_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000016415093850_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016415093850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164150c2700, 0, 4;
    %load/vec4 v0000016415093850_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016415093850_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000164150c3d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000164150c3e20_0;
    %load/vec4 v00000164150c34c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164150c2700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164150c2700, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000016415031c90;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000016415031c90;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000164150c22a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000164150c22a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000164150c22a0_0;
    %ix/getv/s 4, v00000164150c22a0_0;
    %load/vec4a v00000164150c2700, 4;
    %ix/getv/s 4, v00000164150c22a0_0;
    %load/vec4a v00000164150c2700, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000164150c22a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000164150c22a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000016415031350;
T_6 ;
    %wait E_000001641508b830;
    %load/vec4 v00000164150c2160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000164150c3560_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000164150c3a60_0;
    %load/vec4 v00000164150c3b00_0;
    %add;
    %assign/vec4 v00000164150c3560_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000164150c3a60_0;
    %load/vec4 v00000164150c3b00_0;
    %sub;
    %assign/vec4 v00000164150c3560_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000164150c3a60_0;
    %load/vec4 v00000164150c3b00_0;
    %and;
    %assign/vec4 v00000164150c3560_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000164150c3a60_0;
    %load/vec4 v00000164150c3b00_0;
    %or;
    %assign/vec4 v00000164150c3560_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000164150c3a60_0;
    %load/vec4 v00000164150c3b00_0;
    %xor;
    %assign/vec4 v00000164150c3560_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000164150c3a60_0;
    %load/vec4 v00000164150c3b00_0;
    %or;
    %inv;
    %assign/vec4 v00000164150c3560_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000164150c3a60_0;
    %load/vec4 v00000164150c3b00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000164150c3560_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000164150c3b00_0;
    %load/vec4 v00000164150c3a60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000164150c3560_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000164150c3a60_0;
    %ix/getv 4, v00000164150c3b00_0;
    %shiftl 4;
    %assign/vec4 v00000164150c3560_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000164150c3a60_0;
    %ix/getv 4, v00000164150c3b00_0;
    %shiftr 4;
    %assign/vec4 v00000164150c3560_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001641501b540;
T_7 ;
    %wait E_000001641508c570;
    %load/vec4 v00000164150c3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000164150c2de0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000164150c2840, 4;
    %assign/vec4 v00000164150c2fc0_0, 0;
T_7.0 ;
    %load/vec4 v00000164150c3100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000164150c2f20_0;
    %ix/getv 3, v00000164150c2de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164150c2840, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001641501b540;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000164150c3600_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000164150c3600_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000164150c3600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000164150c2840, 0, 4;
    %load/vec4 v00000164150c3600_0;
    %addi 1, 0, 32;
    %store/vec4 v00000164150c3600_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001641501b540;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000164150c3600_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000164150c3600_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000164150c3600_0;
    %load/vec4a v00000164150c2840, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000164150c3600_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000164150c3600_0;
    %addi 1, 0, 32;
    %store/vec4 v00000164150c3600_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000016415087cc0;
T_10 ;
    %wait E_000001641508c230;
    %load/vec4 v00000164150c8d70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000164150c8c30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000164150c8c30_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000164150c8c30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000164150879a0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000164150c9130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000164150c9bd0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000164150879a0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000164150c9130_0;
    %inv;
    %assign/vec4 v00000164150c9130_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000164150879a0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./JR_Dependency(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000164150c9bd0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000164150c9bd0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v00000164150c9ef0_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
