;redcode
;assert 1
	SPL 0, 93
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #900
	SUB @127, 106
	SUB @127, 106
	SUB @0, @2
	MOV -207, <-120
	MOV -207, <-120
	MOV -1, <-20
	SLT #277, <1
	MOV -7, <-20
	SUB @0, @2
	SUB 12, @10
	SUB #72, @200
	ADD 270, 60
	SLT 121, 90
	SUB #72, @200
	JMP 12, <10
	MOV 912, -37
	SUB @127, 102
	JMP <121, 106
	SUB @0, @2
	SUB @127, 106
	SLT 121, 90
	SLT <277, <1
	MOV -7, <-20
	SUB @127, @106
	JMN <127, 106
	JMN -25, <12
	SLT #277, <1
	SLT #277, <1
	SUB 12, @10
	SLT #277, <1
	MOV -7, <-20
	SLT #277, <1
	SUB #72, @200
	MOV -7, <-20
	SLT 27, @11
	MOV -1, <-60
	MOV -1, <-60
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	DJN -7, @-60
	SLT 27, @11
	SLT 27, @11
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
