<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:12:21.299+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'nnlayer_Pipeline_VITIS_LOOP_51_2' (loop 'VITIS_LOOP_51_2'): Unable to schedule 'store' operation ('output_V_addr_write_ln54', HLS_Project/neural_layer.cpp:54) of constant 62720 on array 'output_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_V'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:12:15.351+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_1' (HLS_Project/neural_layer.cpp:83:43) in function 'nnlayer' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:12:13.477+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-24] C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_ref.h:640: Index for bit vector operation is out of bound." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:12:12.403+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Multi_DSP/HLS_Project/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1441. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=14)&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_nnlayer_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot nnlayer&#xD;&#xA;&#xD;&#xA;****** xsim v2021.2 (64-bit)&#xD;&#xA;  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021&#xD;&#xA;  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021&#xD;&#xA;    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/nnlayer/xsim_script.tcl&#xD;&#xA;# xsim {nnlayer} -autoloadwcfg -tclbatch {nnlayer.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source nnlayer.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 4 [n/a] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 4 [n/a] @ &quot;1495015000&quot;&#xD;&#xA;// RTL Simulation : 2 / 4 [n/a] @ &quot;2683755000&quot;&#xD;&#xA;// RTL Simulation : 3 / 4 [n/a] @ &quot;4022465000&quot;&#xD;&#xA;// RTL Simulation : 4 / 4 [n/a] @ &quot;5360875000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 5360935 ns : File &quot;C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Multi_DSP/HLS_Project/solution1/sim/verilog/nnlayer.autotb.v&quot; Line 305&#xD;&#xA;run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:15 . Memory (MB): peak = 1173.055 ; gain = 0.000&#xD;&#xA;## quit" projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:14:35.893+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Multi_DSP/HLS_Project/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1400. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:10.927+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Multi_DSP/HLS_Project/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1391. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:10.908+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Multi_DSP/HLS_Project/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1324. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:10.896+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Multi_DSP/HLS_Project/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1283. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:10.882+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Multi_DSP/HLS_Project/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1274. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:10.879+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Multi_DSP/HLS_Project/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1076. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:10.857+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Multi_DSP/HLS_Project/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1035. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:10.844+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Multi_DSP/HLS_Project/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1026. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:10.838+0200" type="Warning"/>
        <logs message="WARNING: Higher bound (16) or lower bound (8) out of range (16)." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.296+0200" type="Warning"/>
        <logs message="WARNING: Higher bound(16) or lower(8) bound out of range." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.286+0200" type="Warning"/>
        <logs message="WARNING: Out of bounds in range()" projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.274+0200" type="Warning"/>
        <logs message="WARNING: Higher bound (16) or lower bound (8) out of range (16)." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.261+0200" type="Warning"/>
        <logs message="WARNING: Higher bound(16) or lower(8) bound out of range." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.252+0200" type="Warning"/>
        <logs message="WARNING: Out of bounds in range()" projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.240+0200" type="Warning"/>
        <logs message="WARNING: Higher bound (16) or lower bound (8) out of range (16)." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.229+0200" type="Warning"/>
        <logs message="WARNING: Higher bound(16) or lower(8) bound out of range." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.215+0200" type="Warning"/>
        <logs message="WARNING: Out of bounds in range()" projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.197+0200" type="Warning"/>
        <logs message="WARNING: Higher bound (16) or lower bound (8) out of range (16)." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.188+0200" type="Warning"/>
        <logs message="WARNING: Higher bound(16) or lower(8) bound out of range." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.175+0200" type="Warning"/>
        <logs message="WARNING: Out of bounds in range()" projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.164+0200" type="Warning"/>
        <logs message="WARNING: Higher bound (16) or lower bound (8) out of range (16)." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.150+0200" type="Warning"/>
        <logs message="WARNING: Higher bound(16) or lower(8) bound out of range." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.138+0200" type="Warning"/>
        <logs message="WARNING: Out of bounds in range()" projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.113+0200" type="Warning"/>
        <logs message="WARNING: Higher bound (16) or lower bound (8) out of range (16)." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.098+0200" type="Warning"/>
        <logs message="WARNING: Higher bound(16) or lower(8) bound out of range." projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.073+0200" type="Warning"/>
        <logs message="WARNING: Out of bounds in range()" projectName="HLS_Project" solutionName="solution1" date="2022-05-10T10:13:05.060+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
