 
****************************************
Report : qor
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Tue Dec 27 20:17:12 2022
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             14.000
  Critical Path Length:        19.153
  Critical Path Slack:         24.513
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         6.472
  Critical Path Slack:          4.531
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'clk_p'
  -----------------------------------
  Levels of Logic:             14.000
  Critical Path Length:         7.363
  Critical Path Slack:         32.125
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               4101
  Buf/Inv Cell Count:             623
  Buf Cell Count:                 251
  Inv Cell Count:                 372
  CT Buf/Inv Cell Count:           15
  Combinational Cell Count:      3318
  Sequential Cell Count:          783
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       53841.670
  Noncombinational Area:    32723.847
  Buf/Inv Area:              5988.506
  Total Buffer Area:         2919.616
  Total Inverter Area:       3068.890
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  Net XLength        :     206865.125
  Net YLength        :     183136.094
  -----------------------------------
  Cell Area:                86565.518
  Design Area:              86565.518
  Net Length        :      390001.219


  Design Rules
  -----------------------------------
  Total Number of Nets:          4410
  Nets With Violations:            60
  Max Trans Violations:            38
  Max Cap Violations:               0
  Max Fanout Violations:           22
  -----------------------------------


  Hostname: c01n10

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.000
  Logic Optimization:                 0.000
  Mapping Optimization:              30.419
  -----------------------------------------
  Overall Compile Time:              46.252
  Overall Compile Wall Clock Time:   47.644

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
