{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524998269616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524998269628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 12:37:49 2018 " "Processing started: Sun Apr 29 12:37:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524998269628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524998269628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FFT128 -c FFT128 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FFT128 -c FFT128" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524998269629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1524998272086 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274430 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274450 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274450 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274451 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274451 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274451 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274451 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274451 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274451 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274451 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274451 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274452 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274452 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274452 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274452 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274452 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274452 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274452 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274453 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274453 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274453 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274453 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274453 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274453 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274453 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274453 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274454 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274454 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274454 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274454 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998274454 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274454 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274454 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274454 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274454 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274455 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274455 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274455 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274455 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274455 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274455 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274455 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274455 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274455 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274455 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274455 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274455 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274456 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274456 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274456 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274456 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274456 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274456 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274456 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274457 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274457 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274457 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274457 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274457 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274457 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274457 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998274458 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276645 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276645 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276645 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276646 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276646 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276646 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276646 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276647 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276647 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276647 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276647 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276648 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276648 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276648 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276648 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276648 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276649 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276649 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276649 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276649 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276649 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276650 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276650 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276650 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276650 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276650 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276650 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276651 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276651 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276651 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998276651 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276651 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276651 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276651 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276651 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276651 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276651 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276652 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276652 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276652 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276652 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276652 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276652 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276652 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276652 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276652 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276652 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276652 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276652 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276653 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276653 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276653 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276653 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276653 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276653 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276653 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276653 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276653 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276653 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276653 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276653 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998276654 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278925 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278926 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278926 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278926 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278926 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278927 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278927 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278927 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278927 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278927 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278928 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278928 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278928 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278928 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278929 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278929 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278929 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278929 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278929 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278930 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278930 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278930 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278930 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278930 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278930 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278931 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278931 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278931 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278931 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278931 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd " "Can't generate netlist output files because the file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1524998278931 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278931 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278932 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278932 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278932 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278932 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278932 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278932 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278932 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278932 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278932 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278932 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278932 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278933 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278933 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278933 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278933 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278933 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278933 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278933 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278934 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278934 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278934 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278934 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278934 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278934 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278934 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278934 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278935 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278935 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278935 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd " "Can't generate netlist output files because the license for encrypted file \"E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1524998278935 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 186 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 186 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524998279052 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 29 12:37:59 2018 " "Processing ended: Sun Apr 29 12:37:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524998279052 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524998279052 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524998279052 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1524998279052 ""}
