<stg><name>activation_accelerator_Pipeline_loop_2</name>


<trans_list>

<trans id="159" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i11 0, i11 %i_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i81

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.i81:0 %i = load i11 %i_16

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i81:1 %icmp_ln156 = icmp_eq  i11 %i, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i81:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i81:3 %add_ln156 = add i11 %i, i11 1

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i81:4 %br_ln156 = br i1 %icmp_ln156, void %for.inc.i81.split, void %if.end71.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i81.split:2 %lshr_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i81.split:3 %zext_ln158 = zext i8 %lshr_ln6

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i81.split:4 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i81.split:5 %x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="x_2_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i81.split:6 %x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="x_4_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i81.split:7 %x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="x_6_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="11">
<![CDATA[
for.inc.i81.split:8 %trunc_ln158 = trunc i11 %i

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i81.split:9 %x_load = load i8 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i81.split:10 %x_2_load = load i8 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i81.split:11 %x_4_load = load i8 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i81.split:12 %x_6_load = load i8 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i81.split:22 %lshr_ln160_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln160_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="11">
<![CDATA[
for.inc.i81.split:32 %trunc_ln160 = trunc i11 %i

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.i81.split:33 %switch_ln160 = switch i3 %trunc_ln160, void %arrayidx21.i.case.7, i3 0, void %arrayidx21.i.case.0, i3 1, void %arrayidx21.i.case.1, i3 2, void %arrayidx21.i.case.2, i3 3, void %arrayidx21.i.case.3, i3 4, void %arrayidx21.i.case.4, i3 5, void %arrayidx21.i.case.5, i3 6, void %arrayidx21.i.case.6

]]></Node>
<StgValue><ssdm name="switch_ln160"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx21.i.exit:0 %store_ln156 = store i11 %add_ln156, i11 %i_16

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.exit:1 %br_ln156 = br void %for.inc.i81

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i81.split:9 %x_load = load i8 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i81.split:10 %x_2_load = load i8 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i81.split:11 %x_4_load = load i8 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i81.split:12 %x_6_load = load i8 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc.i81.split:13 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln158

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i81.split:14 %bitcast_ln158 = bitcast i32 %tmp_9

]]></Node>
<StgValue><ssdm name="bitcast_ln158"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:15 %xor_ln158 = xor i32 %bitcast_ln158, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln158"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i81.split:16 %bitcast_ln158_1 = bitcast i32 %xor_ln158

]]></Node>
<StgValue><ssdm name="bitcast_ln158_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:17 %tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="59" st_id="3" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:17 %tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="60" st_id="4" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:17 %tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="61" st_id="5" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:17 %tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="62" st_id="6" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:17 %tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="63" st_id="7" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:17 %tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="64" st_id="8" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:17 %tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="65" st_id="9" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:17 %tmp_s = fexp i32 @llvm.exp.f32, i32 %bitcast_ln158_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="66" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:18 %add_i1 = fadd i32 %tmp_s, i32 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="67" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:18 %add_i1 = fadd i32 %tmp_s, i32 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="68" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:18 %add_i1 = fadd i32 %tmp_s, i32 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="69" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:18 %add_i1 = fadd i32 %tmp_s, i32 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="70" st_id="14" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:19 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="71" st_id="15" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:19 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="72" st_id="16" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:19 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="73" st_id="17" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:19 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="74" st_id="18" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:19 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="75" st_id="19" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:19 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="76" st_id="20" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:19 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="77" st_id="21" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:19 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="78" st_id="22" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i81.split:19 %val = fdiv i32 1, i32 %add_i1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="79" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i81.split:20 %bitcast_ln160 = bitcast i32 %val

]]></Node>
<StgValue><ssdm name="bitcast_ln160"/></StgValue>
</operation>

<operation id="80" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i81.split:21 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln160, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="108" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
if.end71.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="81" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i81.split:0 %specpipeline_ln157 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln157"/></StgValue>
</operation>

<operation id="82" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i81.split:1 %specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln156"/></StgValue>
</operation>

<operation id="83" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i81.split:23 %zext_ln160 = zext i7 %lshr_ln160_1

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="84" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i81.split:24 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96"/></StgValue>
</operation>

<operation id="85" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i81.split:25 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97"/></StgValue>
</operation>

<operation id="86" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i81.split:26 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98"/></StgValue>
</operation>

<operation id="87" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i81.split:27 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99"/></StgValue>
</operation>

<operation id="88" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i81.split:28 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100"/></StgValue>
</operation>

<operation id="89" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i81.split:29 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101"/></StgValue>
</operation>

<operation id="90" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i81.split:30 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102"/></StgValue>
</operation>

<operation id="91" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i81.split:31 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103"/></StgValue>
</operation>

<operation id="92" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx21.i.case.6:0 %store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="93" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.case.6:1 %br_ln160 = br void %arrayidx21.i.exit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="94" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx21.i.case.5:0 %store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="95" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.case.5:1 %br_ln160 = br void %arrayidx21.i.exit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="96" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx21.i.case.4:0 %store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="97" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.case.4:1 %br_ln160 = br void %arrayidx21.i.exit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="98" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx21.i.case.3:0 %store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="99" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.case.3:1 %br_ln160 = br void %arrayidx21.i.exit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="100" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx21.i.case.2:0 %store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="101" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.case.2:1 %br_ln160 = br void %arrayidx21.i.exit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="102" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx21.i.case.1:0 %store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="103" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.case.1:1 %br_ln160 = br void %arrayidx21.i.exit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="104" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx21.i.case.0:0 %store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="105" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.case.0:1 %br_ln160 = br void %arrayidx21.i.exit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="106" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx21.i.case.7:0 %store_ln160 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="107" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln160" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx21.i.case.7:1 %br_ln160 = br void %arrayidx21.i.exit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="160" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="161" name="x_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="162" name="x_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="163" name="x_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="164" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="165" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="166" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="167" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="168" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="169" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="170" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="171" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="173" from="StgValue_172" to="i_16" fromId="172" toId="26">
</dataflow>
<dataflow id="175" from="StgValue_174" to="store_ln0" fromId="174" toId="27">
</dataflow>
<dataflow id="176" from="i_16" to="store_ln0" fromId="26" toId="27">
</dataflow>
<dataflow id="177" from="i_16" to="i" fromId="26" toId="29">
</dataflow>
<dataflow id="178" from="i" to="icmp_ln156" fromId="29" toId="30">
</dataflow>
<dataflow id="180" from="StgValue_179" to="icmp_ln156" fromId="179" toId="30">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="181" toId="31">
</dataflow>
<dataflow id="184" from="StgValue_183" to="empty" fromId="183" toId="31">
</dataflow>
<dataflow id="185" from="StgValue_183" to="empty" fromId="183" toId="31">
</dataflow>
<dataflow id="186" from="StgValue_183" to="empty" fromId="183" toId="31">
</dataflow>
<dataflow id="187" from="i" to="add_ln156" fromId="29" toId="32">
</dataflow>
<dataflow id="189" from="StgValue_188" to="add_ln156" fromId="188" toId="32">
</dataflow>
<dataflow id="190" from="icmp_ln156" to="br_ln156" fromId="30" toId="33">
</dataflow>
<dataflow id="192" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="lshr_ln6" fromId="191" toId="34">
</dataflow>
<dataflow id="193" from="i" to="lshr_ln6" fromId="29" toId="34">
</dataflow>
<dataflow id="195" from="StgValue_194" to="lshr_ln6" fromId="194" toId="34">
</dataflow>
<dataflow id="197" from="StgValue_196" to="lshr_ln6" fromId="196" toId="34">
</dataflow>
<dataflow id="198" from="lshr_ln6" to="zext_ln158" fromId="34" toId="35">
</dataflow>
<dataflow id="199" from="x" to="x_addr" fromId="160" toId="36">
</dataflow>
<dataflow id="201" from="StgValue_200" to="x_addr" fromId="200" toId="36">
</dataflow>
<dataflow id="202" from="zext_ln158" to="x_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="203" from="x_2" to="x_2_addr" fromId="161" toId="37">
</dataflow>
<dataflow id="204" from="StgValue_200" to="x_2_addr" fromId="200" toId="37">
</dataflow>
<dataflow id="205" from="zext_ln158" to="x_2_addr" fromId="35" toId="37">
</dataflow>
<dataflow id="206" from="x_4" to="x_4_addr" fromId="162" toId="38">
</dataflow>
<dataflow id="207" from="StgValue_200" to="x_4_addr" fromId="200" toId="38">
</dataflow>
<dataflow id="208" from="zext_ln158" to="x_4_addr" fromId="35" toId="38">
</dataflow>
<dataflow id="209" from="x_6" to="x_6_addr" fromId="163" toId="39">
</dataflow>
<dataflow id="210" from="StgValue_200" to="x_6_addr" fromId="200" toId="39">
</dataflow>
<dataflow id="211" from="zext_ln158" to="x_6_addr" fromId="35" toId="39">
</dataflow>
<dataflow id="212" from="i" to="trunc_ln158" fromId="29" toId="40">
</dataflow>
<dataflow id="213" from="x_addr" to="x_load" fromId="36" toId="41">
</dataflow>
<dataflow id="214" from="x_2_addr" to="x_2_load" fromId="37" toId="42">
</dataflow>
<dataflow id="215" from="x_4_addr" to="x_4_load" fromId="38" toId="43">
</dataflow>
<dataflow id="216" from="x_6_addr" to="x_6_load" fromId="39" toId="44">
</dataflow>
<dataflow id="218" from="_ssdm_op_PartSelect.i7.i11.i32.i32" to="lshr_ln160_1" fromId="217" toId="45">
</dataflow>
<dataflow id="219" from="i" to="lshr_ln160_1" fromId="29" toId="45">
</dataflow>
<dataflow id="221" from="StgValue_220" to="lshr_ln160_1" fromId="220" toId="45">
</dataflow>
<dataflow id="222" from="StgValue_196" to="lshr_ln160_1" fromId="196" toId="45">
</dataflow>
<dataflow id="223" from="i" to="trunc_ln160" fromId="29" toId="46">
</dataflow>
<dataflow id="224" from="trunc_ln160" to="switch_ln160" fromId="46" toId="47">
</dataflow>
<dataflow id="226" from="StgValue_225" to="switch_ln160" fromId="225" toId="47">
</dataflow>
<dataflow id="228" from="StgValue_227" to="switch_ln160" fromId="227" toId="47">
</dataflow>
<dataflow id="230" from="StgValue_229" to="switch_ln160" fromId="229" toId="47">
</dataflow>
<dataflow id="232" from="StgValue_231" to="switch_ln160" fromId="231" toId="47">
</dataflow>
<dataflow id="234" from="StgValue_233" to="switch_ln160" fromId="233" toId="47">
</dataflow>
<dataflow id="236" from="StgValue_235" to="switch_ln160" fromId="235" toId="47">
</dataflow>
<dataflow id="238" from="StgValue_237" to="switch_ln160" fromId="237" toId="47">
</dataflow>
<dataflow id="239" from="add_ln156" to="store_ln156" fromId="32" toId="48">
</dataflow>
<dataflow id="240" from="i_16" to="store_ln156" fromId="26" toId="48">
</dataflow>
<dataflow id="241" from="x_addr" to="x_load" fromId="36" toId="50">
</dataflow>
<dataflow id="242" from="x_2_addr" to="x_2_load" fromId="37" toId="51">
</dataflow>
<dataflow id="243" from="x_4_addr" to="x_4_load" fromId="38" toId="52">
</dataflow>
<dataflow id="244" from="x_6_addr" to="x_6_load" fromId="39" toId="53">
</dataflow>
<dataflow id="246" from="_ssdm_op_Mux.ap_auto.4f32.i2" to="tmp_9" fromId="245" toId="54">
</dataflow>
<dataflow id="247" from="x_load" to="tmp_9" fromId="50" toId="54">
</dataflow>
<dataflow id="248" from="x_2_load" to="tmp_9" fromId="51" toId="54">
</dataflow>
<dataflow id="249" from="x_4_load" to="tmp_9" fromId="52" toId="54">
</dataflow>
<dataflow id="250" from="x_6_load" to="tmp_9" fromId="53" toId="54">
</dataflow>
<dataflow id="251" from="trunc_ln158" to="tmp_9" fromId="40" toId="54">
</dataflow>
<dataflow id="252" from="tmp_9" to="bitcast_ln158" fromId="54" toId="55">
</dataflow>
<dataflow id="253" from="bitcast_ln158" to="xor_ln158" fromId="55" toId="56">
</dataflow>
<dataflow id="255" from="StgValue_254" to="xor_ln158" fromId="254" toId="56">
</dataflow>
<dataflow id="256" from="xor_ln158" to="bitcast_ln158_1" fromId="56" toId="57">
</dataflow>
<dataflow id="258" from="llvm.exp.f32" to="tmp_s" fromId="257" toId="58">
</dataflow>
<dataflow id="259" from="bitcast_ln158_1" to="tmp_s" fromId="57" toId="58">
</dataflow>
<dataflow id="260" from="llvm.exp.f32" to="tmp_s" fromId="257" toId="59">
</dataflow>
<dataflow id="261" from="bitcast_ln158_1" to="tmp_s" fromId="57" toId="59">
</dataflow>
<dataflow id="262" from="llvm.exp.f32" to="tmp_s" fromId="257" toId="60">
</dataflow>
<dataflow id="263" from="bitcast_ln158_1" to="tmp_s" fromId="57" toId="60">
</dataflow>
<dataflow id="264" from="llvm.exp.f32" to="tmp_s" fromId="257" toId="61">
</dataflow>
<dataflow id="265" from="bitcast_ln158_1" to="tmp_s" fromId="57" toId="61">
</dataflow>
<dataflow id="266" from="llvm.exp.f32" to="tmp_s" fromId="257" toId="62">
</dataflow>
<dataflow id="267" from="bitcast_ln158_1" to="tmp_s" fromId="57" toId="62">
</dataflow>
<dataflow id="268" from="llvm.exp.f32" to="tmp_s" fromId="257" toId="63">
</dataflow>
<dataflow id="269" from="bitcast_ln158_1" to="tmp_s" fromId="57" toId="63">
</dataflow>
<dataflow id="270" from="llvm.exp.f32" to="tmp_s" fromId="257" toId="64">
</dataflow>
<dataflow id="271" from="bitcast_ln158_1" to="tmp_s" fromId="57" toId="64">
</dataflow>
<dataflow id="272" from="llvm.exp.f32" to="tmp_s" fromId="257" toId="65">
</dataflow>
<dataflow id="273" from="bitcast_ln158_1" to="tmp_s" fromId="57" toId="65">
</dataflow>
<dataflow id="274" from="tmp_s" to="add_i1" fromId="65" toId="66">
</dataflow>
<dataflow id="276" from="StgValue_275" to="add_i1" fromId="275" toId="66">
</dataflow>
<dataflow id="277" from="tmp_s" to="add_i1" fromId="65" toId="67">
</dataflow>
<dataflow id="278" from="StgValue_275" to="add_i1" fromId="275" toId="67">
</dataflow>
<dataflow id="279" from="tmp_s" to="add_i1" fromId="65" toId="68">
</dataflow>
<dataflow id="280" from="StgValue_275" to="add_i1" fromId="275" toId="68">
</dataflow>
<dataflow id="281" from="tmp_s" to="add_i1" fromId="65" toId="69">
</dataflow>
<dataflow id="282" from="StgValue_275" to="add_i1" fromId="275" toId="69">
</dataflow>
<dataflow id="283" from="StgValue_275" to="val" fromId="275" toId="70">
</dataflow>
<dataflow id="284" from="add_i1" to="val" fromId="69" toId="70">
</dataflow>
<dataflow id="285" from="StgValue_275" to="val" fromId="275" toId="71">
</dataflow>
<dataflow id="286" from="add_i1" to="val" fromId="69" toId="71">
</dataflow>
<dataflow id="287" from="StgValue_275" to="val" fromId="275" toId="72">
</dataflow>
<dataflow id="288" from="add_i1" to="val" fromId="69" toId="72">
</dataflow>
<dataflow id="289" from="StgValue_275" to="val" fromId="275" toId="73">
</dataflow>
<dataflow id="290" from="add_i1" to="val" fromId="69" toId="73">
</dataflow>
<dataflow id="291" from="StgValue_275" to="val" fromId="275" toId="74">
</dataflow>
<dataflow id="292" from="add_i1" to="val" fromId="69" toId="74">
</dataflow>
<dataflow id="293" from="StgValue_275" to="val" fromId="275" toId="75">
</dataflow>
<dataflow id="294" from="add_i1" to="val" fromId="69" toId="75">
</dataflow>
<dataflow id="295" from="StgValue_275" to="val" fromId="275" toId="76">
</dataflow>
<dataflow id="296" from="add_i1" to="val" fromId="69" toId="76">
</dataflow>
<dataflow id="297" from="StgValue_275" to="val" fromId="275" toId="77">
</dataflow>
<dataflow id="298" from="add_i1" to="val" fromId="69" toId="77">
</dataflow>
<dataflow id="299" from="StgValue_275" to="val" fromId="275" toId="78">
</dataflow>
<dataflow id="300" from="add_i1" to="val" fromId="69" toId="78">
</dataflow>
<dataflow id="301" from="val" to="bitcast_ln160" fromId="78" toId="79">
</dataflow>
<dataflow id="303" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="trunc_ln" fromId="302" toId="80">
</dataflow>
<dataflow id="304" from="bitcast_ln160" to="trunc_ln" fromId="79" toId="80">
</dataflow>
<dataflow id="306" from="StgValue_305" to="trunc_ln" fromId="305" toId="80">
</dataflow>
<dataflow id="308" from="StgValue_307" to="trunc_ln" fromId="307" toId="80">
</dataflow>
<dataflow id="310" from="_ssdm_op_SpecPipeline" to="specpipeline_ln157" fromId="309" toId="81">
</dataflow>
<dataflow id="311" from="StgValue_172" to="specpipeline_ln157" fromId="172" toId="81">
</dataflow>
<dataflow id="313" from="StgValue_312" to="specpipeline_ln157" fromId="312" toId="81">
</dataflow>
<dataflow id="314" from="StgValue_312" to="specpipeline_ln157" fromId="312" toId="81">
</dataflow>
<dataflow id="315" from="StgValue_312" to="specpipeline_ln157" fromId="312" toId="81">
</dataflow>
<dataflow id="317" from="empty_1" to="specpipeline_ln157" fromId="316" toId="81">
</dataflow>
<dataflow id="319" from="_ssdm_op_SpecLoopName" to="specloopname_ln156" fromId="318" toId="82">
</dataflow>
<dataflow id="321" from="empty" to="specloopname_ln156" fromId="320" toId="82">
</dataflow>
<dataflow id="322" from="lshr_ln160_1" to="zext_ln160" fromId="45" toId="83">
</dataflow>
<dataflow id="323" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96" fromId="164" toId="84">
</dataflow>
<dataflow id="324" from="StgValue_200" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96" fromId="200" toId="84">
</dataflow>
<dataflow id="325" from="zext_ln160" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96" fromId="83" toId="84">
</dataflow>
<dataflow id="326" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97" fromId="165" toId="85">
</dataflow>
<dataflow id="327" from="StgValue_200" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97" fromId="200" toId="85">
</dataflow>
<dataflow id="328" from="zext_ln160" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97" fromId="83" toId="85">
</dataflow>
<dataflow id="329" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98" fromId="166" toId="86">
</dataflow>
<dataflow id="330" from="StgValue_200" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98" fromId="200" toId="86">
</dataflow>
<dataflow id="331" from="zext_ln160" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98" fromId="83" toId="86">
</dataflow>
<dataflow id="332" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99" fromId="167" toId="87">
</dataflow>
<dataflow id="333" from="StgValue_200" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99" fromId="200" toId="87">
</dataflow>
<dataflow id="334" from="zext_ln160" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99" fromId="83" toId="87">
</dataflow>
<dataflow id="335" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100" fromId="168" toId="88">
</dataflow>
<dataflow id="336" from="StgValue_200" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100" fromId="200" toId="88">
</dataflow>
<dataflow id="337" from="zext_ln160" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100" fromId="83" toId="88">
</dataflow>
<dataflow id="338" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101" fromId="169" toId="89">
</dataflow>
<dataflow id="339" from="StgValue_200" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101" fromId="200" toId="89">
</dataflow>
<dataflow id="340" from="zext_ln160" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101" fromId="83" toId="89">
</dataflow>
<dataflow id="341" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102" fromId="170" toId="90">
</dataflow>
<dataflow id="342" from="StgValue_200" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102" fromId="200" toId="90">
</dataflow>
<dataflow id="343" from="zext_ln160" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102" fromId="83" toId="90">
</dataflow>
<dataflow id="344" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103" fromId="171" toId="91">
</dataflow>
<dataflow id="345" from="StgValue_200" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103" fromId="200" toId="91">
</dataflow>
<dataflow id="346" from="zext_ln160" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103" fromId="83" toId="91">
</dataflow>
<dataflow id="347" from="trunc_ln" to="store_ln160" fromId="80" toId="92">
</dataflow>
<dataflow id="348" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102" to="store_ln160" fromId="90" toId="92">
</dataflow>
<dataflow id="349" from="trunc_ln" to="store_ln160" fromId="80" toId="94">
</dataflow>
<dataflow id="350" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101" to="store_ln160" fromId="89" toId="94">
</dataflow>
<dataflow id="351" from="trunc_ln" to="store_ln160" fromId="80" toId="96">
</dataflow>
<dataflow id="352" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100" to="store_ln160" fromId="88" toId="96">
</dataflow>
<dataflow id="353" from="trunc_ln" to="store_ln160" fromId="80" toId="98">
</dataflow>
<dataflow id="354" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_99" to="store_ln160" fromId="87" toId="98">
</dataflow>
<dataflow id="355" from="trunc_ln" to="store_ln160" fromId="80" toId="100">
</dataflow>
<dataflow id="356" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_98" to="store_ln160" fromId="86" toId="100">
</dataflow>
<dataflow id="357" from="trunc_ln" to="store_ln160" fromId="80" toId="102">
</dataflow>
<dataflow id="358" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_97" to="store_ln160" fromId="85" toId="102">
</dataflow>
<dataflow id="359" from="trunc_ln" to="store_ln160" fromId="80" toId="104">
</dataflow>
<dataflow id="360" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_96" to="store_ln160" fromId="84" toId="104">
</dataflow>
<dataflow id="361" from="trunc_ln" to="store_ln160" fromId="80" toId="106">
</dataflow>
<dataflow id="362" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103" to="store_ln160" fromId="91" toId="106">
</dataflow>
<dataflow id="363" from="icmp_ln156" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="364" from="trunc_ln160" to="StgValue_24" fromId="46" toId="24">
</dataflow>
<dataflow id="365" from="icmp_ln156" to="StgValue_23" fromId="30" toId="23">
</dataflow>
</dataflows>


</stg>
