
*** Running vivado
    with args -log system_DVIClocking_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_DVIClocking_1_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\0678c\AppData\Roaming/Xilinx/Vivado/2023.1/strategies/Vivado Implementation Defaults.Vivado Implementation 2023.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2023.1/strategies/VDI2023.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\0678c\AppData\Roaming/Xilinx/Vivado/2023.1/strategies/Vivado Implementation Defaults_2.Vivado Implementation 2023.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2023.1/strategies/VDI2023.psg'
source system_DVIClocking_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.887 ; gain = 161.766
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.ipdefs/repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.ip_user_files/ip/edge_detect_hw_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/0678c/Documents/EE_277/Lab9/Lab9/Zybo-Z7-10-HDMI-hw.xpr/Zybo-Z7-10-HDMI-hw.xpr/hw/hw.ipdefs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.4'. The one found in IP location 'c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.ipdefs/repo/vivado-library/ip/rgb2dvi' will take precedence over the same IP in location c:/Users/0678c/Documents/EE_277/Lab9/Lab9/Zybo-Z7-10-HDMI-hw.xpr/Zybo-Z7-10-HDMI-hw.xpr/hw/hw.ipdefs/repo/vivado-library/ip/rgb2dvi
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.ipdefs/repo/vivado-library/if/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'c:/Users/0678c/Documents/EE_277/Lab9/Lab9/Zybo-Z7-10-HDMI-hw.xpr/Zybo-Z7-10-HDMI-hw.xpr/hw/hw.ipdefs/repo/vivado-library/if/tmds_v1_0/tmds.xml'
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_DVIClocking_1_0
Command: synth_design -top system_DVIClocking_1_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18696
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.781 ; gain = 409.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_DVIClocking_1_0' [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ip/system_DVIClocking_1_0/synth/system_DVIClocking_1_0.vhd:66]
INFO: [Synth 8-3491] module 'DVIClocking' declared at 'C:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/DVIClocking.vhd:34' bound to instance 'U0' of component 'DVIClocking' [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ip/system_DVIClocking_1_0/synth/system_DVIClocking_1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DVIClocking' [C:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/DVIClocking.vhd:42]
INFO: [Synth 8-113] binding component instance 'SerialClkBuffer' to cell 'BUFIO' [C:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/DVIClocking.vhd:47]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'PixelClkBuffer' to cell 'BUFR' [C:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/DVIClocking.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [C:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/ResetBridge.vhd:65]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [C:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/SyncAsync.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (0#1) [C:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/SyncAsync.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (0#1) [C:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/ResetBridge.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'DVIClocking' (0#1) [C:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/DVIClocking.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'system_DVIClocking_1_0' (0#1) [c:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.gen/sources_1/bd/system/ip/system_DVIClocking_1_0/synth/system_DVIClocking_1_0.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2396.527 ; gain = 505.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2414.445 ; gain = 523.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2414.445 ; gain = 523.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2466.508 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFIO |     1|
|2     |BUFR  |     1|
|3     |LUT1  |     1|
|4     |FDCE  |     2|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2466.508 ; gain = 575.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2466.508 ; gain = 523.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2466.508 ; gain = 575.559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5a69c556
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2466.508 ; gain = 953.258
INFO: [Common 17-1381] The checkpoint 'C:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.runs/system_DVIClocking_1_0_synth_1/system_DVIClocking_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_DVIClocking_1_0, cache-ID = 881dea897fb4f8ff
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/0678c/Documents/EE_277/course_project/EE277-Final-Project-BaronE/final_proj/Zybo-Z7-10-Pcam-5C-hw.xpr/hw/hw.runs/system_DVIClocking_1_0_synth_1/system_DVIClocking_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_DVIClocking_1_0_utilization_synth.rpt -pb system_DVIClocking_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 24 21:43:23 2025...
