$date
	Mon Mar 17 09:42:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! parity_out $end
$var wire 1 " error $end
$var reg 4 # data [3:0] $end
$var reg 1 $ parity_in $end
$scope module DUT $end
$var wire 4 % data [3:0] $end
$var wire 1 " error $end
$var wire 1 $ parity_in $end
$var wire 1 ! parity_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1101 %
1$
b1101 #
0"
1!
$end
#10000
0$
0!
b1010 #
b1010 %
#20000
b0 #
b0 %
#30000
1"
1$
b1111 #
b1111 %
#40000
