# Step-Up-Converter experiments

## Level 1: A basic small step-up design

![basic schematic of an isolated step up converter](doc/2024-05-05_isolated_stepup_basic_schematic.jpg)

![on phase, no saturation](doc/2024-05-02_core_EI35_no_saturation.jpg)

![on phase, saturation of the core](doc/2024-05-02_core_EI35_saturation.jpg)

![off phase, avalance of the FET is limiting the voltage](doc/2024-05-02_core_EI35_input_avalance.jpg)

Output with no load
![output unloaded](doc/2024-05-02_core_EI35_output_unloaded.jpg)

Output with D and C
![output charged](doc/2024-05-02_core_EI35_output_charged.jpg)

## References

https://www.joretronik.de/Web_NT_Buch/Kap7_2/Kapitel7_2.html
