****************************************
Report : timing
	-path full
	-delay max
	-max_paths 50
Design : system
Version: 2002.03
Date   : Wed Dec 25 13:21:43 2002
****************************************


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[0]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/ACC_tmp_reg[0]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[0]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[1]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/ACC_tmp_reg[1]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[1]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[2]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/ACC_tmp_reg[2]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[2]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[3]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/ACC_tmp_reg[3]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[3]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[4]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/ACC_tmp_reg[4]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[4]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[5]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/ACC_tmp_reg[5]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[5]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[6]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/ACC_tmp_reg[6]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[6]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[7]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/ACC_tmp_reg[7]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[7]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[0]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/IXR_tmp_reg[0]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[0]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[1]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/IXR_tmp_reg[1]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[1]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[2]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/IXR_tmp_reg[2]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[2]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[3]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/IXR_tmp_reg[3]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[3]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[4]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/IXR_tmp_reg[4]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[4]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[5]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/IXR_tmp_reg[5]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[5]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[6]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/IXR_tmp_reg[6]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[6]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[7]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                               0.00       0.00 r
  i_cpu/i_ALUB/IXR_tmp_reg[7]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[7]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/C0_reg
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/C0_reg/CD (FD2)              0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/C0_reg/CP (FD2)                        24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/C1_reg
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/C1_reg/CD (FD2)              0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/C1_reg/CP (FD2)                        24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/C5_reg
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/C5_reg/CD (FD2)              0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/C5_reg/CP (FD2)                        24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/C6_reg
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/C6_reg/CD (FD2)              0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/C6_reg/CP (FD2)                        24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/C19_reg
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/C19_reg/CD (FD2)             0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/C19_reg/CP (FD2)                       24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/C20_reg
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/C20_reg/CD (FD2)             0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/C20_reg/CP (FD2)                       24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/C21_reg
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/C21_reg/CD (FD2)             0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/C21_reg/CP (FD2)                       24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/CH_reg[0]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/CH_reg[0]/CD (FD2)           0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/CH_reg[0]/CP (FD2)                     24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/CH_reg[1]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/CH_reg[1]/CD (FD2)           0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/CH_reg[1]/CP (FD2)                     24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/CH_reg[2]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/CH_reg[2]/CD (FD2)           0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/CH_reg[2]/CP (FD2)                     24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/CH_reg[3]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/CH_reg[3]/CD (FD2)           0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/CH_reg[3]/CP (FD2)                     24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/CH_reg[4]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/CH_reg[4]/CD (FD2)           0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/CH_reg[4]/CP (FD2)                     24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/alu_mode_reg[0]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/alu_mode_reg[0]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/alu_mode_reg[0]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/alu_mode_reg[1]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/alu_mode_reg[1]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/alu_mode_reg[1]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/alu_mode_reg[2]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/alu_mode_reg[2]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/alu_mode_reg[2]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/bus_mode_reg[0]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/bus_mode_reg[0]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/bus_mode_reg[0]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/bus_mode_reg[1]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/bus_mode_reg[1]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/bus_mode_reg[1]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/bus_mode_reg[2]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/bus_mode_reg[2]/CD (FD2)                    0.00       0.00 r
  data arrival time                                                  0.00

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/bus_mode_reg[2]/CP (FD2)                              24.50 r
  library recovery time                                  -0.50      24.00
  data required time                                                24.00
  ------------------------------------------------------------------------------
  data required time                                                24.00
  data arrival time                                                  0.00
  ------------------------------------------------------------------------------
  slack (MET)                                                       24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/carry_mode_reg
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/carry_mode_reg/CD (FD2)      0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/carry_mode_reg/CP (FD2)                24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/mux_sel_reg[0]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/mux_sel_reg[0]/CD (FD2)      0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/mux_sel_reg[0]/CP (FD2)                24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/mux_sel_reg[1]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/mux_sel_reg[1]/CD (FD2)      0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/mux_sel_reg[1]/CP (FD2)                24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/mux_sel_reg[2]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/mux_sel_reg[2]/CD (FD2)      0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/mux_sel_reg[2]/CP (FD2)                24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[0]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/next_MA_reg[0]/CD (FD2)      0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[0]/CP (FD2)                24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[1]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/next_MA_reg[1]/CD (FD2)      0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[1]/CP (FD2)                24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[2]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/next_MA_reg[2]/CD (FD2)      0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[2]/CP (FD2)                24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[3]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/next_MA_reg[3]/CD (FD2)      0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[3]/CP (FD2)                24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[4]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/next_MA_reg[4]/CD (FD2)      0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[4]/CP (FD2)                24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[5]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/next_MA_reg[5]/CD (FD2)      0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[5]/CP (FD2)                24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[6]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/next_MA_reg[6]/CD (FD2)      0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[6]/CP (FD2)                24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[7]
            (recovery check against rising-edge clock clock')
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                  0.00       0.00 r
  i_cpu/i_CCU/next_MA_reg[7]/CD (FD2)      0.00       0.00 r
  data arrival time                                   0.00

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[7]/CP (FD2)                24.50 r
  library recovery time                   -0.50      24.00
  data required time                                 24.00
  ---------------------------------------------------------------
  data required time                                 24.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        24.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_reg[0]
            (recovery check against rising-edge clock clock)
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                0.00       0.00 r
  i_cpu/i_ALUB/ACC_reg[0]/CD (FD2)         0.00       0.00 r
  data arrival time                                   0.00

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  i_cpu/i_ALUB/ACC_reg[0]/CP (FD2)                   49.50 r
  library recovery time                   -0.50      49.00
  data required time                                 49.00
  ---------------------------------------------------------------
  data required time                                 49.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        49.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_reg[1]
            (recovery check against rising-edge clock clock)
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                0.00       0.00 r
  i_cpu/i_ALUB/ACC_reg[1]/CD (FD2)         0.00       0.00 r
  data arrival time                                   0.00

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  i_cpu/i_ALUB/ACC_reg[1]/CP (FD2)                   49.50 r
  library recovery time                   -0.50      49.00
  data required time                                 49.00
  ---------------------------------------------------------------
  data required time                                 49.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        49.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_reg[2]
            (recovery check against rising-edge clock clock)
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                0.00       0.00 r
  i_cpu/i_ALUB/ACC_reg[2]/CD (FD2)         0.00       0.00 r
  data arrival time                                   0.00

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  i_cpu/i_ALUB/ACC_reg[2]/CP (FD2)                   49.50 r
  library recovery time                   -0.50      49.00
  data required time                                 49.00
  ---------------------------------------------------------------
  data required time                                 49.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        49.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_reg[3]
            (recovery check against rising-edge clock clock)
  Path Group: **async_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  reset (in)                               0.00       0.00 r
  i_cpu/reset (CPU)                        0.00       0.00 r
  i_cpu/i_ALUB/reset (ALUB)                0.00       0.00 r
  i_cpu/i_ALUB/ACC_reg[3]/CD (FD2)         0.00       0.00 r
  data arrival time                                   0.00

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  i_cpu/i_ALUB/ACC_reg[3]/CP (FD2)                   49.50 r
  library recovery time                   -0.50      49.00
  data required time                                 49.00
  ---------------------------------------------------------------
  data required time                                 49.00
  data arrival time                                   0.00
  ---------------------------------------------------------------
  slack (MET)                                        49.00


  Startpoint: i_cpu/i_CCU/CH_reg[2]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/U260
            (rising clock gating-check end-point clocked by clock)
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  i_cpu/i_CCU/CH_reg[2]/CP (FD2)           0.00      25.00 r
  i_cpu/i_CCU/CH_reg[2]/Q (FD2)            1.42      26.42 f
  i_cpu/i_CCU/CH[2] (CCU)                  0.00      26.42 f
  i_cpu/i_ALUB/CH[2] (ALUB)                0.00      26.42 f
  i_cpu/i_ALUB/U260/A (AN2)                0.00      26.42 f
  data arrival time                                  26.42

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  i_cpu/i_ALUB/U260/B (AN2)                          49.50 r
  clock gating setup time                 -0.50      49.00
  data required time                                 49.00
  ---------------------------------------------------------------
  data required time                                 49.00
  data arrival time                                 -26.42
  ---------------------------------------------------------------
  slack (MET)                                        22.58


  Startpoint: i_cpu/i_CCU/CH_reg[4]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/U261
            (rising clock gating-check end-point clocked by clock)
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  i_cpu/i_CCU/CH_reg[4]/CP (FD2)           0.00      25.00 r
  i_cpu/i_CCU/CH_reg[4]/Q (FD2)            1.42      26.42 f
  i_cpu/i_CCU/CH[4] (CCU)                  0.00      26.42 f
  i_cpu/i_ALUB/CH[4] (ALUB)                0.00      26.42 f
  i_cpu/i_ALUB/U261/A (AN2)                0.00      26.42 f
  data arrival time                                  26.42

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  i_cpu/i_ALUB/U261/B (AN2)                          49.50 r
  clock gating setup time                 -0.50      49.00
  data required time                                 49.00
  ---------------------------------------------------------------
  data required time                                 49.00
  data arrival time                                 -26.42
  ---------------------------------------------------------------
  slack (MET)                                        22.58


  Startpoint: i_cpu/i_CCU/CH_reg[3]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/U262
            (rising clock gating-check end-point clocked by clock)
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  i_cpu/i_CCU/CH_reg[3]/CP (FD2)           0.00      25.00 r
  i_cpu/i_CCU/CH_reg[3]/Q (FD2)            1.42      26.42 f
  i_cpu/i_CCU/CH[3] (CCU)                  0.00      26.42 f
  i_cpu/i_ALUB/CH[3] (ALUB)                0.00      26.42 f
  i_cpu/i_ALUB/U262/A (AN2)                0.00      26.42 f
  data arrival time                                  26.42

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  i_cpu/i_ALUB/U262/B (AN2)                          49.50 r
  clock gating setup time                 -0.50      49.00
  data required time                                 49.00
  ---------------------------------------------------------------
  data required time                                 49.00
  data arrival time                                 -26.42
  ---------------------------------------------------------------
  slack (MET)                                        22.58


  Startpoint: i_cpu/i_CCU/mux_sel_reg[2]/Q 
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/IXR_reg[7]/D 
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  i_cpu/i_CCU/mux_sel_reg[2]/CP (FD2)                     0.00      25.00 f
  i_cpu/i_CCU/mux_sel_reg[2]/Q (FD2)                      0.00      25.00 f
  i_cpu/i_PCU/U235/Z (IV)                                 0.67      25.67 r
  i_cpu/i_PCU/U193/Z (AN3)                               42.86      68.53 r
  i_cpu/i_PCU/U204/Z (AO2)                                0.55      69.08 f
  i_cpu/i_PCU/U171/Z (ND2)                               12.00      81.08 r
  i_cpu/i_ALUB/U279/Z (AO2)                               0.63      81.71 f
  i_cpu/i_ALUB/U252/Z (ND2)                               0.22      81.93 r
  i_cpu/i_ALUB/i_alu/sub_25_1/U8/Z (IV)                   0.67      82.60 f
  i_cpu/i_ALUB/i_alu/sub_25_1/U2_7/S (FA1)                6.14      88.74 r
  i_cpu/i_ALUB/i_alu/sub_25/U26/Z (IV)                    0.67      89.41 f
  i_cpu/i_ALUB/i_alu/sub_25/U18/Z (MUX21H)                1.21      90.62 f
  i_cpu/i_ALUB/i_alu/add_25/U5/Z (IV)                     0.67      91.29 r
  i_cpu/i_ALUB/i_alu/add_25/U4/Z (MUX21H)                 1.21      92.50 r
  i_cpu/i_ALUB/i_alu/U156/Z (AO2)                         0.55      93.05 f
  i_cpu/i_ALUB/i_alu/U181/Z (IV)                          0.67      93.72 r
  i_cpu/i_ALUB/i_alu/U101/Z (OR4)                         1.90      95.62 r
  i_cpu/i_ALUB/IXR_reg[7]/D (FD2)                         0.00      95.62 r
  data arrival time                                                 95.62 

  clock clock (rise edge)                                50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.50      49.50
  i_cpu/i_ALUB/IXR_reg[7]/CP (FD2)                                  49.50 r
  library setup time                                     -0.85      48.65
  data required time                                                48.65
  ------------------------------------------------------------------------------
  data required time                                                48.65
  data arrival time                                                -95.62
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -46.97


  Startpoint: i_cpu/i_CCU/bus_mode_reg[2]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/ACC_reg[5]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  i_cpu/i_CCU/bus_mode_reg[2]/CP (FD2)                    0.00      25.00 r
  i_cpu/i_CCU/bus_mode_reg[2]/Q (FD2)                     1.47      26.47 f
  i_cpu/i_CCU/bus_mode[2] (CCU)                           0.00      26.47 f
  i_cpu/i_ALUB/bus_mode[2] (ALUB)                         0.00      26.47 f
  i_cpu/i_ALUB/U244/Z (IV)                                0.67      27.14 r
  i_cpu/i_ALUB/U243/Z (IVP)                               0.52      27.67 f
  i_cpu/i_ALUB/U308/Z (IV)                                0.81      28.48 r
  i_cpu/i_ALUB/U265/Z (AN2)                               1.78      30.26 r
  i_cpu/i_ALUB/U311/Z (IV)                                0.21      30.47 f
  i_cpu/i_ALUB/U297/Z (ND2)                               0.64      31.11 r
  i_cpu/i_ALUB/U264/Z (AN2)                               1.63      32.74 r
  i_cpu/i_ALUB/U278/Z (AO2)                               0.63      33.37 f
  i_cpu/i_ALUB/U237/Z (ND2P)                              1.31      34.68 r
  i_cpu/i_ALUB/i_alu/b[0] (alu)                           0.00      34.68 r
  i_cpu/i_ALUB/i_alu/U176/Z (MUX21H)                      0.91      35.60 r
  i_cpu/i_ALUB/i_alu/U154/Z (ND2)                         0.22      35.81 f
  i_cpu/i_ALUB/i_alu/U155/Z (MUX21H)                      1.21      37.02 f
  i_cpu/i_ALUB/i_alu/U108/Z (OR4)                         1.90      38.92 f
  i_cpu/i_ALUB/i_alu/out[0] (alu)                         0.00      38.92 f
  i_cpu/i_ALUB/ALU[0] (ALUB)                              0.00      38.92 f
  i_cpu/i_PCU/ALU[0] (PCU)                                0.00      38.92 f
  i_cpu/i_PCU/U225/Z (AO2)                                1.08      40.00 r
  i_cpu/i_PCU/U178/Z (ND2)                                0.22      40.22 f
  i_cpu/i_PCU/IDB[0] (PCU)                                0.00      40.22 f
  i_cpu/i_ALUB/IDB[0] (ALUB)                              0.00      40.22 f
  i_cpu/i_ALUB/U293/Z (AO2)                               1.08      41.30 r
  i_cpu/i_ALUB/U259/Z (ND2)                               0.90      42.20 f
  i_cpu/i_ALUB/i_alu/a[0] (alu)                           0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/B[0] (alu_DW01_sub_9_0)     0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/U10/Z (IV)                  0.96      43.16 r
  i_cpu/i_ALUB/i_alu/sub_25_1/U2_0/S (FA1)                2.14      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25_1/DIFF[0] (alu_DW01_sub_9_0)
                                                          0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/A[0] (alu_DW01_dec_9_1)       0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/U11/Z (NR2)                   0.81      46.11 r
  i_cpu/i_ALUB/i_alu/sub_25/U27/Z (IV)                    0.33      46.43 f
  i_cpu/i_ALUB/i_alu/sub_25/U9/Z (ND2)                    0.91      47.35 r
  i_cpu/i_ALUB/i_alu/sub_25/SUM[1] (alu_DW01_dec_9_1)     0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/A[1] (alu_DW01_add_9_2)       0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/U23/Z (IV)                    0.21      47.55 f
  i_cpu/i_ALUB/i_alu/add_25/U22/Z (MUX21H)                1.21      48.76 f
  i_cpu/i_ALUB/i_alu/add_25/SUM[1] (alu_DW01_add_9_2)     0.00      48.76 f
  i_cpu/i_ALUB/i_alu/U162/Z (AO2)                         1.08      49.84 r
  i_cpu/i_ALUB/i_alu/U187/Z (IV)                          0.21      50.05 f
  i_cpu/i_ALUB/i_alu/U107/Z (OR4)                         1.90      51.95 f
  i_cpu/i_ALUB/i_alu/out[1] (alu)                         0.00      51.95 f
  i_cpu/i_ALUB/ALU[1] (ALUB)                              0.00      51.95 f
  i_cpu/i_PCU/ALU[1] (PCU)                                0.00      51.95 f
  i_cpu/i_PCU/U222/Z (AO2)                                1.08      53.04 r
  i_cpu/i_PCU/U177/Z (ND2)                                0.22      53.25 f
  i_cpu/i_PCU/IDB[1] (PCU)                                0.00      53.25 f
  i_cpu/i_ALUB/IDB[1] (ALUB)                              0.00      53.25 f
  i_cpu/i_ALUB/U291/Z (AO2)                               1.08      54.33 r
  i_cpu/i_ALUB/U258/Z (ND2)                               0.90      55.23 f
  i_cpu/i_ALUB/i_alu/a[1] (alu)                           0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[1] (alu_DW01_add_9_1)     0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_1/S (FA1)                2.31      57.54 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[1] (alu_DW01_add_9_1)
                                                          0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/A[1] (alu_DW01_add_9_3)       0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/U4/Z (AN2)                    0.91      58.46 r
  i_cpu/i_ALUB/i_alu/add_23/U22/Z (MUX21H)                0.91      59.37 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[2] (alu_DW01_add_9_3)     0.00      59.37 f
  i_cpu/i_ALUB/i_alu/U120/Z (AN2)                         0.82      60.19 f
  i_cpu/i_ALUB/i_alu/U106/Z (OR4)                         1.90      62.09 f
  i_cpu/i_ALUB/i_alu/out[2] (alu)                         0.00      62.09 f
  i_cpu/i_ALUB/ALU[2] (ALUB)                              0.00      62.09 f
  i_cpu/i_PCU/ALU[2] (PCU)                                0.00      62.09 f
  i_cpu/i_PCU/U219/Z (AO2)                                1.08      63.17 r
  i_cpu/i_PCU/U176/Z (ND2)                                0.22      63.39 f
  i_cpu/i_PCU/IDB[2] (PCU)                                0.00      63.39 f
  i_cpu/i_ALUB/IDB[2] (ALUB)                              0.00      63.39 f
  i_cpu/i_ALUB/U289/Z (AO2)                               1.08      64.47 r
  i_cpu/i_ALUB/U257/Z (ND2)                               0.90      65.37 f
  i_cpu/i_ALUB/i_alu/a[2] (alu)                           0.00      65.37 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[2] (alu_DW01_add_9_1)     0.00      65.37 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_2/S (FA1)                2.31      67.68 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[2] (alu_DW01_add_9_1)
                                                          0.00      67.68 r
  i_cpu/i_ALUB/i_alu/add_23/A[2] (alu_DW01_add_9_3)       0.00      67.68 r
  i_cpu/i_ALUB/i_alu/add_23/U21/Z (AN2)                   0.91      68.59 r
  i_cpu/i_ALUB/i_alu/add_23/U19/Z (MUX21H)                0.91      69.50 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[3] (alu_DW01_add_9_3)     0.00      69.50 f
  i_cpu/i_ALUB/i_alu/U118/Z (AN2)                         0.82      70.32 f
  i_cpu/i_ALUB/i_alu/U105/Z (OR4)                         1.90      72.22 f
  i_cpu/i_ALUB/i_alu/out[3] (alu)                         0.00      72.22 f
  i_cpu/i_ALUB/ALU[3] (ALUB)                              0.00      72.22 f
  i_cpu/i_PCU/ALU[3] (PCU)                                0.00      72.22 f
  i_cpu/i_PCU/U216/Z (AO2)                                1.08      73.31 r
  i_cpu/i_PCU/U175/Z (ND2)                                0.22      73.52 f
  i_cpu/i_PCU/IDB[3] (PCU)                                0.00      73.52 f
  i_cpu/i_ALUB/IDB[3] (ALUB)                              0.00      73.52 f
  i_cpu/i_ALUB/U287/Z (AO2)                               1.08      74.60 r
  i_cpu/i_ALUB/U256/Z (ND2)                               0.90      75.50 f
  i_cpu/i_ALUB/i_alu/a[3] (alu)                           0.00      75.50 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[3] (alu_DW01_add_9_1)     0.00      75.50 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_3/S (FA1)                2.31      77.81 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[3] (alu_DW01_add_9_1)
                                                          0.00      77.81 r
  i_cpu/i_ALUB/i_alu/add_23/A[3] (alu_DW01_add_9_3)       0.00      77.81 r
  i_cpu/i_ALUB/i_alu/add_23/U18/Z (AN2)                   0.91      78.73 r
  i_cpu/i_ALUB/i_alu/add_23/U16/Z (MUX21H)                0.91      79.64 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[4] (alu_DW01_add_9_3)     0.00      79.64 f
  i_cpu/i_ALUB/i_alu/U116/Z (AN2)                         0.82      80.46 f
  i_cpu/i_ALUB/i_alu/U104/Z (OR4)                         1.90      82.36 f
  i_cpu/i_ALUB/i_alu/out[4] (alu)                         0.00      82.36 f
  i_cpu/i_ALUB/ALU[4] (ALUB)                              0.00      82.36 f
  i_cpu/i_PCU/ALU[4] (PCU)                                0.00      82.36 f
  i_cpu/i_PCU/U213/Z (AO2)                                1.08      83.44 r
  i_cpu/i_PCU/U174/Z (ND2)                                0.22      83.66 f
  i_cpu/i_PCU/IDB[4] (PCU)                                0.00      83.66 f
  i_cpu/i_ALUB/IDB[4] (ALUB)                              0.00      83.66 f
  i_cpu/i_ALUB/U285/Z (AO2)                               1.08      84.74 r
  i_cpu/i_ALUB/U255/Z (ND2)                               0.90      85.64 f
  i_cpu/i_ALUB/i_alu/a[4] (alu)                           0.00      85.64 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[4] (alu_DW01_add_9_1)     0.00      85.64 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_4/S (FA1)                2.31      87.95 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[4] (alu_DW01_add_9_1)
                                                          0.00      87.95 r
  i_cpu/i_ALUB/i_alu/add_23/A[4] (alu_DW01_add_9_3)       0.00      87.95 r
  i_cpu/i_ALUB/i_alu/add_23/U15/Z (AN2)                   0.91      88.86 r
  i_cpu/i_ALUB/i_alu/add_23/U13/Z (MUX21H)                0.91      89.77 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[5] (alu_DW01_add_9_3)     0.00      89.77 f
  i_cpu/i_ALUB/i_alu/U114/Z (AN2)                         0.82      90.59 f
  i_cpu/i_ALUB/i_alu/U103/Z (OR4)                         1.90      92.49 f
  i_cpu/i_ALUB/i_alu/out[5] (alu)                         0.00      92.49 f
  i_cpu/i_ALUB/ACC_reg[5]/D (FD2)                         0.00      92.49 f
  data arrival time                                                 92.49

  clock clock (rise edge)                                50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.50      49.50
  i_cpu/i_ALUB/ACC_reg[5]/CP (FD2)                                  49.50 r
  library setup time                                     -0.85      48.65
  data required time                                                48.65
  ------------------------------------------------------------------------------
  data required time                                                48.65
  data arrival time                                                -92.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -43.84


  Startpoint: i_cpu/i_CCU/bus_mode_reg[2]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/IXR_reg[5]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  i_cpu/i_CCU/bus_mode_reg[2]/CP (FD2)                    0.00      25.00 r
  i_cpu/i_CCU/bus_mode_reg[2]/Q (FD2)                     1.47      26.47 f
  i_cpu/i_CCU/bus_mode[2] (CCU)                           0.00      26.47 f
  i_cpu/i_ALUB/bus_mode[2] (ALUB)                         0.00      26.47 f
  i_cpu/i_ALUB/U244/Z (IV)                                0.67      27.14 r
  i_cpu/i_ALUB/U243/Z (IVP)                               0.52      27.67 f
  i_cpu/i_ALUB/U308/Z (IV)                                0.81      28.48 r
  i_cpu/i_ALUB/U265/Z (AN2)                               1.78      30.26 r
  i_cpu/i_ALUB/U311/Z (IV)                                0.21      30.47 f
  i_cpu/i_ALUB/U297/Z (ND2)                               0.64      31.11 r
  i_cpu/i_ALUB/U264/Z (AN2)                               1.63      32.74 r
  i_cpu/i_ALUB/U278/Z (AO2)                               0.63      33.37 f
  i_cpu/i_ALUB/U237/Z (ND2P)                              1.31      34.68 r
  i_cpu/i_ALUB/i_alu/b[0] (alu)                           0.00      34.68 r
  i_cpu/i_ALUB/i_alu/U176/Z (MUX21H)                      0.91      35.60 r
  i_cpu/i_ALUB/i_alu/U154/Z (ND2)                         0.22      35.81 f
  i_cpu/i_ALUB/i_alu/U155/Z (MUX21H)                      1.21      37.02 f
  i_cpu/i_ALUB/i_alu/U108/Z (OR4)                         1.90      38.92 f
  i_cpu/i_ALUB/i_alu/out[0] (alu)                         0.00      38.92 f
  i_cpu/i_ALUB/ALU[0] (ALUB)                              0.00      38.92 f
  i_cpu/i_PCU/ALU[0] (PCU)                                0.00      38.92 f
  i_cpu/i_PCU/U225/Z (AO2)                                1.08      40.00 r
  i_cpu/i_PCU/U178/Z (ND2)                                0.22      40.22 f
  i_cpu/i_PCU/IDB[0] (PCU)                                0.00      40.22 f
  i_cpu/i_ALUB/IDB[0] (ALUB)                              0.00      40.22 f
  i_cpu/i_ALUB/U293/Z (AO2)                               1.08      41.30 r
  i_cpu/i_ALUB/U259/Z (ND2)                               0.90      42.20 f
  i_cpu/i_ALUB/i_alu/a[0] (alu)                           0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/B[0] (alu_DW01_sub_9_0)     0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/U10/Z (IV)                  0.96      43.16 r
  i_cpu/i_ALUB/i_alu/sub_25_1/U2_0/S (FA1)                2.14      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25_1/DIFF[0] (alu_DW01_sub_9_0)
                                                          0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/A[0] (alu_DW01_dec_9_1)       0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/U11/Z (NR2)                   0.81      46.11 r
  i_cpu/i_ALUB/i_alu/sub_25/U27/Z (IV)                    0.33      46.43 f
  i_cpu/i_ALUB/i_alu/sub_25/U9/Z (ND2)                    0.91      47.35 r
  i_cpu/i_ALUB/i_alu/sub_25/SUM[1] (alu_DW01_dec_9_1)     0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/A[1] (alu_DW01_add_9_2)       0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/U23/Z (IV)                    0.21      47.55 f
  i_cpu/i_ALUB/i_alu/add_25/U22/Z (MUX21H)                1.21      48.76 f
  i_cpu/i_ALUB/i_alu/add_25/SUM[1] (alu_DW01_add_9_2)     0.00      48.76 f
  i_cpu/i_ALUB/i_alu/U162/Z (AO2)                         1.08      49.84 r
  i_cpu/i_ALUB/i_alu/U187/Z (IV)                          0.21      50.05 f
  i_cpu/i_ALUB/i_alu/U107/Z (OR4)                         1.90      51.95 f
  i_cpu/i_ALUB/i_alu/out[1] (alu)                         0.00      51.95 f
  i_cpu/i_ALUB/ALU[1] (ALUB)                              0.00      51.95 f
  i_cpu/i_PCU/ALU[1] (PCU)                                0.00      51.95 f
  i_cpu/i_PCU/U222/Z (AO2)                                1.08      53.04 r
  i_cpu/i_PCU/U177/Z (ND2)                                0.22      53.25 f
  i_cpu/i_PCU/IDB[1] (PCU)                                0.00      53.25 f
  i_cpu/i_ALUB/IDB[1] (ALUB)                              0.00      53.25 f
  i_cpu/i_ALUB/U291/Z (AO2)                               1.08      54.33 r
  i_cpu/i_ALUB/U258/Z (ND2)                               0.90      55.23 f
  i_cpu/i_ALUB/i_alu/a[1] (alu)                           0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[1] (alu_DW01_add_9_1)     0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_1/S (FA1)                2.31      57.54 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[1] (alu_DW01_add_9_1)
                                                          0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/A[1] (alu_DW01_add_9_3)       0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/U4/Z (AN2)                    0.91      58.46 r
  i_cpu/i_ALUB/i_alu/add_23/U22/Z (MUX21H)                0.91      59.37 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[2] (alu_DW01_add_9_3)     0.00      59.37 f
  i_cpu/i_ALUB/i_alu/U120/Z (AN2)                         0.82      60.19 f
  i_cpu/i_ALUB/i_alu/U106/Z (OR4)                         1.90      62.09 f
  i_cpu/i_ALUB/i_alu/out[2] (alu)                         0.00      62.09 f
  i_cpu/i_ALUB/ALU[2] (ALUB)                              0.00      62.09 f
  i_cpu/i_PCU/ALU[2] (PCU)                                0.00      62.09 f
  i_cpu/i_PCU/U219/Z (AO2)                                1.08      63.17 r
  i_cpu/i_PCU/U176/Z (ND2)                                0.22      63.39 f
  i_cpu/i_PCU/IDB[2] (PCU)                                0.00      63.39 f
  i_cpu/i_ALUB/IDB[2] (ALUB)                              0.00      63.39 f
  i_cpu/i_ALUB/U289/Z (AO2)                               1.08      64.47 r
  i_cpu/i_ALUB/U257/Z (ND2)                               0.90      65.37 f
  i_cpu/i_ALUB/i_alu/a[2] (alu)                           0.00      65.37 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[2] (alu_DW01_add_9_1)     0.00      65.37 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_2/S (FA1)                2.31      67.68 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[2] (alu_DW01_add_9_1)
                                                          0.00      67.68 r
  i_cpu/i_ALUB/i_alu/add_23/A[2] (alu_DW01_add_9_3)       0.00      67.68 r
  i_cpu/i_ALUB/i_alu/add_23/U21/Z (AN2)                   0.91      68.59 r
  i_cpu/i_ALUB/i_alu/add_23/U19/Z (MUX21H)                0.91      69.50 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[3] (alu_DW01_add_9_3)     0.00      69.50 f
  i_cpu/i_ALUB/i_alu/U118/Z (AN2)                         0.82      70.32 f
  i_cpu/i_ALUB/i_alu/U105/Z (OR4)                         1.90      72.22 f
  i_cpu/i_ALUB/i_alu/out[3] (alu)                         0.00      72.22 f
  i_cpu/i_ALUB/ALU[3] (ALUB)                              0.00      72.22 f
  i_cpu/i_PCU/ALU[3] (PCU)                                0.00      72.22 f
  i_cpu/i_PCU/U216/Z (AO2)                                1.08      73.31 r
  i_cpu/i_PCU/U175/Z (ND2)                                0.22      73.52 f
  i_cpu/i_PCU/IDB[3] (PCU)                                0.00      73.52 f
  i_cpu/i_ALUB/IDB[3] (ALUB)                              0.00      73.52 f
  i_cpu/i_ALUB/U287/Z (AO2)                               1.08      74.60 r
  i_cpu/i_ALUB/U256/Z (ND2)                               0.90      75.50 f
  i_cpu/i_ALUB/i_alu/a[3] (alu)                           0.00      75.50 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[3] (alu_DW01_add_9_1)     0.00      75.50 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_3/S (FA1)                2.31      77.81 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[3] (alu_DW01_add_9_1)
                                                          0.00      77.81 r
  i_cpu/i_ALUB/i_alu/add_23/A[3] (alu_DW01_add_9_3)       0.00      77.81 r
  i_cpu/i_ALUB/i_alu/add_23/U18/Z (AN2)                   0.91      78.73 r
  i_cpu/i_ALUB/i_alu/add_23/U16/Z (MUX21H)                0.91      79.64 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[4] (alu_DW01_add_9_3)     0.00      79.64 f
  i_cpu/i_ALUB/i_alu/U116/Z (AN2)                         0.82      80.46 f
  i_cpu/i_ALUB/i_alu/U104/Z (OR4)                         1.90      82.36 f
  i_cpu/i_ALUB/i_alu/out[4] (alu)                         0.00      82.36 f
  i_cpu/i_ALUB/ALU[4] (ALUB)                              0.00      82.36 f
  i_cpu/i_PCU/ALU[4] (PCU)                                0.00      82.36 f
  i_cpu/i_PCU/U213/Z (AO2)                                1.08      83.44 r
  i_cpu/i_PCU/U174/Z (ND2)                                0.22      83.66 f
  i_cpu/i_PCU/IDB[4] (PCU)                                0.00      83.66 f
  i_cpu/i_ALUB/IDB[4] (ALUB)                              0.00      83.66 f
  i_cpu/i_ALUB/U285/Z (AO2)                               1.08      84.74 r
  i_cpu/i_ALUB/U255/Z (ND2)                               0.90      85.64 f
  i_cpu/i_ALUB/i_alu/a[4] (alu)                           0.00      85.64 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[4] (alu_DW01_add_9_1)     0.00      85.64 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_4/S (FA1)                2.31      87.95 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[4] (alu_DW01_add_9_1)
                                                          0.00      87.95 r
  i_cpu/i_ALUB/i_alu/add_23/A[4] (alu_DW01_add_9_3)       0.00      87.95 r
  i_cpu/i_ALUB/i_alu/add_23/U15/Z (AN2)                   0.91      88.86 r
  i_cpu/i_ALUB/i_alu/add_23/U13/Z (MUX21H)                0.91      89.77 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[5] (alu_DW01_add_9_3)     0.00      89.77 f
  i_cpu/i_ALUB/i_alu/U114/Z (AN2)                         0.82      90.59 f
  i_cpu/i_ALUB/i_alu/U103/Z (OR4)                         1.90      92.49 f
  i_cpu/i_ALUB/i_alu/out[5] (alu)                         0.00      92.49 f
  i_cpu/i_ALUB/IXR_reg[5]/D (FD2)                         0.00      92.49 f
  data arrival time                                                 92.49

  clock clock (rise edge)                                50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.50      49.50
  i_cpu/i_ALUB/IXR_reg[5]/CP (FD2)                                  49.50 r
  library setup time                                     -0.85      48.65
  data required time                                                48.65
  ------------------------------------------------------------------------------
  data required time                                                48.65
  data arrival time                                                -92.49
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -43.84


  Startpoint: i_cpu/i_CCU/bus_mode_reg[2]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/ACC_reg[4]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  i_cpu/i_CCU/bus_mode_reg[2]/CP (FD2)                    0.00      25.00 r
  i_cpu/i_CCU/bus_mode_reg[2]/Q (FD2)                     1.47      26.47 f
  i_cpu/i_CCU/bus_mode[2] (CCU)                           0.00      26.47 f
  i_cpu/i_ALUB/bus_mode[2] (ALUB)                         0.00      26.47 f
  i_cpu/i_ALUB/U244/Z (IV)                                0.67      27.14 r
  i_cpu/i_ALUB/U243/Z (IVP)                               0.52      27.67 f
  i_cpu/i_ALUB/U308/Z (IV)                                0.81      28.48 r
  i_cpu/i_ALUB/U265/Z (AN2)                               1.78      30.26 r
  i_cpu/i_ALUB/U311/Z (IV)                                0.21      30.47 f
  i_cpu/i_ALUB/U297/Z (ND2)                               0.64      31.11 r
  i_cpu/i_ALUB/U264/Z (AN2)                               1.63      32.74 r
  i_cpu/i_ALUB/U278/Z (AO2)                               0.63      33.37 f
  i_cpu/i_ALUB/U237/Z (ND2P)                              1.31      34.68 r
  i_cpu/i_ALUB/i_alu/b[0] (alu)                           0.00      34.68 r
  i_cpu/i_ALUB/i_alu/U176/Z (MUX21H)                      0.91      35.60 r
  i_cpu/i_ALUB/i_alu/U154/Z (ND2)                         0.22      35.81 f
  i_cpu/i_ALUB/i_alu/U155/Z (MUX21H)                      1.21      37.02 f
  i_cpu/i_ALUB/i_alu/U108/Z (OR4)                         1.90      38.92 f
  i_cpu/i_ALUB/i_alu/out[0] (alu)                         0.00      38.92 f
  i_cpu/i_ALUB/ALU[0] (ALUB)                              0.00      38.92 f
  i_cpu/i_PCU/ALU[0] (PCU)                                0.00      38.92 f
  i_cpu/i_PCU/U225/Z (AO2)                                1.08      40.00 r
  i_cpu/i_PCU/U178/Z (ND2)                                0.22      40.22 f
  i_cpu/i_PCU/IDB[0] (PCU)                                0.00      40.22 f
  i_cpu/i_ALUB/IDB[0] (ALUB)                              0.00      40.22 f
  i_cpu/i_ALUB/U293/Z (AO2)                               1.08      41.30 r
  i_cpu/i_ALUB/U259/Z (ND2)                               0.90      42.20 f
  i_cpu/i_ALUB/i_alu/a[0] (alu)                           0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/B[0] (alu_DW01_sub_9_0)     0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/U10/Z (IV)                  0.96      43.16 r
  i_cpu/i_ALUB/i_alu/sub_25_1/U2_0/S (FA1)                2.14      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25_1/DIFF[0] (alu_DW01_sub_9_0)
                                                          0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/A[0] (alu_DW01_dec_9_1)       0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/U11/Z (NR2)                   0.81      46.11 r
  i_cpu/i_ALUB/i_alu/sub_25/U27/Z (IV)                    0.33      46.43 f
  i_cpu/i_ALUB/i_alu/sub_25/U9/Z (ND2)                    0.91      47.35 r
  i_cpu/i_ALUB/i_alu/sub_25/SUM[1] (alu_DW01_dec_9_1)     0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/A[1] (alu_DW01_add_9_2)       0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/U23/Z (IV)                    0.21      47.55 f
  i_cpu/i_ALUB/i_alu/add_25/U22/Z (MUX21H)                1.21      48.76 f
  i_cpu/i_ALUB/i_alu/add_25/SUM[1] (alu_DW01_add_9_2)     0.00      48.76 f
  i_cpu/i_ALUB/i_alu/U162/Z (AO2)                         1.08      49.84 r
  i_cpu/i_ALUB/i_alu/U187/Z (IV)                          0.21      50.05 f
  i_cpu/i_ALUB/i_alu/U107/Z (OR4)                         1.90      51.95 f
  i_cpu/i_ALUB/i_alu/out[1] (alu)                         0.00      51.95 f
  i_cpu/i_ALUB/ALU[1] (ALUB)                              0.00      51.95 f
  i_cpu/i_PCU/ALU[1] (PCU)                                0.00      51.95 f
  i_cpu/i_PCU/U222/Z (AO2)                                1.08      53.04 r
  i_cpu/i_PCU/U177/Z (ND2)                                0.22      53.25 f
  i_cpu/i_PCU/IDB[1] (PCU)                                0.00      53.25 f
  i_cpu/i_ALUB/IDB[1] (ALUB)                              0.00      53.25 f
  i_cpu/i_ALUB/U291/Z (AO2)                               1.08      54.33 r
  i_cpu/i_ALUB/U258/Z (ND2)                               0.90      55.23 f
  i_cpu/i_ALUB/i_alu/a[1] (alu)                           0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[1] (alu_DW01_add_9_1)     0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_1/S (FA1)                2.31      57.54 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[1] (alu_DW01_add_9_1)
                                                          0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/A[1] (alu_DW01_add_9_3)       0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/U4/Z (AN2)                    0.91      58.46 r
  i_cpu/i_ALUB/i_alu/add_23/U22/Z (MUX21H)                0.91      59.37 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[2] (alu_DW01_add_9_3)     0.00      59.37 f
  i_cpu/i_ALUB/i_alu/U120/Z (AN2)                         0.82      60.19 f
  i_cpu/i_ALUB/i_alu/U106/Z (OR4)                         1.90      62.09 f
  i_cpu/i_ALUB/i_alu/out[2] (alu)                         0.00      62.09 f
  i_cpu/i_ALUB/ALU[2] (ALUB)                              0.00      62.09 f
  i_cpu/i_PCU/ALU[2] (PCU)                                0.00      62.09 f
  i_cpu/i_PCU/U219/Z (AO2)                                1.08      63.17 r
  i_cpu/i_PCU/U176/Z (ND2)                                0.22      63.39 f
  i_cpu/i_PCU/IDB[2] (PCU)                                0.00      63.39 f
  i_cpu/i_ALUB/IDB[2] (ALUB)                              0.00      63.39 f
  i_cpu/i_ALUB/U289/Z (AO2)                               1.08      64.47 r
  i_cpu/i_ALUB/U257/Z (ND2)                               0.90      65.37 f
  i_cpu/i_ALUB/i_alu/a[2] (alu)                           0.00      65.37 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[2] (alu_DW01_add_9_1)     0.00      65.37 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_2/S (FA1)                2.31      67.68 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[2] (alu_DW01_add_9_1)
                                                          0.00      67.68 r
  i_cpu/i_ALUB/i_alu/add_23/A[2] (alu_DW01_add_9_3)       0.00      67.68 r
  i_cpu/i_ALUB/i_alu/add_23/U21/Z (AN2)                   0.91      68.59 r
  i_cpu/i_ALUB/i_alu/add_23/U19/Z (MUX21H)                0.91      69.50 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[3] (alu_DW01_add_9_3)     0.00      69.50 f
  i_cpu/i_ALUB/i_alu/U118/Z (AN2)                         0.82      70.32 f
  i_cpu/i_ALUB/i_alu/U105/Z (OR4)                         1.90      72.22 f
  i_cpu/i_ALUB/i_alu/out[3] (alu)                         0.00      72.22 f
  i_cpu/i_ALUB/ALU[3] (ALUB)                              0.00      72.22 f
  i_cpu/i_PCU/ALU[3] (PCU)                                0.00      72.22 f
  i_cpu/i_PCU/U216/Z (AO2)                                1.08      73.31 r
  i_cpu/i_PCU/U175/Z (ND2)                                0.22      73.52 f
  i_cpu/i_PCU/IDB[3] (PCU)                                0.00      73.52 f
  i_cpu/i_ALUB/IDB[3] (ALUB)                              0.00      73.52 f
  i_cpu/i_ALUB/U287/Z (AO2)                               1.08      74.60 r
  i_cpu/i_ALUB/U256/Z (ND2)                               0.90      75.50 f
  i_cpu/i_ALUB/i_alu/a[3] (alu)                           0.00      75.50 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[3] (alu_DW01_add_9_1)     0.00      75.50 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_3/S (FA1)                2.31      77.81 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[3] (alu_DW01_add_9_1)
                                                          0.00      77.81 r
  i_cpu/i_ALUB/i_alu/add_23/A[3] (alu_DW01_add_9_3)       0.00      77.81 r
  i_cpu/i_ALUB/i_alu/add_23/U18/Z (AN2)                   0.91      78.73 r
  i_cpu/i_ALUB/i_alu/add_23/U16/Z (MUX21H)                0.91      79.64 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[4] (alu_DW01_add_9_3)     0.00      79.64 f
  i_cpu/i_ALUB/i_alu/U116/Z (AN2)                         0.82      80.46 f
  i_cpu/i_ALUB/i_alu/U104/Z (OR4)                         1.90      82.36 f
  i_cpu/i_ALUB/i_alu/out[4] (alu)                         0.00      82.36 f
  i_cpu/i_ALUB/ACC_reg[4]/D (FD2)                         0.00      82.36 f
  data arrival time                                                 82.36

  clock clock (rise edge)                                50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.50      49.50
  i_cpu/i_ALUB/ACC_reg[4]/CP (FD2)                                  49.50 r
  library setup time                                     -0.85      48.65
  data required time                                                48.65
  ------------------------------------------------------------------------------
  data required time                                                48.65
  data arrival time                                                -82.36
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -33.71


  Startpoint: i_cpu/i_CCU/bus_mode_reg[2]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/IXR_reg[4]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  i_cpu/i_CCU/bus_mode_reg[2]/CP (FD2)                    0.00      25.00 r
  i_cpu/i_CCU/bus_mode_reg[2]/Q (FD2)                     1.47      26.47 f
  i_cpu/i_CCU/bus_mode[2] (CCU)                           0.00      26.47 f
  i_cpu/i_ALUB/bus_mode[2] (ALUB)                         0.00      26.47 f
  i_cpu/i_ALUB/U244/Z (IV)                                0.67      27.14 r
  i_cpu/i_ALUB/U243/Z (IVP)                               0.52      27.67 f
  i_cpu/i_ALUB/U308/Z (IV)                                0.81      28.48 r
  i_cpu/i_ALUB/U265/Z (AN2)                               1.78      30.26 r
  i_cpu/i_ALUB/U311/Z (IV)                                0.21      30.47 f
  i_cpu/i_ALUB/U297/Z (ND2)                               0.64      31.11 r
  i_cpu/i_ALUB/U264/Z (AN2)                               1.63      32.74 r
  i_cpu/i_ALUB/U278/Z (AO2)                               0.63      33.37 f
  i_cpu/i_ALUB/U237/Z (ND2P)                              1.31      34.68 r
  i_cpu/i_ALUB/i_alu/b[0] (alu)                           0.00      34.68 r
  i_cpu/i_ALUB/i_alu/U176/Z (MUX21H)                      0.91      35.60 r
  i_cpu/i_ALUB/i_alu/U154/Z (ND2)                         0.22      35.81 f
  i_cpu/i_ALUB/i_alu/U155/Z (MUX21H)                      1.21      37.02 f
  i_cpu/i_ALUB/i_alu/U108/Z (OR4)                         1.90      38.92 f
  i_cpu/i_ALUB/i_alu/out[0] (alu)                         0.00      38.92 f
  i_cpu/i_ALUB/ALU[0] (ALUB)                              0.00      38.92 f
  i_cpu/i_PCU/ALU[0] (PCU)                                0.00      38.92 f
  i_cpu/i_PCU/U225/Z (AO2)                                1.08      40.00 r
  i_cpu/i_PCU/U178/Z (ND2)                                0.22      40.22 f
  i_cpu/i_PCU/IDB[0] (PCU)                                0.00      40.22 f
  i_cpu/i_ALUB/IDB[0] (ALUB)                              0.00      40.22 f
  i_cpu/i_ALUB/U293/Z (AO2)                               1.08      41.30 r
  i_cpu/i_ALUB/U259/Z (ND2)                               0.90      42.20 f
  i_cpu/i_ALUB/i_alu/a[0] (alu)                           0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/B[0] (alu_DW01_sub_9_0)     0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/U10/Z (IV)                  0.96      43.16 r
  i_cpu/i_ALUB/i_alu/sub_25_1/U2_0/S (FA1)                2.14      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25_1/DIFF[0] (alu_DW01_sub_9_0)
                                                          0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/A[0] (alu_DW01_dec_9_1)       0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/U11/Z (NR2)                   0.81      46.11 r
  i_cpu/i_ALUB/i_alu/sub_25/U27/Z (IV)                    0.33      46.43 f
  i_cpu/i_ALUB/i_alu/sub_25/U9/Z (ND2)                    0.91      47.35 r
  i_cpu/i_ALUB/i_alu/sub_25/SUM[1] (alu_DW01_dec_9_1)     0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/A[1] (alu_DW01_add_9_2)       0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/U23/Z (IV)                    0.21      47.55 f
  i_cpu/i_ALUB/i_alu/add_25/U22/Z (MUX21H)                1.21      48.76 f
  i_cpu/i_ALUB/i_alu/add_25/SUM[1] (alu_DW01_add_9_2)     0.00      48.76 f
  i_cpu/i_ALUB/i_alu/U162/Z (AO2)                         1.08      49.84 r
  i_cpu/i_ALUB/i_alu/U187/Z (IV)                          0.21      50.05 f
  i_cpu/i_ALUB/i_alu/U107/Z (OR4)                         1.90      51.95 f
  i_cpu/i_ALUB/i_alu/out[1] (alu)                         0.00      51.95 f
  i_cpu/i_ALUB/ALU[1] (ALUB)                              0.00      51.95 f
  i_cpu/i_PCU/ALU[1] (PCU)                                0.00      51.95 f
  i_cpu/i_PCU/U222/Z (AO2)                                1.08      53.04 r
  i_cpu/i_PCU/U177/Z (ND2)                                0.22      53.25 f
  i_cpu/i_PCU/IDB[1] (PCU)                                0.00      53.25 f
  i_cpu/i_ALUB/IDB[1] (ALUB)                              0.00      53.25 f
  i_cpu/i_ALUB/U291/Z (AO2)                               1.08      54.33 r
  i_cpu/i_ALUB/U258/Z (ND2)                               0.90      55.23 f
  i_cpu/i_ALUB/i_alu/a[1] (alu)                           0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[1] (alu_DW01_add_9_1)     0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_1/S (FA1)                2.31      57.54 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[1] (alu_DW01_add_9_1)
                                                          0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/A[1] (alu_DW01_add_9_3)       0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/U4/Z (AN2)                    0.91      58.46 r
  i_cpu/i_ALUB/i_alu/add_23/U22/Z (MUX21H)                0.91      59.37 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[2] (alu_DW01_add_9_3)     0.00      59.37 f
  i_cpu/i_ALUB/i_alu/U120/Z (AN2)                         0.82      60.19 f
  i_cpu/i_ALUB/i_alu/U106/Z (OR4)                         1.90      62.09 f
  i_cpu/i_ALUB/i_alu/out[2] (alu)                         0.00      62.09 f
  i_cpu/i_ALUB/ALU[2] (ALUB)                              0.00      62.09 f
  i_cpu/i_PCU/ALU[2] (PCU)                                0.00      62.09 f
  i_cpu/i_PCU/U219/Z (AO2)                                1.08      63.17 r
  i_cpu/i_PCU/U176/Z (ND2)                                0.22      63.39 f
  i_cpu/i_PCU/IDB[2] (PCU)                                0.00      63.39 f
  i_cpu/i_ALUB/IDB[2] (ALUB)                              0.00      63.39 f
  i_cpu/i_ALUB/U289/Z (AO2)                               1.08      64.47 r
  i_cpu/i_ALUB/U257/Z (ND2)                               0.90      65.37 f
  i_cpu/i_ALUB/i_alu/a[2] (alu)                           0.00      65.37 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[2] (alu_DW01_add_9_1)     0.00      65.37 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_2/S (FA1)                2.31      67.68 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[2] (alu_DW01_add_9_1)
                                                          0.00      67.68 r
  i_cpu/i_ALUB/i_alu/add_23/A[2] (alu_DW01_add_9_3)       0.00      67.68 r
  i_cpu/i_ALUB/i_alu/add_23/U21/Z (AN2)                   0.91      68.59 r
  i_cpu/i_ALUB/i_alu/add_23/U19/Z (MUX21H)                0.91      69.50 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[3] (alu_DW01_add_9_3)     0.00      69.50 f
  i_cpu/i_ALUB/i_alu/U118/Z (AN2)                         0.82      70.32 f
  i_cpu/i_ALUB/i_alu/U105/Z (OR4)                         1.90      72.22 f
  i_cpu/i_ALUB/i_alu/out[3] (alu)                         0.00      72.22 f
  i_cpu/i_ALUB/ALU[3] (ALUB)                              0.00      72.22 f
  i_cpu/i_PCU/ALU[3] (PCU)                                0.00      72.22 f
  i_cpu/i_PCU/U216/Z (AO2)                                1.08      73.31 r
  i_cpu/i_PCU/U175/Z (ND2)                                0.22      73.52 f
  i_cpu/i_PCU/IDB[3] (PCU)                                0.00      73.52 f
  i_cpu/i_ALUB/IDB[3] (ALUB)                              0.00      73.52 f
  i_cpu/i_ALUB/U287/Z (AO2)                               1.08      74.60 r
  i_cpu/i_ALUB/U256/Z (ND2)                               0.90      75.50 f
  i_cpu/i_ALUB/i_alu/a[3] (alu)                           0.00      75.50 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[3] (alu_DW01_add_9_1)     0.00      75.50 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_3/S (FA1)                2.31      77.81 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[3] (alu_DW01_add_9_1)
                                                          0.00      77.81 r
  i_cpu/i_ALUB/i_alu/add_23/A[3] (alu_DW01_add_9_3)       0.00      77.81 r
  i_cpu/i_ALUB/i_alu/add_23/U18/Z (AN2)                   0.91      78.73 r
  i_cpu/i_ALUB/i_alu/add_23/U16/Z (MUX21H)                0.91      79.64 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[4] (alu_DW01_add_9_3)     0.00      79.64 f
  i_cpu/i_ALUB/i_alu/U116/Z (AN2)                         0.82      80.46 f
  i_cpu/i_ALUB/i_alu/U104/Z (OR4)                         1.90      82.36 f
  i_cpu/i_ALUB/i_alu/out[4] (alu)                         0.00      82.36 f
  i_cpu/i_ALUB/IXR_reg[4]/D (FD2)                         0.00      82.36 f
  data arrival time                                                 82.36

  clock clock (rise edge)                                50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.50      49.50
  i_cpu/i_ALUB/IXR_reg[4]/CP (FD2)                                  49.50 r
  library setup time                                     -0.85      48.65
  data required time                                                48.65
  ------------------------------------------------------------------------------
  data required time                                                48.65
  data arrival time                                                -82.36
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -33.71


  Startpoint: i_cpu/i_CCU/bus_mode_reg[2]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/ACC_reg[3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  i_cpu/i_CCU/bus_mode_reg[2]/CP (FD2)                    0.00      25.00 r
  i_cpu/i_CCU/bus_mode_reg[2]/Q (FD2)                     1.47      26.47 f
  i_cpu/i_CCU/bus_mode[2] (CCU)                           0.00      26.47 f
  i_cpu/i_ALUB/bus_mode[2] (ALUB)                         0.00      26.47 f
  i_cpu/i_ALUB/U244/Z (IV)                                0.67      27.14 r
  i_cpu/i_ALUB/U243/Z (IVP)                               0.52      27.67 f
  i_cpu/i_ALUB/U308/Z (IV)                                0.81      28.48 r
  i_cpu/i_ALUB/U265/Z (AN2)                               1.78      30.26 r
  i_cpu/i_ALUB/U311/Z (IV)                                0.21      30.47 f
  i_cpu/i_ALUB/U297/Z (ND2)                               0.64      31.11 r
  i_cpu/i_ALUB/U264/Z (AN2)                               1.63      32.74 r
  i_cpu/i_ALUB/U278/Z (AO2)                               0.63      33.37 f
  i_cpu/i_ALUB/U237/Z (ND2P)                              1.31      34.68 r
  i_cpu/i_ALUB/i_alu/b[0] (alu)                           0.00      34.68 r
  i_cpu/i_ALUB/i_alu/U176/Z (MUX21H)                      0.91      35.60 r
  i_cpu/i_ALUB/i_alu/U154/Z (ND2)                         0.22      35.81 f
  i_cpu/i_ALUB/i_alu/U155/Z (MUX21H)                      1.21      37.02 f
  i_cpu/i_ALUB/i_alu/U108/Z (OR4)                         1.90      38.92 f
  i_cpu/i_ALUB/i_alu/out[0] (alu)                         0.00      38.92 f
  i_cpu/i_ALUB/ALU[0] (ALUB)                              0.00      38.92 f
  i_cpu/i_PCU/ALU[0] (PCU)                                0.00      38.92 f
  i_cpu/i_PCU/U225/Z (AO2)                                1.08      40.00 r
  i_cpu/i_PCU/U178/Z (ND2)                                0.22      40.22 f
  i_cpu/i_PCU/IDB[0] (PCU)                                0.00      40.22 f
  i_cpu/i_ALUB/IDB[0] (ALUB)                              0.00      40.22 f
  i_cpu/i_ALUB/U293/Z (AO2)                               1.08      41.30 r
  i_cpu/i_ALUB/U259/Z (ND2)                               0.90      42.20 f
  i_cpu/i_ALUB/i_alu/a[0] (alu)                           0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/B[0] (alu_DW01_sub_9_0)     0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/U10/Z (IV)                  0.96      43.16 r
  i_cpu/i_ALUB/i_alu/sub_25_1/U2_0/S (FA1)                2.14      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25_1/DIFF[0] (alu_DW01_sub_9_0)
                                                          0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/A[0] (alu_DW01_dec_9_1)       0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/U11/Z (NR2)                   0.81      46.11 r
  i_cpu/i_ALUB/i_alu/sub_25/U27/Z (IV)                    0.33      46.43 f
  i_cpu/i_ALUB/i_alu/sub_25/U9/Z (ND2)                    0.91      47.35 r
  i_cpu/i_ALUB/i_alu/sub_25/SUM[1] (alu_DW01_dec_9_1)     0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/A[1] (alu_DW01_add_9_2)       0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/U23/Z (IV)                    0.21      47.55 f
  i_cpu/i_ALUB/i_alu/add_25/U22/Z (MUX21H)                1.21      48.76 f
  i_cpu/i_ALUB/i_alu/add_25/SUM[1] (alu_DW01_add_9_2)     0.00      48.76 f
  i_cpu/i_ALUB/i_alu/U162/Z (AO2)                         1.08      49.84 r
  i_cpu/i_ALUB/i_alu/U187/Z (IV)                          0.21      50.05 f
  i_cpu/i_ALUB/i_alu/U107/Z (OR4)                         1.90      51.95 f
  i_cpu/i_ALUB/i_alu/out[1] (alu)                         0.00      51.95 f
  i_cpu/i_ALUB/ALU[1] (ALUB)                              0.00      51.95 f
  i_cpu/i_PCU/ALU[1] (PCU)                                0.00      51.95 f
  i_cpu/i_PCU/U222/Z (AO2)                                1.08      53.04 r
  i_cpu/i_PCU/U177/Z (ND2)                                0.22      53.25 f
  i_cpu/i_PCU/IDB[1] (PCU)                                0.00      53.25 f
  i_cpu/i_ALUB/IDB[1] (ALUB)                              0.00      53.25 f
  i_cpu/i_ALUB/U291/Z (AO2)                               1.08      54.33 r
  i_cpu/i_ALUB/U258/Z (ND2)                               0.90      55.23 f
  i_cpu/i_ALUB/i_alu/a[1] (alu)                           0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[1] (alu_DW01_add_9_1)     0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_1/S (FA1)                2.31      57.54 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[1] (alu_DW01_add_9_1)
                                                          0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/A[1] (alu_DW01_add_9_3)       0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/U4/Z (AN2)                    0.91      58.46 r
  i_cpu/i_ALUB/i_alu/add_23/U22/Z (MUX21H)                0.91      59.37 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[2] (alu_DW01_add_9_3)     0.00      59.37 f
  i_cpu/i_ALUB/i_alu/U120/Z (AN2)                         0.82      60.19 f
  i_cpu/i_ALUB/i_alu/U106/Z (OR4)                         1.90      62.09 f
  i_cpu/i_ALUB/i_alu/out[2] (alu)                         0.00      62.09 f
  i_cpu/i_ALUB/ALU[2] (ALUB)                              0.00      62.09 f
  i_cpu/i_PCU/ALU[2] (PCU)                                0.00      62.09 f
  i_cpu/i_PCU/U219/Z (AO2)                                1.08      63.17 r
  i_cpu/i_PCU/U176/Z (ND2)                                0.22      63.39 f
  i_cpu/i_PCU/IDB[2] (PCU)                                0.00      63.39 f
  i_cpu/i_ALUB/IDB[2] (ALUB)                              0.00      63.39 f
  i_cpu/i_ALUB/U289/Z (AO2)                               1.08      64.47 r
  i_cpu/i_ALUB/U257/Z (ND2)                               0.90      65.37 f
  i_cpu/i_ALUB/i_alu/a[2] (alu)                           0.00      65.37 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[2] (alu_DW01_add_9_1)     0.00      65.37 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_2/S (FA1)                2.31      67.68 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[2] (alu_DW01_add_9_1)
                                                          0.00      67.68 r
  i_cpu/i_ALUB/i_alu/add_23/A[2] (alu_DW01_add_9_3)       0.00      67.68 r
  i_cpu/i_ALUB/i_alu/add_23/U21/Z (AN2)                   0.91      68.59 r
  i_cpu/i_ALUB/i_alu/add_23/U19/Z (MUX21H)                0.91      69.50 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[3] (alu_DW01_add_9_3)     0.00      69.50 f
  i_cpu/i_ALUB/i_alu/U118/Z (AN2)                         0.82      70.32 f
  i_cpu/i_ALUB/i_alu/U105/Z (OR4)                         1.90      72.22 f
  i_cpu/i_ALUB/i_alu/out[3] (alu)                         0.00      72.22 f
  i_cpu/i_ALUB/ACC_reg[3]/D (FD2)                         0.00      72.22 f
  data arrival time                                                 72.22

  clock clock (rise edge)                                50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.50      49.50
  i_cpu/i_ALUB/ACC_reg[3]/CP (FD2)                                  49.50 r
  library setup time                                     -0.85      48.65
  data required time                                                48.65
  ------------------------------------------------------------------------------
  data required time                                                48.65
  data arrival time                                                -72.22
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -23.57


  Startpoint: i_cpu/i_CCU/bus_mode_reg[2]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/IXR_reg[3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  i_cpu/i_CCU/bus_mode_reg[2]/CP (FD2)                    0.00      25.00 r
  i_cpu/i_CCU/bus_mode_reg[2]/Q (FD2)                     1.47      26.47 f
  i_cpu/i_CCU/bus_mode[2] (CCU)                           0.00      26.47 f
  i_cpu/i_ALUB/bus_mode[2] (ALUB)                         0.00      26.47 f
  i_cpu/i_ALUB/U244/Z (IV)                                0.67      27.14 r
  i_cpu/i_ALUB/U243/Z (IVP)                               0.52      27.67 f
  i_cpu/i_ALUB/U308/Z (IV)                                0.81      28.48 r
  i_cpu/i_ALUB/U265/Z (AN2)                               1.78      30.26 r
  i_cpu/i_ALUB/U311/Z (IV)                                0.21      30.47 f
  i_cpu/i_ALUB/U297/Z (ND2)                               0.64      31.11 r
  i_cpu/i_ALUB/U264/Z (AN2)                               1.63      32.74 r
  i_cpu/i_ALUB/U278/Z (AO2)                               0.63      33.37 f
  i_cpu/i_ALUB/U237/Z (ND2P)                              1.31      34.68 r
  i_cpu/i_ALUB/i_alu/b[0] (alu)                           0.00      34.68 r
  i_cpu/i_ALUB/i_alu/U176/Z (MUX21H)                      0.91      35.60 r
  i_cpu/i_ALUB/i_alu/U154/Z (ND2)                         0.22      35.81 f
  i_cpu/i_ALUB/i_alu/U155/Z (MUX21H)                      1.21      37.02 f
  i_cpu/i_ALUB/i_alu/U108/Z (OR4)                         1.90      38.92 f
  i_cpu/i_ALUB/i_alu/out[0] (alu)                         0.00      38.92 f
  i_cpu/i_ALUB/ALU[0] (ALUB)                              0.00      38.92 f
  i_cpu/i_PCU/ALU[0] (PCU)                                0.00      38.92 f
  i_cpu/i_PCU/U225/Z (AO2)                                1.08      40.00 r
  i_cpu/i_PCU/U178/Z (ND2)                                0.22      40.22 f
  i_cpu/i_PCU/IDB[0] (PCU)                                0.00      40.22 f
  i_cpu/i_ALUB/IDB[0] (ALUB)                              0.00      40.22 f
  i_cpu/i_ALUB/U293/Z (AO2)                               1.08      41.30 r
  i_cpu/i_ALUB/U259/Z (ND2)                               0.90      42.20 f
  i_cpu/i_ALUB/i_alu/a[0] (alu)                           0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/B[0] (alu_DW01_sub_9_0)     0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/U10/Z (IV)                  0.96      43.16 r
  i_cpu/i_ALUB/i_alu/sub_25_1/U2_0/S (FA1)                2.14      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25_1/DIFF[0] (alu_DW01_sub_9_0)
                                                          0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/A[0] (alu_DW01_dec_9_1)       0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/U11/Z (NR2)                   0.81      46.11 r
  i_cpu/i_ALUB/i_alu/sub_25/U27/Z (IV)                    0.33      46.43 f
  i_cpu/i_ALUB/i_alu/sub_25/U9/Z (ND2)                    0.91      47.35 r
  i_cpu/i_ALUB/i_alu/sub_25/SUM[1] (alu_DW01_dec_9_1)     0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/A[1] (alu_DW01_add_9_2)       0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/U23/Z (IV)                    0.21      47.55 f
  i_cpu/i_ALUB/i_alu/add_25/U22/Z (MUX21H)                1.21      48.76 f
  i_cpu/i_ALUB/i_alu/add_25/SUM[1] (alu_DW01_add_9_2)     0.00      48.76 f
  i_cpu/i_ALUB/i_alu/U162/Z (AO2)                         1.08      49.84 r
  i_cpu/i_ALUB/i_alu/U187/Z (IV)                          0.21      50.05 f
  i_cpu/i_ALUB/i_alu/U107/Z (OR4)                         1.90      51.95 f
  i_cpu/i_ALUB/i_alu/out[1] (alu)                         0.00      51.95 f
  i_cpu/i_ALUB/ALU[1] (ALUB)                              0.00      51.95 f
  i_cpu/i_PCU/ALU[1] (PCU)                                0.00      51.95 f
  i_cpu/i_PCU/U222/Z (AO2)                                1.08      53.04 r
  i_cpu/i_PCU/U177/Z (ND2)                                0.22      53.25 f
  i_cpu/i_PCU/IDB[1] (PCU)                                0.00      53.25 f
  i_cpu/i_ALUB/IDB[1] (ALUB)                              0.00      53.25 f
  i_cpu/i_ALUB/U291/Z (AO2)                               1.08      54.33 r
  i_cpu/i_ALUB/U258/Z (ND2)                               0.90      55.23 f
  i_cpu/i_ALUB/i_alu/a[1] (alu)                           0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[1] (alu_DW01_add_9_1)     0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_1/S (FA1)                2.31      57.54 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[1] (alu_DW01_add_9_1)
                                                          0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/A[1] (alu_DW01_add_9_3)       0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/U4/Z (AN2)                    0.91      58.46 r
  i_cpu/i_ALUB/i_alu/add_23/U22/Z (MUX21H)                0.91      59.37 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[2] (alu_DW01_add_9_3)     0.00      59.37 f
  i_cpu/i_ALUB/i_alu/U120/Z (AN2)                         0.82      60.19 f
  i_cpu/i_ALUB/i_alu/U106/Z (OR4)                         1.90      62.09 f
  i_cpu/i_ALUB/i_alu/out[2] (alu)                         0.00      62.09 f
  i_cpu/i_ALUB/ALU[2] (ALUB)                              0.00      62.09 f
  i_cpu/i_PCU/ALU[2] (PCU)                                0.00      62.09 f
  i_cpu/i_PCU/U219/Z (AO2)                                1.08      63.17 r
  i_cpu/i_PCU/U176/Z (ND2)                                0.22      63.39 f
  i_cpu/i_PCU/IDB[2] (PCU)                                0.00      63.39 f
  i_cpu/i_ALUB/IDB[2] (ALUB)                              0.00      63.39 f
  i_cpu/i_ALUB/U289/Z (AO2)                               1.08      64.47 r
  i_cpu/i_ALUB/U257/Z (ND2)                               0.90      65.37 f
  i_cpu/i_ALUB/i_alu/a[2] (alu)                           0.00      65.37 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[2] (alu_DW01_add_9_1)     0.00      65.37 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_2/S (FA1)                2.31      67.68 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[2] (alu_DW01_add_9_1)
                                                          0.00      67.68 r
  i_cpu/i_ALUB/i_alu/add_23/A[2] (alu_DW01_add_9_3)       0.00      67.68 r
  i_cpu/i_ALUB/i_alu/add_23/U21/Z (AN2)                   0.91      68.59 r
  i_cpu/i_ALUB/i_alu/add_23/U19/Z (MUX21H)                0.91      69.50 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[3] (alu_DW01_add_9_3)     0.00      69.50 f
  i_cpu/i_ALUB/i_alu/U118/Z (AN2)                         0.82      70.32 f
  i_cpu/i_ALUB/i_alu/U105/Z (OR4)                         1.90      72.22 f
  i_cpu/i_ALUB/i_alu/out[3] (alu)                         0.00      72.22 f
  i_cpu/i_ALUB/IXR_reg[3]/D (FD2)                         0.00      72.22 f
  data arrival time                                                 72.22

  clock clock (rise edge)                                50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.50      49.50
  i_cpu/i_ALUB/IXR_reg[3]/CP (FD2)                                  49.50 r
  library setup time                                     -0.85      48.65
  data required time                                                48.65
  ------------------------------------------------------------------------------
  data required time                                                48.65
  data arrival time                                                -72.22
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -23.57


  Startpoint: i_cpu/i_CCU/bus_mode_reg[2]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/ACC_reg[2]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  i_cpu/i_CCU/bus_mode_reg[2]/CP (FD2)                    0.00      25.00 r
  i_cpu/i_CCU/bus_mode_reg[2]/Q (FD2)                     1.47      26.47 f
  i_cpu/i_CCU/bus_mode[2] (CCU)                           0.00      26.47 f
  i_cpu/i_ALUB/bus_mode[2] (ALUB)                         0.00      26.47 f
  i_cpu/i_ALUB/U244/Z (IV)                                0.67      27.14 r
  i_cpu/i_ALUB/U243/Z (IVP)                               0.52      27.67 f
  i_cpu/i_ALUB/U308/Z (IV)                                0.81      28.48 r
  i_cpu/i_ALUB/U265/Z (AN2)                               1.78      30.26 r
  i_cpu/i_ALUB/U311/Z (IV)                                0.21      30.47 f
  i_cpu/i_ALUB/U297/Z (ND2)                               0.64      31.11 r
  i_cpu/i_ALUB/U264/Z (AN2)                               1.63      32.74 r
  i_cpu/i_ALUB/U278/Z (AO2)                               0.63      33.37 f
  i_cpu/i_ALUB/U237/Z (ND2P)                              1.31      34.68 r
  i_cpu/i_ALUB/i_alu/b[0] (alu)                           0.00      34.68 r
  i_cpu/i_ALUB/i_alu/U176/Z (MUX21H)                      0.91      35.60 r
  i_cpu/i_ALUB/i_alu/U154/Z (ND2)                         0.22      35.81 f
  i_cpu/i_ALUB/i_alu/U155/Z (MUX21H)                      1.21      37.02 f
  i_cpu/i_ALUB/i_alu/U108/Z (OR4)                         1.90      38.92 f
  i_cpu/i_ALUB/i_alu/out[0] (alu)                         0.00      38.92 f
  i_cpu/i_ALUB/ALU[0] (ALUB)                              0.00      38.92 f
  i_cpu/i_PCU/ALU[0] (PCU)                                0.00      38.92 f
  i_cpu/i_PCU/U225/Z (AO2)                                1.08      40.00 r
  i_cpu/i_PCU/U178/Z (ND2)                                0.22      40.22 f
  i_cpu/i_PCU/IDB[0] (PCU)                                0.00      40.22 f
  i_cpu/i_ALUB/IDB[0] (ALUB)                              0.00      40.22 f
  i_cpu/i_ALUB/U293/Z (AO2)                               1.08      41.30 r
  i_cpu/i_ALUB/U259/Z (ND2)                               0.90      42.20 f
  i_cpu/i_ALUB/i_alu/a[0] (alu)                           0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/B[0] (alu_DW01_sub_9_0)     0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/U10/Z (IV)                  0.96      43.16 r
  i_cpu/i_ALUB/i_alu/sub_25_1/U2_0/S (FA1)                2.14      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25_1/DIFF[0] (alu_DW01_sub_9_0)
                                                          0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/A[0] (alu_DW01_dec_9_1)       0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/U11/Z (NR2)                   0.81      46.11 r
  i_cpu/i_ALUB/i_alu/sub_25/U27/Z (IV)                    0.33      46.43 f
  i_cpu/i_ALUB/i_alu/sub_25/U9/Z (ND2)                    0.91      47.35 r
  i_cpu/i_ALUB/i_alu/sub_25/SUM[1] (alu_DW01_dec_9_1)     0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/A[1] (alu_DW01_add_9_2)       0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/U23/Z (IV)                    0.21      47.55 f
  i_cpu/i_ALUB/i_alu/add_25/U22/Z (MUX21H)                1.21      48.76 f
  i_cpu/i_ALUB/i_alu/add_25/SUM[1] (alu_DW01_add_9_2)     0.00      48.76 f
  i_cpu/i_ALUB/i_alu/U162/Z (AO2)                         1.08      49.84 r
  i_cpu/i_ALUB/i_alu/U187/Z (IV)                          0.21      50.05 f
  i_cpu/i_ALUB/i_alu/U107/Z (OR4)                         1.90      51.95 f
  i_cpu/i_ALUB/i_alu/out[1] (alu)                         0.00      51.95 f
  i_cpu/i_ALUB/ALU[1] (ALUB)                              0.00      51.95 f
  i_cpu/i_PCU/ALU[1] (PCU)                                0.00      51.95 f
  i_cpu/i_PCU/U222/Z (AO2)                                1.08      53.04 r
  i_cpu/i_PCU/U177/Z (ND2)                                0.22      53.25 f
  i_cpu/i_PCU/IDB[1] (PCU)                                0.00      53.25 f
  i_cpu/i_ALUB/IDB[1] (ALUB)                              0.00      53.25 f
  i_cpu/i_ALUB/U291/Z (AO2)                               1.08      54.33 r
  i_cpu/i_ALUB/U258/Z (ND2)                               0.90      55.23 f
  i_cpu/i_ALUB/i_alu/a[1] (alu)                           0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[1] (alu_DW01_add_9_1)     0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_1/S (FA1)                2.31      57.54 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[1] (alu_DW01_add_9_1)
                                                          0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/A[1] (alu_DW01_add_9_3)       0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/U4/Z (AN2)                    0.91      58.46 r
  i_cpu/i_ALUB/i_alu/add_23/U22/Z (MUX21H)                0.91      59.37 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[2] (alu_DW01_add_9_3)     0.00      59.37 f
  i_cpu/i_ALUB/i_alu/U120/Z (AN2)                         0.82      60.19 f
  i_cpu/i_ALUB/i_alu/U106/Z (OR4)                         1.90      62.09 f
  i_cpu/i_ALUB/i_alu/out[2] (alu)                         0.00      62.09 f
  i_cpu/i_ALUB/ACC_reg[2]/D (FD2)                         0.00      62.09 f
  data arrival time                                                 62.09

  clock clock (rise edge)                                50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.50      49.50
  i_cpu/i_ALUB/ACC_reg[2]/CP (FD2)                                  49.50 r
  library setup time                                     -0.85      48.65
  data required time                                                48.65
  ------------------------------------------------------------------------------
  data required time                                                48.65
  data arrival time                                                -62.09
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -13.44


  Startpoint: i_cpu/i_CCU/bus_mode_reg[2]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/IXR_reg[2]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  i_cpu/i_CCU/bus_mode_reg[2]/CP (FD2)                    0.00      25.00 r
  i_cpu/i_CCU/bus_mode_reg[2]/Q (FD2)                     1.47      26.47 f
  i_cpu/i_CCU/bus_mode[2] (CCU)                           0.00      26.47 f
  i_cpu/i_ALUB/bus_mode[2] (ALUB)                         0.00      26.47 f
  i_cpu/i_ALUB/U244/Z (IV)                                0.67      27.14 r
  i_cpu/i_ALUB/U243/Z (IVP)                               0.52      27.67 f
  i_cpu/i_ALUB/U308/Z (IV)                                0.81      28.48 r
  i_cpu/i_ALUB/U265/Z (AN2)                               1.78      30.26 r
  i_cpu/i_ALUB/U311/Z (IV)                                0.21      30.47 f
  i_cpu/i_ALUB/U297/Z (ND2)                               0.64      31.11 r
  i_cpu/i_ALUB/U264/Z (AN2)                               1.63      32.74 r
  i_cpu/i_ALUB/U278/Z (AO2)                               0.63      33.37 f
  i_cpu/i_ALUB/U237/Z (ND2P)                              1.31      34.68 r
  i_cpu/i_ALUB/i_alu/b[0] (alu)                           0.00      34.68 r
  i_cpu/i_ALUB/i_alu/U176/Z (MUX21H)                      0.91      35.60 r
  i_cpu/i_ALUB/i_alu/U154/Z (ND2)                         0.22      35.81 f
  i_cpu/i_ALUB/i_alu/U155/Z (MUX21H)                      1.21      37.02 f
  i_cpu/i_ALUB/i_alu/U108/Z (OR4)                         1.90      38.92 f
  i_cpu/i_ALUB/i_alu/out[0] (alu)                         0.00      38.92 f
  i_cpu/i_ALUB/ALU[0] (ALUB)                              0.00      38.92 f
  i_cpu/i_PCU/ALU[0] (PCU)                                0.00      38.92 f
  i_cpu/i_PCU/U225/Z (AO2)                                1.08      40.00 r
  i_cpu/i_PCU/U178/Z (ND2)                                0.22      40.22 f
  i_cpu/i_PCU/IDB[0] (PCU)                                0.00      40.22 f
  i_cpu/i_ALUB/IDB[0] (ALUB)                              0.00      40.22 f
  i_cpu/i_ALUB/U293/Z (AO2)                               1.08      41.30 r
  i_cpu/i_ALUB/U259/Z (ND2)                               0.90      42.20 f
  i_cpu/i_ALUB/i_alu/a[0] (alu)                           0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/B[0] (alu_DW01_sub_9_0)     0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/U10/Z (IV)                  0.96      43.16 r
  i_cpu/i_ALUB/i_alu/sub_25_1/U2_0/S (FA1)                2.14      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25_1/DIFF[0] (alu_DW01_sub_9_0)
                                                          0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/A[0] (alu_DW01_dec_9_1)       0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/U11/Z (NR2)                   0.81      46.11 r
  i_cpu/i_ALUB/i_alu/sub_25/U27/Z (IV)                    0.33      46.43 f
  i_cpu/i_ALUB/i_alu/sub_25/U9/Z (ND2)                    0.91      47.35 r
  i_cpu/i_ALUB/i_alu/sub_25/SUM[1] (alu_DW01_dec_9_1)     0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/A[1] (alu_DW01_add_9_2)       0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/U23/Z (IV)                    0.21      47.55 f
  i_cpu/i_ALUB/i_alu/add_25/U22/Z (MUX21H)                1.21      48.76 f
  i_cpu/i_ALUB/i_alu/add_25/SUM[1] (alu_DW01_add_9_2)     0.00      48.76 f
  i_cpu/i_ALUB/i_alu/U162/Z (AO2)                         1.08      49.84 r
  i_cpu/i_ALUB/i_alu/U187/Z (IV)                          0.21      50.05 f
  i_cpu/i_ALUB/i_alu/U107/Z (OR4)                         1.90      51.95 f
  i_cpu/i_ALUB/i_alu/out[1] (alu)                         0.00      51.95 f
  i_cpu/i_ALUB/ALU[1] (ALUB)                              0.00      51.95 f
  i_cpu/i_PCU/ALU[1] (PCU)                                0.00      51.95 f
  i_cpu/i_PCU/U222/Z (AO2)                                1.08      53.04 r
  i_cpu/i_PCU/U177/Z (ND2)                                0.22      53.25 f
  i_cpu/i_PCU/IDB[1] (PCU)                                0.00      53.25 f
  i_cpu/i_ALUB/IDB[1] (ALUB)                              0.00      53.25 f
  i_cpu/i_ALUB/U291/Z (AO2)                               1.08      54.33 r
  i_cpu/i_ALUB/U258/Z (ND2)                               0.90      55.23 f
  i_cpu/i_ALUB/i_alu/a[1] (alu)                           0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/A[1] (alu_DW01_add_9_1)     0.00      55.23 f
  i_cpu/i_ALUB/i_alu/add_23_1/U1_1/S (FA1)                2.31      57.54 r
  i_cpu/i_ALUB/i_alu/add_23_1/SUM[1] (alu_DW01_add_9_1)
                                                          0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/A[1] (alu_DW01_add_9_3)       0.00      57.54 r
  i_cpu/i_ALUB/i_alu/add_23/U4/Z (AN2)                    0.91      58.46 r
  i_cpu/i_ALUB/i_alu/add_23/U22/Z (MUX21H)                0.91      59.37 f
  i_cpu/i_ALUB/i_alu/add_23/SUM[2] (alu_DW01_add_9_3)     0.00      59.37 f
  i_cpu/i_ALUB/i_alu/U120/Z (AN2)                         0.82      60.19 f
  i_cpu/i_ALUB/i_alu/U106/Z (OR4)                         1.90      62.09 f
  i_cpu/i_ALUB/i_alu/out[2] (alu)                         0.00      62.09 f
  i_cpu/i_ALUB/IXR_reg[2]/D (FD2)                         0.00      62.09 f
  data arrival time                                                 62.09

  clock clock (rise edge)                                50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.50      49.50
  i_cpu/i_ALUB/IXR_reg[2]/CP (FD2)                                  49.50 r
  library setup time                                     -0.85      48.65
  data required time                                                48.65
  ------------------------------------------------------------------------------
  data required time                                                48.65
  data arrival time                                                -62.09
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -13.44


  Startpoint: i_cpu/i_CCU/bus_mode_reg[2]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/ACC_reg[1]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  i_cpu/i_CCU/bus_mode_reg[2]/CP (FD2)                    0.00      25.00 r
  i_cpu/i_CCU/bus_mode_reg[2]/Q (FD2)                     1.47      26.47 f
  i_cpu/i_CCU/bus_mode[2] (CCU)                           0.00      26.47 f
  i_cpu/i_ALUB/bus_mode[2] (ALUB)                         0.00      26.47 f
  i_cpu/i_ALUB/U244/Z (IV)                                0.67      27.14 r
  i_cpu/i_ALUB/U243/Z (IVP)                               0.52      27.67 f
  i_cpu/i_ALUB/U308/Z (IV)                                0.81      28.48 r
  i_cpu/i_ALUB/U265/Z (AN2)                               1.78      30.26 r
  i_cpu/i_ALUB/U311/Z (IV)                                0.21      30.47 f
  i_cpu/i_ALUB/U297/Z (ND2)                               0.64      31.11 r
  i_cpu/i_ALUB/U264/Z (AN2)                               1.63      32.74 r
  i_cpu/i_ALUB/U278/Z (AO2)                               0.63      33.37 f
  i_cpu/i_ALUB/U237/Z (ND2P)                              1.31      34.68 r
  i_cpu/i_ALUB/i_alu/b[0] (alu)                           0.00      34.68 r
  i_cpu/i_ALUB/i_alu/U176/Z (MUX21H)                      0.91      35.60 r
  i_cpu/i_ALUB/i_alu/U154/Z (ND2)                         0.22      35.81 f
  i_cpu/i_ALUB/i_alu/U155/Z (MUX21H)                      1.21      37.02 f
  i_cpu/i_ALUB/i_alu/U108/Z (OR4)                         1.90      38.92 f
  i_cpu/i_ALUB/i_alu/out[0] (alu)                         0.00      38.92 f
  i_cpu/i_ALUB/ALU[0] (ALUB)                              0.00      38.92 f
  i_cpu/i_PCU/ALU[0] (PCU)                                0.00      38.92 f
  i_cpu/i_PCU/U225/Z (AO2)                                1.08      40.00 r
  i_cpu/i_PCU/U178/Z (ND2)                                0.22      40.22 f
  i_cpu/i_PCU/IDB[0] (PCU)                                0.00      40.22 f
  i_cpu/i_ALUB/IDB[0] (ALUB)                              0.00      40.22 f
  i_cpu/i_ALUB/U293/Z (AO2)                               1.08      41.30 r
  i_cpu/i_ALUB/U259/Z (ND2)                               0.90      42.20 f
  i_cpu/i_ALUB/i_alu/a[0] (alu)                           0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/B[0] (alu_DW01_sub_9_0)     0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/U10/Z (IV)                  0.96      43.16 r
  i_cpu/i_ALUB/i_alu/sub_25_1/U2_0/S (FA1)                2.14      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25_1/DIFF[0] (alu_DW01_sub_9_0)
                                                          0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/A[0] (alu_DW01_dec_9_1)       0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/U11/Z (NR2)                   0.81      46.11 r
  i_cpu/i_ALUB/i_alu/sub_25/U27/Z (IV)                    0.33      46.43 f
  i_cpu/i_ALUB/i_alu/sub_25/U9/Z (ND2)                    0.91      47.35 r
  i_cpu/i_ALUB/i_alu/sub_25/SUM[1] (alu_DW01_dec_9_1)     0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/A[1] (alu_DW01_add_9_2)       0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/U23/Z (IV)                    0.21      47.55 f
  i_cpu/i_ALUB/i_alu/add_25/U22/Z (MUX21H)                1.21      48.76 f
  i_cpu/i_ALUB/i_alu/add_25/SUM[1] (alu_DW01_add_9_2)     0.00      48.76 f
  i_cpu/i_ALUB/i_alu/U162/Z (AO2)                         1.08      49.84 r
  i_cpu/i_ALUB/i_alu/U187/Z (IV)                          0.21      50.05 f
  i_cpu/i_ALUB/i_alu/U107/Z (OR4)                         1.90      51.95 f
  i_cpu/i_ALUB/i_alu/out[1] (alu)                         0.00      51.95 f
  i_cpu/i_ALUB/ACC_reg[1]/D (FD2)                         0.00      51.95 f
  data arrival time                                                 51.95

  clock clock (rise edge)                                50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.50      49.50
  i_cpu/i_ALUB/ACC_reg[1]/CP (FD2)                                  49.50 r
  library setup time                                     -0.85      48.65
  data required time                                                48.65
  ------------------------------------------------------------------------------
  data required time                                                48.65
  data arrival time                                                -51.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.30


  Startpoint: i_cpu/i_CCU/bus_mode_reg[2]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/IXR_reg[1]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  i_cpu/i_CCU/bus_mode_reg[2]/CP (FD2)                    0.00      25.00 r
  i_cpu/i_CCU/bus_mode_reg[2]/Q (FD2)                     1.47      26.47 f
  i_cpu/i_CCU/bus_mode[2] (CCU)                           0.00      26.47 f
  i_cpu/i_ALUB/bus_mode[2] (ALUB)                         0.00      26.47 f
  i_cpu/i_ALUB/U244/Z (IV)                                0.67      27.14 r
  i_cpu/i_ALUB/U243/Z (IVP)                               0.52      27.67 f
  i_cpu/i_ALUB/U308/Z (IV)                                0.81      28.48 r
  i_cpu/i_ALUB/U265/Z (AN2)                               1.78      30.26 r
  i_cpu/i_ALUB/U311/Z (IV)                                0.21      30.47 f
  i_cpu/i_ALUB/U297/Z (ND2)                               0.64      31.11 r
  i_cpu/i_ALUB/U264/Z (AN2)                               1.63      32.74 r
  i_cpu/i_ALUB/U278/Z (AO2)                               0.63      33.37 f
  i_cpu/i_ALUB/U237/Z (ND2P)                              1.31      34.68 r
  i_cpu/i_ALUB/i_alu/b[0] (alu)                           0.00      34.68 r
  i_cpu/i_ALUB/i_alu/U176/Z (MUX21H)                      0.91      35.60 r
  i_cpu/i_ALUB/i_alu/U154/Z (ND2)                         0.22      35.81 f
  i_cpu/i_ALUB/i_alu/U155/Z (MUX21H)                      1.21      37.02 f
  i_cpu/i_ALUB/i_alu/U108/Z (OR4)                         1.90      38.92 f
  i_cpu/i_ALUB/i_alu/out[0] (alu)                         0.00      38.92 f
  i_cpu/i_ALUB/ALU[0] (ALUB)                              0.00      38.92 f
  i_cpu/i_PCU/ALU[0] (PCU)                                0.00      38.92 f
  i_cpu/i_PCU/U225/Z (AO2)                                1.08      40.00 r
  i_cpu/i_PCU/U178/Z (ND2)                                0.22      40.22 f
  i_cpu/i_PCU/IDB[0] (PCU)                                0.00      40.22 f
  i_cpu/i_ALUB/IDB[0] (ALUB)                              0.00      40.22 f
  i_cpu/i_ALUB/U293/Z (AO2)                               1.08      41.30 r
  i_cpu/i_ALUB/U259/Z (ND2)                               0.90      42.20 f
  i_cpu/i_ALUB/i_alu/a[0] (alu)                           0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/B[0] (alu_DW01_sub_9_0)     0.00      42.20 f
  i_cpu/i_ALUB/i_alu/sub_25_1/U10/Z (IV)                  0.96      43.16 r
  i_cpu/i_ALUB/i_alu/sub_25_1/U2_0/S (FA1)                2.14      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25_1/DIFF[0] (alu_DW01_sub_9_0)
                                                          0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/A[0] (alu_DW01_dec_9_1)       0.00      45.30 f
  i_cpu/i_ALUB/i_alu/sub_25/U11/Z (NR2)                   0.81      46.11 r
  i_cpu/i_ALUB/i_alu/sub_25/U27/Z (IV)                    0.33      46.43 f
  i_cpu/i_ALUB/i_alu/sub_25/U9/Z (ND2)                    0.91      47.35 r
  i_cpu/i_ALUB/i_alu/sub_25/SUM[1] (alu_DW01_dec_9_1)     0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/A[1] (alu_DW01_add_9_2)       0.00      47.35 r
  i_cpu/i_ALUB/i_alu/add_25/U23/Z (IV)                    0.21      47.55 f
  i_cpu/i_ALUB/i_alu/add_25/U22/Z (MUX21H)                1.21      48.76 f
  i_cpu/i_ALUB/i_alu/add_25/SUM[1] (alu_DW01_add_9_2)     0.00      48.76 f
  i_cpu/i_ALUB/i_alu/U162/Z (AO2)                         1.08      49.84 r
  i_cpu/i_ALUB/i_alu/U187/Z (IV)                          0.21      50.05 f
  i_cpu/i_ALUB/i_alu/U107/Z (OR4)                         1.90      51.95 f
  i_cpu/i_ALUB/i_alu/out[1] (alu)                         0.00      51.95 f
  i_cpu/i_ALUB/IXR_reg[1]/D (FD2)                         0.00      51.95 f
  data arrival time                                                 51.95

  clock clock (rise edge)                                50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.50      49.50
  i_cpu/i_ALUB/IXR_reg[1]/CP (FD2)                                  49.50 r
  library setup time                                     -0.85      48.65
  data required time                                                48.65
  ------------------------------------------------------------------------------
  data required time                                                48.65
  data arrival time                                                -51.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.30


  Startpoint: i_cpu/i_CCU/bus_mode_reg[2]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/ACC_reg[0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  i_cpu/i_CCU/bus_mode_reg[2]/CP (FD2)                    0.00      25.00 r
  i_cpu/i_CCU/bus_mode_reg[2]/Q (FD2)                     1.47      26.47 f
  i_cpu/i_CCU/bus_mode[2] (CCU)                           0.00      26.47 f
  i_cpu/i_ALUB/bus_mode[2] (ALUB)                         0.00      26.47 f
  i_cpu/i_ALUB/U244/Z (IV)                                0.67      27.14 r
  i_cpu/i_ALUB/U243/Z (IVP)                               0.52      27.67 f
  i_cpu/i_ALUB/U308/Z (IV)                                0.81      28.48 r
  i_cpu/i_ALUB/U265/Z (AN2)                               1.78      30.26 r
  i_cpu/i_ALUB/U311/Z (IV)                                0.21      30.47 f
  i_cpu/i_ALUB/U297/Z (ND2)                               0.64      31.11 r
  i_cpu/i_ALUB/U264/Z (AN2)                               1.63      32.74 r
  i_cpu/i_ALUB/U278/Z (AO2)                               0.63      33.37 f
  i_cpu/i_ALUB/U237/Z (ND2P)                              1.31      34.68 r
  i_cpu/i_ALUB/i_alu/b[0] (alu)                           0.00      34.68 r
  i_cpu/i_ALUB/i_alu/U176/Z (MUX21H)                      0.91      35.60 r
  i_cpu/i_ALUB/i_alu/U154/Z (ND2)                         0.22      35.81 f
  i_cpu/i_ALUB/i_alu/U155/Z (MUX21H)                      1.21      37.02 f
  i_cpu/i_ALUB/i_alu/U108/Z (OR4)                         1.90      38.92 f
  i_cpu/i_ALUB/i_alu/out[0] (alu)                         0.00      38.92 f
  i_cpu/i_ALUB/ACC_reg[0]/D (FD2)                         0.00      38.92 f
  data arrival time                                                 38.92

  clock clock (rise edge)                                50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.50      49.50
  i_cpu/i_ALUB/ACC_reg[0]/CP (FD2)                                  49.50 r
  library setup time                                     -0.85      48.65
  data required time                                                48.65
  ------------------------------------------------------------------------------
  data required time                                                48.65
  data arrival time                                                -38.92
  ------------------------------------------------------------------------------
  slack (MET)                                                        9.73


  Startpoint: i_cpu/i_CCU/bus_mode_reg[2]
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: i_cpu/i_ALUB/IXR_reg[0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  i_cpu/i_CCU/bus_mode_reg[2]/CP (FD2)                    0.00      25.00 r
  i_cpu/i_CCU/bus_mode_reg[2]/Q (FD2)                     1.47      26.47 f
  i_cpu/i_CCU/bus_mode[2] (CCU)                           0.00      26.47 f
  i_cpu/i_ALUB/bus_mode[2] (ALUB)                         0.00      26.47 f
  i_cpu/i_ALUB/U244/Z (IV)                                0.67      27.14 r
  i_cpu/i_ALUB/U243/Z (IVP)                               0.52      27.67 f
  i_cpu/i_ALUB/U308/Z (IV)                                0.81      28.48 r
  i_cpu/i_ALUB/U265/Z (AN2)                               1.78      30.26 r
  i_cpu/i_ALUB/U311/Z (IV)                                0.21      30.47 f
  i_cpu/i_ALUB/U297/Z (ND2)                               0.64      31.11 r
  i_cpu/i_ALUB/U264/Z (AN2)                               1.63      32.74 r
  i_cpu/i_ALUB/U278/Z (AO2)                               0.63      33.37 f
  i_cpu/i_ALUB/U237/Z (ND2P)                              1.31      34.68 r
  i_cpu/i_ALUB/i_alu/b[0] (alu)                           0.00      34.68 r
  i_cpu/i_ALUB/i_alu/U176/Z (MUX21H)                      0.91      35.60 r
  i_cpu/i_ALUB/i_alu/U154/Z (ND2)                         0.22      35.81 f
  i_cpu/i_ALUB/i_alu/U155/Z (MUX21H)                      1.21      37.02 f
  i_cpu/i_ALUB/i_alu/U108/Z (OR4)                         1.90      38.92 f
  i_cpu/i_ALUB/i_alu/out[0] (alu)                         0.00      38.92 f
  i_cpu/i_ALUB/IXR_reg[0]/D (FD2)                         0.00      38.92 f
  data arrival time                                                 38.92

  clock clock (rise edge)                                50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.50      49.50
  i_cpu/i_ALUB/IXR_reg[0]/CP (FD2)                                  49.50 r
  library setup time                                     -0.85      48.65
  data required time                                                48.65
  ------------------------------------------------------------------------------
  data required time                                                48.65
  data arrival time                                                -38.92
  ------------------------------------------------------------------------------
  slack (MET)                                                        9.73


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[7]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/U258/Z (AN3)                                1.86       1.86 r
  i_cpu/i_CCU/U257/Z (AO2)                                0.55       2.41 f
  i_cpu/i_CCU/U243/Z (IV)                                 0.96       3.37 r
  i_cpu/i_CCU/add_84/A[0] (CCU_DW01_inc_8_0)              0.00       3.37 r
  i_cpu/i_CCU/add_84/U1_1/CO (HA1)                        0.91       4.28 r
  i_cpu/i_CCU/add_84/U1_2/CO (HA1)                        0.91       5.19 r
  i_cpu/i_CCU/add_84/U1_3/CO (HA1)                        0.91       6.10 r
  i_cpu/i_CCU/add_84/U1_4/CO (HA1)                        0.91       7.02 r
  i_cpu/i_CCU/add_84/U1_5/CO (HA1)                        0.91       7.93 r
  i_cpu/i_CCU/add_84/U1_6/CO (HA1)                        0.91       8.84 r
  i_cpu/i_CCU/add_84/U1_7/S (HA1)                         1.22      10.07 r
  i_cpu/i_CCU/add_84/SUM[7] (CCU_DW01_inc_8_0)            0.00      10.07 r
  i_cpu/i_CCU/next_MA_reg[7]/D (FD2)                      0.00      10.07 r
  data arrival time                                                 10.07

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[7]/CP (FD2)                               24.50 r
  library setup time                                     -0.85      23.65
  data required time                                                23.65
  ------------------------------------------------------------------------------
  data required time                                                23.65
  data arrival time                                                -10.07
  ------------------------------------------------------------------------------
  slack (MET)                                                       13.58


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[6]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/U258/Z (AN3)                                1.86       1.86 r
  i_cpu/i_CCU/U257/Z (AO2)                                0.55       2.41 f
  i_cpu/i_CCU/U243/Z (IV)                                 0.96       3.37 r
  i_cpu/i_CCU/add_84/A[0] (CCU_DW01_inc_8_0)              0.00       3.37 r
  i_cpu/i_CCU/add_84/U1_1/CO (HA1)                        0.91       4.28 r
  i_cpu/i_CCU/add_84/U1_2/CO (HA1)                        0.91       5.19 r
  i_cpu/i_CCU/add_84/U1_3/CO (HA1)                        0.91       6.10 r
  i_cpu/i_CCU/add_84/U1_4/CO (HA1)                        0.91       7.02 r
  i_cpu/i_CCU/add_84/U1_5/CO (HA1)                        0.91       7.93 r
  i_cpu/i_CCU/add_84/U1_6/S (HA1)                         1.22       9.15 r
  i_cpu/i_CCU/add_84/SUM[6] (CCU_DW01_inc_8_0)            0.00       9.15 r
  i_cpu/i_CCU/next_MA_reg[6]/D (FD2)                      0.00       9.15 r
  data arrival time                                                  9.15

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[6]/CP (FD2)                               24.50 r
  library setup time                                     -0.85      23.65
  data required time                                                23.65
  ------------------------------------------------------------------------------
  data required time                                                23.65
  data arrival time                                                 -9.15
  ------------------------------------------------------------------------------
  slack (MET)                                                       14.50


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[5]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/U258/Z (AN3)                                1.86       1.86 r
  i_cpu/i_CCU/U257/Z (AO2)                                0.55       2.41 f
  i_cpu/i_CCU/U243/Z (IV)                                 0.96       3.37 r
  i_cpu/i_CCU/add_84/A[0] (CCU_DW01_inc_8_0)              0.00       3.37 r
  i_cpu/i_CCU/add_84/U1_1/CO (HA1)                        0.91       4.28 r
  i_cpu/i_CCU/add_84/U1_2/CO (HA1)                        0.91       5.19 r
  i_cpu/i_CCU/add_84/U1_3/CO (HA1)                        0.91       6.10 r
  i_cpu/i_CCU/add_84/U1_4/CO (HA1)                        0.91       7.02 r
  i_cpu/i_CCU/add_84/U1_5/S (HA1)                         1.22       8.24 r
  i_cpu/i_CCU/add_84/SUM[5] (CCU_DW01_inc_8_0)            0.00       8.24 r
  i_cpu/i_CCU/next_MA_reg[5]/D (FD2)                      0.00       8.24 r
  data arrival time                                                  8.24

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[5]/CP (FD2)                               24.50 r
  library setup time                                     -0.85      23.65
  data required time                                                23.65
  ------------------------------------------------------------------------------
  data required time                                                23.65
  data arrival time                                                 -8.24
  ------------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[4]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/U258/Z (AN3)                                1.86       1.86 r
  i_cpu/i_CCU/U257/Z (AO2)                                0.55       2.41 f
  i_cpu/i_CCU/U243/Z (IV)                                 0.96       3.37 r
  i_cpu/i_CCU/add_84/A[0] (CCU_DW01_inc_8_0)              0.00       3.37 r
  i_cpu/i_CCU/add_84/U1_1/CO (HA1)                        0.91       4.28 r
  i_cpu/i_CCU/add_84/U1_2/CO (HA1)                        0.91       5.19 r
  i_cpu/i_CCU/add_84/U1_3/CO (HA1)                        0.91       6.10 r
  i_cpu/i_CCU/add_84/U1_4/S (HA1)                         1.22       7.33 r
  i_cpu/i_CCU/add_84/SUM[4] (CCU_DW01_inc_8_0)            0.00       7.33 r
  i_cpu/i_CCU/next_MA_reg[4]/D (FD2)                      0.00       7.33 r
  data arrival time                                                  7.33

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[4]/CP (FD2)                               24.50 r
  library setup time                                     -0.85      23.65
  data required time                                                23.65
  ------------------------------------------------------------------------------
  data required time                                                23.65
  data arrival time                                                 -7.33
  ------------------------------------------------------------------------------
  slack (MET)                                                       16.32


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[3]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/U258/Z (AN3)                                1.86       1.86 r
  i_cpu/i_CCU/U257/Z (AO2)                                0.55       2.41 f
  i_cpu/i_CCU/U243/Z (IV)                                 0.96       3.37 r
  i_cpu/i_CCU/add_84/A[0] (CCU_DW01_inc_8_0)              0.00       3.37 r
  i_cpu/i_CCU/add_84/U1_1/CO (HA1)                        0.91       4.28 r
  i_cpu/i_CCU/add_84/U1_2/CO (HA1)                        0.91       5.19 r
  i_cpu/i_CCU/add_84/U1_3/S (HA1)                         1.22       6.42 r
  i_cpu/i_CCU/add_84/SUM[3] (CCU_DW01_inc_8_0)            0.00       6.42 r
  i_cpu/i_CCU/next_MA_reg[3]/D (FD2)                      0.00       6.42 r
  data arrival time                                                  6.42

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[3]/CP (FD2)                               24.50 r
  library setup time                                     -0.85      23.65
  data required time                                                23.65
  ------------------------------------------------------------------------------
  data required time                                                23.65
  data arrival time                                                 -6.42
  ------------------------------------------------------------------------------
  slack (MET)                                                       17.23


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[2]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/U258/Z (AN3)                                1.86       1.86 r
  i_cpu/i_CCU/U257/Z (AO2)                                0.55       2.41 f
  i_cpu/i_CCU/U243/Z (IV)                                 0.96       3.37 r
  i_cpu/i_CCU/add_84/A[0] (CCU_DW01_inc_8_0)              0.00       3.37 r
  i_cpu/i_CCU/add_84/U1_1/CO (HA1)                        0.91       4.28 r
  i_cpu/i_CCU/add_84/U1_2/S (HA1)                         1.22       5.50 r
  i_cpu/i_CCU/add_84/SUM[2] (CCU_DW01_inc_8_0)            0.00       5.50 r
  i_cpu/i_CCU/next_MA_reg[2]/D (FD2)                      0.00       5.50 r
  data arrival time                                                  5.50

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[2]/CP (FD2)                               24.50 r
  library setup time                                     -0.85      23.65
  data required time                                                23.65
  ------------------------------------------------------------------------------
  data required time                                                23.65
  data arrival time                                                 -5.50
  ------------------------------------------------------------------------------
  slack (MET)                                                       18.15


  Startpoint: i_cpu/i_CCU/C1_reg
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: data[0] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  i_cpu/i_CCU/C1_reg/CP (FD2)              0.00      25.00 r
  i_cpu/i_CCU/C1_reg/Q (FD2)               1.81      26.81 f
  i_cpu/i_CCU/C1 (CCU)                     0.00      26.81 f
  i_cpu/i_PCU/C1 (PCU)                     0.00      26.81 f
  i_cpu/i_PCU/U191/Z (IV)                  2.83      29.65 r
  i_cpu/i_PCU/U243/Z (BTS4)                0.81      30.46 f
  i_cpu/i_PCU/data[0] (PCU)                0.00      30.46 f
  i_cpu/data[0] (CPU)                      0.00      30.46 f
  data[0] (inout)                          0.00      30.46 f
  data arrival time                                  30.46

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  output external delay                    0.00      49.50
  data required time                                 49.50
  ---------------------------------------------------------------
  data required time                                 49.50
  data arrival time                                 -30.46
  ---------------------------------------------------------------
  slack (MET)                                        19.04


  Startpoint: i_cpu/i_CCU/C1_reg
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: data[1] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  i_cpu/i_CCU/C1_reg/CP (FD2)              0.00      25.00 r
  i_cpu/i_CCU/C1_reg/Q (FD2)               1.81      26.81 f
  i_cpu/i_CCU/C1 (CCU)                     0.00      26.81 f
  i_cpu/i_PCU/C1 (PCU)                     0.00      26.81 f
  i_cpu/i_PCU/U191/Z (IV)                  2.83      29.65 r
  i_cpu/i_PCU/U240/Z (BTS4)                0.81      30.46 f
  i_cpu/i_PCU/data[1] (PCU)                0.00      30.46 f
  i_cpu/data[1] (CPU)                      0.00      30.46 f
  data[1] (inout)                          0.00      30.46 f
  data arrival time                                  30.46

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  output external delay                    0.00      49.50
  data required time                                 49.50
  ---------------------------------------------------------------
  data required time                                 49.50
  data arrival time                                 -30.46
  ---------------------------------------------------------------
  slack (MET)                                        19.04


  Startpoint: i_cpu/i_CCU/C1_reg
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: data[2] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  i_cpu/i_CCU/C1_reg/CP (FD2)              0.00      25.00 r
  i_cpu/i_CCU/C1_reg/Q (FD2)               1.81      26.81 f
  i_cpu/i_CCU/C1 (CCU)                     0.00      26.81 f
  i_cpu/i_PCU/C1 (PCU)                     0.00      26.81 f
  i_cpu/i_PCU/U191/Z (IV)                  2.83      29.65 r
  i_cpu/i_PCU/U244/Z (BTS4)                0.81      30.46 f
  i_cpu/i_PCU/data[2] (PCU)                0.00      30.46 f
  i_cpu/data[2] (CPU)                      0.00      30.46 f
  data[2] (inout)                          0.00      30.46 f
  data arrival time                                  30.46

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  output external delay                    0.00      49.50
  data required time                                 49.50
  ---------------------------------------------------------------
  data required time                                 49.50
  data arrival time                                 -30.46
  ---------------------------------------------------------------
  slack (MET)                                        19.04


  Startpoint: i_cpu/i_CCU/C1_reg
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: data[3] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  i_cpu/i_CCU/C1_reg/CP (FD2)              0.00      25.00 r
  i_cpu/i_CCU/C1_reg/Q (FD2)               1.81      26.81 f
  i_cpu/i_CCU/C1 (CCU)                     0.00      26.81 f
  i_cpu/i_PCU/C1 (PCU)                     0.00      26.81 f
  i_cpu/i_PCU/U191/Z (IV)                  2.83      29.65 r
  i_cpu/i_PCU/U239/Z (BTS4)                0.81      30.46 f
  i_cpu/i_PCU/data[3] (PCU)                0.00      30.46 f
  i_cpu/data[3] (CPU)                      0.00      30.46 f
  data[3] (inout)                          0.00      30.46 f
  data arrival time                                  30.46

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  output external delay                    0.00      49.50
  data required time                                 49.50
  ---------------------------------------------------------------
  data required time                                 49.50
  data arrival time                                 -30.46
  ---------------------------------------------------------------
  slack (MET)                                        19.04


  Startpoint: i_cpu/i_CCU/C1_reg
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: data[4] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  i_cpu/i_CCU/C1_reg/CP (FD2)              0.00      25.00 r
  i_cpu/i_CCU/C1_reg/Q (FD2)               1.81      26.81 f
  i_cpu/i_CCU/C1 (CCU)                     0.00      26.81 f
  i_cpu/i_PCU/C1 (PCU)                     0.00      26.81 f
  i_cpu/i_PCU/U191/Z (IV)                  2.83      29.65 r
  i_cpu/i_PCU/U242/Z (BTS4)                0.81      30.46 f
  i_cpu/i_PCU/data[4] (PCU)                0.00      30.46 f
  i_cpu/data[4] (CPU)                      0.00      30.46 f
  data[4] (inout)                          0.00      30.46 f
  data arrival time                                  30.46

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  output external delay                    0.00      49.50
  data required time                                 49.50
  ---------------------------------------------------------------
  data required time                                 49.50
  data arrival time                                 -30.46
  ---------------------------------------------------------------
  slack (MET)                                        19.04


  Startpoint: i_cpu/i_CCU/C1_reg
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: data[5] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  i_cpu/i_CCU/C1_reg/CP (FD2)              0.00      25.00 r
  i_cpu/i_CCU/C1_reg/Q (FD2)               1.81      26.81 f
  i_cpu/i_CCU/C1 (CCU)                     0.00      26.81 f
  i_cpu/i_PCU/C1 (PCU)                     0.00      26.81 f
  i_cpu/i_PCU/U191/Z (IV)                  2.83      29.65 r
  i_cpu/i_PCU/U241/Z (BTS4)                0.81      30.46 f
  i_cpu/i_PCU/data[5] (PCU)                0.00      30.46 f
  i_cpu/data[5] (CPU)                      0.00      30.46 f
  data[5] (inout)                          0.00      30.46 f
  data arrival time                                  30.46

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  output external delay                    0.00      49.50
  data required time                                 49.50
  ---------------------------------------------------------------
  data required time                                 49.50
  data arrival time                                 -30.46
  ---------------------------------------------------------------
  slack (MET)                                        19.04


  Startpoint: i_cpu/i_CCU/C1_reg
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: data[6] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  i_cpu/i_CCU/C1_reg/CP (FD2)              0.00      25.00 r
  i_cpu/i_CCU/C1_reg/Q (FD2)               1.81      26.81 f
  i_cpu/i_CCU/C1 (CCU)                     0.00      26.81 f
  i_cpu/i_PCU/C1 (PCU)                     0.00      26.81 f
  i_cpu/i_PCU/U191/Z (IV)                  2.83      29.65 r
  i_cpu/i_PCU/U245/Z (BTS4)                0.81      30.46 f
  i_cpu/i_PCU/data[6] (PCU)                0.00      30.46 f
  i_cpu/data[6] (CPU)                      0.00      30.46 f
  data[6] (inout)                          0.00      30.46 f
  data arrival time                                  30.46

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  output external delay                    0.00      49.50
  data required time                                 49.50
  ---------------------------------------------------------------
  data required time                                 49.50
  data arrival time                                 -30.46
  ---------------------------------------------------------------
  slack (MET)                                        19.04


  Startpoint: i_cpu/i_CCU/C1_reg
              (rising edge-triggered flip-flop clocked by clock')
  Endpoint: data[7] (output port clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  i_cpu/i_CCU/C1_reg/CP (FD2)              0.00      25.00 r
  i_cpu/i_CCU/C1_reg/Q (FD2)               1.81      26.81 f
  i_cpu/i_CCU/C1 (CCU)                     0.00      26.81 f
  i_cpu/i_PCU/C1 (PCU)                     0.00      26.81 f
  i_cpu/i_PCU/U191/Z (IV)                  2.83      29.65 r
  i_cpu/i_PCU/U238/Z (BTS4)                0.81      30.46 f
  i_cpu/i_PCU/data[7] (PCU)                0.00      30.46 f
  i_cpu/data[7] (CPU)                      0.00      30.46 f
  data[7] (inout)                          0.00      30.46 f
  data arrival time                                  30.46

  clock clock (rise edge)                 50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -0.50      49.50
  output external delay                    0.00      49.50
  data required time                                 49.50
  ---------------------------------------------------------------
  data required time                                 49.50
  data arrival time                                 -30.46
  ---------------------------------------------------------------
  slack (MET)                                        19.04


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[1]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/U258/Z (AN3)                                1.86       1.86 r
  i_cpu/i_CCU/U257/Z (AO2)                                0.55       2.41 f
  i_cpu/i_CCU/U243/Z (IV)                                 0.96       3.37 r
  i_cpu/i_CCU/add_84/A[0] (CCU_DW01_inc_8_0)              0.00       3.37 r
  i_cpu/i_CCU/add_84/U1_1/S (HA1)                         1.22       4.59 r
  i_cpu/i_CCU/add_84/SUM[1] (CCU_DW01_inc_8_0)            0.00       4.59 r
  i_cpu/i_CCU/next_MA_reg[1]/D (FD2)                      0.00       4.59 r
  data arrival time                                                  4.59

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[1]/CP (FD2)                               24.50 r
  library setup time                                     -0.85      23.65
  data required time                                                23.65
  ------------------------------------------------------------------------------
  data required time                                                23.65
  data arrival time                                                 -4.59
  ------------------------------------------------------------------------------
  slack (MET)                                                       19.06


  Startpoint: reset (input port clocked by clock)
  Endpoint: i_cpu/i_CCU/next_MA_reg[0]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  i_cpu/reset (CPU)                                       0.00       0.00 r
  i_cpu/i_CCU/reset (CCU)                                 0.00       0.00 r
  i_cpu/i_CCU/U258/Z (AN3)                                1.86       1.86 r
  i_cpu/i_CCU/U257/Z (AO2)                                0.55       2.41 f
  i_cpu/i_CCU/U243/Z (IV)                                 0.96       3.37 r
  i_cpu/i_CCU/add_84/A[0] (CCU_DW01_inc_8_0)              0.00       3.37 r
  i_cpu/i_CCU/add_84/U3/Z (IV)                            0.21       3.57 f
  i_cpu/i_CCU/add_84/SUM[0] (CCU_DW01_inc_8_0)            0.00       3.57 f
  i_cpu/i_CCU/next_MA_reg[0]/D (FD2)                      0.00       3.57 f
  data arrival time                                                  3.57

  clock clock' (rise edge)                               25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.50      24.50
  i_cpu/i_CCU/next_MA_reg[0]/CP (FD2)                               24.50 r
  library setup time                                     -0.85      23.65
  data required time                                                23.65
  ------------------------------------------------------------------------------
  data required time                                                23.65
  data arrival time                                                 -3.57
  ------------------------------------------------------------------------------
  slack (MET)                                                       20.08


  Startpoint: i_cpu/i_ALUB/IXR_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[0]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/IXR_reg[0]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/IXR_reg[0]/Q (FD2)          1.48       1.48 r
  i_cpu/i_ALUB/IXR_tmp_reg[0]/D (FD2)      0.00       1.48 r
  data arrival time                                   1.48

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[0]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.48
  ---------------------------------------------------------------
  slack (MET)                                        22.17


  Startpoint: i_cpu/i_ALUB/IXR_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[1]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/IXR_reg[1]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/IXR_reg[1]/Q (FD2)          1.48       1.48 r
  i_cpu/i_ALUB/IXR_tmp_reg[1]/D (FD2)      0.00       1.48 r
  data arrival time                                   1.48

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[1]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.48
  ---------------------------------------------------------------
  slack (MET)                                        22.17


  Startpoint: i_cpu/i_ALUB/IXR_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[2]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/IXR_reg[2]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/IXR_reg[2]/Q (FD2)          1.48       1.48 r
  i_cpu/i_ALUB/IXR_tmp_reg[2]/D (FD2)      0.00       1.48 r
  data arrival time                                   1.48

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[2]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.48
  ---------------------------------------------------------------
  slack (MET)                                        22.17


  Startpoint: i_cpu/i_ALUB/IXR_reg[3]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[3]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/IXR_reg[3]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/IXR_reg[3]/Q (FD2)          1.48       1.48 r
  i_cpu/i_ALUB/IXR_tmp_reg[3]/D (FD2)      0.00       1.48 r
  data arrival time                                   1.48

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[3]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.48
  ---------------------------------------------------------------
  slack (MET)                                        22.17


  Startpoint: i_cpu/i_ALUB/IXR_reg[4]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[4]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/IXR_reg[4]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/IXR_reg[4]/Q (FD2)          1.48       1.48 r
  i_cpu/i_ALUB/IXR_tmp_reg[4]/D (FD2)      0.00       1.48 r
  data arrival time                                   1.48

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[4]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.48
  ---------------------------------------------------------------
  slack (MET)                                        22.17


  Startpoint: i_cpu/i_ALUB/IXR_reg[5]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[5]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/IXR_reg[5]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/IXR_reg[5]/Q (FD2)          1.48       1.48 r
  i_cpu/i_ALUB/IXR_tmp_reg[5]/D (FD2)      0.00       1.48 r
  data arrival time                                   1.48

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[5]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.48
  ---------------------------------------------------------------
  slack (MET)                                        22.17


  Startpoint: i_cpu/i_ALUB/IXR_reg[6]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[6]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/IXR_reg[6]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/IXR_reg[6]/Q (FD2)          1.48       1.48 r
  i_cpu/i_ALUB/IXR_tmp_reg[6]/D (FD2)      0.00       1.48 r
  data arrival time                                   1.48

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[6]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.48
  ---------------------------------------------------------------
  slack (MET)                                        22.17


  Startpoint: i_cpu/i_ALUB/IXR_reg[7]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/IXR_tmp_reg[7]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/IXR_reg[7]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/IXR_reg[7]/Q (FD2)          1.48       1.48 r
  i_cpu/i_ALUB/IXR_tmp_reg[7]/D (FD2)      0.00       1.48 r
  data arrival time                                   1.48

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/IXR_tmp_reg[7]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.48
  ---------------------------------------------------------------
  slack (MET)                                        22.17


  Startpoint: i_cpu/i_ALUB/ACC_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[0]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/ACC_reg[0]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/ACC_reg[0]/Q (FD2)          1.42       1.42 f
  i_cpu/i_ALUB/ACC_tmp_reg[0]/D (FD2)      0.00       1.42 f
  data arrival time                                   1.42

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[0]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.42
  ---------------------------------------------------------------
  slack (MET)                                        22.23


  Startpoint: i_cpu/i_ALUB/ACC_reg[1]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[1]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/ACC_reg[1]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/ACC_reg[1]/Q (FD2)          1.42       1.42 f
  i_cpu/i_ALUB/ACC_tmp_reg[1]/D (FD2)      0.00       1.42 f
  data arrival time                                   1.42

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[1]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.42
  ---------------------------------------------------------------
  slack (MET)                                        22.23


  Startpoint: i_cpu/i_ALUB/ACC_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[2]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/ACC_reg[2]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/ACC_reg[2]/Q (FD2)          1.42       1.42 f
  i_cpu/i_ALUB/ACC_tmp_reg[2]/D (FD2)      0.00       1.42 f
  data arrival time                                   1.42

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[2]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.42
  ---------------------------------------------------------------
  slack (MET)                                        22.23


  Startpoint: i_cpu/i_ALUB/ACC_reg[3]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[3]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/ACC_reg[3]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/ACC_reg[3]/Q (FD2)          1.42       1.42 f
  i_cpu/i_ALUB/ACC_tmp_reg[3]/D (FD2)      0.00       1.42 f
  data arrival time                                   1.42

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[3]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.42
  ---------------------------------------------------------------
  slack (MET)                                        22.23


  Startpoint: i_cpu/i_ALUB/ACC_reg[4]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[4]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/ACC_reg[4]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/ACC_reg[4]/Q (FD2)          1.42       1.42 f
  i_cpu/i_ALUB/ACC_tmp_reg[4]/D (FD2)      0.00       1.42 f
  data arrival time                                   1.42

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[4]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.42
  ---------------------------------------------------------------
  slack (MET)                                        22.23


  Startpoint: i_cpu/i_ALUB/ACC_reg[5]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[5]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/ACC_reg[5]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/ACC_reg[5]/Q (FD2)          1.42       1.42 f
  i_cpu/i_ALUB/ACC_tmp_reg[5]/D (FD2)      0.00       1.42 f
  data arrival time                                   1.42

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[5]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.42
  ---------------------------------------------------------------
  slack (MET)                                        22.23


  Startpoint: i_cpu/i_ALUB/ACC_reg[6]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[6]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/ACC_reg[6]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/ACC_reg[6]/Q (FD2)          1.42       1.42 f
  i_cpu/i_ALUB/ACC_tmp_reg[6]/D (FD2)      0.00       1.42 f
  data arrival time                                   1.42

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[6]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.42
  ---------------------------------------------------------------
  slack (MET)                                        22.23


  Startpoint: i_cpu/i_ALUB/ACC_reg[7]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_cpu/i_ALUB/ACC_tmp_reg[7]
            (rising edge-triggered flip-flop clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  i_cpu/i_ALUB/ACC_reg[7]/CP (FD2)         0.00       0.00 r
  i_cpu/i_ALUB/ACC_reg[7]/Q (FD2)          1.42       1.42 f
  i_cpu/i_ALUB/ACC_tmp_reg[7]/D (FD2)      0.00       1.42 f
  data arrival time                                   1.42

  clock clock' (rise edge)                25.00      25.00
  clock network delay (ideal)              0.00      25.00
  clock uncertainty                       -0.50      24.50
  i_cpu/i_ALUB/ACC_tmp_reg[7]/CP (FD2)               24.50 r
  library setup time                      -0.85      23.65
  data required time                                 23.65
  ---------------------------------------------------------------
  data required time                                 23.65
  data arrival time                                  -1.42
  ---------------------------------------------------------------
  slack (MET)                                        22.23


1
