<div id="pf2de" class="pf w0 h0" data-page-no="2de"><div class="pc pc2de w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2de.png"/><div class="t m0 xc2 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_C3 field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>OR interrupts disabled; use polling.</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Hardware interrupt requested when OR is set.</div><div class="t m0 x97 h7 y101c ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x3a h7 y101d ff2 fs4 fc0 sc0 ls0">NEIE</div><div class="t m0 x83 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">Noise Error Interrupt Enable</div><div class="t m0 x83 h7 y101e ff2 fs4 fc0 sc0 ls0 ws0">This bit enables the noise flag (NF) to generate hardware interrupt requests.</div><div class="t m0 x83 h7 y123e ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>NF interrupts disabled; use polling.</div><div class="t m0 x83 h7 y123f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Hardware interrupt requested when NF is set.</div><div class="t m0 x97 h7 y1240 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x3a h7 y10db ff2 fs4 fc0 sc0 ls0">FEIE</div><div class="t m0 x83 h7 y1240 ff2 fs4 fc0 sc0 ls0 ws0">Framing Error Interrupt Enable</div><div class="t m0 x83 h7 y1279 ff2 fs4 fc0 sc0 ls0 ws0">This bit enables the framing error flag (FE) to generate hardware interrupt requests.</div><div class="t m0 x83 h7 y1561 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>FE interrupts disabled; use polling.</div><div class="t m0 x83 h7 y1562 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Hardware interrupt requested when FE is set.</div><div class="t m0 x97 h7 y3da7 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x3a h7 y2202 ff2 fs4 fc0 sc0 ls0">PEIE</div><div class="t m0 x83 h7 y3da7 ff2 fs4 fc0 sc0 ls0 ws0">Parity Error Interrupt Enable</div><div class="t m0 x83 h7 y2a17 ff2 fs4 fc0 sc0 ls0 ws0">This bit enables the parity error flag (PF) to generate hardware interrupt requests.</div><div class="t m0 x83 h7 y1fdf ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>PF interrupts disabled; use polling).</div><div class="t m0 x83 h7 y1a71 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Hardware interrupt requested when PF is set.</div><div class="t m0 x9 h1b y4124 ff1 fsc fc0 sc0 ls0 ws0">39.2.8<span class="_ _b"> </span>UART Data Register (UART<span class="ff7 ws24e">x</span>_D)</div><div class="t m0 x9 hf y4125 ff3 fs5 fc0 sc0 ls0 ws0">This register is actually two separate registers. Reads return the contents of the read-only</div><div class="t m0 x9 hf y4126 ff3 fs5 fc0 sc0 ls0 ws0">receive data buffer and writes go to the write-only transmit data buffer. Reads and writes</div><div class="t m0 x9 hf y4127 ff3 fs5 fc0 sc0 ls0 ws0">of this register are also involved in the automatic flag clearing mechanisms for some of</div><div class="t m0 x9 hf y4128 ff3 fs5 fc0 sc0 ls0 ws0">the UART status flags.</div><div class="t m0 x9 h7 y4129 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 7h offset</div><div class="t m0 x81 h1d y412a ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y412b ff2 fs4 fc0 sc0 ls0 ws4d1">Read <span class="ws48a ve">R7T7 R6T6 R5T5 R4T4 R3T3 R2T2 R1T1 R0T0</span></div><div class="t m0 x8b h7 y412c ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y412d ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x28 h9 y412e ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_D field descriptions</span></div><div class="t m0 x12c h10 y3aa6 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y412f ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x3a h7 y4130 ff2 fs4 fc0 sc0 ls0">R7T7</div><div class="t m0 x83 h7 y412f ff2 fs4 fc0 sc0 ls0 ws0">Read receive data buffer 7 or write transmit data buffer 7.</div><div class="t m0 x97 h7 y4131 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x3a h7 y4132 ff2 fs4 fc0 sc0 ls0">R6T6</div><div class="t m0 x83 h7 y4131 ff2 fs4 fc0 sc0 ls0 ws0">Read receive data buffer 6 or write transmit data buffer 6.</div><div class="t m0 x97 h7 y1662 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x3a h7 y4133 ff2 fs4 fc0 sc0 ls0">R5T5</div><div class="t m0 x83 h7 y1662 ff2 fs4 fc0 sc0 ls0 ws0">Read receive data buffer 5 or write transmit data buffer 5.</div><div class="t m0 x1b h7 y4134 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">734<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf2de" data-dest-detail='[734,"XYZ",null,169.367,null]'><div class="d m1" style="border-style:none;position:absolute;left:126.997000px;bottom:234.867000px;width:22.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2de" data-dest-detail='[734,"XYZ",null,142.867,null]'><div class="d m1" style="border-style:none;position:absolute;left:182.997000px;bottom:234.867000px;width:22.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2de" data-dest-detail='[734,"XYZ",null,116.367,null]'><div class="d m1" style="border-style:none;position:absolute;left:238.997000px;bottom:234.867000px;width:22.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2df" data-dest-detail='[735,"XYZ",null,685.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:294.997000px;bottom:234.867000px;width:22.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2df" data-dest-detail='[735,"XYZ",null,658.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:350.997000px;bottom:234.867000px;width:22.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2df" data-dest-detail='[735,"XYZ",null,632.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:406.997000px;bottom:234.867000px;width:22.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2df" data-dest-detail='[735,"XYZ",null,605.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:462.997000px;bottom:234.867000px;width:22.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2df" data-dest-detail='[735,"XYZ",null,579.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:518.997000px;bottom:234.867000px;width:22.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
