module counter
(
	input clk,
	input reset,
	output reg[11:0] result
);
	
	always (@posedge clk or @posedge result)
	begin
		if(reset)
			result = 0;
		else
			result = result +1;
	end
endmodule