Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun 29 03:06:11 2025
| Host         : DESKTOP-EFRMAI2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.495        0.000                      0                   97        0.151        0.000                      0                   97        3.000        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
sys_clock                    {0.000 5.000}      10.000          100.000         
  clk_out25_top_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          
  clkfbout_top_clk_wiz_0_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out25_top_clk_wiz_0_0       35.495        0.000                      0                   97        0.151        0.000                      0                   97       19.500        0.000                       0                    49  
  clkfbout_top_clk_wiz_0_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_out25_top_clk_wiz_0_0                             
(none)                     clkfbout_top_clk_wiz_0_0                              


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out25_top_clk_wiz_0_0
  To Clock:  clk_out25_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.495ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.938ns (22.326%)  route 3.263ns (77.674%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.621    -2.398    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  top_i/VGA_Output_0/U0/vert_counter_reg[1]/Q
                         net (fo=9, routed)           1.901    -0.040    top_i/VGA_Output_0/U0/vert_counter[1]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.150     0.110 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.647     0.757    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.332     1.089 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.715     1.804    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.505    37.992    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
                         clock pessimism             -0.389    37.602    
                         clock uncertainty           -0.098    37.504    
    SLICE_X7Y28          FDRE (Setup_fdre_C_CE)      -0.205    37.299    top_i/VGA_Output_0/U0/vert_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                 35.495    

Slack (MET) :             35.495ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.938ns (22.326%)  route 3.263ns (77.674%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.621    -2.398    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  top_i/VGA_Output_0/U0/vert_counter_reg[1]/Q
                         net (fo=9, routed)           1.901    -0.040    top_i/VGA_Output_0/U0/vert_counter[1]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.150     0.110 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.647     0.757    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.332     1.089 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.715     1.804    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.505    37.992    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                         clock pessimism             -0.389    37.602    
                         clock uncertainty           -0.098    37.504    
    SLICE_X7Y28          FDRE (Setup_fdre_C_CE)      -0.205    37.299    top_i/VGA_Output_0/U0/vert_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                 35.495    

Slack (MET) :             35.495ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.938ns (22.326%)  route 3.263ns (77.674%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.621    -2.398    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  top_i/VGA_Output_0/U0/vert_counter_reg[1]/Q
                         net (fo=9, routed)           1.901    -0.040    top_i/VGA_Output_0/U0/vert_counter[1]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.150     0.110 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.647     0.757    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.332     1.089 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.715     1.804    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.505    37.992    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[4]/C
                         clock pessimism             -0.389    37.602    
                         clock uncertainty           -0.098    37.504    
    SLICE_X7Y28          FDRE (Setup_fdre_C_CE)      -0.205    37.299    top_i/VGA_Output_0/U0/vert_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                 35.495    

Slack (MET) :             35.495ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.938ns (22.326%)  route 3.263ns (77.674%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.621    -2.398    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  top_i/VGA_Output_0/U0/vert_counter_reg[1]/Q
                         net (fo=9, routed)           1.901    -0.040    top_i/VGA_Output_0/U0/vert_counter[1]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.150     0.110 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.647     0.757    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.332     1.089 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.715     1.804    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.505    37.992    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[5]/C
                         clock pessimism             -0.389    37.602    
                         clock uncertainty           -0.098    37.504    
    SLICE_X7Y28          FDRE (Setup_fdre_C_CE)      -0.205    37.299    top_i/VGA_Output_0/U0/vert_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                 35.495    

Slack (MET) :             35.613ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.938ns (23.095%)  route 3.123ns (76.905%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.621    -2.398    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  top_i/VGA_Output_0/U0/vert_counter_reg[1]/Q
                         net (fo=9, routed)           1.901    -0.040    top_i/VGA_Output_0/U0/vert_counter[1]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.150     0.110 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.647     0.757    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.332     1.089 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.575     1.664    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X7Y29          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.506    37.993    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y29          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[3]/C
                         clock pessimism             -0.412    37.580    
                         clock uncertainty           -0.098    37.482    
    SLICE_X7Y29          FDRE (Setup_fdre_C_CE)      -0.205    37.277    top_i/VGA_Output_0/U0/vert_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                 35.613    

Slack (MET) :             35.613ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.938ns (23.095%)  route 3.123ns (76.905%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.621    -2.398    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  top_i/VGA_Output_0/U0/vert_counter_reg[1]/Q
                         net (fo=9, routed)           1.901    -0.040    top_i/VGA_Output_0/U0/vert_counter[1]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.150     0.110 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.647     0.757    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.332     1.089 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.575     1.664    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X7Y29          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.506    37.993    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y29          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[9]/C
                         clock pessimism             -0.412    37.580    
                         clock uncertainty           -0.098    37.482    
    SLICE_X7Y29          FDRE (Setup_fdre_C_CE)      -0.205    37.277    top_i/VGA_Output_0/U0/vert_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                 35.613    

Slack (MET) :             35.703ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.938ns (23.609%)  route 3.035ns (76.391%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.621    -2.398    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  top_i/VGA_Output_0/U0/vert_counter_reg[1]/Q
                         net (fo=9, routed)           1.901    -0.040    top_i/VGA_Output_0/U0/vert_counter[1]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.150     0.110 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.647     0.757    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.332     1.089 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.487     1.576    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X7Y31          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.507    37.994    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y31          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[6]/C
                         clock pessimism             -0.412    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.205    37.278    top_i/VGA_Output_0/U0/vert_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                 35.703    

Slack (MET) :             35.703ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.938ns (23.609%)  route 3.035ns (76.391%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.621    -2.398    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  top_i/VGA_Output_0/U0/vert_counter_reg[1]/Q
                         net (fo=9, routed)           1.901    -0.040    top_i/VGA_Output_0/U0/vert_counter[1]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.150     0.110 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.647     0.757    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.332     1.089 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.487     1.576    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X7Y31          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.507    37.994    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y31          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[7]/C
                         clock pessimism             -0.412    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.205    37.278    top_i/VGA_Output_0/U0/vert_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                 35.703    

Slack (MET) :             35.703ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.938ns (23.609%)  route 3.035ns (76.391%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.621    -2.398    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  top_i/VGA_Output_0/U0/vert_counter_reg[1]/Q
                         net (fo=9, routed)           1.901    -0.040    top_i/VGA_Output_0/U0/vert_counter[1]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.150     0.110 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.647     0.757    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.332     1.089 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.487     1.576    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X7Y31          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.507    37.994    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y31          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[8]/C
                         clock pessimism             -0.412    37.581    
                         clock uncertainty           -0.098    37.483    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.205    37.278    top_i/VGA_Output_0/U0/vert_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                 35.703    

Slack (MET) :             35.740ns  (required time - arrival time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.938ns (23.622%)  route 3.033ns (76.378%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.621    -2.398    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456    -1.942 f  top_i/VGA_Output_0/U0/vert_counter_reg[1]/Q
                         net (fo=9, routed)           1.901    -0.040    top_i/VGA_Output_0/U0/vert_counter[1]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.150     0.110 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_4/O
                         net (fo=1, routed)           0.647     0.757    top_i/VGA_Output_0/U0/vert_counter[9]_i_4_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.332     1.089 r  top_i/VGA_Output_0/U0/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.485     1.573    top_i/VGA_Output_0/U0/vert_counter_0
    SLICE_X6Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.505    37.992    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[0]/C
                         clock pessimism             -0.411    37.580    
                         clock uncertainty           -0.098    37.482    
    SLICE_X6Y28          FDRE (Setup_fdre_C_CE)      -0.169    37.313    top_i/VGA_Output_0/U0/vert_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.313    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                 35.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.693%)  route 0.229ns (58.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.558    -0.571    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y30          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  top_i/BRAM_reader_0/U0/current_addr_reg[3]/Q
                         net (fo=5, routed)           0.229    -0.178    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y12         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.871    -0.297    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.512    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.329    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.461%)  route 0.232ns (58.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.558    -0.571    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y30          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  top_i/BRAM_reader_0/U0/current_addr_reg[5]/Q
                         net (fo=3, routed)           0.232    -0.176    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y12         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.871    -0.297    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.512    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.329    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/Vp_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.584    -0.545    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y29          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.404 f  top_i/VGA_Output_0/U0/vert_counter_reg[3]/Q
                         net (fo=9, routed)           0.111    -0.293    top_i/VGA_Output_0/U0/vert_counter[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.045    -0.248 r  top_i/VGA_Output_0/U0/Vp_out_i_1/O
                         net (fo=1, routed)           0.000    -0.248    top_i/VGA_Output_0/U0/Vp_out_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  top_i/VGA_Output_0/U0/Vp_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.853    -0.316    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y29          FDRE                                         r  top_i/VGA_Output_0/U0/Vp_out_reg/C
                         clock pessimism             -0.217    -0.532    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.120    -0.412    top_i/VGA_Output_0/U0/Vp_out_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 top_i/VGA_Output_0/U0/horiz_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/re_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.585    -0.544    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y30          FDRE                                         r  top_i/VGA_Output_0/U0/horiz_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  top_i/VGA_Output_0/U0/horiz_counter_reg[9]/Q
                         net (fo=6, routed)           0.138    -0.266    top_i/VGA_Output_0/U0/horiz_counter_reg[9]
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.045    -0.221 r  top_i/VGA_Output_0/U0/re_out_i_1/O
                         net (fo=1, routed)           0.000    -0.221    top_i/VGA_Output_0/U0/re_out0
    SLICE_X6Y30          FDRE                                         r  top_i/VGA_Output_0/U0/re_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.854    -0.315    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y30          FDRE                                         r  top_i/VGA_Output_0/U0/re_out_reg/C
                         clock pessimism             -0.217    -0.531    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.410    top_i/VGA_Output_0/U0/re_out_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.846%)  route 0.269ns (62.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.557    -0.572    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y29          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  top_i/BRAM_reader_0/U0/current_addr_reg[8]/Q
                         net (fo=3, routed)           0.269    -0.139    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y12         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.871    -0.297    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.512    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.329    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.653%)  route 0.272ns (62.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.557    -0.572    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y29          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  top_i/BRAM_reader_0/U0/current_addr_reg[6]/Q
                         net (fo=5, routed)           0.272    -0.137    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y12         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.871    -0.297    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.512    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.329    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.583    -0.546    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  top_i/VGA_Output_0/U0/vert_counter_reg[5]/Q
                         net (fo=9, routed)           0.120    -0.285    top_i/VGA_Output_0/U0/vert_counter[5]
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  top_i/VGA_Output_0/U0/vert_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    top_i/VGA_Output_0/U0/vert_counter[5]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.852    -0.317    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[5]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.092    -0.454    top_i/VGA_Output_0/U0/vert_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.583    -0.546    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  top_i/VGA_Output_0/U0/vert_counter_reg[0]/Q
                         net (fo=10, routed)          0.128    -0.255    top_i/VGA_Output_0/U0/vert_counter[0]
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.048    -0.207 r  top_i/VGA_Output_0/U0/vert_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    top_i/VGA_Output_0/U0/vert_counter[2]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.852    -0.317    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y28          FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                         clock pessimism             -0.217    -0.533    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.107    -0.426    top_i/VGA_Output_0/U0/vert_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.265%)  route 0.301ns (64.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.558    -0.571    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y30          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  top_i/BRAM_reader_0/U0/current_addr_reg[1]/Q
                         net (fo=7, routed)           0.301    -0.106    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y12         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.871    -0.297    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.512    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.329    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.762%)  route 0.308ns (65.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.557    -0.572    top_i/BRAM_reader_0/U0/clk
    SLICE_X8Y29          FDRE                                         r  top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  top_i/BRAM_reader_0/U0/current_addr_reg[0]/Q
                         net (fo=8, routed)           0.308    -0.101    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y12         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.871    -0.297    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.512    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.329    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out25_top_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y12    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y12    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   top_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y29     top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y29     top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y29     top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y29     top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y29     top_i/BRAM_reader_0/U0/current_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30     top_i/BRAM_reader_0/U0/current_addr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_clk_wiz_0_0
  To Clock:  clkfbout_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out25_top_clk_wiz_0_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.308ns  (logic 4.048ns (64.175%)  route 2.260ns (35.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.627    -2.392    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518    -1.874 r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.260     0.386    lopt_10
    D17                  OBUF (Prop_obuf_I_O)         3.530     3.917 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.917    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.029ns  (logic 3.975ns (65.941%)  route 2.053ns (34.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.627    -2.392    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456    -1.936 r  top_i/VGA_Output_0/U0/R_out_reg[1]/Q
                         net (fo=1, routed)           2.053     0.118    vgaBlue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     3.637 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.637    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.008ns  (logic 3.985ns (66.333%)  route 2.023ns (33.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.627    -2.392    top_i/VGA_Output_0/U0/clk
    SLICE_X4Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456    -1.936 r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           2.023     0.087    lopt_7
    G17                  OBUF (Prop_obuf_I_O)         3.529     3.616 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.616    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.913ns  (logic 4.023ns (68.042%)  route 1.890ns (31.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.627    -2.392    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518    -1.874 r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           1.890     0.016    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         3.505     3.522 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.522    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 3.980ns (67.737%)  route 1.896ns (32.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.627    -2.392    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456    -1.936 r  top_i/VGA_Output_0/U0/R_out_reg[0]/Q
                         net (fo=1, routed)           1.896    -0.040    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     3.484 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.484    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 4.043ns (68.948%)  route 1.821ns (31.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.627    -2.392    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518    -1.874 r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.821    -0.053    lopt_9
    J18                  OBUF (Prop_obuf_I_O)         3.525     3.472 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.472    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.865ns  (logic 4.020ns (68.545%)  route 1.845ns (31.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.624    -2.395    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    -1.877 r  top_i/VGA_Output_0/U0/R_out_reg[3]/Q
                         net (fo=1, routed)           1.845    -0.032    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     3.471 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.471    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.855ns  (logic 4.021ns (68.686%)  route 1.833ns (31.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.627    -2.392    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518    -1.874 r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.833    -0.040    lopt_3
    L18                  OBUF (Prop_obuf_I_O)         3.503     3.463 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.463    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 3.977ns (68.048%)  route 1.867ns (31.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.627    -2.392    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456    -1.936 r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           1.867    -0.068    lopt_1
    J17                  OBUF (Prop_obuf_I_O)         3.521     3.453 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.453    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.847ns  (logic 4.013ns (68.643%)  route 1.833ns (31.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          1.624    -2.395    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    -1.877 r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.833    -0.043    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495     3.452 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.452    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/Vp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.368ns (80.731%)  route 0.327ns (19.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.584    -0.545    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y29          FDRE                                         r  top_i/VGA_Output_0/U0/Vp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  top_i/VGA_Output_0/U0/Vp_out_reg/Q
                         net (fo=1, routed)           0.327    -0.055    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.150 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.150    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.361ns (79.329%)  route 0.355ns (20.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.588    -0.541    top_i/VGA_Output_0/U0/clk
    SLICE_X4Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.355    -0.046    lopt_6
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.174 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.174    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/Hp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.339ns (77.846%)  route 0.381ns (22.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.584    -0.545    top_i/VGA_Output_0/U0/clk
    SLICE_X5Y29          FDRE                                         r  top_i/VGA_Output_0/U0/Hp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  top_i/VGA_Output_0/U0/Hp_out_reg/Q
                         net (fo=1, routed)           0.381    -0.023    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.174 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.174    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.361ns (78.378%)  route 0.375ns (21.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.586    -0.543    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.375    -0.004    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.192 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.192    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.369ns (78.477%)  route 0.375ns (21.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.588    -0.541    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.375    -0.002    lopt_3
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.202 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.202    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.368ns (77.371%)  route 0.400ns (22.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.586    -0.543    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  top_i/VGA_Output_0/U0/R_out_reg[3]/Q
                         net (fo=1, routed)           0.400     0.021    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.224 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.224    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.363ns (77.162%)  route 0.403ns (22.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.588    -0.541    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.403     0.003    lopt_1
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.225 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.225    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.390ns (78.273%)  route 0.386ns (21.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.588    -0.541    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.386     0.008    lopt_9
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.234 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.234    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.371ns (77.072%)  route 0.408ns (22.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.588    -0.541    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.408     0.030    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.237 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.237    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.366ns (76.715%)  route 0.415ns (23.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=47, routed)          0.588    -0.541    top_i/VGA_Output_0/U0/clk
    SLICE_X4Y33          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  top_i/VGA_Output_0/U0/R_out_reg[2]/Q
                         net (fo=1, routed)           0.415     0.014    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.239 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.239    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_top_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.832 f  top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    top_i/clk_wiz_0/inst/clkfbout_buf_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    top_i/clk_wiz_0/inst/clkfbout_buf_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





