

================================================================
== Vivado HLS Report for 'd_sum'
================================================================
* Date:           Mon Dec 10 15:19:44 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.804|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   91|  283|   91|  283|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   90|  282|  15 ~ 47 |          -|          -|     6|    no    |
        | + Loop 1.1  |   12|   44|  3 ~ 11  |          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    774|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      70|     29|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    202|
|Register         |        -|      -|     201|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     271|   1005|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------------+---------+-------+----+----+
    |lenetSynthMatlab_dEe_U17  |lenetSynthMatlab_dEe  |        0|      0|  70|  29|
    +--------------------------+----------------------+---------+-------+----+----+
    |Total                     |                      |        0|      0|  70|  29|
    +--------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |mul4_fu_335_p2              |     *    |      0|  0|  26|           6|           5|
    |mul_fu_405_p2               |     *    |      0|  0|  26|           6|           5|
    |grp_fu_199_p0               |     +    |      0|  0|  15|           5|           1|
    |i_fu_320_p2                 |     +    |      0|  0|  12|           3|           1|
    |indvars_iv_next2_fu_210_p2  |     +    |      0|  0|  12|           3|           1|
    |indvars_iv_next_fu_326_p2   |     +    |      0|  0|  15|           6|           3|
    |ix_8_fu_225_p2              |     +    |      0|  0|  15|           3|           6|
    |ixstart_14_fu_462_p2        |     +    |      0|  0|  14|           7|           7|
    |ixstart_15_fu_392_p2        |     +    |      0|  0|  14|           7|           7|
    |ixstart_16_fu_289_p2        |     +    |      0|  0|  39|          32|           3|
    |ixstart_17_fu_301_p2        |     +    |      0|  0|  39|          32|           6|
    |ixstart_cast_fu_231_p2      |     +    |      0|  0|  15|           1|           5|
    |s_13_fu_493_p2              |     +    |      0|  0|  71|          64|          64|
    |s_18_cast_fu_505_p2         |     +    |      0|  0|  45|          38|          38|
    |s_5_fu_499_p2               |     +    |      0|  0|  44|          37|          37|
    |tmp_66_fu_449_p2            |     -    |      0|  0|  14|           7|           7|
    |tmp_69_fu_379_p2            |     -    |      0|  0|  14|           7|           7|
    |exitcond1_fu_204_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_270_p2          |   icmp   |      0|  0|  11|           6|           6|
    |tmp_67_fu_283_p2            |   icmp   |      0|  0|  18|          32|          31|
    |tmp_70_fu_295_p2            |   icmp   |      0|  0|  18|          32|           5|
    |s_14_fu_519_p2              |    or    |      0|  0|  64|          64|          39|
    |s_4_fu_248_p2               |    or    |      0|  0|  64|          39|          64|
    |p_s_fu_307_p3               |  select  |      0|  0|  32|           1|          32|
    |s12_fu_258_p3               |  select  |      0|  0|  64|           1|          64|
    |s_2_fu_529_p3               |  select  |      0|  0|  64|           1|          64|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 774|         443|         511|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |X_address0          |   15|          3|    5|         15|
    |ap_NS_fsm           |  109|         23|    1|         23|
    |indvars_iv1_reg_96  |    9|          2|    3|          6|
    |indvars_iv_reg_107  |    9|          2|    6|         12|
    |ix_1_reg_164        |    9|          2|    5|         10|
    |ix_reg_131          |    9|          2|    6|         12|
    |ixstart_4_reg_186   |   15|          3|   32|         96|
    |ixstart_reg_153     |    9|          2|   32|         64|
    |iy_reg_119          |    9|          2|    3|          6|
    |s_1_reg_142         |    9|          2|   64|        128|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  202|         43|  157|        372|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  22|   0|   22|          0|
    |b3_reg_173                |   1|   0|    1|          0|
    |indvars_iv1_reg_96        |   3|   0|    3|          0|
    |indvars_iv_next2_reg_540  |   3|   0|    3|          0|
    |indvars_iv_reg_107        |   6|   0|    6|          0|
    |ix_1_reg_164              |   5|   0|    5|          0|
    |ix_8_reg_555              |   6|   0|    6|          0|
    |ix_9_reg_573              |   5|   0|    5|          0|
    |ix_reg_131                |   6|   0|    6|          0|
    |ixstart_4_reg_186         |  32|   0|   32|          0|
    |ixstart_reg_153           |  32|   0|   32|          0|
    |iy_reg_119                |   3|   0|    3|          0|
    |s_1_reg_142               |  64|   0|   64|          0|
    |tmp_96_reg_609            |   4|   0|    4|          0|
    |tmp_98_reg_599            |   4|   0|    4|          0|
    |tmp_reg_545               |   5|   0|    5|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 201|   0|  201|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     d_sum    | return value |
|X_address0  | out |    5|  ap_memory |       X      |     array    |
|X_ce0       | out |    1|  ap_memory |       X      |     array    |
|X_q0        |  in |   64|  ap_memory |       X      |     array    |
|Y_address0  | out |    3|  ap_memory |       Y      |     array    |
|Y_ce0       | out |    1|  ap_memory |       Y      |     array    |
|Y_we0       | out |    1|  ap_memory |       Y      |     array    |
|Y_d0        | out |   64|  ap_memory |       Y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

