// Seed: 3054468467
module module_0 (
    output tri1 id_0,
    output tri id_1,
    output supply0 id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input supply0 id_12,
    output wor id_13
);
  wire id_15;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output wand id_2,
    output wand id_3,
    output wire id_4,
    output tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    input wand id_8,
    output tri1 id_9,
    output wor id_10,
    input uwire id_11
);
  wor id_13 = 1, id_14;
  module_0(
      id_3, id_10, id_6, id_7, id_5, id_8, id_11, id_5, id_4, id_1, id_0, id_0, id_1, id_3
  );
  assign id_4 = 1'b0;
  wire id_15;
endmodule
