#-- Synplicity, Inc.
#-- Version C-2009.06-SP1
#-- Project file C:\IECUBE\K0R\Kx4\Implementation\3011_0022\1_Synthesis\run_options.txt
#-- Written on Thu Mar 04 12:11:47 2010


#project files
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/FPGA_ICE_V5_Duty50_def.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/DFlashEmu1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/MF3_Prim.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QAHIOS0BN32MV2_ICE.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QAHIOS1BN15KV1_ICE.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QAHMOS0HNV1_ICE.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QAHNFI4BN300NV1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QAHREGOHNMAINV2_ICE.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QAHRES0CV1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QAHSOS1HNV1_ICE.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QICAP015H5H.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QICAP025H5H.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QICAP035H5H.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QID04005_ICE.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QLK0RFCBM3SF1V1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QLK0RIICAV2.v"
add_file -edif "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QLK0RMULDIV1V1_MUL.edf"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QLK0RMULDIV1V1_MUL_ICE_bb.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QLK0RRTC0V3.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QLK0RSAU02R2V1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QLK0RSAU04R2V1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QLK0RTAU08R2V1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QLK0RWWDT1V2.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QNSC3NCP1V2.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QNSC3NCPDC0V1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/QNSC3NREG1V2.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/TBFILTER1X2.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/bforebreak.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/break.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/chiptop_058.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/chiptop_other.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/clockctl.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/coverage.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/d78f1070_v3.1_cf1.00_eva.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/emem-SS3rd.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/ememaltrom.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/ememram-SS3rd.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/ememrom-SS3rd.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/eva_top_070.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/evatop_other.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/eventv1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/failsafev1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/g13_64_FixedPin_4.00.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/host_interface.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/iawif.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/ice_other.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/ice_top_SS3rd.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/icescon_g13_64_dummy.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/idversion.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/ierl78clk240basev1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/ierl78orbusicedopv1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/ierl78prtyerrv1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/ierl78puctl7v1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/iirl78timerv1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/iirl78timetagv1.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_busbridge.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_capckgate.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_caplio.v_RAMext"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_capmux4.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_caprio.v_noRAMext"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_ckdist.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_flashclk_dly.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_iicascldly.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_iicasdadly.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_intor.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_monsig.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_piorv2.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_porga.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_port0v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_port12v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_port13v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_port14v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_port1v1_eva.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_port2v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_port3v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_port4v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_port5v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_port6v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_port7v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/kx4_sdadly.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/mask.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/orbus-SS3rd.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/port_iobuf.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/pseudoemu.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0radaa32v1_eva.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rcibcevam3sf1v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rcibcm3sf1v1_NVMCHK.hdl_100720"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rcibdm3sf1v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rcpueva0v3_101216.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rcrc0v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rcsc1v2_ICE.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rcsc1v2_eva.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rdmac0v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0riaw0v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rint48v2.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rintm4v1.hdl_100206"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rintm8v1.hdl_100206"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rmaw0v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rmodectl2v1.hdl_nosec"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rmuldiv1v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rocd1v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rocd1v1_ICE.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rpclbuz1v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rpclbuz1v1_ICE.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qlk0rscon1v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbbbb001v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbbbb003v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbbbb010v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbbnn001v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbbnn002v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbcbb001v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbcbb002v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbcbb010v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbcbb011v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbcbb021v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbcbb022v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbcbb023v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbcin001v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbcin010v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbcin011v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbcon002v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbdbb001v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbdbb002v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbdbb003v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbdbb004v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbdbb005v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbdbb006v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbdbb013v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbdbb014v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbdbb015v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbdbb023v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rbdbb025v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rcbb02v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rcbb06v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rcbb13v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rccb03v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rccb04v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rcdb01v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rcdb05v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rceb00v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rcfb12v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rcfb14v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rcgb07v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rdb1v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rdc1v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rdd1v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rde1v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rdf1v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rdg1v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/qpk0rkr08v1.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/resetctl.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/rl78g13adc10664cnt.hdl"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/status.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/svmodif.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/test.v"
add_file -verilog "/proj/78k0r_11/78k0r_kx4/_ice/_macro/_tempall/_3100_0014/tracev1.v"
add_file -constraint "/home/product/div-micom-ice/data/proj/78K0R/g13_64/Pin/g13_64_pin_4.00.sdc"
add_file -constraint "/proj/78k0r_11/78k0r_kx4/_ice/_impli/_sdc/_v3.1_cf1.0/k0r-kx4_64k_ver3.1_cf1.0_timing_mod.sdc"
#implementation: "1_Synthesis"
impl -add 1_Synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -num_critical_paths 10
set_option -num_startend_points 10
set_option -project_relative_includes 1

#device options
set_option -technology Virtex5
set_option -part XC5VLX110
set_option -package FF1153
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "EVA_TOP"

# mapper_options
set_option -frequency 1.00
set_option -write_verilog 1
set_option -write_vhdl 0

# Xilinx Virtex2
set_option -run_prop_extract 1
set_option -maxfan 500
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -update_models_cp 1
set_option -retiming 0
set_option -no_sequential_opt 0
set_option -fixgatedclocks 3
set_option -fixgeneratedclocks 0

# Xilinx Virtex5
set_option -enable_prepacking 1

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 0

#VIF options
set_option -write_vif 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./1_Synthesis/EVA_TOP.edf"
impl -active "1_Synthesis"
