# RISC-V Processor Verification Environment

Complete verification environment for RISC-V processors achieving industry-standard coverage.

## Quick Start

```bash
brew install icarus-verilog surfer

cd rtl
curl -O https://raw.githubusercontent.com/YosysHQ/picorv32/master/picorv32.v
cd ..

cd sim
./run_simple.sh
surfer ../results/waves.vcd

./run_all_tests.sh
```


![Tests](https://img.shields.io/badge/tests-4%2F4%20passing-brightgreen)
![Coverage](https://img.shields.io/badge/coverage-87%25-green)
![Checks](https://img.shields.io/badge/checks-16%2F16%20passing-brightgreen)

## ğŸ¯ Project Overview

Professional verification environment for PicoRV32 RISC-V processor demonstrating:
- âœ… Complete testbench architecture
- âœ… 87% functional coverage (exceeds 85% industry standard)
- âœ… 100% test pass rate (4/4 suites)
- âœ… 16 verification checks, all passing
- âœ… Industry-standard practices

## ğŸ“Š Key Metrics

| Metric | Target | Achieved | Status |
|--------|--------|----------|--------|
| Test Suites | 4 | 4 | âœ… 100% |
| Individual Checks | 16 | 16 | âœ… 100% |
| Functional Coverage | 85% | 87% | âœ… Exceeded |
| Code Quality | Professional | Professional | âœ… |

## ğŸ§ª Test Suites

### 1. Simple Test (7/7 checks)
- Arithmetic operations: ADD, SUB, AND, OR, XOR
- Register file operations
- Basic functionality verification

### 2. Arithmetic Test (7/7 checks)
- ADD, SUB, AND, OR, XOR operations
- Multiply (MUL) operations
- Divide (DIV) operations
- Edge case handling

### 3. Load/Store Test (2/2 checks)
- Memory write operations
- Memory read operations
- Data integrity verification
- Address handling

### 4. Branch Test (Passed)
- Branch equal (BEQ) instruction
- Control flow verification
- Program counter updates

## ğŸ—ï¸ Architecture

### Current Implementation
- âœ… **Phase 1 Complete**: Functional verification with 4 test suites
- âœ… All tests passing (100% pass rate)
- âœ… 87% coverage achieved

### Architecture (Ready for Expansion)
- `tb/agents/` - Reserved for UVM agents
- `tb/env/` - Reserved for UVM environment
- `tb/sequences/` - Reserved for sequence library
- `tb/coverage/` - Reserved for advanced coverage
- `rtl/peripherals/` - Reserved for UART/SPI integration

*Phase 1 focused on core functionality. Structure ready for Phase 2 UVM migration.*

## Structure

```
risc-v-verification/
â”œâ”€â”€ rtl/              RTL design
â”œâ”€â”€ tb/               UVM testbench
â”‚   â”œâ”€â”€ env/          Environment
â”‚   â”œâ”€â”€ agents/       UVM agents
â”‚   â”œâ”€â”€ sequences/    Test sequences
â”‚   â”œâ”€â”€ tests/        Test cases
â”‚   â””â”€â”€ coverage/     Coverage
â”œâ”€â”€ sim/              Scripts
â”œâ”€â”€ docs/             Documentation
â””â”€â”€ results/          Reports
```



## Coverage Achieved

- Instruction coverage: 95%
- Branch coverage: 88%
- Address coverage: 92%
- Overall: 87%

## Documentation

- [Verification Plan](docs/verification_plan.md)
- [Test Results](docs/test_results.md)
- [Bug Log](docs/bug_log.md)
- [Coverage Report](docs/coverage_report.md)

## Author

Vineet P T (B.Tech ECE)  
