

================================================================
== Vitis HLS Report for 'stencil'
================================================================
* Date:           Thu Sep  1 13:15:04 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Stensil_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.742 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    70322|    70322|  0.703 ms|  0.703 ms|  70323|  70323|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- stencil_label1_stencil_label2  |    70311|    70311|        13|          9|          1|  7812|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    470|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       34|    0|     276|    430|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    275|    -|
|Register         |        -|    -|     866|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       34|    0|    1142|   1175|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |BUS_A_s_axi_U          |BUS_A_s_axi         |       34|   0|  276|  250|    0|
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   0|    0|   20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   0|    0|   20|    0|
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   0|    0|   20|    0|
    |mul_32s_32s_32_1_1_U4  |mul_32s_32s_32_1_1  |        0|   0|    0|   20|    0|
    |mul_32s_32s_32_1_1_U5  |mul_32s_32s_32_1_1  |        0|   0|    0|   20|    0|
    |mul_32s_32s_32_1_1_U6  |mul_32s_32s_32_1_1  |        0|   0|    0|   20|    0|
    |mul_32s_32s_32_1_1_U7  |mul_32s_32s_32_1_1  |        0|   0|    0|   20|    0|
    |mul_32s_32s_32_1_1_U8  |mul_32s_32s_32_1_1  |        0|   0|    0|   20|    0|
    |mul_32s_32s_32_1_1_U9  |mul_32s_32s_32_1_1  |        0|   0|    0|   20|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |       34|   0|  276|  430|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_407_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln13_fu_310_p2       |         +|   0|  0|  14|          13|           1|
    |add_ln14_fu_514_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln18_1_fu_378_p2     |         +|   0|  0|  14|          13|           2|
    |add_ln18_2_fu_435_p2     |         +|   0|  0|  14|          13|           1|
    |add_ln18_4_fu_454_p2     |         +|   0|  0|  14|          13|           2|
    |add_ln18_5_fu_489_p2     |         +|   0|  0|  14|          13|           1|
    |add_ln18_7_fu_504_p2     |         +|   0|  0|  14|          13|           2|
    |add_ln18_fu_363_p2       |         +|   0|  0|  14|          13|           1|
    |add_ln19_1_fu_480_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln19_2_fu_548_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln19_3_fu_529_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln19_4_fu_533_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln19_5_fu_537_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln19_6_fu_542_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln19_fu_445_p2       |         +|   0|  0|  39|          32|          32|
    |empty_13_fu_336_p2       |         +|   0|  0|  14|           7|           1|
    |p_mid1_fu_388_p2         |         +|   0|  0|  14|           7|           2|
    |sol_d0                   |         +|   0|  0|  32|          32|          32|
    |icmp_ln13_fu_316_p2      |      icmp|   0|  0|  12|          13|          10|
    |icmp_ln14_fu_322_p2      |      icmp|   0|  0|  10|           6|           3|
    |select_ln10_1_fu_394_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln10_2_fu_400_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln10_fu_328_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln13_fu_342_p3    |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 470|         398|         309|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  106|         21|    1|         21|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_phi_mux_c_phi_fu_299_p4               |    9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten_phi_fu_276_p4  |    9|          2|   13|         26|
    |ap_phi_mux_r_phi_fu_287_p4               |    9|          2|    7|         14|
    |c_reg_295                                |    9|          2|    6|         12|
    |filter_address0                          |   53|         10|    4|         40|
    |indvar_flatten_reg_272                   |    9|          2|   13|         26|
    |orig_address0                            |   53|         10|   13|        130|
    |r_reg_283                                |    9|          2|    7|         14|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  275|         55|   71|        297|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln10_reg_711                 |   7|   0|    7|          0|
    |add_ln13_reg_648                 |  13|   0|   13|          0|
    |add_ln14_reg_798                 |   6|   0|    6|          0|
    |add_ln18_3_reg_721               |  13|   0|   13|          0|
    |add_ln18_6_reg_762               |  13|   0|   13|          0|
    |add_ln19_1_reg_773               |  32|   0|   32|          0|
    |add_ln19_6_reg_813               |  32|   0|   32|          0|
    |add_ln19_reg_742                 |  32|   0|   32|          0|
    |add_ln_reg_680                   |  13|   0|   13|          0|
    |ap_CS_fsm                        |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_reg_295                        |   6|   0|    6|          0|
    |empty_13_reg_670                 |   7|   0|    7|          0|
    |filter_load_1_reg_573            |  32|   0|   32|          0|
    |filter_load_2_reg_583            |  32|   0|   32|          0|
    |filter_load_3_reg_593            |  32|   0|   32|          0|
    |filter_load_4_reg_603            |  32|   0|   32|          0|
    |filter_load_5_reg_613            |  32|   0|   32|          0|
    |filter_load_6_reg_623            |  32|   0|   32|          0|
    |filter_load_7_reg_633            |  32|   0|   32|          0|
    |filter_load_8_reg_643            |  32|   0|   32|          0|
    |filter_load_reg_563              |  32|   0|   32|          0|
    |icmp_ln13_reg_653                |   1|   0|    1|          0|
    |icmp_ln13_reg_653_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln14_reg_657                |   1|   0|    1|          0|
    |indvar_flatten_reg_272           |  13|   0|   13|          0|
    |mul_ln18_1_reg_716               |  32|   0|   32|          0|
    |mul_ln18_2_reg_732               |  32|   0|   32|          0|
    |mul_ln18_3_reg_747               |  32|   0|   32|          0|
    |mul_ln18_4_reg_757               |  32|   0|   32|          0|
    |mul_ln18_5_reg_778               |  32|   0|   32|          0|
    |mul_ln18_6_reg_788               |  32|   0|   32|          0|
    |mul_ln18_7_reg_803               |  32|   0|   32|          0|
    |mul_ln18_8_reg_808               |  32|   0|   32|          0|
    |mul_ln18_reg_701                 |  32|   0|   32|          0|
    |r_reg_283                        |   7|   0|    7|          0|
    |reg_306                          |  32|   0|   32|          0|
    |select_ln10_reg_663              |   6|   0|    6|          0|
    |select_ln13_reg_675              |   7|   0|    7|          0|
    |zext_ln18_reg_686                |  13|   0|   64|         51|
    |zext_ln18_reg_686_pp0_iter1_reg  |  13|   0|   64|         51|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 866|   0|  968|        102|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWADDR   |   in|   17|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARADDR   |   in|   17|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|         array|
|ap_clk               |   in|    1|  ap_ctrl_hs|       stencil|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       stencil|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|       stencil|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

