<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/sparc/ua2005.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>arch/sparc/ua2005.cc</h1>  </div>
</div>
<div class="contents">
<a href="ua2005_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2006 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> */</span>
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;<a class="code" href="sparc_2isa_8hh.html">arch/sparc/isa.hh</a>&quot;</span>
<a name="l00030"></a>00030 <span class="preprocessor">#include &quot;<a class="code" href="arch_2sparc_2kernel__stats_8hh.html">arch/sparc/kernel_stats.hh</a>&quot;</span>
<a name="l00031"></a>00031 <span class="preprocessor">#include &quot;<a class="code" href="sparc_2registers_8hh.html">arch/sparc/registers.hh</a>&quot;</span>
<a name="l00032"></a>00032 <span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span>
<a name="l00033"></a>00033 <span class="preprocessor">#include &quot;<a class="code" href="trace_8hh.html">base/trace.hh</a>&quot;</span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;debug/Quiesce.hh&quot;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;debug/Timer.hh&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span>
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="keyword">using namespace </span>SparcISA;
<a name="l00042"></a>00042 <span class="keyword">using namespace </span>std;
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="keywordtype">void</span>
<a name="l00046"></a><a class="code" href="classSparcISA_1_1ISA.html#aadc6f899f1b934fc5ac7237f1fdc3b00">00046</a> <a class="code" href="classSparcISA_1_1ISA.html#aadc6f899f1b934fc5ac7237f1fdc3b00">ISA::checkSoftInt</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00047"></a>00047 {
<a name="l00048"></a>00048     <a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu = tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>();
<a name="l00049"></a>00049 
<a name="l00050"></a>00050     <span class="comment">// If PIL &lt; 14, copy over the tm and sm bits</span>
<a name="l00051"></a>00051     <span class="keywordflow">if</span> (<a class="code" href="classSparcISA_1_1ISA.html#a1675f9f7e0632023b25e8bf76964b6bf">pil</a> &lt; 14 &amp;&amp; <a class="code" href="classSparcISA_1_1ISA.html#aa05ba3231ac87add6a117838b40f7a81">softint</a> &amp; 0x10000)
<a name="l00052"></a>00052         cpu-&gt;<a class="code" href="classBaseCPU.html#ab0ddb59802d7166b8929b6d2aaf50b2c">postInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697">IT_SOFT_INT</a>, 16);
<a name="l00053"></a>00053     <span class="keywordflow">else</span>
<a name="l00054"></a>00054         cpu-&gt;<a class="code" href="classBaseCPU.html#a47994b091d5ef3dc04bfb21b15909f17">clearInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697">IT_SOFT_INT</a>, 16);
<a name="l00055"></a>00055     <span class="keywordflow">if</span> (<a class="code" href="classSparcISA_1_1ISA.html#a1675f9f7e0632023b25e8bf76964b6bf">pil</a> &lt; 14 &amp;&amp; <a class="code" href="classSparcISA_1_1ISA.html#aa05ba3231ac87add6a117838b40f7a81">softint</a> &amp; 0x1)
<a name="l00056"></a>00056         cpu-&gt;<a class="code" href="classBaseCPU.html#ab0ddb59802d7166b8929b6d2aaf50b2c">postInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697">IT_SOFT_INT</a>, 0);
<a name="l00057"></a>00057     <span class="keywordflow">else</span>
<a name="l00058"></a>00058         cpu-&gt;<a class="code" href="classBaseCPU.html#a47994b091d5ef3dc04bfb21b15909f17">clearInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697">IT_SOFT_INT</a>, 0);
<a name="l00059"></a>00059 
<a name="l00060"></a>00060     <span class="comment">// Copy over any of the other bits that are set</span>
<a name="l00061"></a>00061     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> bit = 15; bit &gt; 0; --bit) {
<a name="l00062"></a>00062         <span class="keywordflow">if</span> (1 &lt;&lt; bit &amp; <a class="code" href="classSparcISA_1_1ISA.html#aa05ba3231ac87add6a117838b40f7a81">softint</a> &amp;&amp; bit &gt; <a class="code" href="classSparcISA_1_1ISA.html#a1675f9f7e0632023b25e8bf76964b6bf">pil</a>)
<a name="l00063"></a>00063             cpu-&gt;<a class="code" href="classBaseCPU.html#ab0ddb59802d7166b8929b6d2aaf50b2c">postInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697">IT_SOFT_INT</a>, bit);
<a name="l00064"></a>00064         <span class="keywordflow">else</span>
<a name="l00065"></a>00065             cpu-&gt;<a class="code" href="classBaseCPU.html#a47994b091d5ef3dc04bfb21b15909f17">clearInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ab0d51e38c4e31dee206d47b2e9893697">IT_SOFT_INT</a>, bit);
<a name="l00066"></a>00066     }
<a name="l00067"></a>00067 }
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="comment">// These functions map register indices to names</span>
<a name="l00070"></a>00070 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">string</span>
<a name="l00071"></a><a class="code" href="ua2005_8cc.html#aa144a989719696fcbf527dd5eceb867c">00071</a> <a class="code" href="ua2005_8cc.html#aa144a989719696fcbf527dd5eceb867c">getMiscRegName</a>(<a class="code" href="namespaceSparcISA.html#a64028884d661222f74c2a980418e15f9">RegIndex</a> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)
<a name="l00072"></a>00072 {
<a name="l00073"></a>00073     <span class="keyword">static</span> <span class="keywordtype">string</span> <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[<a class="code" href="namespaceSparcISA.html#ab55daf15a83dfc9e034e3cda3d68ff7a">NumMiscRegs</a>] =
<a name="l00074"></a>00074         {<span class="comment">/*&quot;y&quot;, &quot;ccr&quot;,*/</span> <span class="stringliteral">&quot;asi&quot;</span>, <span class="stringliteral">&quot;tick&quot;</span>, <span class="stringliteral">&quot;fprs&quot;</span>, <span class="stringliteral">&quot;pcr&quot;</span>, <span class="stringliteral">&quot;pic&quot;</span>,
<a name="l00075"></a>00075          <span class="stringliteral">&quot;gsr&quot;</span>, <span class="stringliteral">&quot;softint_set&quot;</span>, <span class="stringliteral">&quot;softint_clr&quot;</span>, <span class="stringliteral">&quot;softint&quot;</span>, <span class="stringliteral">&quot;tick_cmpr&quot;</span>,
<a name="l00076"></a>00076          <span class="stringliteral">&quot;stick&quot;</span>, <span class="stringliteral">&quot;stick_cmpr&quot;</span>,
<a name="l00077"></a>00077          <span class="stringliteral">&quot;tpc&quot;</span>, <span class="stringliteral">&quot;tnpc&quot;</span>, <span class="stringliteral">&quot;tstate&quot;</span>, <span class="stringliteral">&quot;tt&quot;</span>, <span class="stringliteral">&quot;privtick&quot;</span>, <span class="stringliteral">&quot;tba&quot;</span>, <span class="stringliteral">&quot;pstate&quot;</span>, <span class="stringliteral">&quot;tl&quot;</span>,
<a name="l00078"></a>00078          <span class="stringliteral">&quot;pil&quot;</span>, <span class="stringliteral">&quot;cwp&quot;</span>, <span class="comment">/*&quot;cansave&quot;, &quot;canrestore&quot;, &quot;cleanwin&quot;, &quot;otherwin&quot;,</span>
<a name="l00079"></a>00079 <span class="comment">         &quot;wstate&quot;,*/</span> <span class="stringliteral">&quot;gl&quot;</span>,
<a name="l00080"></a>00080          <span class="stringliteral">&quot;hpstate&quot;</span>, <span class="stringliteral">&quot;htstate&quot;</span>, <span class="stringliteral">&quot;hintp&quot;</span>, <span class="stringliteral">&quot;htba&quot;</span>, <span class="stringliteral">&quot;hver&quot;</span>, <span class="stringliteral">&quot;strand_sts_reg&quot;</span>,
<a name="l00081"></a>00081          <span class="stringliteral">&quot;hstick_cmpr&quot;</span>,
<a name="l00082"></a>00082          <span class="stringliteral">&quot;fsr&quot;</span>, <span class="stringliteral">&quot;prictx&quot;</span>, <span class="stringliteral">&quot;secctx&quot;</span>, <span class="stringliteral">&quot;partId&quot;</span>, <span class="stringliteral">&quot;lsuCtrlReg&quot;</span>,
<a name="l00083"></a>00083          <span class="stringliteral">&quot;scratch0&quot;</span>, <span class="stringliteral">&quot;scratch1&quot;</span>, <span class="stringliteral">&quot;scratch2&quot;</span>, <span class="stringliteral">&quot;scratch3&quot;</span>, <span class="stringliteral">&quot;scratch4&quot;</span>,
<a name="l00084"></a>00084          <span class="stringliteral">&quot;scratch5&quot;</span>, <span class="stringliteral">&quot;scratch6&quot;</span>, <span class="stringliteral">&quot;scratch7&quot;</span>, <span class="stringliteral">&quot;cpuMondoHead&quot;</span>, <span class="stringliteral">&quot;cpuMondoTail&quot;</span>,
<a name="l00085"></a>00085          <span class="stringliteral">&quot;devMondoHead&quot;</span>, <span class="stringliteral">&quot;devMondoTail&quot;</span>, <span class="stringliteral">&quot;resErrorHead&quot;</span>, <span class="stringliteral">&quot;resErrorTail&quot;</span>,
<a name="l00086"></a>00086          <span class="stringliteral">&quot;nresErrorHead&quot;</span>, <span class="stringliteral">&quot;nresErrorTail&quot;</span>, <span class="stringliteral">&quot;TlbData&quot;</span> };
<a name="l00087"></a>00087     <span class="keywordflow">return</span> miscRegName[index];
<a name="l00088"></a>00088 }
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 <span class="keywordtype">void</span>
<a name="l00091"></a><a class="code" href="classSparcISA_1_1ISA.html#a5c13a0c4c1e6c5a6e938c9519ab60f76">00091</a> <a class="code" href="classSparcISA_1_1ISA.html#a5c13a0c4c1e6c5a6e938c9519ab60f76">ISA::setFSReg</a>(<span class="keywordtype">int</span> miscReg, <span class="keyword">const</span> <a class="code" href="namespaceSparcISA.html#ac85eaf6d8d88f1aca921167367f61c43">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00092"></a>00092 {
<a name="l00093"></a>00093     <a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu = tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>();
<a name="l00094"></a>00094 
<a name="l00095"></a>00095     int64_t time;
<a name="l00096"></a>00096     <span class="keywordflow">switch</span> (miscReg) {
<a name="l00097"></a>00097         <span class="comment">/* Full system only ASRs */</span>
<a name="l00098"></a>00098       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">MISCREG_SOFTINT</a>:
<a name="l00099"></a>00099         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, val);;
<a name="l00100"></a>00100         <a class="code" href="classSparcISA_1_1ISA.html#aadc6f899f1b934fc5ac7237f1fdc3b00">checkSoftInt</a>(tc);
<a name="l00101"></a>00101         <span class="keywordflow">break</span>;
<a name="l00102"></a>00102       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac35d1467049f419c907e0d8117208c44">MISCREG_SOFTINT_CLR</a>:
<a name="l00103"></a>00103         <span class="keywordflow">return</span> <a class="code" href="classSparcISA_1_1ISA.html#ad6f3a319265a0670d5f82d1ea05440c1">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">MISCREG_SOFTINT</a>, ~val &amp; <a class="code" href="classSparcISA_1_1ISA.html#aa05ba3231ac87add6a117838b40f7a81">softint</a>, tc);
<a name="l00104"></a>00104       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13abe95d0207cedbdf53bdd3d7a057c6d84">MISCREG_SOFTINT_SET</a>:
<a name="l00105"></a>00105         <span class="keywordflow">return</span> <a class="code" href="classSparcISA_1_1ISA.html#ad6f3a319265a0670d5f82d1ea05440c1">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">MISCREG_SOFTINT</a>, val | softint, tc);
<a name="l00106"></a>00106 
<a name="l00107"></a>00107       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a521928381e9b1b67308597116cb20038">MISCREG_TICK_CMPR</a>:
<a name="l00108"></a>00108         <span class="keywordflow">if</span> (<a class="code" href="classSparcISA_1_1ISA.html#a86d7f01353783d4590cf8bc94d13e9d0">tickCompare</a> == NULL)
<a name="l00109"></a>00109             <a class="code" href="classSparcISA_1_1ISA.html#a86d7f01353783d4590cf8bc94d13e9d0">tickCompare</a> = <span class="keyword">new</span> <a class="code" href="classSparcISA_1_1ISA.html#ae5bbfea26e599cd8bc336f9afecd57c4">TickCompareEvent</a>(<span class="keyword">this</span>, tc);
<a name="l00110"></a>00110         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, val);
<a name="l00111"></a>00111         <span class="keywordflow">if</span> ((<a class="code" href="classSparcISA_1_1ISA.html#a0e4360bb3475be9944bbd79fa3219b67">tick_cmpr</a> &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) &amp;&amp; <a class="code" href="classSparcISA_1_1ISA.html#a86d7f01353783d4590cf8bc94d13e9d0">tickCompare</a>-&gt;<a class="code" href="classEvent.html#a36bdc2ee73215ed7670a7bfc0f25ab8b" title="Determine if the current event is scheduled.">scheduled</a>())
<a name="l00112"></a>00112             cpu-&gt;<a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(<a class="code" href="classSparcISA_1_1ISA.html#a86d7f01353783d4590cf8bc94d13e9d0">tickCompare</a>);
<a name="l00113"></a>00113         time = (<a class="code" href="classSparcISA_1_1ISA.html#a0e4360bb3475be9944bbd79fa3219b67">tick_cmpr</a> &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) - (<a class="code" href="classSparcISA_1_1ISA.html#a8e9ed3fc9237419bb5b27c6165be4311">tick</a> &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63));
<a name="l00114"></a>00114         <span class="keywordflow">if</span> (!(<a class="code" href="classSparcISA_1_1ISA.html#a0e4360bb3475be9944bbd79fa3219b67">tick_cmpr</a> &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) &amp;&amp; time &gt; 0) {
<a name="l00115"></a>00115             <span class="keywordflow">if</span> (<a class="code" href="classSparcISA_1_1ISA.html#a86d7f01353783d4590cf8bc94d13e9d0">tickCompare</a>-&gt;<a class="code" href="classEvent.html#a36bdc2ee73215ed7670a7bfc0f25ab8b" title="Determine if the current event is scheduled.">scheduled</a>())
<a name="l00116"></a>00116                 cpu-&gt;<a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(<a class="code" href="classSparcISA_1_1ISA.html#a86d7f01353783d4590cf8bc94d13e9d0">tickCompare</a>);
<a name="l00117"></a>00117             cpu-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classSparcISA_1_1ISA.html#a86d7f01353783d4590cf8bc94d13e9d0">tickCompare</a>, cpu-&gt;<a class="code" href="classClockedObject.html#a7c1f64c925f158530be84323a503dbb7" title="Determine the tick when a cycle begins, by default the current one, but the argument also enables the...">clockEdge</a>(<a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a>(time)));
<a name="l00118"></a>00118         }
<a name="l00119"></a>00119         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;writing to TICK compare register %#X\n&quot;</span>, val);
<a name="l00120"></a>00120         <span class="keywordflow">break</span>;
<a name="l00121"></a>00121 
<a name="l00122"></a>00122       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7a702050fae2607c3885a7ffcb9e7d70">MISCREG_STICK_CMPR</a>:
<a name="l00123"></a>00123         <span class="keywordflow">if</span> (<a class="code" href="classSparcISA_1_1ISA.html#a42339a6937ce351035513ddd9f65e282">sTickCompare</a> == NULL)
<a name="l00124"></a>00124             <a class="code" href="classSparcISA_1_1ISA.html#a42339a6937ce351035513ddd9f65e282">sTickCompare</a> = <span class="keyword">new</span> <a class="code" href="classSparcISA_1_1ISA.html#a429457864e728465c37aea081e0886c5">STickCompareEvent</a>(<span class="keyword">this</span>, tc);
<a name="l00125"></a>00125         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, val);
<a name="l00126"></a>00126         <span class="keywordflow">if</span> ((<a class="code" href="classSparcISA_1_1ISA.html#a6f0e40c61a329c5b9615a29ac3938511">stick_cmpr</a> &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) &amp;&amp; <a class="code" href="classSparcISA_1_1ISA.html#a42339a6937ce351035513ddd9f65e282">sTickCompare</a>-&gt;<a class="code" href="classEvent.html#a36bdc2ee73215ed7670a7bfc0f25ab8b" title="Determine if the current event is scheduled.">scheduled</a>())
<a name="l00127"></a>00127             cpu-&gt;<a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(<a class="code" href="classSparcISA_1_1ISA.html#a42339a6937ce351035513ddd9f65e282">sTickCompare</a>);
<a name="l00128"></a>00128         time = ((int64_t)(<a class="code" href="classSparcISA_1_1ISA.html#a6f0e40c61a329c5b9615a29ac3938511">stick_cmpr</a> &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) - (int64_t)<a class="code" href="classSparcISA_1_1ISA.html#a276de10402651949057f9fe14a8cdacd">stick</a>) -
<a name="l00129"></a>00129             cpu-&gt;<a class="code" href="classBaseCPU.html#a124e3ca8124202a9f18060ede44d0ad4">instCount</a>();
<a name="l00130"></a>00130         <span class="keywordflow">if</span> (!(<a class="code" href="classSparcISA_1_1ISA.html#a6f0e40c61a329c5b9615a29ac3938511">stick_cmpr</a> &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) &amp;&amp; time &gt; 0) {
<a name="l00131"></a>00131             <span class="keywordflow">if</span> (<a class="code" href="classSparcISA_1_1ISA.html#a42339a6937ce351035513ddd9f65e282">sTickCompare</a>-&gt;<a class="code" href="classEvent.html#a36bdc2ee73215ed7670a7bfc0f25ab8b" title="Determine if the current event is scheduled.">scheduled</a>())
<a name="l00132"></a>00132                 cpu-&gt;<a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(<a class="code" href="classSparcISA_1_1ISA.html#a42339a6937ce351035513ddd9f65e282">sTickCompare</a>);
<a name="l00133"></a>00133             cpu-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classSparcISA_1_1ISA.html#a42339a6937ce351035513ddd9f65e282">sTickCompare</a>, cpu-&gt;<a class="code" href="classClockedObject.html#a7c1f64c925f158530be84323a503dbb7" title="Determine the tick when a cycle begins, by default the current one, but the argument also enables the...">clockEdge</a>(<a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a>(time)));
<a name="l00134"></a>00134         }
<a name="l00135"></a>00135         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Timer, <span class="stringliteral">&quot;writing to sTICK compare register value %#X\n&quot;</span>, val);
<a name="l00136"></a>00136         <span class="keywordflow">break</span>;
<a name="l00137"></a>00137 
<a name="l00138"></a>00138       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>:
<a name="l00139"></a>00139         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, val);
<a name="l00140"></a>00140 
<a name="l00141"></a>00141       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad091b3ccedd89ce1e90799a63a0b7468">MISCREG_PIL</a>:
<a name="l00142"></a>00142         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, val);
<a name="l00143"></a>00143         <a class="code" href="classSparcISA_1_1ISA.html#aadc6f899f1b934fc5ac7237f1fdc3b00">checkSoftInt</a>(tc);
<a name="l00144"></a>00144         <span class="keywordflow">break</span>;
<a name="l00145"></a>00145 
<a name="l00146"></a>00146       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a6bacb7aef40a3c5b1a50b1c0a5e015c9">MISCREG_HVER</a>:
<a name="l00147"></a>00147         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Shouldn&#39;t be writing HVER\n&quot;</span>);
<a name="l00148"></a>00148 
<a name="l00149"></a>00149       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54a00ed9c101b82a527ba103ad494d84">MISCREG_HINTP</a>:
<a name="l00150"></a>00150         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, val);
<a name="l00151"></a>00151         <span class="keywordflow">if</span> (<a class="code" href="classSparcISA_1_1ISA.html#ad0a7f6b1ac1cc236987e18bff7c1da77">hintp</a>)
<a name="l00152"></a>00152             cpu-&gt;<a class="code" href="classBaseCPU.html#ab0ddb59802d7166b8929b6d2aaf50b2c">postInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a9e938e86e85432f06daa51b072f9af78">IT_HINTP</a>, 0);
<a name="l00153"></a>00153         <span class="keywordflow">else</span>
<a name="l00154"></a>00154             cpu-&gt;<a class="code" href="classBaseCPU.html#a47994b091d5ef3dc04bfb21b15909f17">clearInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a9e938e86e85432f06daa51b072f9af78">IT_HINTP</a>, 0);
<a name="l00155"></a>00155         <span class="keywordflow">break</span>;
<a name="l00156"></a>00156 
<a name="l00157"></a>00157       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ae7329ab09f518edab8c7ef18048c65ec">MISCREG_HTBA</a>:
<a name="l00158"></a>00158         <span class="comment">// clear lower 7 bits on writes.</span>
<a name="l00159"></a>00159         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, val &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(~0x7FFF));
<a name="l00160"></a>00160         <span class="keywordflow">break</span>;
<a name="l00161"></a>00161 
<a name="l00162"></a>00162       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a247cf7cf90a4a914fc114bfed2c8a6f2">MISCREG_QUEUE_CPU_MONDO_HEAD</a>:
<a name="l00163"></a>00163       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13af0024555862f0b3d72c58d06e8b85adf">MISCREG_QUEUE_CPU_MONDO_TAIL</a>:
<a name="l00164"></a>00164         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, val);
<a name="l00165"></a>00165         <span class="keywordflow">if</span> (<a class="code" href="classSparcISA_1_1ISA.html#af467ae31a354d5b091d4e791527d89eb">cpu_mondo_head</a> != <a class="code" href="classSparcISA_1_1ISA.html#a8aaac342845f36ad46f267c8a90db185">cpu_mondo_tail</a>)
<a name="l00166"></a>00166             cpu-&gt;<a class="code" href="classBaseCPU.html#ab0ddb59802d7166b8929b6d2aaf50b2c">postInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8aa7b61c4d936e2ac56f2fbeaed77f97ec">IT_CPU_MONDO</a>, 0);
<a name="l00167"></a>00167         <span class="keywordflow">else</span>
<a name="l00168"></a>00168             cpu-&gt;<a class="code" href="classBaseCPU.html#a47994b091d5ef3dc04bfb21b15909f17">clearInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8aa7b61c4d936e2ac56f2fbeaed77f97ec">IT_CPU_MONDO</a>, 0);
<a name="l00169"></a>00169         <span class="keywordflow">break</span>;
<a name="l00170"></a>00170       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8ebce2d8e9bdd0bd9c9d36f863cd7bc1">MISCREG_QUEUE_DEV_MONDO_HEAD</a>:
<a name="l00171"></a>00171       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4b9c9eb2e23a79fba9f45db4c33df8a2">MISCREG_QUEUE_DEV_MONDO_TAIL</a>:
<a name="l00172"></a>00172         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, val);
<a name="l00173"></a>00173         <span class="keywordflow">if</span> (<a class="code" href="classSparcISA_1_1ISA.html#a12e73b90aeeb4e5f390334adabeac383">dev_mondo_head</a> != <a class="code" href="classSparcISA_1_1ISA.html#a1370590b92f7cb0a52f1db85575f9294">dev_mondo_tail</a>)
<a name="l00174"></a>00174             cpu-&gt;<a class="code" href="classBaseCPU.html#ab0ddb59802d7166b8929b6d2aaf50b2c">postInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ad7d5a54aefe8fe74e73d2da339c076ee">IT_DEV_MONDO</a>, 0);
<a name="l00175"></a>00175         <span class="keywordflow">else</span>
<a name="l00176"></a>00176             cpu-&gt;<a class="code" href="classBaseCPU.html#a47994b091d5ef3dc04bfb21b15909f17">clearInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8ad7d5a54aefe8fe74e73d2da339c076ee">IT_DEV_MONDO</a>, 0);
<a name="l00177"></a>00177         <span class="keywordflow">break</span>;
<a name="l00178"></a>00178       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a1f61d16da3b8f01ea0e0171d5416c21d">MISCREG_QUEUE_RES_ERROR_HEAD</a>:
<a name="l00179"></a>00179       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a01da2e45c868a759515d24d0dfeb71af">MISCREG_QUEUE_RES_ERROR_TAIL</a>:
<a name="l00180"></a>00180         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, val);
<a name="l00181"></a>00181         <span class="keywordflow">if</span> (<a class="code" href="classSparcISA_1_1ISA.html#aef3cc07843e24f1a5960abbdf3a35f52">res_error_head</a> != <a class="code" href="classSparcISA_1_1ISA.html#a8e819980e8342e800c52c9d8f8e92f90">res_error_tail</a>)
<a name="l00182"></a>00182             cpu-&gt;<a class="code" href="classBaseCPU.html#ab0ddb59802d7166b8929b6d2aaf50b2c">postInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a54afd1ec61b2ff2ae66f88823cb030b6">IT_RES_ERROR</a>, 0);
<a name="l00183"></a>00183         <span class="keywordflow">else</span>
<a name="l00184"></a>00184             cpu-&gt;<a class="code" href="classBaseCPU.html#a47994b091d5ef3dc04bfb21b15909f17">clearInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a54afd1ec61b2ff2ae66f88823cb030b6">IT_RES_ERROR</a>, 0);
<a name="l00185"></a>00185         <span class="keywordflow">break</span>;
<a name="l00186"></a>00186       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4d2a33ea880804a78da48be9f2d1ce0f">MISCREG_QUEUE_NRES_ERROR_HEAD</a>:
<a name="l00187"></a>00187       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad5720b4f6ed79d5fc144ee64f687e0b7">MISCREG_QUEUE_NRES_ERROR_TAIL</a>:
<a name="l00188"></a>00188         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, val);
<a name="l00189"></a>00189         <span class="comment">// This one doesn&#39;t have an interrupt to report to the guest OS</span>
<a name="l00190"></a>00190         <span class="keywordflow">break</span>;
<a name="l00191"></a>00191 
<a name="l00192"></a>00192       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a82cf7941a644b1cae5aa5a96ff623b60">MISCREG_HSTICK_CMPR</a>:
<a name="l00193"></a>00193         <span class="keywordflow">if</span> (<a class="code" href="classSparcISA_1_1ISA.html#a4d7d6eeb3e4915a44cd74e6565e123c5">hSTickCompare</a> == NULL)
<a name="l00194"></a>00194             <a class="code" href="classSparcISA_1_1ISA.html#a4d7d6eeb3e4915a44cd74e6565e123c5">hSTickCompare</a> = <span class="keyword">new</span> <a class="code" href="classSparcISA_1_1ISA.html#ac8437bda666b87f70774d706ccd860b3">HSTickCompareEvent</a>(<span class="keyword">this</span>, tc);
<a name="l00195"></a>00195         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, val);
<a name="l00196"></a>00196         <span class="keywordflow">if</span> ((<a class="code" href="classSparcISA_1_1ISA.html#aeb99041f53136f998e903f62b8abafdf">hstick_cmpr</a> &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) &amp;&amp; <a class="code" href="classSparcISA_1_1ISA.html#a4d7d6eeb3e4915a44cd74e6565e123c5">hSTickCompare</a>-&gt;<a class="code" href="classEvent.html#a36bdc2ee73215ed7670a7bfc0f25ab8b" title="Determine if the current event is scheduled.">scheduled</a>())
<a name="l00197"></a>00197             cpu-&gt;<a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(<a class="code" href="classSparcISA_1_1ISA.html#a4d7d6eeb3e4915a44cd74e6565e123c5">hSTickCompare</a>);
<a name="l00198"></a>00198         time = ((int64_t)(<a class="code" href="classSparcISA_1_1ISA.html#aeb99041f53136f998e903f62b8abafdf">hstick_cmpr</a> &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) - (int64_t)<a class="code" href="classSparcISA_1_1ISA.html#a276de10402651949057f9fe14a8cdacd">stick</a>) -
<a name="l00199"></a>00199             cpu-&gt;<a class="code" href="classBaseCPU.html#a124e3ca8124202a9f18060ede44d0ad4">instCount</a>();
<a name="l00200"></a>00200         <span class="keywordflow">if</span> (!(<a class="code" href="classSparcISA_1_1ISA.html#aeb99041f53136f998e903f62b8abafdf">hstick_cmpr</a> &amp; ~<a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) &amp;&amp; time &gt; 0) {
<a name="l00201"></a>00201             <span class="keywordflow">if</span> (<a class="code" href="classSparcISA_1_1ISA.html#a4d7d6eeb3e4915a44cd74e6565e123c5">hSTickCompare</a>-&gt;<a class="code" href="classEvent.html#a36bdc2ee73215ed7670a7bfc0f25ab8b" title="Determine if the current event is scheduled.">scheduled</a>())
<a name="l00202"></a>00202                 cpu-&gt;<a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(<a class="code" href="classSparcISA_1_1ISA.html#a4d7d6eeb3e4915a44cd74e6565e123c5">hSTickCompare</a>);
<a name="l00203"></a>00203             cpu-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classSparcISA_1_1ISA.html#a4d7d6eeb3e4915a44cd74e6565e123c5">hSTickCompare</a>, cpu-&gt;<a class="code" href="classClockedObject.html#a7c1f64c925f158530be84323a503dbb7" title="Determine the tick when a cycle begins, by default the current one, but the argument also enables the...">clockEdge</a>(<a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a>(time)));
<a name="l00204"></a>00204         }
<a name="l00205"></a>00205         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Timer, <span class="stringliteral">&quot;writing to hsTICK compare register value %#X\n&quot;</span>, val);
<a name="l00206"></a>00206         <span class="keywordflow">break</span>;
<a name="l00207"></a>00207 
<a name="l00208"></a>00208       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6" title="Hyper privileged registers.">MISCREG_HPSTATE</a>:
<a name="l00209"></a>00209         {
<a name="l00210"></a>00210             HPSTATE newVal = val;
<a name="l00211"></a>00211             newVal.id = 1;
<a name="l00212"></a>00212             <span class="comment">// T1000 spec says impl. dependent val must always be 1</span>
<a name="l00213"></a>00213             <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, newVal);
<a name="l00214"></a>00214             newVal = <a class="code" href="classSparcISA_1_1ISA.html#abbc1c2691b9166a1aa9d9b82ab8114b4" title="Hyperprivileged Registers.">hpstate</a>;
<a name="l00215"></a>00215             <span class="keywordflow">if</span> (newVal.tlz &amp;&amp; <a class="code" href="classSparcISA_1_1ISA.html#a793636541394593e086a954daac9ee0e">tl</a> == 0 &amp;&amp; !newVal.hpriv)
<a name="l00216"></a>00216                 cpu-&gt;<a class="code" href="classBaseCPU.html#ab0ddb59802d7166b8929b6d2aaf50b2c">postInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a47315f092d39d9812d93e47984669ed4">IT_TRAP_LEVEL_ZERO</a>, 0);
<a name="l00217"></a>00217             <span class="keywordflow">else</span>
<a name="l00218"></a>00218                 cpu-&gt;<a class="code" href="classBaseCPU.html#a47994b091d5ef3dc04bfb21b15909f17">clearInterrupt</a>(<a class="code" href="namespaceSparcISA.html#aba96b36d221318840cc074e3105ae3a8a47315f092d39d9812d93e47984669ed4">IT_TRAP_LEVEL_ZERO</a>, 0);
<a name="l00219"></a>00219             <span class="keywordflow">break</span>;
<a name="l00220"></a>00220         }
<a name="l00221"></a>00221       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a42166e6309b7c6c82e117d9c6166c18f">MISCREG_HTSTATE</a>:
<a name="l00222"></a>00222         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, val);
<a name="l00223"></a>00223         <span class="keywordflow">break</span>;
<a name="l00224"></a>00224 
<a name="l00225"></a>00225       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa8945151ce3ce90890e326cc3f4d8237">MISCREG_STRAND_STS_REG</a>:
<a name="l00226"></a>00226         <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(val,2,2))
<a name="l00227"></a>00227             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;No support for setting spec_en bit\n&quot;</span>);
<a name="l00228"></a>00228         <a class="code" href="classSparcISA_1_1ISA.html#a8514a87bdadae2e7fccf66ebe5ebde71">setMiscRegNoEffect</a>(miscReg, <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(val,0,0));
<a name="l00229"></a>00229         <span class="keywordflow">if</span> (!<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(val,0,0)) {
<a name="l00230"></a>00230             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Quiesce, <span class="stringliteral">&quot;Cpu executed quiescing instruction\n&quot;</span>);
<a name="l00231"></a>00231             <span class="comment">// Time to go to sleep</span>
<a name="l00232"></a>00232             tc-&gt;<a class="code" href="classThreadContext.html#a64b615a69ec0a49625f96843406a3f0b" title="Set the status to Suspended.">suspend</a>();
<a name="l00233"></a>00233             <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a> &amp;&amp; tc-&gt;<a class="code" href="classThreadContext.html#a0f3bba2680bb1ef7b4486e7668973682">getKernelStats</a>())
<a name="l00234"></a>00234                 tc-&gt;<a class="code" href="classThreadContext.html#a0f3bba2680bb1ef7b4486e7668973682">getKernelStats</a>()-&gt;quiesce();
<a name="l00235"></a>00235         }
<a name="l00236"></a>00236         <span class="keywordflow">break</span>;
<a name="l00237"></a>00237 
<a name="l00238"></a>00238       <span class="keywordflow">default</span>:
<a name="l00239"></a>00239         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid write to FS misc register %s\n&quot;</span>,
<a name="l00240"></a>00240               <a class="code" href="ua2005_8cc.html#aa144a989719696fcbf527dd5eceb867c">getMiscRegName</a>(miscReg));
<a name="l00241"></a>00241     }
<a name="l00242"></a>00242 }
<a name="l00243"></a>00243 
<a name="l00244"></a>00244 <a class="code" href="namespaceSparcISA.html#ac85eaf6d8d88f1aca921167367f61c43">MiscReg</a>
<a name="l00245"></a><a class="code" href="classSparcISA_1_1ISA.html#aa5f4ea63046ab08d5f243cf8ed4d24d3">00245</a> <a class="code" href="classSparcISA_1_1ISA.html#aa5f4ea63046ab08d5f243cf8ed4d24d3">ISA::readFSReg</a>(<span class="keywordtype">int</span> miscReg, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> * tc)
<a name="l00246"></a>00246 {
<a name="l00247"></a>00247     uint64_t temp;
<a name="l00248"></a>00248 
<a name="l00249"></a>00249     <span class="keywordflow">switch</span> (miscReg) {
<a name="l00250"></a>00250         <span class="comment">/* Privileged registers. */</span>
<a name="l00251"></a>00251       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a247cf7cf90a4a914fc114bfed2c8a6f2">MISCREG_QUEUE_CPU_MONDO_HEAD</a>:
<a name="l00252"></a>00252       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13af0024555862f0b3d72c58d06e8b85adf">MISCREG_QUEUE_CPU_MONDO_TAIL</a>:
<a name="l00253"></a>00253       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8ebce2d8e9bdd0bd9c9d36f863cd7bc1">MISCREG_QUEUE_DEV_MONDO_HEAD</a>:
<a name="l00254"></a>00254       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4b9c9eb2e23a79fba9f45db4c33df8a2">MISCREG_QUEUE_DEV_MONDO_TAIL</a>:
<a name="l00255"></a>00255       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a1f61d16da3b8f01ea0e0171d5416c21d">MISCREG_QUEUE_RES_ERROR_HEAD</a>:
<a name="l00256"></a>00256       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a01da2e45c868a759515d24d0dfeb71af">MISCREG_QUEUE_RES_ERROR_TAIL</a>:
<a name="l00257"></a>00257       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4d2a33ea880804a78da48be9f2d1ce0f">MISCREG_QUEUE_NRES_ERROR_HEAD</a>:
<a name="l00258"></a>00258       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad5720b4f6ed79d5fc144ee64f687e0b7">MISCREG_QUEUE_NRES_ERROR_TAIL</a>:
<a name="l00259"></a>00259       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">MISCREG_SOFTINT</a>:
<a name="l00260"></a>00260       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a521928381e9b1b67308597116cb20038">MISCREG_TICK_CMPR</a>:
<a name="l00261"></a>00261       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7a702050fae2607c3885a7ffcb9e7d70">MISCREG_STICK_CMPR</a>:
<a name="l00262"></a>00262       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad091b3ccedd89ce1e90799a63a0b7468">MISCREG_PIL</a>:
<a name="l00263"></a>00263       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6" title="Hyper privileged registers.">MISCREG_HPSTATE</a>:
<a name="l00264"></a>00264       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54a00ed9c101b82a527ba103ad494d84">MISCREG_HINTP</a>:
<a name="l00265"></a>00265       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a42166e6309b7c6c82e117d9c6166c18f">MISCREG_HTSTATE</a>:
<a name="l00266"></a>00266       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a82cf7941a644b1cae5aa5a96ff623b60">MISCREG_HSTICK_CMPR</a>:
<a name="l00267"></a>00267         <span class="keywordflow">return</span> <a class="code" href="classSparcISA_1_1ISA.html#a544cba017bbc887c8ccb397fdd6ecc16">readMiscRegNoEffect</a>(miscReg) ;
<a name="l00268"></a>00268 
<a name="l00269"></a>00269       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ae7329ab09f518edab8c7ef18048c65ec">MISCREG_HTBA</a>:
<a name="l00270"></a>00270         <span class="keywordflow">return</span> <a class="code" href="classSparcISA_1_1ISA.html#a544cba017bbc887c8ccb397fdd6ecc16">readMiscRegNoEffect</a>(miscReg) &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(~0x7FFF);
<a name="l00271"></a>00271       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a6bacb7aef40a3c5b1a50b1c0a5e015c9">MISCREG_HVER</a>:
<a name="l00272"></a>00272         <span class="comment">// XXX set to match Legion</span>
<a name="l00273"></a>00273         <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(0x3e) &lt;&lt; 48 |
<a name="l00274"></a>00274                <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(0x23) &lt;&lt; 32 |
<a name="l00275"></a>00275                <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(0x20) &lt;&lt; 24 |
<a name="l00276"></a>00276                    <span class="comment">// MaxGL &lt;&lt; 16 | XXX For some reason legion doesn&#39;t set GL</span>
<a name="l00277"></a>00277                    <a class="code" href="namespaceSparcISA.html#a7fc70925d9b55ea5a531967d5994a283">MaxTL</a> &lt;&lt; 8  |
<a name="l00278"></a>00278            (<a class="code" href="namespaceSparcISA.html#a2eb6858d8ba11fb2871968be98d28d60">NWindows</a> -1) &lt;&lt; 0;
<a name="l00279"></a>00279 
<a name="l00280"></a>00280       <span class="keywordflow">case</span> <a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa8945151ce3ce90890e326cc3f4d8237">MISCREG_STRAND_STS_REG</a>:
<a name="l00281"></a>00281         <a class="code" href="classSystem.html">System</a> *sys;
<a name="l00282"></a>00282         <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>;
<a name="l00283"></a>00283         sys = tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>();
<a name="l00284"></a>00284 
<a name="l00285"></a>00285         temp = <a class="code" href="classSparcISA_1_1ISA.html#a544cba017bbc887c8ccb397fdd6ecc16">readMiscRegNoEffect</a>(miscReg) &amp; (STS::active | STS::speculative);
<a name="l00286"></a>00286         <span class="comment">// Check that the CPU array is fully populated</span>
<a name="l00287"></a>00287         <span class="comment">// (by calling getNumCPus())</span>
<a name="l00288"></a>00288         assert(sys-&gt;<a class="code" href="classSystem.html#ab123a0793826eea0796f70ec2b2e07f7">numContexts</a>() &gt; tc-&gt;<a class="code" href="classThreadContext.html#a516a77735ff104335e299bf628b87614">contextId</a>());
<a name="l00289"></a>00289 
<a name="l00290"></a>00290         temp |= tc-&gt;<a class="code" href="classThreadContext.html#a516a77735ff104335e299bf628b87614">contextId</a>()  &lt;&lt; STS::shft_id;
<a name="l00291"></a>00291 
<a name="l00292"></a>00292         <span class="keywordflow">for</span> (x = tc-&gt;<a class="code" href="classThreadContext.html#a516a77735ff104335e299bf628b87614">contextId</a>() &amp; ~3; x &lt; sys-&gt;<a class="code" href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">threadContexts</a>.size(); x++) {
<a name="l00293"></a>00293             <span class="keywordflow">switch</span> (sys-&gt;<a class="code" href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">threadContexts</a>[x]-&gt;status()) {
<a name="l00294"></a>00294               <span class="keywordflow">case</span> <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b" title="Running.">ThreadContext::Active</a>:
<a name="l00295"></a>00295                 temp |= STS::st_run &lt;&lt; (STS::shft_fsm0 -
<a name="l00296"></a>00296                         ((x &amp; 0x3) * (STS::shft_fsm0-STS::shft_fsm1)));
<a name="l00297"></a>00297                 <span class="keywordflow">break</span>;
<a name="l00298"></a>00298               <span class="keywordflow">case</span> <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe" title="Temporarily inactive.">ThreadContext::Suspended</a>:
<a name="l00299"></a>00299                 <span class="comment">// should this be idle?</span>
<a name="l00300"></a>00300                 temp |= STS::st_idle &lt;&lt; (STS::shft_fsm0 -
<a name="l00301"></a>00301                         ((x &amp; 0x3) * (STS::shft_fsm0-STS::shft_fsm1)));
<a name="l00302"></a>00302                 <span class="keywordflow">break</span>;
<a name="l00303"></a>00303               <span class="keywordflow">case</span> <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9" title="Permanently shut down.">ThreadContext::Halted</a>:
<a name="l00304"></a>00304                 temp |= STS::st_halt &lt;&lt; (STS::shft_fsm0 -
<a name="l00305"></a>00305                         ((x &amp; 0x3) * (STS::shft_fsm0-STS::shft_fsm1)));
<a name="l00306"></a>00306                 <span class="keywordflow">break</span>;
<a name="l00307"></a>00307               <span class="keywordflow">default</span>:
<a name="l00308"></a>00308                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;What state are we in?!\n&quot;</span>);
<a name="l00309"></a>00309             } <span class="comment">// switch</span>
<a name="l00310"></a>00310         } <span class="comment">// for</span>
<a name="l00311"></a>00311 
<a name="l00312"></a>00312         <span class="keywordflow">return</span> temp;
<a name="l00313"></a>00313       <span class="keywordflow">default</span>:
<a name="l00314"></a>00314         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid read to FS misc register\n&quot;</span>);
<a name="l00315"></a>00315     }
<a name="l00316"></a>00316 }
<a name="l00317"></a>00317 
<a name="l00318"></a>00318 <span class="keywordtype">void</span>
<a name="l00319"></a><a class="code" href="classSparcISA_1_1ISA.html#ad4a7c372de80e717854f496519b43b9b">00319</a> <a class="code" href="classSparcISA_1_1ISA.html#ad4a7c372de80e717854f496519b43b9b" title="Process a tick compare event and generate an interrupt on the cpu if appropriate.">ISA::processTickCompare</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00320"></a>00320 {
<a name="l00321"></a>00321     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;tick compare not implemented\n&quot;</span>);
<a name="l00322"></a>00322 }
<a name="l00323"></a>00323 
<a name="l00324"></a>00324 <span class="keywordtype">void</span>
<a name="l00325"></a><a class="code" href="classSparcISA_1_1ISA.html#a5230c58a54c8eaf12f3d2482c48552ea">00325</a> <a class="code" href="classSparcISA_1_1ISA.html#a5230c58a54c8eaf12f3d2482c48552ea">ISA::processSTickCompare</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00326"></a>00326 {
<a name="l00327"></a>00327     <a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu = tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>();
<a name="l00328"></a>00328 
<a name="l00329"></a>00329     <span class="comment">// since our microcode instructions take two cycles we need to check if</span>
<a name="l00330"></a>00330     <span class="comment">// we&#39;re actually at the correct cycle or we need to wait a little while</span>
<a name="l00331"></a>00331     <span class="comment">// more</span>
<a name="l00332"></a>00332     <span class="keywordtype">int</span> delay;
<a name="l00333"></a>00333     delay = ((int64_t)(<a class="code" href="classSparcISA_1_1ISA.html#a6f0e40c61a329c5b9615a29ac3938511">stick_cmpr</a> &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) - (int64_t)<a class="code" href="classSparcISA_1_1ISA.html#a276de10402651949057f9fe14a8cdacd">stick</a>) -
<a name="l00334"></a>00334         cpu-&gt;<a class="code" href="classBaseCPU.html#a124e3ca8124202a9f18060ede44d0ad4">instCount</a>();
<a name="l00335"></a>00335     assert(delay &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;stick compare missed interrupt cycle&quot;</span>);
<a name="l00336"></a>00336 
<a name="l00337"></a>00337     <span class="keywordflow">if</span> (delay == 0 || tc-&gt;<a class="code" href="classThreadContext.html#a7d99d72e903622b08fbf253c6e58b1ec">status</a>() == ThreadContext::Suspended) {
<a name="l00338"></a>00338         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Timer, <span class="stringliteral">&quot;STick compare cycle reached at %#x\n&quot;</span>,
<a name="l00339"></a>00339                 (<a class="code" href="classSparcISA_1_1ISA.html#a6f0e40c61a329c5b9615a29ac3938511">stick_cmpr</a> &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)));
<a name="l00340"></a>00340         <span class="keywordflow">if</span> (!(tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7a702050fae2607c3885a7ffcb9e7d70">MISCREG_STICK_CMPR</a>) &amp; (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(1) &lt;&lt; 63))) {
<a name="l00341"></a>00341             <a class="code" href="classSparcISA_1_1ISA.html#ad6f3a319265a0670d5f82d1ea05440c1">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">MISCREG_SOFTINT</a>, <a class="code" href="classSparcISA_1_1ISA.html#aa05ba3231ac87add6a117838b40f7a81">softint</a> | (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(1) &lt;&lt; 16), tc);
<a name="l00342"></a>00342         }
<a name="l00343"></a>00343     } <span class="keywordflow">else</span> {
<a name="l00344"></a>00344         cpu-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classSparcISA_1_1ISA.html#a42339a6937ce351035513ddd9f65e282">sTickCompare</a>, cpu-&gt;<a class="code" href="classClockedObject.html#a7c1f64c925f158530be84323a503dbb7" title="Determine the tick when a cycle begins, by default the current one, but the argument also enables the...">clockEdge</a>(<a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a>(delay)));
<a name="l00345"></a>00345     }
<a name="l00346"></a>00346 }
<a name="l00347"></a>00347 
<a name="l00348"></a>00348 <span class="keywordtype">void</span>
<a name="l00349"></a><a class="code" href="classSparcISA_1_1ISA.html#ab2eb7a45e7139d0da406c792b27eb07a">00349</a> <a class="code" href="classSparcISA_1_1ISA.html#ab2eb7a45e7139d0da406c792b27eb07a">ISA::processHSTickCompare</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00350"></a>00350 {
<a name="l00351"></a>00351     <a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu = tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>();
<a name="l00352"></a>00352 
<a name="l00353"></a>00353     <span class="comment">// since our microcode instructions take two cycles we need to check if</span>
<a name="l00354"></a>00354     <span class="comment">// we&#39;re actually at the correct cycle or we need to wait a little while</span>
<a name="l00355"></a>00355     <span class="comment">// more</span>
<a name="l00356"></a>00356     <span class="keywordtype">int</span> delay;
<a name="l00357"></a>00357     <span class="keywordflow">if</span> ( tc-&gt;<a class="code" href="classThreadContext.html#a7d99d72e903622b08fbf253c6e58b1ec">status</a>() == ThreadContext::Halted)
<a name="l00358"></a>00358        <span class="keywordflow">return</span>;
<a name="l00359"></a>00359 
<a name="l00360"></a>00360     delay = ((int64_t)(<a class="code" href="classSparcISA_1_1ISA.html#aeb99041f53136f998e903f62b8abafdf">hstick_cmpr</a> &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)) - (int64_t)<a class="code" href="classSparcISA_1_1ISA.html#a276de10402651949057f9fe14a8cdacd">stick</a>) -
<a name="l00361"></a>00361         cpu-&gt;<a class="code" href="classBaseCPU.html#a124e3ca8124202a9f18060ede44d0ad4">instCount</a>();
<a name="l00362"></a>00362     assert(delay &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;hstick compare missed interrupt cycle&quot;</span>);
<a name="l00363"></a>00363 
<a name="l00364"></a>00364     <span class="keywordflow">if</span> (delay == 0 || tc-&gt;<a class="code" href="classThreadContext.html#a7d99d72e903622b08fbf253c6e58b1ec">status</a>() == ThreadContext::Suspended) {
<a name="l00365"></a>00365         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Timer, <span class="stringliteral">&quot;HSTick compare cycle reached at %#x\n&quot;</span>,
<a name="l00366"></a>00366                 (<a class="code" href="classSparcISA_1_1ISA.html#a6f0e40c61a329c5b9615a29ac3938511">stick_cmpr</a> &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(63)));
<a name="l00367"></a>00367         <span class="keywordflow">if</span> (!(tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a82cf7941a644b1cae5aa5a96ff623b60">MISCREG_HSTICK_CMPR</a>) &amp; (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(1) &lt;&lt; 63))) {
<a name="l00368"></a>00368             <a class="code" href="classSparcISA_1_1ISA.html#ad6f3a319265a0670d5f82d1ea05440c1">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54a00ed9c101b82a527ba103ad494d84">MISCREG_HINTP</a>, 1, tc);
<a name="l00369"></a>00369         }
<a name="l00370"></a>00370         <span class="comment">// Need to do something to cause interrupt to happen here !!! @todo</span>
<a name="l00371"></a>00371     } <span class="keywordflow">else</span> {
<a name="l00372"></a>00372         cpu-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classSparcISA_1_1ISA.html#a4d7d6eeb3e4915a44cd74e6565e123c5">hSTickCompare</a>, cpu-&gt;<a class="code" href="classClockedObject.html#a7c1f64c925f158530be84323a503dbb7" title="Determine the tick when a cycle begins, by default the current one, but the argument also enables the...">clockEdge</a>(<a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a>(delay)));
<a name="l00373"></a>00373     }
<a name="l00374"></a>00374 }
<a name="l00375"></a>00375 
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:16:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
