                                                                                                              L9659
                                        Octal squib driver ASIC for safety application
Features
‚ñ†  8 deployment drivers with SPI selectable firing
   current and times
‚ñ†  Capability to deploy the squib with 1.2 A
   (min)/2 ms, 1.75 A (min)/1.0 ms and 1.75 A
   (min)/0.65 ms between VRES of 7 V to 37 V
                                                                                             '!0'03
‚ñ†  Capability to deploy the squib with 1.5 A
   (min)/2 ms between VRES of 7 V to 25 V                                LQFP64 (10x10x1.4mm)
‚ñ†  Firing capability to deploy all channels
   simultaneously
‚ñ†  Independently controlled high-side and low-              ‚ñ†   Technology: ST proprietary BCD5 (0.65 ¬µm)
   side MOS for diagnosis
                                                            ‚ñ†   RoHS compliant
‚ñ†  Analog output available for resistance measurement
‚ñ†  Squib short to ground, short to battery and              Description
   MOS diagnostic available on SPI register
‚ñ†  Capability to deploy the squib the low side              The L9659 is intended to deploy up to 8 squibs.
   MOS is shorted to ground                                 Squib drivers are sized to deploy 1.2 A minimum
                                                            for 2 ms, 1.75 A minimum for 1 ms and 1.75 A
‚ñ†  4 fire enable inputs                                     minimum for 0.65 ms during load dump along with
‚ñ†  5.5 MHz SPI interface                                    1.5 A minimum for 2 ms for VRES voltages less
‚ñ†  Low voltage internal reset                               than 25 V.
‚ñ†  2 kV ESD capability on all pins                          Full diagnostic capabilities of the squib interface
                                                            are provided.
‚ñ†  Package: LQFP64
Table 1.      Device summary
         Order code              Amb. temp range, ÔÇ∞C               Package                               Packing
           L9659                       -40 to +95                   LQFP64                                 Tray
          L9659TR                      -40 to +95                   LQFP64                     Tape and reel
September 2013                                  Doc ID 022048 Rev 2                                                   1/51
                                                                                                                 www.st.com 1


Contents                                                                                                                        L9659
Contents
1        Block diagram and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
         1.1    Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
         1.2    Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
         1.3    Application schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2        Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
         2.1    Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
         2.2    Absolute maximum degraded operating ratings . . . . . . . . . . . . . . . . . . . . 10
         2.3    Operating ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
         2.4    Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
                2.4.1    General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
                2.4.2    Electrical characteristics - Squib deployment drivers and diagnostics . . 12
                2.4.3    SPI timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
3        Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
         3.1    Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
         3.2    General functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
                3.2.1    Power on reset (POR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
                3.2.2    RESETB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
                3.2.3    Reference resistor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
                3.2.4    Loss of ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
                3.2.5    VRESx capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
                3.2.6    Supply voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
                3.2.7    Ground connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
         3.3    Serial peripheral interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
                3.3.1    SPI pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
         3.4    Squib drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
                3.4.1    Firing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
                3.4.2    Firing current measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
                3.4.3    Fire enable (FEN) function description . . . . . . . . . . . . . . . . . . . . . . . . . 26
                3.4.4    Squib diagnostics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
                3.4.5    SPI register definition for squib functions . . . . . . . . . . . . . . . . . . . . . . . . 31
4        Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
5        Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
2/51                                    Doc ID 022048 Rev 2


L9659                                                                                                                       List of tables
List of tables
Table 1.  Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Table 2.  Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Table 3.  Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Table 4.  Absolute maximum degraded operating ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Table 5.  Operating ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Table 6.  General - DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Table 7.  Squib deployment drivers and diagnostics - DC electrical characteristics . . . . . . . . . . . . . 12
Table 8.  SPI timing - DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Table 9.  Features that are accessed/controlled for the SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Table 10. SPI MOSI/MISO response . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Table 11. How faults shall be interpreted . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Table 12. Diagnostic Mode HSS selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Table 13. Diagnostic mode 3 VRESx selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Table 14. MISO responses to various events . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 15. Command description summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Table 16. Configuration mode 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Table 17. Configuration mode 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Table 18. Deployment mode 1 bit definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Table 19. Deployment mode 2 bit definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Table 20. Diagnostic selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Table 21. Diagnostic mode LS FET selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Table 22. Diagnostic mode HS FET selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Table 23. Diagnostic mode HSS selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Table 24. Diagnostic mode VRESx selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Table 25. Channel selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Table 26. MOSI diagnostic mode 1 bit definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Table 27. DEPLOY_STATUSx flag and the DEPLOY_SUCCESSx flag conditions. . . . . . . . . . . . . . 44
Table 28. MOSI monitor mode 2 Bit definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Table 29. Current measurement channel selections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Table 30. MOSI monitor mode 3 bit definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Table 31. MOSI monitor mode 4 bit definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Table 32. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
                                                Doc ID 022048 Rev 2                                                                         3/51


List of figures                                                                                                                             L9659
List of figures
Figure 1.    Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Figure 2.    Application schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Figure 3.    MOS settling time and turn-on time 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 4.    SPI timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 5.    MISO loading for disable time measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 6.    POR timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 7.    Deployment drivers diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 8.    Driver activation timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 9.    Squib diagnostics block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 10.   LQFP64 mechanical data and package dimensions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
4/51                                                Doc ID 022048 Rev 2


L9659                                                           Block diagram and pin description
1          Block diagram and pin description
1.1        Block diagram
           Figure 1.   Block diagram
                          #3?$                                                    62%3
                          3#,+                                                    31(
                                                                                  31,
                          -/3)         30)                                       '.$
                          -)3/         3QUIB $EPLOYMENT                           62%3
                          &%.
                                        $IAGNOSTICS                              31(
                                                                                  31,
                          &%.
                          &%.                                                    '.$
                          &%.                                                    62%3
                                                              $EPLOYMENT          31(
                         !/54                                                     31,
                                                                 $RIVER           '.$
                         !'.$
                           6$$                                                   62%3
                           '.$     0IN                                          31(
                                                              $IAGNOSTICS         31,
                                                                                  '.$
                                                                                  62%3
                         2%3%4                                                    31(
                           4%34                                                   31,
                                                                                  '.$
                                                                                  62%3
                                                                                  31(
                                                                                  31,
                                                                                  '.$
                                                                                  62%3
                                                                                  31(
                                                                                  31,
                                                                                  '.$
                                                                                  62%3
                                                                                  31(
                                                                                  31,
                                                                                  '.$
                                                                                  )2%&
                                                                                          '!0'03
1.2        Pin description
Table 2.   Pin description
     Pin #      Pin name                        Description                 I/O type    Reset state
       1          MISO      SPI data out                                     Output        Hi-Z
       2           NC       No connect                                          -            -
       3          FEN1      Fire enable for channels 0 and 1                  Input      Pulldown
       4          FEN2      Fire enable for channels 2 and 3                  Input      Pulldown
       5        RESETB      Reset pin                                         Input       Pullup
       6          GND       Ground (analog & digital)                           -            -
       7          VDD       VDD supply voltage                                Input          -
                                          Doc ID 022048 Rev 2                                   5/51


Block diagram and pin description                                                   L9659
Table 2.   Pin description (continued)
     Pin #      Pin name                         Description         I/O type Reset state
       8          FEN3      Fire enable for channels 4 and 5           Input   Pulldown
       9          FEN4      Fire enable for channels 6 and 7           Input   Pulldown
      10           NC       No connect                                   -         -
      11           NC       No connect                                   -         -
      12          CS_D      SPI chip select for deployment driver      Input    Pullup
      13          MOSI     SPI data in                                 Input     Hi-Z
      14           NC       No connect                                   -         -
      15           NC       No connect                                   -         -
      16          SCLK      SPI clock                                  Input     Hi-Z
      17          GND4     Power ground for loop channel 4               -         -
      18          SQL4      Low side driver output for channel 4      Output   Pulldown
      19          SQH4      High side driver output for channel 4     Output     Hi-Z
      20         VRES4     Reserve voltage for loop channel 4          Input       -
      21         VRES5     Reserve voltage for loop channel 5          Input       -
      22          SQH5      High side driver output for channel 5     Output     Hi-Z
      23          SQL5      Low side driver output for channel 5      Output   Pulldown
      24          GND5     Power ground for loop channel 5               -         -
      25          GND6     Power ground for loop channel 6               -         -
      26          SQL6      Low side driver output for channel 6      Output   Pulldown
      27          SQH6      High side driver output for channel 6     Output     Hi-Z
      28         VRES6     Reserve voltage for loop channel 6          Input       -
      29         VRES7     Reserve voltage for loop channel 7          Input       -
      30          SQH7      High side driver output for channel 7     Output     Hi-Z
      31          SQL7      Low side driver output for channel 7      Output   Pulldown
      32          GND7     Power ground for loop channel 7               -         -
      33          TEST     Test pin                                    Input   Pulldown
      34         VSDIAG     Supply for deployment driver diagnostics   Input       -
      35           NC       No connect                                   -         -
      36        Reserved    Factory testmode output                      -         -
      37        Reserved    Factory testmode output                      -         -
      38           NC       No connect                                   -         -
      39           NC       No connect                                   -         -
      40           NC       No connect                                   -         -
      41           NC       No connect                                   -         -
      42           NC       No connect                                   -         -
6/51                                      Doc ID 022048 Rev 2


L9659                                                             Block diagram and pin description
Table 2.   Pin description (continued)
     Pin #      Pin name                         Description                  I/O type  Reset state
      43           NC       No connect                                            -          -
      44           NC       No connect                                            -          -
      45           NC       No connect                                            -          -
      46          IREF     External current reference resistor                 Output        -
      47         AGND       Ground reference for AOUT                             -          -
      48          AOUT      Analog output for loop diagnostics                 Output      Hi-Z
      49          GND3     Power ground for loop channel 3                        -          -
      50          SQL3      Low side driver output for channel 3               Output    Pulldown
      51          SQH3      High side driver output for channel 3              Output      Hi-Z
      52         VRES3     Reserve voltage for loop channel 3                   Input        -
      53         VRES2     Reserve voltage for loop channel 2                   Input        -
      54          SQH2      High side driver output for channel 2              Output      Hi-Z
      55          SQL2      Low side driver output for channel 2               Output    Pulldown
      56          GND2     Power ground for loop channel 2                        -          -
      57          GND1     Power ground for loop channel 1                        -          -
      58          SQL1      Low side driver output for channel 1               Output    Pulldown
      59          SQH1      High side driver output for channel 1              Output      Hi-Z
      60         VRES1     Reserve voltage for loop channel 1                   Input        -
      61         VRES0     Reserve voltage for loop channel 0                   Input        -
      62          SQH0      High side driver output for channel 0              Output      Hi-Z
      63          SQL0      Low side driver output for channel 0               Output    Pulldown
      64          GND0     Power ground for loop channel 0                        -          -
                                          Doc ID 022048 Rev 2                                   7/51


Block diagram and pin description                                                                         L9659
1.3        Application schematic
           Figure 2.   Application schematic
                                                                                     62%3
                                                                                     62%3
                                               #3?$
                                                                                     62%3    #VRES?
                                               3#,+
                                                              30)                   62%3
                                               -/3)
                                               -)3/    3QUIB $EPLOYMENT              62%3
                                                                                     62%3
                                               &%.        $IAGNOSTICS              62%3    #VRES?
                                               &%.
                                                                                     62%3
                                               &%.
                                               &%.                                 31(
                                            63$)!'                                  31,
                                                                                    '.$
                                            ¬ó&
                                                                                    31(
                               +7
               4O !$#                         !/54
                                                                                    31,
                        ¬ó&                !'.$                                  '.$
                                                6$$                                 31(
                                     ¬ó&     '.$  0IN 
                                                                                    31,
                                                                                    '.$
                                                                        $EPLOYMENT
                                                                         $RIVERS   31(
                                             2%3%4                      $IAGNOSTICS 31,
                                                                                    '.$
                                             4%34
                                                                                    31(
                                                                                    31,
                                                                                    '.$
                                                                                    31(
                                                                                    31,
                                                                                    '.$
                                                                                    31(
                                                                                    31,
                                                                                    '.$
                                                                                    31(
                                                                                    31,
                                                                                    '.$
                                                                                           6$$
                                                                                               2)2%&
                                                                                     )2%&
                                                                                                       '!0'03
8/51                                        Doc ID 022048 Rev 2


L9659                                                                                        Electrical specifications
2               Electrical specifications
2.1             Absolute maximum ratings
                The following maximum ratings are continuous absolute ratings; exceeding any one of these
                values may cause permanent damage to the integrated circuit.
Table 3.        Absolute maximum ratings
     Symbol                                      Parameter                                    Value                 Unit
            (1)
     VDD            Supply voltage                                                         - 0.3 to 5.5               V
     VSDIAG         Supply voltage for squib diagnostics                                   - 0.3 to 40                V
                    VRES voltage (VRES0, VRES1, VRES2, VRES3, VRES4,
     VRESx                                                                                 - 0.3 to 40                V
                    VRES5, VRES6, VRES7)
                    Squib high side drivers (SQH0, SQH1, SQH2, SQH3, SQH4,
      SQHx                                                                                 - 0.6 to 40                V
                    SQH5, SQH6, SQH7)
                    Squib low side drivers (SQL0, SQL1, SQL2, SQL3, SQL4,
      SQLx                                                                                 - 0.3 to 40                V
                    SQL5, SQL6, SQL7)
      TEST          Test pin                                                                -0.3 to 40                V
                    Discrete input voltage (RESETB, CS_D, SCLK, MOSI,
        VI                                                                                 - 0.3 to 5.5               V
                    FEN1, FEN2, FEN3, FEN4, IREF)
        VO          Discrete output voltage (MISO, AOUT)                                   - 0.3 to 5.5               V
      AGND          Analog output reference                                                -0.3 to 5.5                V
                    Ground (GND0, GND1, GND2, GND3, GND4, GND5,
      GNDx                                                                                 -0.3 to 5.5                V
                    GND6, GND7)
       Tj (2)       Maximum steady-state junction temperature                                  150                   ¬∞C
       Tamb         Ambient temperature                                                     -40 to 95                ¬∞C
       Tstg         Storage temperature                                                    -65 to 150                ¬∞C
     Rth j amb      Thermal resistance junction to ambient (on FR-4 board)                      46                 ¬∞C/W
 The following maximum ratings are up to 48 hours; exceeding any one of these values for longer than a total time of
 48 hours may cause permanent damage to the integrated circuit.
       VDD          Supply voltage                                                         - 0.3 to 6.0               V
                    Discrete input voltage (RESETB, CS_D, SCLK, MOSI,
        VI                                                                                 - 0.3 to 6.0               V
                    FEN1, FEN2, FEN3, FEN4, IREF)
        VO          Discrete output voltage (MISO, AOUT)                                   - 0.3 to 6.0               V
      AGND          Analog output reference                                                -0.3 to 6.0                V
                    Ground (GND0, GND1, GND2, GND3, GND4, GND5,
      GNDx                                                                                 -0.3 to 6.0                V
                    GND6, GND7)
       Tj (2)       Maximum steady-state junction temperature                                  150                   ¬∞C
        amb
       T            Ambient temperature                                                     -40 to 95                ¬∞C
       Tstg         Storage temperature                                                    -65 to 150                ¬∞C
     Rth j amb      Thermal resistance junction to ambient (on FR-4 board)                      46                 ¬∞C/W
1. Exceeding a VDD of 5.1V during a deployment may cause damage
2. To allow for deployment the maximum steady state junction temperature cannot exceed 130¬∞C. Under the operating ratings
   defined in section 2.3 the steady state junction temperature will not exceed 130¬∞C.
                                                      Doc ID 022048 Rev 2                                                9/51


Electrical specifications                                                                              L9659
2.2           Absolute maximum degraded operating ratings
              Under the following deviations to the ratings indicated in Section 2.3 the L9659 performance
              will be degraded and not meet the electrical characteristics outlined in Section 2.4. At
              minimum the SPI and diagnostics will function but not meet specified electrical parameters.
           Table 4.      Absolute maximum degraded operating ratings
    Symbol                                  Parameter                                 Value          Unit
      VDD          Supply voltage                                                   4.5 to 5.5         V
     VSDIAG        Supply voltage for squib diagnostics                              7 to 40           V
                   VRES voltage (VRES0, VRES1, VRES2, VRES3, VRES4,
      VRES                                                                           7 to 40           V
                   VRES5, VRES6, VRES7)
                   Discrete input voltage (RESETB, DEPEN, CS_D, SCLK,
       VI                                                                     - 0.3 to (VDD +0.3)      V
                   MOSI, FEN1, FEN2, FEN3, FEN4, IREF)
       VO          Discrete output voltage (MISO, AOUT)                       -0.3 to (VDD + 0.3)      V
       Tj          Junction temperature                                            -40 to 150         ¬∞C
Note:         The above is provided for informational purposes only and will result in degraded operation.
              Under the above conditions the SPI will be functional as well as diagnostics, though the
              electrical performance may not conform to the parameters outlined in Section 2.4. Firing
              requirements as indicated in Section 2.4 may not be met with the conditions above.
2.3           Operating ratings
Table 5.      Operating ratings
    Symbol                                 Parameter                                 Value           Unit
      VDD          Supply voltage                                                 4.9 to 5.1           V
     VSDIAG        Supply voltage for squib diagnostics                             7 to 37            V
                   VRES voltage (VRES0, VRES1, VRES2, VRES3, VRES4,
     VRESx                                                                          7 to 37            V
                   VRES5, VRES6, VRES7)
                   Discrete input voltage (RESETB, CS_D, SCLK, MOSI,
       VI                                                                    - 0.3 to (VDD +0.3)       V
                   FEN1, FEN2, FEN3, FEN4, IREF)
       VO          Discrete output voltage (MISO, AOUT)                      -0.3 to (VDD + 0.3)       V
      Tamb         Ambient temperature                                             -40 to 95          ¬∞C
    RTh j-amb      Thermal resistance junction to ambient (on FR-4 board)             46            ¬∞C/W
              Comments:
              VSDIAG supply will provide power for squib resistance and HSS diagnostics
              VDD will be used for all internal functions as well as short to battery/ground and high squib
              resistance diagnostics.
10/51                                           Doc ID 022048 Rev 2


L9659                                                                           Electrical specifications
2.4         Electrical characteristics
2.4.1       General
            4.9 V ÔÇ£ VDD ÔÇ£ 5.1 V; 7 V ÔÇ£ VRESX ÔÇ£ 37 V; 7 V ÔÇ£ VSDIAG ÔÇ£ 37 V; FEN1 = FEN2 = FEN3 =
            FEN4 = VDD; R_REF = 10 kÔÅó, ¬±1 %, 100 PPM; -40 ¬∞C ÔÇ£ TA ÔÇ£ +95 ¬∞C; unless other specified.
Table 6.    General - DC electrical characteristics
   Symbol             Parameter                       Test condition          Min.    Typ.   Max.   Unit
            Internal oscillator          Tested with 10K , 1%, 100ppm Iref
      Osc                                                                     4.75      -    5.25   MHz
            frequency                    resistor
            Internal voltage reset VDD VDD level for L9659 to report reset
    VRST1   after de-glitch time (tpor)  condition -deployment drivers are     4.0      -     4.5     V
            See Figure 7                 disabled
            Internal voltage reset VDD
    VRST2                                Guaranteed by design                 2.1       -     3.0
            with no de-glitch time See
      tPOR  POR De-glitch timer          Timer for VRST1                        5       -     25      ¬µs
                                         No squib diagnostics. No deployment.   -       -     15
                                         Resistance measurement diagnostics
                                                                                -       -      17
       IDD  Input current VDD            with no fault condition present.                            mA
                                         Short to ‚Äì0.3V on SQL; VRCM active     -       -      35
                                         During deployment                      -       -      15
   RIREF_H                               -                                      -       -    60.0    kÔÅó
            Resistance threshold IREF
   RIREF_L                               -                                     2.0      -       -    kÔÅó
 VIH_RESETB                              -                                      -       -     2.0     V
            Input voltage threshold
 VIL_RESETB                              -                                     0.8      -       -     V
            RESETB
  VHYS_RST                               -                                    100       -     300    mV
            Input voltage threshold
   VIH_TEST                              Guaranteed by design                   -      3.2      -     V
            TEST
   ITESTPD  Input pull-down current TEST                                       1.0      -     2.5    mA
                                         AOUT short to ground during squib
 IAOUT_SHRT AOUT pin current limit                                              -       -      20    mA
                                         resistance diagnostics
            Input pull-up current
  IRESETPU                               RESETB = VIH to GND                  -10       -     -50    ¬µA
            RESETB
            Quiescent current for        Current per pin during HSS test
     IRESx                                                                      -       -      10    ¬µA
            VRESx during HSS test        excluding selected channel
       VIH  Input voltage threshold      Input Logic = 1                        -       -     2.0     V
       VIL  (MOSI, SCLK, CS_D)           Input Logic = 0                       0.8      -       -     V
            Input hysteresis
    VHYST                                                                     100       -     300    mV
            (MOSI, SCLK, CS_D)
            Input leakage current        VIN = VDD                              -       -      1     ¬µA
    ILKGD
            MOSI, SCLK                   VIN = 0 to VIH                        -1       -       -    ¬µA
                                              Doc ID 022048 Rev 2                                   11/51


Electrical specifications                                                                                L9659
Table 6.      General - DC electrical characteristics (continued)
  Symbol               Parameter                        Test condition           Min.     Typ.      Max.   Unit
    IPU_CS    Input pull-up current CS_D VIN = VIH to GND                        -10        -       -50    ¬µA
                                                                                VDD‚Äì
      VOH                                   IOH = -800¬µA                                    -         -     V
              Output voltage MISO                                                0.8
       VOL                                  IOL = 1.6mA                            -        -        0.4    V
                                            MISO = VDD                             -        -         1    ¬µA
      IHI_Z   Tri-state current MISO
                                            MISO = 0V                             -1        -         -    ¬µA
2.4.2         Electrical characteristics - Squib deployment drivers and diagnostics
              4.9 V ÔÇ£ VDD ÔÇ£ 5. 1V; 7 V ÔÇ£ VRESX ÔÇ£ 37 V; 7 V ÔÇ£ VSDIAG ÔÇ£ 37 V; FEN1 = FEN2 = FEN3 = FEN4
              = VDD; R_REF = 10 kÔÅó, ¬±1%, 100 PPM; -40 ¬∞C ÔÇ£ TA ÔÇ£ +95 ¬∞C; C_VRES0_1 ÔÇ≥ 68nF;
              C_VRES2_3 ÔÇ≥ 68nFC_VRES4_5 ÔÇ≥ 68nF; C_VRES6_7 ÔÇ≥ 68nF; unless other specified.
Table 7.     Squib deployment drivers and diagnostics - DC electrical characteristics
    Symbol                Parameter                   Test condition      Min.       Typ.     Max.       Unit
 General
                                               VSDIAG = VDD = 0,
    ILKGSQH     Leakage current SQH                                          -         -        50        ¬µA
                                               VRES = 37V, VSQH = 0V
                                               VSDIAG = 18V; VDD = 5V;
   ILKGVRES     Bias current VRESX             VRES = 37V; SQH shorted       -         -        10        ¬µA
                                               to SQL
                                               VSDIAG = VDD = 0,
    ILKGSQL     Leakage current SQL                                        -10         -        10        ¬µA
                                               VSQL = 18V
        IPD     Pulldown current SQL           VSQL = 1.5V to 20V           3.3        -        4.1      mA
                                                                                     VDD*
      VBIAS     Diagnostics Bias voltage       Nominal 3.6V                -5%                +5%         V
                                                                                     0.72
 Short to battery/ground diagnostics - Rsqb from 0ÔÅó to Open
                Maximum diagnostics bias       Short to battery or ground
     ISVRCM                                                                  5         -        20       mA
                current limit                  test active VSQH = 0V
                                               Vbatt = 6.5V               1.92         -       3.42      KÔÅó
                Short to battery resistance
       RSTB                                    Vbatt = 16V                8.61         -      13.98      KÔÅó
                threshold
                                               Vbatt = 20V                11.42        -      18.42      KÔÅó
                Short to battery current
       ISTB                                    -                            0.9        -       1.42      mA
                threshold
       RSTG     Short to ground threshold      -                          1.07         -        2.1      KÔÅó
                Short to ground current
       ISTG                                    -                            1.8        -        3.2      mA
                threshold
12/51                                            Doc ID 022048 Rev 2


L9659                                                                         Electrical specifications
Table 7.      Squib deployment drivers and diagnostics - DC electrical characteristics (continued)
    Symbol               Parameter                 Test condition        Min.  Typ.     Max.     Unit
                                            From/CS ÔÇ≠ until Test Results
                                            are Valid,
                                            Output voltage change 0V to
 tDIAGTIMEOUT Diagnostic delay time                                        -     -       300      ¬µs
                                            VDD * 0.72
                                            CSQHx= 0.12¬µF
                                            CSQLx= 0.12¬µF
 High side safing diagnostics
               Diagnostic current into
   ISRC_HSS    selected VRESx pin during    Normal conditions            710     -       950      ¬µA
               test
                                            All 8 VRESx pins tied
     IHSS_8    Current during diagnostic                                 710     -      1020      ¬µA
                                            together
               Normal resistance range
                                            All 8 VRESx pins tied
 RHSSNORM_th when running high side                                       1.4    -       2.5     KÔÅó
                                            together
               safing diagnostics
               Normal voltage range
  VHSSNORM_r between VSDIAG and             All 8 VRESx pins tied
                                                                          1.0    -       2.5      V
       ange    VRESx pin) when running      together
               high side safing diagnostics
               Short voltage threshold
                                            All 8 VRESx pins tied
 VHSSSHORT_th between VSDIAG and                                          0.5    -       1.0      V
                                            together
               VRESx pin)
               Open voltage threshold
                                            All 8 VRESx pins tied
 VHSSOPEN_th between VSDIAG and                                           2.5    -       4.0      V
                                            together
               VRESx pin)
                                            From/CS ÔÇ≠ until test results
                                            are valid,
 tDIAGTIMEOUT Diagnostic delay time                                        -     -       500      ¬µs
                                            CSQHx= 0.12¬µF
                                            CSQLx= 0.12¬µF
 Voltage measurement diagnostics (VRESx)
               Max diagnostic current into
      IRESx                                 Normal Conditions              -     -       50       ¬µA
               VRESx pin
               Low voltage threshold for
 VVRESXLO_th                                -                             5.0    -        7       V
               VRESx pin
               High voltage threshold for
  VVRESXHI_th                               -                            13.7    -      18.0      V
               VRESx pin
                                            From/CS ÔÇ≠ until test results
 tDIAGTIMEOUT Diagnostic delay time                                        -     -       100      ¬µs
                                            are valid.
                                             Doc ID 022048 Rev 2                                   13/51


Electrical specifications                                                                                    L9659
Table 7.        Squib deployment drivers and diagnostics - DC electrical characteristics (continued)
     Symbol                Parameter                               Test condition         Min.  Typ.  Max.   Unit
 MOS diagnostics
       I_MOS     MOS test max current                       Normal conditions                -    -  ISVRCM  mA
                                                            Time is measured from the
                 LS/HS MOS turn off under
    tSHUTOFF                                                valid LS/ HS MOS current >       -    -      4    ¬µs
                 fault condition
                                                            100mA to the LS/HS turn off
   tFETtimeout   FET timeout                                Normal Conditions                -    -    100    ¬µs
 High squib resistance diagnostics
                 High load resistance
      RSQHIZ                                                -                             1.07    -     2.1  kÔÅó
                 threshold
                 High resistance current
         IHR                                                -                                   ISTG         mA
                 threshold
                                                            From/CS ÔÇ≠ until test results
 tDIAGTIMEOUT MOS diagnostic delay time                     are valid, CSQHx= 0.12¬µF         -    -    300    ¬µs
                                                            CSQLx= 0.12¬µF
 Squib resistance diagnostics
                                                            High saturation voltage;      VDD-
         VOH                                                                                      -      -    V
                                                            IAOUT = -500¬µA                 0.2
                 Output voltage AOUT
                                                            Low Saturation Voltage;
         VOL                                                                                 -    -     0.2   V
                                                            IAOUT = +500¬µA
                                                            AOUT = VDD                       -    -      1    ¬µA
          IZ     Tri-State Current AOUT
                                                            AOUT = 0V                       -1    -           ¬µA
  RSQB RANGE Load resistance range                          -                               0     -    10.0   ÔÅó
                 Resistance measurement                                                  VAOUT-      VAOUT+
                                                            0ÔÅó ÔÇ£ RSQB < 3.5ÔÅó                      -           V
                 analog output tolerance                                                 0.095V      0.095V
      VAOUT      VAOUT =
                                           R SQB
                            1 - + ÔÉ¶ 0.08 ÔÉó ---------------                               VAOUT¬∑      VAOUT¬∑
                 VDD ÔÉó ----------                         ÔÉ∂ 3.5ÔÅó ÔÇ£ RSQB ÔÇ£ 10ÔÅó                     -           V
                          9.75 ÔÉ®                 ÔÅó ÔÉ∏                                     0.95V        1.05V
                 Resistance measurement                     VDD = 5.0V; VSDIAG = 7.0V
        ISRC                                                                               38     -     42   mA
                 current source                             to 37V
                 Resistance measurement
        ISINK                                               IPD OFF, VSQLx = 4 V           45     -     57   mA
                 current sink
       ISLEW     Rmeas current di/dt                        30% - 70% of ISRC               2     -     11  mA/¬µs
                 Voltage threshold on squib
       Vcmpr                                                -                             2.65    -    3.25   V
                 pin to shutdown ISRC
    tisrcshtdwn  Shutdown time                              Guaranteed by design             -    -     30    ¬µs
                 LSD (V_SQL) voltage during
   VLSDrsqb                                                 -                              0.8    -     2.2   V
                 resistance measure
14/51                                                         Doc ID 022048 Rev 2


L9659                                                                            Electrical specifications
Table 7.       Squib deployment drivers and diagnostics - DC electrical characteristics (continued)
   Symbol                 Parameter                   Test condition       Min.   Typ.     Max.     Unit
                                               Wait time before AOUT
                                               voltage is stable for ADC
    tR_WAIT     Rmeas wait time                                              -      -       300      ¬µs
                                               reading R AOUT= 5.1kÔÅó;
                                               CAOUT=10nF
 FENx input pins
    tFENfilter  Minimum pulse width            -                            12      -       16       ¬µs
     IFENPD     Internal pull-down current     VIN = VIL to VDD             20      -       50       ¬µA
    VFENLO      Input low voltage threshold    -                            0.8     -        -       V
     VFENHI     Input high voltage threshold   -                             -      -       2.0       V
  TFENLATCH     FEN Latch timer                -                             0      -       512      ms
                FEN latch timer
     tFLACC                                    -                          - 20%     -       20       %
                accuracy
 Deployment drivers
 TRESOLUTION Diagnostic timing / resolution IHS ÔÇ≥ IMEAS,                   22.5    25      27.5      ¬µs
                                               0s ÔÇ£ TMEASURE_TIME ÔÇ£ 3.7ms
                Diagnostic time
  TACCURACY                                    CSQUIB _HI = 0.12¬µF           -      -        2      LSB
                acurracy                       CSQUIB _LO = 0.12¬µF
                High side driver current limit                            IHSX x          IHSX x
      IMEAS                                    Guaranteed by design                 -                 A
                detect threshold                                           0.90            0.99
                                               High side MOS +
                Total high and low side MOS
  RDSonTOTAL                                   low side MOS D9:D8=‚Äù11‚Äù;      -      -       2.0      ÔÅó
                on resistance
                                               VRES = 7V; I = 1.6A @95¬∞C
   RDSonHS      High side MOS on resistance D9:D8=‚Äù11‚Äù; VRES = 7V;           -     0.3      0.8      ÔÅó
                                               Tamb = 95¬∞C; IVRES =
   RDSonLS      Low side MOS on resistance 1.6A;                             -     0.6      1.2      ÔÅó
                                               Configuration mode 1 bits
                                               D9:D8=‚Äù00‚Äù SQHx shorted
    IHS_12A                                                                1.21     -      1.47       A
                                               to ground;
                                               VRES = 7 to 37V
                                               Configuration Mode 1 bits
                High side deployment current D9:D8=‚Äù01‚Äù SQHx shorted
    IHS_15A                                                                1.51     -      1.85       A
                limit                          to ground;
                                               VRES = 7 to 25V
                                               Configuration Mode 1 bits
                                               D9:D8=‚Äù11‚Äù SQHx shorted
   IHS_175A                                                                1.76     -      2.14       A
                                               to ground;
                                               VRES = 7 to 37V
                Low side MOS shutdown
       tILIM                                   Vsqblo=18V                   90      -       110      ¬µs
                under short to battery
        ILS     Low side MOS current limit                                  2.2     -       4.0       A
                                                Doc ID 022048 Rev 2                                   15/51


Electrical specifications                                                                            L9659
Table 7.       Squib deployment drivers and diagnostics - DC electrical characteristics (continued)
    Symbol                 Parameter                           Test condition        Min. Typ. Max.  Unit
                                                       Time from fire command
                                                       CS_D rising edge to where
                                                       firing current remains within
     tsettle     Firing current settling time          specified limits                -   -   150    ¬µs
                                                       CSQUIB _HI = 0 to 0.12¬µF
                                                       CSQUIB _LO = 0 to 0.12¬µF
                                                       VRES = 7Vto 37@ IHS_12A
                                                       VRES = 7Vto 25@ IHS_15A
  tDEPLOY-2ms                                          For IHS_12A and IHS_15A       2.15  -    2.5   ms
                                                       Firing current measured
                                                       from CS_D rising edge
                                                       VRES = 7Vto 37V
                 Deployment time                       For IHS_175A Firing current
  tDEPLOY-1ms                                                                        1.15  -   1.40   ms
                                                       measured from CS_D rising
                                                       edge
                                                       VRES = 7Vto 37V
 tDEPLOY-0.65ms                                        For IHS_175A Firing current   0.65  -   0.85   ms
                                                       measured from CS_D rising
                                                       edge
                Figure 3.     MOS settling time and turn-on time 2
                                           )0%!+
                                )(3?XX! -AXIMUM
                                )(3?XX! -INIMUM
                                                                 TSETTLE
                                      #3?$ 2ISING %DGE                                              '!0'03
16/51                                                    Doc ID 022048 Rev 2


L9659                                                                                           Electrical specifications
2.4.3          SPI timing
               All SPI timing is performed with a 150 pF load on MISO unless otherwise noted
               4.9V ÔÇ£ VDD ÔÇ£ 5.1V; 7V ÔÇ£ VRESX ÔÇ£ 37V; 7V ÔÇ£ VSDIAG ÔÇ£ 37V; FEN1 = FEN2 = FEN3 = FEN4 =
               VDD; R_REF = 10KÔÅó, ¬±1%, 100PPM; -40¬∞C ÔÇ£ TA ÔÇ£ +95¬∞C; C_VRES0_1 ÔÇ≥ 68nF;
               C_VRES2_3 ÔÇ≥ 68nF; C_VRES4_5 ÔÇ≥ 68nF; C_VRES6_7 ÔÇ≥ 68nF; unless other specified.
                  .
Table 8.      SPI timing - DC electrical characteristics
   No.       Symbol                            Parameter                              Min.       Typ.       Max.        Unit
     -           fop      Transfer frequency                                           dc          -         5.50       MHz
    1           tSCK      SCLK Period                                                 181          -           -         ns
    2          tLEAD      Enable Lead Time                                             65          -           -         ns
    3           tLAG      Enable Lag Time                                              50          -           -         ns
    4        tSCLKHS      SCLK, High Time                                              65          -           -         ns
    5        tSCLKLS      SCLK, Low Time                                               65          -           -         ns
    6           tSUS      MOSI, Input Setup Time                                       20          -           -         ns
    7            tHS      MOSI, Input Hold Time                                        20          -           -         ns
    8               tA    MISO, Access Time                                             -          -          60         ns
    9         tDIS (1)    MISO, Disable Time                                            -          -         100         ns
   10            tVS      MISO, Output Valid Time                                       -          -          60         ns
                      (1)
   11         t HO        MISO, Output Hold Time                                        0          -           -         ns
   12            tRO      Rise Time (Design Information)                                -          -          30         ns
   13            tFO      Fall Time (Design Information)                                -          -          30         ns
   14           tCSN      CS_D, Negated Time                                          640          -           -         ns
                          Time between CS rising edge and first transition
                          of SCLK must be higher than tCLKN. It happens
   15          tCLKN      when multiple devices are connected to the                  500          -           -         ns
                          same SCLK and MOSI but with different chip
                          select.
1. Parameters tDIS and tHO shall be measured with no additional capacitive load beyond the normal test fixture capacitance
   on the MISO pin. Additional capacitance during the disable time test erroneously extends the measured output disable
   time, and minimum capacitance on MISO is the worst case for output hold time.
                                                   Doc ID 022048 Rev 2                                                    17/51


Electrical specifications                                                                                               L9659
             Figure 4.   SPI timing diagram
                                                                                                     T,!'
                       #3?$                                                                                  T #3.
                                       T,%!$       T3#,+(3                               F/0
                                                                                                             T#,+.
                       3#,+                                       T 3#,+,3
                                                                                                                T$)3
                                                              T63                   T(/
                              T!
                       -)3/                   -3" /54                    $!4 !            ,3" /54           $/.g4
                                                                                                            #!2%
                                                                                            T2/ T &/
                                  T353                  T(3
                       -/3)                -3" ).                      $!4 !             ,3" ).
                                                                                                                     '!0'03
             Figure 5.   MISO loading for disable time measurement
                                             6$$             6
                                                                              6
                                                                                                          -)3/
                                                K
                                 -)3/                                          6
                                                             6
                                                K                                  T$)3
                                                            #3
                                                                                                                     '!0'03
18/51                                              Doc ID 022048 Rev 2


L9659                                                                                        Functional description
3          Functional description
3.1        Overview
           The L9659 is an integrated circuit to be used in air bag systems. Its main functions include
           deployment of air bags. The L9659 supports 8 deployment loops.
3.2        General functions
3.2.1      Power on reset (POR)
           The ASIC has a power on reset (POR) circuit, which monitors VDD voltage. When VDD
           voltage falls below VRST1 for longer than or equal to tPOR, all outputs are disabled and all
           internal registers are reset to their default condition. A second reset level, VRST2, also
           monitors VDD but uses no filter time and will disable all outputs and all internal registers are
           reset to their default condition when VDD falls below the reset threshold.
Figure 6.  POR timing
                      40/2 -IN
                                                                     40/2 -IN a 4 a 40/2 -AX
    6$$-).
    6234
    6234
  ).4%2.!,
   2%3%4
                                             40/2 -IN a 4 a 40/2 -AX
                                                                                                           '!0'03
3.2.2      RESETB
           The RESETB pin is active low. The effects of RESETB are similar to those of a POR event,
           except during a deployment. When a deployment is in-progress, the L9659 will ignore the
           RESETB signal.
           However, it will shut itself down as soon as it detects a POR condition. When the
           deployment is completed and RESETB signal is asserted, the L9659 disables its outputs
           and reset its internal registers to their default states.
           A de-glitch timer is provided for the RESETB pin. The timer protects this pin against
           spurious glitches. The L9659 neglects RESETB signal if it is asserted for shorter than
           tGLITCH. RESETB has an internal pull-up in case of an open circuit.
                                           Doc ID 022048 Rev 2                                                  19/51


Functional description                                                                                 L9659
3.2.3       Reference resistor
            IREF pin shall be connected to VDD supply through a resistor, RIREF. When the L9659
            detects the resistor on IREF pin is larger than RIREF_H or smaller than RIREF_L, it goes
            into a reset condition. All outputs are disabled and all internal registers are reset to their
            default conditions.
3.2.4       Loss of ground
            GND
            When the GND pin is disconnected from PC-board ground, the L9659 goes in reset
            condition. All outputs are disabled and all internal registers are reset to their default
            conditions.
            GND0-GND7
            A loss of power-ground (GND0 ‚Äì GND7) pin/s disables the respective low side driver/s on
            SQLx. However, the high side driver of the respective channel will still be able to be turned
            on. Thus under the scenario where the low side is shorted to ground the L9659 will be able
            to provide the programmed firing current for the specified time.
            An open GNDx connection on any channel has no affect on the other channels. An open
            GNDx condition will be detected using the low side MOS diagnostics.
            AGND
            The AGND pin is a reference for AOUT pin. When AGND loses its connection, the voltage
            on AOUT pin is pulledup to VDD voltage and L9659 goes in reset condition. All outputs are
            disabled and all internal register are reset to their default conditions.
3.2.5       VRESx capacitance
            To ensure all diagnostics function properly a typical capacitor of equal to or greater than
            68nF is required close to the firing supply pins. Thus minimum of 4 capacitors are required
            with one placed close to the VRES0 and VRES1 pins and a second capacitor will be close
            to the VRES2 and VRES3 pins and a third capacitor will be close to the VRES4 and VRES5
            pins and a forth capacitor will be close to the VRES6 and VRES7 pins.
3.2.6       Supply voltages
            The primary current sources for the different functions of the ASIC are as follows:
            ‚óè    VRESx - Firing currents along with HSS and HS FET diagnostic currents
            ‚óè    VSDIAG - Squib resistance and HSS diagnostics
            ‚óè    VDD will be used for all internal functions as well as short to battery/ground and high
                 squib resistance diagnostics.
3.2.7       Ground connections
            GND pin (6) is not connected internally to other ground pins (AGND or power ground
            GNDx). A ground plane is needed to directly connect the GND pin. This ground plane needs
            to be isolated from the high current ground for the squib drivers to prevent voltage shifts.
            AGND pin should be connected to ground plane too to minimize drop versus ground
            reference of ADC that capture AOUT voltage.
20/51                                       Doc ID 022048 Rev 2


L9659                                                                          Functional description
3.3   Serial peripheral interface (SPI)
      The L9659 contains one serial peripheral interfaces for control of the squib functions. The
      following table shows features that are accessed/controlled by the SPI.
        .
      Table 9.       Features that are accessed/controlled for the SPI
                          Function                        Pin names            Features accessed
                                                     SCLK                  All Squib Diagnostics; Squib
                                                     MISO                  related status information;
       Squib diagnostic and deployment SPI                                 Squib Arming and Firing;
                                                     MOSI
                                                                           Software Reset; Component
                                                     CS_D                  ID & Revision
      The software reset accessed over SPI will reset squib functions. The L9659 has a counter to
      verify the number of clocks in SCLK. If the number of clocks in SCLK is not equal to 16
      clocks while CS_D is asserted, it ignores the SPI message and sends a SPI fault response.
      L9659 computes SPI error length flag through counting the number ofSCLK rising edges
      occurring when CS_D is active. If the first SCLK rising edge occurs when CS_D is inactive
      and the falling edge occurs when CS_D is low, it is considered as valid edge.
      MOSI commands contain several bits not used, all those bits must be 0. Commands are not
      recognized valid if one or more not used bits are not 0.
3.3.1 SPI pin descriptions
      Chip select (CS_D)
      Chip-select inputs select the L9659 for serial transfers. CS_D can be asserted at any given
      time and are active low. When chip-select is asserted, the respective MISO pin is released
      from tri-state mode, and all status information is latched into the SPI shift register. While
      chip-select is asserted, register data is shifted into MOSI pin and shifted out of MISO pin on
      each subsequent SCLK. When chip-select is negated, MISO pin is tri-stated. To allow
      sufficient time to reload the registers; chip-select pin shall remain negated for at least tCSN.
      The chip-select inputs have current sinks which pull these pins to the negated state when
      there is an open circuit condition. These pins have TTL level compatible input voltages
      allowing proper operation with microprocessors using a 3.3 to 5.0 volt supply.
      Serial clock (SCLK)
      SCLK input is the clock signal input for synchronization of serial data transfer. This pin has
      TTL level compatible input voltages allowing proper operation with microprocessors using a
      3.3 to 5.0 volt supply. When chip select is asserted, both the SPI master and L9659 will latch
      input data on the rising edge of SCLK. The L9659 shifts data out on the falling edge of
      SCLK.
      Serial data output (MISO)
      MISO output pins shall be in one tri-state condition when chip select is negated. When chip
      select is asserted, the MSB is the first bit of the word/byte transmitted on MISO and the LSB
      is the last bit of the word/byte transmitted. This pin supplies a rail to rail output, so if
      interfaced to a microprocessor that is using a lower VDD supply, the appropriate
      microprocessor input pin shall not sink more than IOH(min) and shall not clamp the MISO
      output voltage to less than VOH(min) while MISO pin is in a logic ‚Äú1‚Äù state. When connecting
      to a micro using a lower supply, such as 3.3V, a resistor divider shall be used with high
      enough impedance to prevent excess current flow.
                                       Doc ID 022048 Rev 2                                           21/51


Functional description                                                                               L9659
            Serial data input (MOSI)
            MOSI inputs take data from the master processor while chip select is asserted. The MSB
            shall be the first bit of each word/byte received on MOSI and the LSB shall be the last bit of
            each word/byte received.
            This pin has TTL level compatible input voltages allowing proper operation with
            microprocessors using a 3.3 to 5.0 volt supply.
3.4         Squib drivers
3.4.1       Firing
            The on-chip deployment drivers are designed to deliver 1.2A (min) for 2ms (min) and 1.75A
            (min) for 1ms (min)and 1.75A (min) for 0.65ms (min) with VRESx voltages between 7V and
            37V. In addition the L9659 can provide 1.5A minimum for 2ms for VRESx voltages between
            7V and 25V. The firing condition is selectable via the SPI. At the end of a deployment, a
            deploy success flag is asserted and can be read using the appropriate SPI command. Each
            VRESx and GNDx connection is used to accommodate 8 loops that can be deployed
            simultaneously.
            Upon receiving a valid deployment condition, the respective SQHx and SQLx drivers are
            turned on. The only other activation of the SQHx and SQLx drivers is momentarily during a
            MOS diagnostic. Otherwise, SQHx and SQLx are inactive under any normal, fault, or
            transient conditions. Upon a successful deployment of the respective SQHx and SQLx
            drivers, a deploy command success flag is asserted via SPI. Refer to Figure 8. for the valid
            conditions and the deploy success flag timing.
            The L9659 is protected against inadvertent turn on of the firing drivers unless the
            appropriate conditions are present. Non-typical conditions will not cause driver activation.
            This includes the case where VRESx and/or VSDIAG pins are connected to a supply up to
            40V and VDD is between 0V and VDD min. Under these conditions the L9659 will ensure
            that driver activation will not occur. No flow of current shall be allowed through the SQHx
            and SQLx pins.
22/51                                        Doc ID 022048 Rev 2


L9659                                                                                              Functional description
      Figure 7.      Deployment drivers diagram
                                                            '.$  6$$    &%.  &%. &%.     &%.
                                                                                      
                                       3#,+
                                       -/3)                     ,OGIC                        -)3/
                                       #3?$
                                     62%3                                                   62%3
                                                (3 DRIVER                         (3 DRIVER
                                      31(                                                   31(
                                                 DIAGNOSTIC                     DIAGNOSTIC
                                       31,                                                  31,
                                                 ,3 DRIVER                        ,3 DRIVER
                                      '.$                                                   '.$
                                     62%3                                                   62%3
                                                (3 DRIVER                         (3 DRIVER
                                      31(                                                   31(
                                                 DIAGNOSTIC                     DIAGNOSTIC
                                      31,                                                   31,
                                                 ,3 DRIVER                        ,3 DRIVER
                                      '.$                                                   '.$
                                    62%3                                                    62%3
                                                (3 DRIVER                         (3 DRIVER
                                      31(                                                   31(
                                                 DIAGNOSTIC                     DIAGNOSTIC
                                      31,                                                   31,
                                                 ,3 DRIVER                        ,3 DRIVER
                                      '.$                                                   '.$
                                    62%3                                                    62%3
                                                (3 DRIVER                         (3 DRIVER
                                     31(                                                    31(
                                                 DIAGNOSTIC                     DIAGNOSTIC
                                     31,                                                    31,
                                                 ,3 DRIVER                        ,3 DRIVER
                                     '.$                                                    '.$
                                                         !NALOG SQUIB RESISTANCE
                                     )2%&                                                    !/54
                                                              MEASUREMENT
                                   63$)!'
                                                                  !'.$                                           '!0'03
      Driver activation
      The firing of a squib driver requires the appropriate FEN function to be active and two
      separate sixteen bit writes be made over the SPI. The FEN function is defined as the result
      of the FENx pin OR‚Äôd with the internal FENx latch. The FENx pin going high initiates the
      FEN function. With the FEN 1 function being active and the appropriate Arm and Fire
      commands sent then Squib_0 & 1 drivers would be activated. With the FEN 2 function being
      active and the appropriate Arm and Fire commands sent then Squib_2 & 3 drivers would be
      activated. With the FEN 3 function being active and the appropriate Arm and Fire
      commands sent then Squib_4 & 5 drivers would be activated. With the FEN 4 function being
      active and the appropriate Arm and Fire commands sent then Squib_6 & 7 drivers would be
      activated.
      The first write is to ARM the drivers in preparation of receiving the fire command. The Arm
      command will stop on all channels any diagnostics that are active. Any combination of
      squibs can be armed. The second write is a FIRE command that must directly follow the
      Arm command and will activate the desired driver pairs assuming the FEN function is valid.
      If there is a parity mismatch the data bits will be ignored and the squib drivers will not have
      their status changed, and the two write sequence must then be started again. If there is a
      mismatch in channels selected then only those channels selected in both the Arm and Fire
      commands will be activated.
                                         Doc ID 022048 Rev 2                                                          23/51


Functional description                                                                                 L9659
            During the first write, when the drivers are armed, all diagnostic functions are cleared. The
            FIRE command must follow the ARM command along with the FEN function active for driver
            activation. If a command is between the ARM and FIRE command then the sequence must
            be restarted. An error response will be received for the Fire command if the ARM/FIRE
            sequence is not followed.
            The ARM/FIRE commands and FEN function are independent from each other. The L9659
            will begin the tDEPLOY timer once a valid ARM/FIRE sequence has been received. If a valid
            ARM/FIRE command has been sent and the FEN function is inactive then the drivers will not
            be activated but the tDEPLOY timer will start. If the FEN function becomes active before
            tDEPLOY has expired then the drivers will become active for the full tDEPLOY time. If the FEN
            does not become active before tDEPLOY has expired then the sequence would need to be
            restarted. A diagram illustrating this is shown in Figure 8.
            Figure 8.        Driver activation timing diagram
                                                           4IME 
                                                         4$%0,/9
                   30) #OMMANDS                !      &                       ! !     &
                   &%. &UNCTION
                                                                   4$%0,/9                  4$%0,/9
                   $RIVER !CTIVE
                                                                                            4$%0,/9
                 $%0,/9?34!453
                        &LAG
                 $%0,/9?35##%33
                          &LAG
                                       !  !RM #OMMAND  $EPL OYMENT - ODE 
                                       &  &IRE #OM MAND  $EPL OYMENT -ODE                        '!0'03
            Only the channels selected in the ARM and, directly following, the FIRE command will be
            able to be activated.
            By reading the appropriate registers a status of the deployment is provided. If a valid
            Arm/Fire sequence has been provided the status flag will become active. This flag will
            remain active for as long as the TDEPLOY timer is counting. Depending on the state of the
            FEN function the DEPLOY_STATUS flag will be active a minimum of TDEPLOY and a
            maximum of 2 x TDEPLOY. If driver activation did occur (both a valid Arm/Fire sequence and
            the appropriate FEN function active within the appropriate time) then the
            DEPLOY_SUCCESS flag will be active following the completion of the driver activation
            period. This flag will be active until cleared by software. If a valid Arm/Fire sequence did
            occur but the FEN function was never activated within the TDEPLOY time then the
            DEPLOY_SUCCESS flag will remain ‚Äò0‚Äô.
            Once the Deploy Success Flag is set, it will inhibit the subsequent deployment command
            until a SPI command to clear this deployment success flag is received. Bits D7 through bit
            D0 are used to clear/keep the deploy success flag. When these bits are set to ‚Äò1,‚Äô the flag
24/51                                             Doc ID 022048 Rev 2


L9659                                                                             Functional description
      can be cleared. Otherwise, the state of these flags is not affected. The Success flag must be
      cleared to allow re-activation of the drivers.
      During driver activation the respective high side (SQHx) and low side (SQLx) drivers will turn
      on for tDEPLOY.
      L9659 driver activation will not occur or, if firing is in process, will terminate under the
      following conditions:
      ‚óè     Power On Reset (POR)
      ‚óè     IREF resistance is larger than RIREF_H or smaller than RIREF_L
      ‚óè     Loss of ground condition on GND pin
      The following conditions are ignored when driver activation is in-progress:
      ‚óè     RESETB
      ‚óè     Valid soft reset sequences
      ‚óè     SPI commands except as noted below. Response for ignored commands will be
            0xD009
      ‚óè     FEN function
      The following table shows the response when sending SPI commands during deployment.
      Table 10.      SPI MOSI/MISO response
               SPI MOSI                   SPI MISO                            Response
       Configuration
                                   SPI fault response     MOSI register mode messages will be ignored
       Commands
                                                          Execute for channels not in deployment; no effect
       Deployment Commands Command mode
                                                          to deploying channel
       Diagnostic Commands         SPI fault response     MOSI diagnostic mode messages will be ignored
       Monitor Commands            Status response        Execute for all channels
      Note 1: SPI MISO sent in the next SPI transmission.
      The L9659 can only deploy a channel when the FEN function is active. Once the drivers are
      active the L9659 will keep the drivers on for the required duration regardless of the FEN
      state. Once complete a status bit will be set to indicate firing is complete.
3.4.2 Firing current measurement
      All channels have a 7 bit current measurement register that is used to measure the amount
      of time the current is above IMEAS during firing. The maximum measurement for each
      channel is 3.175ms nominal based on a bit weight of 25¬µs. The current measurement
      register will not increment outside the deployment time. The current measurement will begin
      incrementing once the current has exceeded 95% of the nominal target value. The count will
      continue to increment from the stored value until either a clear command has been issued
      for that channel or all ‚Äò1‚Äôs are present in the corresponding channel measurement register. If
      all ‚Äò1‚Äôs are present for a channel‚Äôs measurement register and another firing sequence has
      been issued the register will remain all ‚Äò1‚Äôs. Only if a clear command has been issued will
      that particular register be reset to all ‚Äò0‚Äôs. All other channels shall keep the stored
      measurement count. During firing the current measurement register cannot be cleared.
      After a clear command has been issued for a channel then the channel is ready to count if
                                          Doc ID 022048 Rev 2                                         25/51


Functional description                                                                                L9659
            the current exceeds the specified level. After a POR or software reset the L9659 will reset all
            8 measurement registers to all ‚Äò0‚Äôs.
            A ‚Äúreal-time‚Äù current measurement status of all the channels is available. If a current limit
            status request is sent then the L9659 will report in the next SPI transfer whether the current
            is above or below IMEAS for each of the channels. The current status results can be read at
            any time and will correctly report whether current is flowing. The content of the internal
            current status register is captured on the falling edge of chip select during the SPI response.
            The internal status register is updated at a nominal sample time of 25¬µs and is independent
            of SPI transfers.
            For this circuit there is continuously being performed compensation of the comparator to
            remove offset errors, which is independent from SPI commands. The compensation is being
            performed every 12.8¬µs based on the internal clock.
3.4.3       Fire enable (FEN) function description
            The Fire Enable (FEN) function is the result of the FENx input OR‚Äôd with the internal FEN
            latch. If the FEN latch is not enabled and the FENx pin is low then activation of the FET
            drivers are disabled except as indicated during the MOS test. All internal diagnostic
            functions, and results, will be available through the serial interface. This pin must be pulled
            high to initiate the FEN latch function (if programmed) and enable firing of the FET drivers.
            There are four FEN function blocks
            ‚óè    FEN Function 1 is FEN1 input OR‚Äôd with FEN1 latch timer and used for enabling
                 channels 0 & 1
            ‚óè    FEN Function 2 is FEN1 input OR‚Äôd with FEN2 latch timer and used for enabling
                 channels 2 & 3
            ‚óè    FEN Function 3 is FEN1 input OR'd with FEN3 latch timer and used for enabling
                 channels 4 & 5
            ‚óè    FEN Function 4 is FEN1 input OR'd with FEN4 latch timer and used for enabling
                 channels 6 & 7
            The FEN function will be considered active when the pin is active (‚Äò1‚Äô or high) for more than
            12 microseconds. Tolerance range for the filter used is 12 to 16 ¬µsecs.
            When the FENx input is active, ‚Äò1‚Äô, the FEN function will be active. When the FENx input
            state transitions from ‚Äò1‚Äô to ‚Äò0‚Äô, the programmable latching function will hold the FEN
            function active until the timeout of the FEN timer. The programmable latch and hold
            function will be capable of delays of 0ms, 128 ms, 256 ms, and 512 ms. There are 4
            independent timers with the timer for FEN1 associated with channels 0 & 1, timer for FEN2
            associated with channels 2 & 3, timer for FEN3 associated with channels 4 & 5, timer for
            FEN4 associated with channels 6 & 7. The timer is reset to the programmed time when
            the FENx pin transitions from ‚Äò0‚Äô to ‚Äò1‚Äô. The programmable counter delay will be set
            through a SPI command.
26/51                                        Doc ID 022048 Rev 2


L9659                                                                                                                                                    Functional description
3.4.4              Squib diagnostics
                   Overview
                   The ASIC is able to perform the following diagnostics
                   ‚óè            Short to battery and ground on both SQHx and SQLx pins with or without a squib
                   ‚óè            Loop to loop diagnostics
                   ‚óè            Squib resistance measurement
                   ‚óè            Squib High resistance
                   ‚óè            High side safing FET diagnostics
                   ‚óè            VRESx voltage status
                   ‚óè            High and low side FET diagnostics
                   Below is a block diagram showing the components involved in the squib diagnostics.
Figure 9.          Squib diagnostics block diagram
                                                                                                                                                                (IGH SIDE 3AFING DIAGNOSTIC
                          63$)!'                                                                                        %                                                            (33OPEN
                                                                                                                                                                         COMP
                                        2(33
                                                                                                                                                                                     (33SHORT
                                                                                                                                                                         #,+?(33
                                                                                          )32#
                                                                                                                                                    $         6OLTAGE MEASUREMENT DIAGNOSTIC
         62%3X                62%3                                                                                    3EL
 N                                                                                                                                                         6TH?(
                                                                                                                                                                         COMP        62%3X()
                                                   %
                                                             3EL                                 3EL
                                                                           &
                                                                                                                                                 3EL
                                                                                                                              #
                                                                                                                                                                         COMP        62%3X,/
                                                                                                                                                              6TH?,
                 31(X                 31(
                                                                                                       !         3EL                          3QUIB RESISTANCE DIAGNOSTIC
                                                                                                                             3EL
        N                                           )32#?(33
        2SQUIB                                                                                                                            #AL       'AIN                   !/54
                                                                                                                              #
                 31,X                 31,
        N
                                                                                                                                    3HORT TO "ATTERY'ROUND  (IGH SQUIB RESISTANCE DIAGNOSTICS
                    3EL                  3EL                                                                                 3EL
                                                        '                      3EL    "                    3EL
                                                                                                                                                                MIRROR
                        )0$                  )0$                                                                                                                                   62#- BLOCK
                                                                                                                                   3'   3",   (32
                                                                   )3).+
         '.$X                 '.$
                                                                                                                                                                                                   6OLT
                                                            '.$
                                                                                                                                   3"
                                                                                                                                                                MIRROR
                                                                                                                                                                                                '!0'03
                   Short to battery/ground and loop to loop diagnostics
                   The leakage diagnostic includes a short to battery, a short to ground and a short between
                   loop tests. The test will be run for each SQHx and SQLx pin so that shorts can be detected
                   regardless of the resistance between the squib pins.
                   Normal short to battery/ground diagnostics.
                   For the test the internal VRCM is switched on and connected to the selected pin (SQHx or
                   SQLx) pin. The IPD bit will be selected to be OFF which will deactivate the pulldown current
                                                                                     Doc ID 022048 Rev 2                                                                                           27/51


Functional description                                                                                                   L9659
            on the channel under test and all other channels. During the test with no leakage present
            the voltage on the selected SQHx or SQLx pin will be equal to VBIAS and no current is sunk
            or sourced by VRCM. If a leakage to ground, battery or to SQLy is present, the VRCM will
            sink or source a current less then ISVRCM trying to keep VBIAS. Two current comparators,
            ISTB and ISTG, will detect the abnormal current flow.
            Loop to loop diagnostics
            For this test the same procedure is followed except the pulldown current (IPD) is selected to
            be ON which will deactivate the pulldown current only on the channel under test with all
            other channel pulldown currents active. If a short to ground fault is active, assuming it was
            not active during normal short to battery/ground diagnostics, then that particular channel
            has a short to another squib loop. To detect loop to loop shorts between ASICs in the
            system the Stop diagnostics command with IPD enabled needs to be sent to the other
            ASICs before running the loop to loop diagnostics on the channel to be monitored. If the
            channel being monitored has a short to ground fault active, assuming it was not active
            during normal short to battery/ground diagnostics, then that particular channel has a short
            to another squib loop in the system.
            The following table indicated how faults would be interpreted.
            Table 11.        How faults shall be interpreted
                                                                                                    Channel leakage
                   Fault condition for              Channel leakage diagnostics
                                                                                              diagnostics results with IPD
                         channel(1)                      results with IPD ON
                                                                                                           OFF
                         No Shorts                              No Fault                                 No Fault
                      Short to battery                         STB Fault                                STB Fault
                    Loop to loop short                         STG Fault                                 No Fault
                      Short to ground                          STG Fault                                STG Fault
            1. Condition where 4 open channels have the SQHx pins shorted will not be detected. If one squib is open
                 and the other has a normal squib connection then the fault will be indicated on the channel that is open.
                 Assumes both pins are tested
            Once the command is issued the state of the comparators will be captured on the next
            falling edge of CS_D. The results are valid after TSHORTDIAG time, which is mainly
            dependant on the external capacitors on the squib lines.
            Squib resistance measurement
            During a resistance measurement, both ISRC and ISINK are switched on and connected to
            the selected SQHx and SQLx channel. A differential voltage is created between the SQHx
            and SQLx pin based in the ISRC current and resistance between the pins. The analog
            output pin, AOUT, will provide the resistance-measurement voltage based on the scaling
            factor indicated in the electrical parameters section. The tri-state output, AOUT, will be
            connected to an ADC input of a microprocessor. When not running squib resistance
            diagnostics the AOUT pin will be high impedance.
            To increase accuracy of the squib resistance measurements the offset of the internal
            amplifier can be provided on the AOUT pin. This is done by setting the appropriate
            calibration bit, waiting the required time, and reading the converted AOUT voltage
            connected to the microprocessor ADC.
            The normal measurement method for squib resistance is to take a single ended analog
            output measurement for a channel (VAOUT with AMC bit=0) and use the tolerances and
28/51                                            Doc ID 022048 Rev 2


L9659                                                                         Functional description
      equation shown in the parametric table. The L9659 is also capable of improving the
      tolerance at resistances below 3.5 Ohms by removing the offset of the differential
      comparator. This method works taking the single ended analog output results for a channel
      (VAOUT with AMC bit=0) and subtracting the internal comparator offset measurement of
      VAOUT_CAL (VAOUT with AMC bit=1). The summary of the equation for this is as follows:
                                       AOUT_CAL = (VAOUT ‚Äì VAOUT_CAL)/VDD
                                           AOUT_CAL typical = 0.08 x RSQUIB
      High squib resistance diagnostics
      During a high squib resistance diagnostic, VRCM and ISINK are switched ON and
      connected to SQHx and SQLx on the selected channel. Current flowing on SQHx will be
      measured and compared to IHR threshold to identify if resistance is above or below
      RSQHZ. The results will be reported in the next SPI message. Once the command is issued
      the state of the squib resistance will be valid after THSR captured on the next falling edge of
      CS_D. The voltage source for this test will be VBIAS which is based on the VDD supply.
      A way to reduce the time required until valid results are available is to perform a leakage
      diagnostics prior to this test. The leakage diagnostics will bias the voltage on the squibs to
      around 3.5V, which is the same bias voltage required for the high squib resistance
      diagnostic. By following running this sequence of diagnostics will reduce the test time to
      from 1.5ms to 200¬µs.
      High and low side FET diagnostics
      Prior to either the HS or LS FET diagnostics being run it is required to have the VRCM
      switched ON. Running the leakage diagnostics with the appropriate delay time prior to either
      the HS or LS FET diagnostics can do this. When the FET diagnostic command is issued the
      flags will initially be cleared. If the VRMC is not active or some leakage is present then the
      MOS will not be turned ON, the test will be aborted and Fault Present (FP) bit will be set.
      The FEN function must be inactive to run test. The test will not start if FEN function is active
      on channel under test and it will result in the Fault Present (FP) bit to set.
      If no leakage is present and FEN function is inactive, the MOS (High side or Low Side) is
      turned ON. The L9659 will monitor the current sink or sourced by VRCM. If the MOS is
      working properly, this current will exceed ISTB (HS test) or ISTG (LS test) and the L9659 will
      turn off the driver under test within the specified time TSHUTOFF. If the current does not
      exceed ISTB or ISTG then the test will be terminated and the MOS will be switched off by
      the L9659 within TFETTIMEOUT. During the TFETTIMEOUT period the FET Timeout bit will be
      set (FT=1) and will be cleared at the expiration of the timer.
      The results must be compared with the leakage diagnostic results to distinguish between a
      real leakage/short versus a FET fault. For high side FET diagnostics if no faults were
      indicated in the preceding leakage diagnostics then a normal result would be STB=1;STG=0
      (with FT=0;FP=0). If the returned results for the high side FET test is not STB=1;STG=0
      (with FT=0;FP=0) then either the FET is not functional, a short occurred during the test, or
      there is a missing VRESx connection for that channel. For low side FET diagnostics if no
      faults were indicated in the preceding leakage diagnostics then a normal result would be
      STB=0;STG=1 (with FT=0;FP=0). If the returned results for the low side FET test is not
      STB=0;STG=1 (with FT=0;FP=0) then either the FET is not functional, a short occurred
      during the test, or there is a missing GNDx connection for that channel. If the test is in
      progress then a bit (FT) is used in the response to indicate this status.
      Once the command is issued, output of comparators will be latched.
                                         Doc ID 022048 Rev 2                                     29/51


Functional description                                                                                 L9659
            On the next falling edge of CS_D, comparator latched data are captured and reported to
            MISO response. The results will remain latch until the next test is initiated (diagnostic write
            command). If the test is in progress then a bit is used in the response to indicate the test
            completion. If the FET under test is working properly then the results will indicate a ‚ÄúShort to
            Ground‚Äù for LS test and ‚ÄúShort to Battery‚Äù for HS test. If a leakage is present prior to the test
            or FENx is asserted then both ‚ÄúShort to Ground‚Äù and Short to Battery‚Äù will be indicated in
            the response for either a LS or HS FET test.
            For all conditions the current on SQHx/SQLx will never exceed ISVRCM. On the squib lines
            there will be highertransient currents due to the presence of the filter capacitor.
            High side safing diagnostics
            When the command is received the L9659 will activate IHSS on the selected VRESx. The
            diagnostics will measure the difference between VSDIAG and VRESx. The internal
            comparator will detect open, short or normal condition based on the differential voltage
            between VSDIAG and VRESx.
            The results will be reported in the next SPI message using bits HSS1 and HSS0 as
            indicated in the following table. Once the command is issued the voltages will be captured
            on the next falling edge of CS_D.
            Table 12.     Diagnostic Mode HSS selection
                                  Condition                                HSS1                HSS0
             (VSDIAG-VRESx) < VHSSSHORT_th                                  0                     0
             VHSSSHORT_th < (VSDIAG-VRESx) < VHSSOPEN_th                    0                     1
             VHSSOPEN_th < (VSDIAG-VRESx)                                   1                     1
            Voltage measurement diagnostics (VRESx)
            When the command is received the L9659 will activate a comparator for the selected
            channel. A 2 bit indication of the state of the VRESx pins will be reported as indicated below.
            The results will be reported in the next SPI message. Once the command is issued the
            voltages will be captured on the next falling edge of CS_D.
            Table 13.     Diagnostic mode 3 VRESx selection
                                    Condition                                VR1                VR0
                               VRESx < VVRESXLO_th                             0                  0
                         VVRESXLO_th < VRESx < VVRESXHI_th                     0                  1
                                VVRESXHI_th < VRESx                            1                  1
            Loss of power ground
            When any of the power grounds (GND0 ‚Äì 7) are lost, no deployment can occur on the
            respective deployment channels because the low side driver will be inactive. The high side
            driver for the respective channel can still be activated.
            A loss of ground condition on one or several channels will not affect the operation of the
            remaining channels. When a loss of ground condition occurs, the source of the low side
            MOS will be floating. In this case, no current will flow through the low side driver.
30/51                                        Doc ID 022048 Rev 2


L9659                                                                                 Functional description
      This condition will be detected as a fault by a low side MOS diagnostic. No additional faults
      will be reported from any other diagnostic due to this condition.
3.4.5 SPI register definition for squib functions
      The SPI provides access to read/write to the registers internal to the L9659. All commands
      and responses sent to/from the L9659 on SPI will use set D13 as required for odd parity on
      the 16 bit word. The responses to the commands are sent in the next valid CS_D.
      The table below summarizes the MISO register mode response of various events and MOSI
      messages. After POR event, RESETB negated, and loss of GND, the L9659 sends 0x0000
      in MISO for the first SPI transmission.
      The MISO response shown here is the one received in the next valid SPI transmission after
      each event or MOSI write.
      Table 14.       MISO responses to various events
                            Event/MOSI message                                       MISO response
       MOSI Parity error or unrecognized command                           0xD000
       MOSI transmission - Incorrect number of clocks/bits                 0xD003
       Incorrect firing sequence received (Firing Command without
                                                                           0xD005
       a valid Arm Command)
       Error due to message not allowed during deployment                  0xD009
       POR                                                                 0x0000
       RESETB                                                              0x0000
       LOSS OF gnd                                                         0x0000
       RIREF out of range                                                  0x0000
       MOSI Write Soft Reset: $AA                                          0x1X02
       MOSI Write Soft Reset: $55 (after $AA)                              0x2003
      Note: X in software reset response interpreted as follows: D11=1;D10=0;D9:D8=CL bits
      The SPI fault responses (0xD000 or 0xD003) indicate a fault in the last MOSI transmission.
      The L9659 uses the parity bit to determine the integrity of the MOSI command transmission.
                                           Doc ID 022048 Rev 2                                         31/51


Functional description                                                                             L9659
             3.4.5.1 Squib SPI commands
             The following are the modes that are supported by the squib L9659 using SPI.
             ‚óè     Configuration mode
             ‚óè     Deployment mode
             ‚óè     Diagnostic mode
             ‚óè     Monitor mode
             The table below is a summary of the modes and the functions that are achieved be sending
             the particular MOSI command. The following sections will provide a full description of bit
             settings for each mode. All commands and responses use D13 to achieve odd parity.
Table 15.    Command description summary
                                                                         Mode bits
  Command/mode                    Description
                                                         D15 D14 D13 D12 D11 D10 D09 D08 D07 - D00
 Configuration commands
                      Current limit programming and
 Config. Mode 1                                           0    0   P  -    -    0     -    -        -
                      software reset
 Config. Mode 2       FEN latch time Programming          0    0   P  -    -    1     -    -        -
 Deployment commands
 Deployment Mode 1 Arming Command                         0    1   P  1   1     0     0    1        -
 Deployment Mode 2 Firing Command                         0    1   P  0   0     0     0    0        -
 Diagnostic commands
 Diagnostic Mode 1    Disable Diagnostic                  1    0   P  -   0     0     0    -        -
                      Short to battery & ground
 Diagnostic Mode 2    diagnostics Short between loop      1    0   P  -   0     0     1    -        -
                      diagnostics
 Diagnostic Mode 3    VRESx voltage diagnostics           1    0   P  -   0     1     0    -        -
 Diagnostic Mode 4    High Side Safing diagnostics        1    0   P  -   0     1     1    -        -
 Diagnostic Mode 5    Squib Resistance Diagnostics        1    0   P  -   1     0     0    -        -
 Diagnostic Mode 6    High Squib Resistance Diagnostics   1    0   P  -   1     0     1    -        -
 Diagnostic Mode 7    LS driver diagnostics               1    0   P  -   1     1     0    -        -
 Diagnostic Mode 8    HS driver diagnostics               1    0   P  -   1     1     1    -        -
 Monitor commands
 Monitor Mode 1       Deployment status                   1    1   P  -   0     0     -    -        -
                      Channel current limit measurement
 Monitor Mode 2                                           1    1   P  -   0     1     -    -        -
                      information
                      FENx function status and active
 Monitor Mode 3                                           1    1   P  -   1     0     -    -        -
                      current limit status
 Monitor Mode 4       Revision and L9659 ID               1    1   P  -   1     1     -    -        -
 P = Parity bit ‚Äì all commands and responses will use this bit to achieve odd parity
             The squib circuits can be reset over when sending the appropriate configuration commands
             via SPI.
32/51                                          Doc ID 022048 Rev 2


L9659                                                                                Functional description
          Configuration commands
          Configuration mode 1
          Configuration mode 1 main functions are as follows:
          ‚óè     Set Deployment current for all channels. All channels will be either set to 1.2A/2ms,
                1.5A/2ms (Maximum VRESx Voltage limited to 25V) 1.75A/1ms or 1.75A/0.65ms
          ‚óè     Perform a software reset
          The SPI message definition for MOSI commands and MISO responses in this mode are
          defined below.
  MSB                                                                                                      LSB
  D15   D14     D13   D12   D11     D10     D9     D8     D7      D6     D5     D4     D3    D2     D1      D0
MOSI Command for configuration Mode 1
   0     0       P    R/W   SWR       0    CL Set bits                Software Reset Sequence bits
MISO Response for configuration Mode 1 (Except for Soft Reset/D11=1 and appropriate pattern)
   0     0       P    R/W   SWR       0    CL Set bits     0       0      0     0       0     0      1       0
          Table 16.     Configuration mode 1
                                        MOSI command                                  MISO response
              Bit
                        State                                       Description
              D15         0                                                  See above
                                  Mode bits
              D14         0                                                  See above
              D13                 Odd Parity ‚Äì Includes all 16 bits          Odd Parity ‚Äì Includes all 16 bits
                                  Read (default) - When D12=‚Äô0‚Äô bits D11
                          0
                                  to D0 are ignored
              D12                                                            R/W bit
                                  Write ‚Äì Allows Soft reset and
                          1
                                  deployment programming
                                  Sets Deployment Condition for ALL
                          0       channels - When D11=‚Äô0‚Äô bits D7 to D0
              D11                 are ignored                                See above
                                  Soft Reset Sequence ‚Äì bits D8 and D9
                          1
                                  are ignored
              D10         0                                                  See above
               D9                 Sets Deployment Conditions                 Internal Stored Value CL bits
                                  00 = 1.2A/2ms (Default)
                                  01 = 1.5A/2ms
               D8                                                            -
                                  10 = 1.75A/0.65ms
                                  11 = 1.75A/1ms
           D7 ‚Äì D2                                                           See above
               D1                 Software Reset-sequence                    see above
               D0                                                            See above
          Bit [D9:D8]          Bits used to set the firing current/time for all channels. The default state
                               is ‚Äò00‚Äô (1.2A/2ms min.)
          Bits [D7:D0]         The soft reset for the L9659, which includes deployment
                               driver/diagnostics, is achieved by writing 0xAA and 0x55 within two
                                          Doc ID 022048 Rev 2                                              33/51


Functional description                                                                                       L9659
                                    subsequent 16-bit SPI transmissions. If the sequence is broken, the
                                    processor will be required to re-transmit the sequence. The L9659 will
                                    not reset if the sequence is not completed within two subsequent 16- bit
                                    SPI transmissions. When soft reset command is received, the L9659
                                    reset its deployment driver‚Äôs internal logic and timers, including all
                                    internal registers. The effects of a soft reset is the same as a of POR
                                    event, except MISO response.
             Bit [D1]              First response after POR (or equivalent) the PU bit is set to ‚Äò0‚Äô. All
                                    responses following the bit is set to ‚Äò1‚Äô.
             Bit [D0]              Bit D0 used to report the soft reset sequence status. If valid soft reset
                                    sequences are received, bit D0 is set to ‚Äò1.‚Äô Otherwise, bit D0 is set to
                                    ‚Äò0.‚Äô When L9659 receives valid soft reset sequences, it will send a MISO
                                    configuration mode response containing 0x2003 in the next SPI
                                    transmission.
             Configuration mode 2
             Configuration mode 2 main function is as follows:
             ‚óè     Set the latch time for FENx input
             The SPI message definition for MOSI commands and MISO responses in this mode are
             defined below.
 MSB                                                                                                          LSB
 D15     D14   D13    D12    D11      D10    D9      D8     D7    D6     D5     D4      D3     D2      D1      D0
 MOSI Command for configuration mode 2
   0      0     P     R/W      0        1     Latch bits     0    0       0      0       0      0       0       0
 MISO Response for configuration mode 2
   0      0     P     R/W      0        1     Latch bits     0    0       0      0       0      0       0       0
Table 17.    Configuration mode 2
                                   MOSI command                                        MISO response
     Bit
                 State                                           Description
    D15            0                                                        See above
                             Mode bits
    D14            0                                                        See above
    D13                      Odd Parity ‚Äì Includes all 16 bits              Odd Parity ‚Äì Includes all 16 bits
                             Read (default) - When D12=‚Äô0‚Äô bits D11 to D0
                   0                                                        R/W bit
    D12                      are ignored
                   1         Write ‚Äì FEN latch programming                  -
    D11            0         -                                              -
    D10            1         -                                              -
34/51                                          Doc ID 022048 Rev 2


L9659                                                                                   Functional description
Table 17.     Configuration mode 2
                                   MOSI command                                        MISO response
    Bit
                  State                                           Description
    D9                       FEN latch time
                             00 = 0ms (default)
            -                01 = 128ms                                     Internal Stored Value FEN latch bits
    D8
                             10 = 256ms
                             11 = 512ms
  D7 ‚Äì D0           0        -                                              See above
              Bits [D9:D8]             Bits are used to set the period of the FEN latch timer. The L9659 has
                                       4 independent timers. A valid FENx input will start the pulse stretch
                                       timer. These bits will set the timer duration. These values default to
                                       ‚Äò00‚Äô after a POR event.
              Deployment commands
              The deployment mode is used to activate the drivers. Two consecutive commands are
              required to activate the drivers. Any combination of channels can be fired as long as the
              prerequisite conditions are met as indicated in the previous section.
              The SPI message definition for MOSI commands and MISO responses in Deployment Mode
              are defined below.
  MSB                                                                                                         LSB
  D15     D14     D13   D12    D11    D10      D9    D8      D7      D6    D5     D4      D3      D2     D1    D0
 MOSI Command for Deployment Mode 1
   0       1        P     1      1       0      0     1       0      0      0      0      Arming Channel Select
 MISO Response for Deployment Mode 1
   0       1        P     1      1       0      0     1       0      0      0      0          Armed Channels
 MOSI Command for Deployment Mode 2
   0       1        P     0      0       0      0     0       0      0      0      0       Firing Channel Select
 MISO Response for Deployment Mode 2
                                                                                           Channels activated or
   0       1        P     0      0       0      0     0       0      0      0      0     channels waiting for FEN
                                                                                                    input
              Table 18.     Deployment mode 1 bit definition
                                         MOSI command                                 MISO response
                  Bit
                           State                                      Description
                 D15         0                                            See above
                                   Mode Bits
                 D14         1                                            See above
                 D13         -     Odd Parity ‚Äì Includes all 16 bits      Odd Parity ‚Äì Includes all 16 bits
               D12 ‚Äì D8      -     Arm pattern                            See above
                                              Doc ID 022048 Rev 2                                             35/51


Functional description                                                                           L9659
            Table 18.  Deployment mode 1 bit definition (continued)
                                  MOSI command                                  MISO response
               Bit
                       State                                   Description
                         0   Channel 7 Idle (default)
               D7                                                  Internal Stored Value Arm bit
                         1   Arm Channel 7
                         0   Channel 6 Idle (default)
               D6                                                  Internal Stored Value Arm bit
                         1   Arm Channel 6
                         0   Channel 5 Idle (default)
               D5                                                  Internal Stored Value Arm bit
                         1   Arm Channel 7
                         0   Channel 4 Idle (default)
               D4                                                  Internal Stored Value Arm bit
                         1   Arm Channel 4
                         0   Channel 3 Idle (default)
               D3                                                  Internal Stored Value Arm bit
                         1   Arm Channel 3
                         0   Channel 2 Idle (default)
               D2                                                  Internal Stored Value Arm bit
                         1   Arm Channel 2
                         0   Channel 1 Idle (default)
               D1                                                  Internal Stored Value Arm bit
                         1   Arm Channel 1
                         0   Channel 0 Idle (default)
               D0                                                  Internal Stored Value Arm bit
                         1   Arm Channel 0
            Table 19.  Deployment mode 2 bit definition
                                  MOSI command                                  MISO response
               Bit
                       State                                   Description
               D15       0   Mode bits                             See above
               D14       1   -                                     See above
               D13       -   Odd Parity ‚Äì Includes all 16 bits     See above
             D12 ‚Äì D8    -   Fire pattern                          See above
                         0   Channel 7 Idle (default)
               D7                                                  Internal Deploy Status
                         1   Deploy Channel 7
                         0   Channel 6 Idle (default)
               D6                                                  Internal Deploy Status
                         1   Deploy Channel 6
                         0   Channel 5 Idle (default)
               D5                                                  Internal Deploy Status
                         1   Deploy Channel 5
                         0   Channel 4 Idle (default)
               D4                                                  Internal Deploy Status
                         1   Deploy Channel 4
                         0   Channel 3 Idle (default)
               D3                                                  Internal Deploy Status
                         1   Deploy Channel 3
36/51                                   Doc ID 022048 Rev 2


L9659                                                                        Functional description
      Table 19.     Deployment mode 2 bit definition
                                 MOSI command                              MISO response
           Bit
                   State                                   Description
                       0     Channel 2 Idle (default)
           D2                                                  Internal Deploy Status
                       1     Deploy Channel 2
                       0     Channel 1 Idle (default)
           D1                                                  Internal Deploy Status
                       1     Deploy Channel 1
                       0     Channel 0 Idle (default)
           D0                                                  Internal Deploy Status
                       1     Deploy Channel 0
      The Deploy Status becomes ‚Äò1‚Äô when there is a valid fire sequence. Once active it will
      become ‚Äò0‚Äô when the time out has expired waiting FEN activation or when squib driver has
      turned off for fire completion. The same information is available when receiving a response
      from Monitor Mode 1.
      For the drivers to be fire capable the command mode 1 (Arming) must be sent followed by
      command mode 2 (Firing). With this sequence valid and FEN active then firing will begin. A
      break in the sequence will require the process to be restarted. All other bit patterns for D12-
      D8 wil be ignored and the L9659 will respond with $D005.
      To begin a deployment 2 consecutive commands need to be sent along with the FEN active
      (external or internal latch). An example of a firing sequence for channel 0 would be as
      follows
      FENx active or inactive
      TX ‚Äì 0x5901 ‚Äì ARM Channel 0
      RX ‚Äì Based on previous command
      TX ‚Äì 0x5901 ‚Äì ARM Channel 0
      RX ‚Äì 0x5901
      TX ‚Äì 0x5901 ‚Äì ARM Channel 0
      RX ‚Äì 0x5901
      TX ‚Äì 0x6001 ‚Äì Firing on Channel 0 is started on if FEN is active
      RX ‚Äì 0x5901
      TX ‚Äì 0x6001 ‚Äì Command ignored ‚Äì sequence is not allowed
      RX ‚Äì 0x6001
      TX ‚Äì 0x6001 ‚Äì Command ignored
      RX ‚Äì 0xD005
      Alternatively, if the sequence is broken the response will be as in the following example
      FENx active
      TX ‚Äì 0x5901 ‚Äì ARM Channel 0
      RX ‚Äì Based on previous command
      TX ‚Äì 0x2000 ‚Äì Read of Register Mode 1
      RX ‚Äì 0x5901
      TX ‚Äì 0x6001 ‚Äì Command ignored ‚Äì sequence is not allowed
      RX ‚Äì contents of register
                                      Doc ID 022048 Rev 2                                        37/51


Functional description                                                                               L9659
            TX ‚Äì 0x6001 ‚Äì Command ignored ‚Äì sequence is not allowed
            RX ‚Äì 0xD005
            If, for example, channel 0 and 1 bits are set in the Arm command and channel 0 and 7 bits
            are set in the fire command then the result will be the drivers on channel 0 will be activated
            (assuming FEN function is active) and there will be no effect on channel 7.
            During a deployment, any commands directed to the channel that are in deployment are
            ignored and the response shall be 0xD009.
            Diagnostic commands
            Diagnostic Mode
            Diagnostic mode main functions are as follows:
            ‚óè      Squib short to battery/ground diagnostics
            ‚óè      Loop to loop diagnostics
            ‚óè      Normal Squib Resistance Diagnostics
            ‚óè      High Squib Resistance Diagnostics
            ‚óè      High side safing diagnostics
            ‚óè      VRESx measurement
            ‚óè      LS and HS FET Test
            The SPI message definition for MOSI commands and MISO responses in Diagnostic Mode
            are defined below.
38/51                                        Doc ID 022048 Rev 2


L9659                                                                          Functional description
          Write commands definition
 MSB                                                                                                LSB
 D15  D14  D13    D12    D11     D10     D9      D8    D7    D6  D5    D4       D3   D2      D1      D0
MOSI Command for Diagnostic Mode Execution
  1    0     P     1    Diag. Selection bits     0     0      0 SQP IPD_DIS AMC      Channel selection
MISO Response for Diagnostic Mode, Stop Diagnostic Selection (MOSI D11:D9=000) Diagnostic Mode 1
  1    0     P     1      0        0      0       0    0      0   0 IPD_DIS     0             000
MISO Response for Short to Battery/Ground Selection (MOSI D11:D9=001) Diagnostic Mode 2
  1    0     P     1      0        0      1     STB   STG     0 SQP IPD_DIS     0    Channel selection
MISO Response for Diagnostic Mode, Vresx Selection (MOSI D11:D9=010) Diagnostic Mode 3
  1    0     P     1      0        1      0     VR1   VR0     0   0 IPD_DIS     0    Channel selection
MISO Response for Diagnostic Mode, High Side Safing Selection (MOSI D11:D9=011) Diagnostic Mode 4
  1    0     P     1      0        1      1    HSS1 HSS0      0   0 IPD_DIS     0    Channel selection
MISO Response for Diagnostic Mode, Squib Resistance Selection (MOSI D11:D9=100) Diagnostic Mode 5
  1    0     P     1      1        0      0       0     0     0   0 IPD_DIS AMC      Channel selection
MISO Response for Diagnostic Mode, High Squib Resistance Selection (MOSI D11:D9=101) Diag. Mode 6
  1    0     P     1      1        0      1     HSR    0      0   0 IPD_DIS     0    Channel selection
MISO Response for Diagnostic Mode, Low Side FET Test Selection (MOSI D11:D9=110) Diagnostic Mode 7
  1    0     P     1      1        1      0     STB   STG    FP  FT IPD_DIS     0    Channel selection
MISO Response for Diagnostic Mode, High Side FET Test Selection (MOSI D11:D9=111) Diagnostic Mode 8
  1    0     P     1      1        1      1     STB   STG    FP  FT IPD_DIS     0    Channel selection
          Read commands definition
 MSB                                                                                                 LSB
 D15  D14  D13    D12   D11    D10     D9     D8      D7    D6  D5      D4        D3    D2     D1     D0
MOSI Command for Diagnostic Mode, READ command
  1    0     P     0      0      0      0      1      1     1   1       0          0           000
MISO Response for Diagnostic Mode, READ command
                                                                                             Channel
                         Diag. Selection
  1    0     P     0                           X      X     X   X    IPD_DIS       X        Selection
                       bits internal state
                                                                                          Internal State
          Bits D13                   Parity bit. Command and response will use odd parity
          Bits D12                   R/W
                                     1 = Write (execute command)
                                     0= Read
          For bits D11:D09 the following table shall be used for diagnostic selection.
                                            Doc ID 022048 Rev 2                                      39/51


Functional description                                                                                    L9659
            Table 20.       Diagnostic selection
                                                            Bits
                                                                             Current source    Comparator or
                          Diagnostic
                                                                                  active          amplifier
                                                  D11       D10       D9
              Stop Diagnostic                       0         0        0            NO                NO
              Short to Battery/Ground and                                                          Y (Comp
                                                    0         0        1        Y (VMRC)
             short between loops                                                                 ISTB/ISTG)
              VRESx Diagnostic                      0         1        0             N        Y (Comp VRESx)
              High Side Safing Diagnostics          0         1        1         Y (IHSS)      Y (Comp HSS)
              Squib Resistance Diagnostics          1         0        0     Y (ISRC/ISINK)       Y (Ampli )
             High Squib Resistance
                                                    1         0        1    Y (VMRC/ISINK)     Y (Comp IHR)
             Diagnostics
                                                                                                   Y (Comp
              LS FET test                           1         1        0        Y (VMRC)
                                                                                                 ISTB/ISTG)
                                                                                                   Y (Comp
              HS FET test                           1         1        1        Y (VMRC)
                                                                                                 ISTB/ISTG)
            Bits D8:D7                The definition of the response bits will change as follows based on
                                      diagnostic select
            STB/STG bit Definition with MOSI D11:D9=001 (Leakage Test)
                                   STB bit Bit used for indicating leakage to battery.
                                              0 = No leakage to battery
                                              1 = Short to battery / HS Driver test pass
                                   STG bit Bit used for indicating leakage to ground.
                                              0 = No leakage to battery
                                              1 = Short to ground / LS Driver test pass
            STB/STG bit Definition with MOSI D11:D9=110 (LS FET)
            STB, STG bits see table below
            Table 21.       Diagnostic mode LS FET selection
                                         Condition                                        STB           STG
             Test in Process (FT=1); Fault present prior to run test (FP=1); or LS
             FET/GNDx open fault (FP=0,FT=0). Only Valid if test is in process             0             0
             or inactive.
             Short to battery occurred during test.                                        1             0
             Test Pass if leakage diagnostics did not indicate a short to Gnd.             0             1
40/51                                         Doc ID 022048 Rev 2


L9659                                                                           Functional description
      STB/STG bit definition with MOSI D11:D9 =111 (HS FET)
      STB, STG bits see table below
      Table 22.       Diagnostic mode HS FET selection
                                    Condition                                   STB             STG
       Test in Process (FT=1); Fault present prior to run test (FP=1); or HS      0               0
       FET/VRESx open fault (FP=0,FT=0). Only Valid if test is in process
       or inactive.
       Test Pass if leakage diagnostics did not indicate a short to battery.      1               0
       Short to ground occurred during test.                                      0               1
      HSS1:HSS0 bit definition with MOSI D11:D9=011 (High side safing)
      HSS1:HSS0 bits         see table below
      Table 23.       Diagnostic mode HSS selection
                                    Condition                                   HSS1           HSS0
                        (VSDIAG-VRESx) < VHSSSHORT_th                             0               0
                 VHSSSHORT_th < (VSDIAG-VRESx) < VHSSOPEN_th                      0               1
                         VHSSOPEN_th < (VSDIAG-VRESx)                             1               1
      VR1:VR0 bit definition with MOSI D11:D9=010 (VRESx supply voltage)
      VR1:VR0 bits           see table below
      Table 24.       Diagnostic mode VRESx selection
                                    Condition                                   VR1             VR0
                              VRESx < VVRESXLO_th                                 0               0
                        VVRESXLO_th < VRESx < VVRESXHI_th                         0               1
                               VVRESXHI_th < VRESx                                1               1
      HSR Bit Definition with MOSI D11:D9=101 (High Squib Resistance)
      HSR bit                Bit used for indicating a high squib resistance.
                                         0 = Squib Resistance below RSQHIZ
                                         1 = Squib Resistance above RSQHIZ
      Bits D6                FP          Fault present prior to running LS FET or HS FET test
                                         (diagnostics aborted)
                                         0 = Normal
                                         1 = Test not run - Fault present (FEN in incorrect state, short
                                              to battery or ground)
      Bits D5                Bit definition based on diagnostic selection.
                                         FT bit Read Only - Used for LS FET or HS FET diagnostics
                                                and is the status of the FET timer
                                                    0 = FET timer not active
                                                    1 = FET timer active
                                        Doc ID 022048 Rev 2                                         41/51


Functional description                                                                                 L9659
                                            SQP bit: Squib Pin to be tested during short to
                                                       battery/ground diagnostics
                                                         0 = SQBLx pin test
                                                         1 = SQBHx pin test
            Bits D4              Used to disable IPD on all channels
                                            0 = IPD active as indicated;
                                               ‚Äì Active for all channels except the one under test when
                                                  running Short to Battery/Ground and short between loops
                                                  Diagnostics and LS/HS FET test
                                               ‚Äì Active for all channels when running Stop Diagnostic,
                                                  Resistance Diagnostics, High Squib Resistance
                                                  Diagnostics, HSS Diagnostic and VRESx Diagnostics
                                            1 = IPD disabled on all channels
            Bits D3              AMC Bit Bit used for resistance measurement amplifier calibration.
                                            Only valid when squib resistance diagnostics is selected,
                                            otherwise this it will be ignored and a 0 will be reported in the
                                            response
                                            0 = No calibration (Normal squib resistance measurements)
                                            1 = Calibration
            For bits D2:D0       The following table shall be used for channel selection.
            Table 25.     Channel selection
                    Channel                  Bit D2                    Bit D1                  Bit D0
                        0                       0                         0                       0
                        1                       0                         0                       1
                        2                       0                         1                       0
                        3                       0                         1                       1
                        4                       1                         0                       0
                        5                       1                         0                       1
                        6                       1                         1                       0
                        7                       1                         1                       1
            All other combinations for MOSI bits D2:D0 will produce an error response of 0xD000.
Note:       Except for short to battery /ground diagnostics and loop to loop test the state of IPD (D4) will
            not affect the test.
42/51                                       Doc ID 022048 Rev 2


L9659                                                                                   Functional description
              Monitor commands
              Monitor Mode 1
              Monitor mode main information:
              ‚óè    Deployment status
              The SPI message definition for MOSI commands and MISO responses in Monitor Mode 1
              are defined below.
 MSB                                                                                                       LSB
  D15   D14     D13    D12    D11     D10       D9        D8        D7    D6    D5    D4     D3   D2 D1     D0
 MOSI Command for Monitor Mode 1
   1      1      P      0       0      0         0        DS             Channel Selection Status Request
 MISO Response for Monitor Mode 1
   1      1      P      0       0      0         0        DS                        Channel Status
Table 26.     MOSI diagnostic mode 1 bit definition
                             MOSI Command                                        MISO Response
   Bit
            State                                          Description
   D15        1                                                 See above for state
                   Mode bits
   D14        1                                                 See above for state
   D13             Odd Parity ‚Äì Includes all 16 bits            Odd Parity ‚Äì Includes all 16 bits
   D12        0    -                                            See above for state
   D11        0    Monitor Mode selection bits                  See above for state
   D10        0    Monitor Mode selection bits                  See above for state
    D9        0    -                                            See above for state
              0    Report Deploy Success Flag (default)
    D8                                                          Internal state of report setting
              1    Report Deploy Status
                   Keep Deploy Success Flag Channel 7           Deploy Information for channel based on bit D8
              0
    D7             (default)                                    Will Either be DEPLOY_STATUS7 or
              1    Clear Deploy Success Flag Channel 7          DEPLOY_SUCCESS7
                   Keep Deploy Success Flag Channel 6           Deploy Information for channel based on bit D8
              0
    D6             (default)                                    Will Either be DEPLOY_STATUS6 or
              1    Clear Deploy Success Flag Channel 6          DEPLOY_SUCCESS6
                   Keep Deploy Success Flag Channel 5           Deploy Information for channel based on bit D8
              0
    D5             (default)                                    Will Either be DEPLOY_STATUS5 or
              1    Clear Deploy Success Flag Channel 5          DEPLOY_SUCCESS5
                   Keep Deploy Success Flag Channel 4           Deploy Information for channel based on bit D8
              0
    D4             (default)                                    Will Either be DEPLOY_STATUS4 or
              1    Clear Deploy Success Flag Channel 4          DEPLOY_SUCCESS4
                   Keep Deploy Success Flag Channel 3           Deploy Information for channel based on bit D8
              0
    D3             (default)                                    Will Either be DEPLOY_STATUS3 or
              1    Clear Deploy Success Flag Channel 3          DEPLOY_SUCCESS3
                                               Doc ID 022048 Rev 2                                         43/51


Functional description                                                                                      L9659
Table 26.   MOSI diagnostic mode 1 bit definition
                             MOSI Command                                        MISO Response
    Bit
          State                                           Description
                  Keep Deploy Success Flag Channel 2           Deploy Information for channel based on bit D8
            0
    D2            (default)                                    Will Either be DEPLOY_STATUS2 or
            1     Clear Deploy Success Flag Channel 2          DEPLOY_SUCCESS2
                  Keep Deploy Success Flag Channel 1           Deploy Information for channel based on bit D8
            0
    D1            (default)                                    Will Either be DEPLOY_STATUS1 or
            1     Clear Deploy Success Flag Channel 1          DEPLOY_SUCCESS1
                  Keep Deploy Success Flag Channel 0           Deploy Information for channel based on bit D8
            0
    D0            (default)                                    Will Either be DEPLOY_STATUS0 or
            1     Clear Deploy Success Flag Channel 0          DEPLOY_SUCCESS0
            The DEPLOY_SUCCESSx flag indicates if the corresponding channel‚Äôs drivers were
            activated and that the activation period has completed. This bit is set when the activation
            period has expired. The DEPLOY_SUCCESSx flag will be ‚Äò1‚Äô until it is cleared by writing a
            ‚Äò1‚Äô to the appropriate channel(s) (bits D7-D0).
            The DEPLOY_STATUSx bit will become ‚Äò1‚Äô when there is a valid Arm and Fire sequence for
            the corresponding channel. The DEPLOY_STATUSx bit transitioning from a ‚Äò0‚Äô to a ‚Äò1‚Äô does
            not depend on the state of the FEN function. It will become ‚Äò0‚Äô when time out has expired.
            Depending on the state of FEN the DEPLOY_STATUSx flag could be ‚Äò1‚Äô for a minimum of 1x
            tDEPLOY and a maximum of up to 2 x tDEPLOY (see Figure 8.). The Deployment status is
            captured on the falling edge of CS_D.
            Bit D8 is used to select the meaning of bit D7 through bit D0 in the status response
            message. When this bit is set to ‚Äò1,‚Äô bits D7 through D0 in the status response message will
            report the state of the DEPLOY_STATUSx flag.
            When this bit is ‚Äò0,‚Äô bit D7 through bit D0 in the status response message will report the
            DEPLOY_SUCCESSx flag. The following table shows the conditions for the
            DEPLOY_STATUSx flag and the DEPLOY_SUCCESSx flag.
            Table 27.       DEPLOY_STATUSx flag and the DEPLOY_SUCCESSx flag conditions
               DEPLOY_STATUSx flag         DEPLOY_SUCCESSx flag                        Description
                                                                       No Deployment in process or has been
                            0                         0                initiated since POR or since last Clear of
                                                                       Success flag
                            0                         1                Deployment has successfully completed
                            1                         0                Deployment in process
                            1                         1                Deployment terminated / LSD shutdown
            Once the Deploy Success Flag is set, it will inhibit the subsequent deployment command
            until a SPI command to clear this deployment success flag is received. Bits D7 through bit
            D0 are used to clear/keep the deploy success flag. When these bits are set to ‚Äò1,‚Äô the flag
            can be cleared. Otherwise, the state of these flags is not affected. The Success flag must
            be cleared to allow re-activation of the drivers
44/51                                        Doc ID 022048 Rev 2


L9659                                                                                Functional description
          Monitor mode 2
          Monitor mode main information:
          ‚óè     Current limit measurement of channels
          The SPI message definition for MOSI commands and MISO responses in Monitor Mode 2
          are defined below.
 MSB                                                                                                      LSB
 D15  D14   D13    D12     D11     D10      D9      D8      D7    D6     D5    D4     D3    D2      D1     D0
MOSI Command for Monitor Mode 2
                                                 Current
  1     1    P     CLR       0       1         Measurement         0      0     0      0     0       0      0
                                             Channel Select
MISO Response for Monitor Mode 2
                                                 Current
  1     1    P      0        0       1         Measurement                 Current Measurement Data
                                                 Channel
          Table 28.     MOSI monitor mode 2 Bit definition
                                     MOSI command                                  MISO response
             Bit
                    State                                       Description
             D15       1    Mode bits                                  See above for state
             D14       1    Mode bits                                  See above for state
             D13            Odd parity ‚Äì Includes all 16 bits          Odd Parity ‚Äì Includes all 16 bits
                      0     Keep timer measurements                    See above for state
             D12            Clear ‚Äúcurrent measurement time‚Äù stored
                      1     on the register of channel selected by     See above for state
                            D9:D7
             D11       0    Monitor mode selection bits                See above for state
             D10       1    Monitor mode selection bits                See above for state
              D9
                            Channel selected for current
              D8            measurement                                Internal Stored channel selections bits
                            See Table 29
              D7
                                                                       Current measurement of selected
            D6:D0     0     -
                                                                       channel
          Bits [D9:D7].             Used when sending the MOSI command to select the channel to be
                                    measured. The MISO response will echo the MOSI command.
          Table 29.     Current measurement channel selections
                      Channel                       Bit D9                 Bit D08                Bit D07
                          0                            0                      0                      0
                          1                            0                      0                      1
                          2                            0                      1                      0
                          3                            0                      1                      1
                                            Doc ID 022048 Rev 2                                           45/51


Functional description                                                                                      L9659
            Table 29.     Current measurement channel selections (continued)
                        Channel                        Bit D9                 Bit D08                Bit D07
                            4                             1                       0                      0
                            5                             1                       0                      1
                            6                             1                       1                      0
                            7                             1                       1                      1
            All other combinations for MOSI bits D9:D7 will produce an error response of 0xD000.
            Bits [D6:D0]              Current measurement data of selected squib channel. Bit weight is
                                      nominally 25¬µs for a total measurement time 3.175ms.
            Monitor mode 3
            Monitor mode main information:
            ‚óè     Status of FENx Function - FENx pin OR‚Äôd with Internal FENx latch
            ‚óè     Status of current for each channel
            The SPI message definition for MOSI commands and MISO responses in Monitor Mode 3
            are defined below.
 MSB                                                                                                         LSB
  D15  D14    D13    D12   D11     D10      D9     D8     D7     D6    D5      D4     D3     D2      D1       D0
 MOSI Command for Monitor Mode 3
   1     1      P     0      1      0     CFS       0       0     0     0       0      0     0        0       0
 MISO Response for Monitor Mode 3
                                                  POR
   1     1      P     0      1      0     CFS            CF7     CF6  CF5     CF4    CF3    CF2      CF1     CF0
                                                  STAT
            Table 30.     MOSI monitor mode 3 bit definition
                                      MOSI command                                   MISO response
                Bit
                       State                                       Description
                D15      1                                              See above for state
                               Mode Bits
                D14      1                                              See above for state
                D13      -     Odd Parity ‚Äì Includes all 16 bits        Odd Parity ‚Äì Includes all 16 bits
                D12      0     -                                        See above for state
                D11      1     -                                        See above for state
                D10      0     -                                        See above for state
                              Status Type                              0 = current measurement status reported
                D09           0 = Current limit status                 in bit D7:D0
                              1 = FEN function status                  1 = FEN function status reported in D7:D0
                D08      0     -                                        POR status
                                                                        Current measurement status of channels
              D7:D0      0     -
                                                                       or FEN status as indicated below
46/51                                         Doc ID 022048 Rev 2


L9659                                                                          Functional description
      Bit [D8] POR status
                        0= Reset occurred. Bit cleared when read
                        1= Normal
      With Bit D9=0 CFS
                        Bit D7:D4    ‚Äò0000‚Äô
                        Bit D3:      0 = FEN4 input or FEN4 latch timer inactive
                                     1 = FEN4 input or FEN4 latch timer active
                        Bit D2:      0 = FEN3 input or FEN3 latch timer inactive
                                     1 = FEN3 input or FEN3 latch timer active
                        Bit D1:      0 = FEN2 input or FEN2 latch timer inactive
                                     1 = FEN2 input or FEN2 latch timer active
                        Bit D0:      0 = FEN1 input or FEN1 latch timer inactive
                                     1 = FEN1 input or FEN1 latch timer active
Note: The FEN status is the result of the state of the FEN input pin OR‚Äôd with the FEN latch timer.
      The FEN latch timer will remain inactive until a transition of ‚Äò1‚Äô to ‚Äò0‚Äô on the FEN input
      (assuming the pin was high for a minimum of 16¬µs). At that time the FEN latch timer will be
      active and keep the internal FEN signal active based on the programmed time (0ms, 128ms,
      256ms or 512ms) for that particular FEN function.
      With Bit D9=1 CFS
                        Bit D7:   0 = Current through channel 7 is below IMEAS
                                  1 = Current through channel 7 is above IMEAS
                        Bit D6:   0 = Current through channel 6 is below IMEAS
                                  1 = Current through channel 6 is above IMEAS
                        Bit D5:   0 = Current through channel 5 is below IMEAS
                                  1 = Current through channel 5 is above IMEAS
                        Bit D4:   0 = Current through channel 4 is below IMEAS
                                  1 = Current through channel 4 is above IMEAS
                        Bit D3:   0 = Current through channel 3 is below IMEAS
                                  1 = Current through channel 3 is above IMEAS
                        Bit D2:   0 = Current through channel 2 is below IMEAS
                                  1 = Current through channel 2 is above IMEAS
                        Bit D1:   0 = Current through channel 1 is below IMEAS
                                  1 = Current through channel 1 is above IMEAS
                        Bit D0:   0 = Current through channel 0 is below IMEAS
                                  1 = Current through channel 0 is above IMEAS
Note: current status for channel is captured on the falling edge of chip select
                                     Doc ID 022048 Rev 2                                         47/51


Functional description                                                                                  L9659
            Monitor mode 4
            Monitor mode main information:
            ‚óè     Revision
            ‚óè     L9659 ID
            The SPI message definition for MOSI commands and MISO responses in Monitor Mode 4
            are defined below
             .
 MSB                                                                                                     LSB
  D15  D14     D13   D12     D11    D10       D9      D8       D7   D6     D5    D4    D3      D2    D1   D0
 MOSI Command for Monitor Mode 4
   1     1      P     0        1     1         0       0       0     0      0     0     0       0     0    0
 MISO Response for Monitor Mode 4
   1     1      P     0        1     1       ID3     ID2      ID1  ID0     R5    R4    R3      R2    R1   R0
            Table 31.     MOSI monitor mode 4 bit definition
                                   MOSI command                                   MISO response
                Bit
                       State                                      Description
             D15         1                                         See above for state
                              Mode Bits
             D14         1                                         See above for state
             D13              Odd Parity ‚Äì Includes all 16 bits    Odd Parity ‚Äì Includes all 16 bits
             D12         0    -                                    See above for state
             D11         1    Mode selection                       See above for state
             D10         1    Mode selection                       See above for state
             D9-D6       0    -                                    ‚Äò0100‚Äô is device L9659
             D5:D0       0    -                                    Revision Information
            The MOSI response for the first pass L9659 will be 0xED08
48/51                                        Doc ID 022048 Rev 2


L9659                                                                                                                            Package information
4       Package information
        In order to meet environmental requirements, ST offers these devices in different grades of
        ECOPACK¬Æ packages, depending on their level of environmental compliance. ECOPACK¬Æ
        specifications, grade definitions and product status are available at: www.st.com.
        ECOPACK¬Æ is an ST trademark.
        Figure 10. LQFP64 mechanical data and package dimensions.
                                           MM                         INCH
                $)-
                           -).         490        -!8     -).    490       -!8
                                                                                                           /54,).% !.$
                                                                                                         -%#(!.)#!, $!4 !
                 !                                                          
                 !                                                
                 !                                       
                 "                                
                 #                                                
                 $                                     
                 $                                     
                 $                                              
                 E                                               
                 %                                     
                 %                                     
                 %                                              
                 ,                                
                 ,                                              
                 +                     ¬É PLQ ¬É PLQ ¬É PD[                              ,1&0  X  X MM
                 CCC                                                       
                                                            $
                                                            $
                                                                                                                                         !
                                                            $
                                                                                                                                         !
                                                                                                                                 !
                                                                              
                                                                                   
                                                                                                                    MM CCC
                                                                                                                 3EATING 0LANE
                                                                                                                                 "
                       "
                                                                                          %   %   %
                                                                                   
                                                                               
                                                                                                                                     #
                                                E
                                                                                                    ,
                                                                                                         ,
                                                                                                             +
                                                                       41&0
                                                                                                                                              &
                                                                                                                                                         '!0'03
                                                             Doc ID 022048 Rev 2                                                                            49/51


Revision history                                                   L9659
5           Revision history
            Table 32.    Document revision history
                  Date      Revision                       Changes
              26-Jul-2011      1      Initial release.
              19-Sep-2013      2      Updated disclaimer.
50/51                                  Doc ID 022048 Rev 2


L9659
                                                             Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (‚ÄúST‚Äù) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to ST‚Äôs terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST‚ÄôS TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE
SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B)
AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS
OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT
PURCHASER‚ÄôS SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS
EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR ‚ÄúAUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL‚Äù INDUSTRY
DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE
DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
                            ST and the ST logo are trademarks or registered trademarks of ST in various countries.
                           Information in this document supersedes and replaces all information previously supplied.
            The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
                                                 ¬© 2013 STMicroelectronics - All rights reserved
                                                     STMicroelectronics group of companies
   Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
       Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
                                                                   www.st.com
                                                            Doc ID 022048 Rev 2                                                          51/51


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
STMicroelectronics:
 L9659 L9659TR
