{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "0" 0 0 1524464449398 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "0" 0 0 1524464449807 ""}
{ "Info" "0" "" "All project revisions will be stored in common archive Part5_tmp_archive.qar" {  } {  } 0 0 "All project revisions will be stored in common archive Part5_tmp_archive.qar" 0 0 "0" 0 0 1524464449808 ""}
{ "Info" "0" "" "Initializing files for 'Part5' revision" {  } {  } 0 0 "Initializing files for 'Part5' revision" 0 0 "0" 0 0 1524464449916 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1524464449925 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1524464449925 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "0" 0 0 1524464449925 ""}
{ "Info" "0" "" "Initializing files for 'Part4' revision" {  } {  } 0 0 "Initializing files for 'Part4' revision" 0 0 "0" 0 0 1524464450083 ""}
{ "Info" "0" "" "Running Analysis & Elaboration to discover source files" {  } {  } 0 0 "Running Analysis & Elaboration to discover source files" 0 0 "0" 0 0 1524464450085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1524464450987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1524464450989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhexd.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhexd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHEXd " "Found entity 1: HexHEXd" {  } { { "HexHEXd.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/HexHEXd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464463540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464463540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdtodec.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdtodec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDtoDec " "Found entity 1: HexDtoDec" {  } { { "HexDtoDec.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/HexDtoDec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464463543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464463543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.sv 1 1 " "Found 1 design units, including 1 entities, in source file part2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part2 " "Found entity 1: Part2" {  } { { "Part2.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464463545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464463545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.sv 1 1 " "Found 1 design units, including 1 entities, in source file part3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "Part3.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464463546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464463546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/FullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464463548 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder_testbench " "Found entity 2: FullAdder_testbench" {  } { { "FullAdder.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/FullAdder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464463548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464463548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fourbitadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/FourBitAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464463549 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourBitAdder_testbench " "Found entity 2: FourBitAdder_testbench" {  } { { "FourBitAdder.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/FourBitAdder.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464463549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464463549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.sv 1 1 " "Found 1 design units, including 1 entities, in source file part4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part4 " "Found entity 1: Part4" {  } { { "Part4.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464463551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464463551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Add " "Found entity 1: BCD_Add" {  } { { "BCD_Add.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/BCD_Add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464463553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464463553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.sv 1 1 " "Found 1 design units, including 1 entities, in source file part5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part5 " "Found entity 1: Part5" {  } { { "Part5.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464463554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464463554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s Part2.sv(14) " "Verilog HDL Implicit Net warning at Part2.sv(14): created implicit net for \"s\"" {  } { { "Part2.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1524464463555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CASE_VALUE Part4.sv(32) " "Verilog HDL Implicit Net warning at Part4.sv(32): created implicit net for \"CASE_VALUE\"" {  } { { "Part4.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part4.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1524464463555 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part3.sv(13) " "Verilog HDL Instantiation warning at Part3.sv(13): instance has no name" {  } { { "Part3.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part3.sv" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1524464463556 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part3.sv(14) " "Verilog HDL Instantiation warning at Part3.sv(14): instance has no name" {  } { { "Part3.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part3.sv" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1524464463556 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part5.sv(24) " "Verilog HDL Instantiation warning at Part5.sv(24): instance has no name" {  } { { "Part5.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part5.sv" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1524464463556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part4 " "Elaborating entity \"Part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1524464463592 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tensPotential Part4.sv(36) " "Verilog HDL Always Construct warning at Part4.sv(36): variable \"tensPotential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Part4.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part4.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1524464463594 "|Part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Add BCD_Add:addition " "Elaborating entity \"BCD_Add\" for hierarchy \"BCD_Add:addition\"" {  } { { "Part4.sv" "addition" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part4.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1524464463619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder BCD_Add:addition\|FourBitAdder:BCDAddingIsNoDifferent " "Elaborating entity \"FourBitAdder\" for hierarchy \"BCD_Add:addition\|FourBitAdder:BCDAddingIsNoDifferent\"" {  } { { "BCD_Add.sv" "BCDAddingIsNoDifferent" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/BCD_Add.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1524464463640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder BCD_Add:addition\|FourBitAdder:BCDAddingIsNoDifferent\|FullAdder:adders\[0\].name " "Elaborating entity \"FullAdder\" for hierarchy \"BCD_Add:addition\|FourBitAdder:BCDAddingIsNoDifferent\|FullAdder:adders\[0\].name\"" {  } { { "FourBitAdder.sv" "adders\[0\].name" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/FourBitAdder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1524464463658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDtoDec BCD_Add:addition\|HexDtoDec:decodeandcheck " "Elaborating entity \"HexDtoDec\" for hierarchy \"BCD_Add:addition\|HexDtoDec:decodeandcheck\"" {  } { { "BCD_Add.sv" "decodeandcheck" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/BCD_Add.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1524464463677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 HexDtoDec.sv(16) " "Verilog HDL assignment warning at HexDtoDec.sv(16): truncated value with size 5 to match size of target (4)" {  } { { "HexDtoDec.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/HexDtoDec.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1524464463678 "|Part4|BCD_Add:addition|HexDtoDec:decodeandcheck"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HexDtoDec.sv(21) " "Verilog HDL assignment warning at HexDtoDec.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "HexDtoDec.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/HexDtoDec.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1524464463679 "|Part4|BCD_Add:addition|HexDtoDec:decodeandcheck"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHEXd HexHEXd:BCD1 " "Elaborating entity \"HexHEXd\" for hierarchy \"HexHEXd:BCD1\"" {  } { { "Part4.sv" "BCD1" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part4.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1524464463696 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1524464464515 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1524464464515 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "0" 0 0 1524464464515 ""}
{ "Info" "0" "" "Initializing files for 'Part2' revision" {  } {  } 0 0 "Initializing files for 'Part2' revision" 0 0 "0" 0 0 1524464464674 ""}
{ "Info" "0" "" "Running Analysis & Elaboration to discover source files" {  } {  } 0 0 "Running Analysis & Elaboration to discover source files" 0 0 "0" 0 0 1524464464677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1524464465804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1524464465807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhexd.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhexd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHEXd " "Found entity 1: HexHEXd" {  } { { "HexHEXd.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/HexHEXd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464477582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464477582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdtodec.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdtodec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDtoDec " "Found entity 1: HexDtoDec" {  } { { "HexDtoDec.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/HexDtoDec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464477584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464477584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.sv 1 1 " "Found 1 design units, including 1 entities, in source file part2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part2 " "Found entity 1: Part2" {  } { { "Part2.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464477586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464477586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s Part2.sv(14) " "Verilog HDL Implicit Net warning at Part2.sv(14): created implicit net for \"s\"" {  } { { "Part2.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1524464477586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part2 " "Elaborating entity \"Part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1524464477627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Part2.sv(14) " "Verilog HDL assignment warning at Part2.sv(14): truncated value with size 4 to match size of target (1)" {  } { { "Part2.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1524464477628 "|Part2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tennum Part2.sv(20) " "Verilog HDL Always Construct warning at Part2.sv(20): variable \"tennum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Part2.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1524464477628 "|Part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDtoDec HexDtoDec:firstThingFirst " "Elaborating entity \"HexDtoDec\" for hierarchy \"HexDtoDec:firstThingFirst\"" {  } { { "Part2.sv" "firstThingFirst" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1524464477647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 HexDtoDec.sv(16) " "Verilog HDL assignment warning at HexDtoDec.sv(16): truncated value with size 5 to match size of target (4)" {  } { { "HexDtoDec.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/HexDtoDec.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1524464477647 "|Part2|HexDtoDec:firstThingFirst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HexDtoDec.sv(21) " "Verilog HDL assignment warning at HexDtoDec.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "HexDtoDec.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/HexDtoDec.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1524464477648 "|Part2|HexDtoDec:firstThingFirst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHEXd HexHEXd:onesnumber " "Elaborating entity \"HexHEXd\" for hierarchy \"HexHEXd:onesnumber\"" {  } { { "Part2.sv" "onesnumber" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1524464477672 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tens\[0\] " "Net \"tens\[0\]\" is missing source, defaulting to GND" {  } { { "Part2.sv" "tens\[0\]" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524464477724 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tens\[1\] " "Net \"tens\[1\]\" is missing source, defaulting to GND" {  } { { "Part2.sv" "tens\[1\]" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524464477724 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tens\[2\] " "Net \"tens\[2\]\" is missing source, defaulting to GND" {  } { { "Part2.sv" "tens\[2\]" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524464477724 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tens\[3\] " "Net \"tens\[3\]\" is missing source, defaulting to GND" {  } { { "Part2.sv" "tens\[3\]" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524464477724 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524464477724 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1524464477799 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1524464478487 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1524464478487 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "0" 0 0 1524464478487 ""}
{ "Info" "0" "" "Initializing files for 'Part3' revision" {  } {  } 0 0 "Initializing files for 'Part3' revision" 0 0 "0" 0 0 1524464478639 ""}
{ "Info" "0" "" "Running Analysis & Elaboration to discover source files" {  } {  } 0 0 "Running Analysis & Elaboration to discover source files" 0 0 "0" 0 0 1524464478642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1524464479555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1524464479558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhexd.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhexd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHEXd " "Found entity 1: HexHEXd" {  } { { "HexHEXd.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/HexHEXd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464491508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464491508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdtodec.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdtodec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDtoDec " "Found entity 1: HexDtoDec" {  } { { "HexDtoDec.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/HexDtoDec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464491509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464491509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.sv 1 1 " "Found 1 design units, including 1 entities, in source file part2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part2 " "Found entity 1: Part2" {  } { { "Part2.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464491511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464491511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.sv 1 1 " "Found 1 design units, including 1 entities, in source file part3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "Part3.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464491513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464491513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/FullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464491515 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder_testbench " "Found entity 2: FullAdder_testbench" {  } { { "FullAdder.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/FullAdder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464491515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464491515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fourbitadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/FourBitAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464491517 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourBitAdder_testbench " "Found entity 2: FourBitAdder_testbench" {  } { { "FourBitAdder.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/FourBitAdder.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524464491517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524464491517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s Part2.sv(14) " "Verilog HDL Implicit Net warning at Part2.sv(14): created implicit net for \"s\"" {  } { { "Part2.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part2.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1524464491517 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part3.sv(13) " "Verilog HDL Instantiation warning at Part3.sv(13): instance has no name" {  } { { "Part3.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part3.sv" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1524464491518 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part3.sv(14) " "Verilog HDL Instantiation warning at Part3.sv(14): instance has no name" {  } { { "Part3.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part3.sv" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1524464491518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part3 " "Elaborating entity \"Part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1524464491573 ""}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "<unnamed instance> 4 Part2 3 Part3.sv(14) " "Verilog HDL Module Instantiation error at Part3.sv(14): instance \"<unnamed instance>\" specifies 4 actual port connections but module \"Part2\" only expects 3" {  } { { "Part3.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/Part3.sv" 14 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "Design Software" 0 -1 1524464491574 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1524464491574 ""}
{ "Error" "0" "" "Result: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.\n" {  } {  } 0 0 "Result: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.\n" 0 0 "0" 0 0 1524464492288 ""}
{ "Error" "0" "" "Failed to discover source files from compiler. Check Analysis & Elaboration report." {  } {  } 0 0 "Failed to discover source files from compiler. Check Analysis & Elaboration report." 0 0 "0" 0 0 1524464492288 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1524464492288 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1524464492288 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "0" 0 0 1524464492288 ""}
{ "Critical Warning" "0" "" "Analysis & Elaboration was not run successfully." { { "Critical Warning" "0" "" "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." {  } {  } 1 0 "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." 0 0 "0" 0 0 1524464492339 ""}  } {  } 1 0 "Analysis & Elaboration was not run successfully." 0 0 "0" 0 0 1524464492339 ""}
{ "Warning" "WPRJ_ARC_TCL_TCL_PROJECT_NOT_COMPILED" "" "Analysis was not performed on the current project. The Quartus Prime software may not be able to automatically locate all project files." {  } {  } 0 225010 "Analysis was not performed on the current project. The Quartus Prime software may not be able to automatically locate all project files." 0 0 "Design Software" 0 -1 1524464492341 ""}
{ "Info" "0" "" "Parsing: HexHEXd.sv" {  } {  } 0 0 "Parsing: HexHEXd.sv" 0 0 "0" 0 0 1524464492949 ""}
{ "Info" "0" "" "Parsing: HexDtoDec.sv" {  } {  } 0 0 "Parsing: HexDtoDec.sv" 0 0 "0" 0 0 1524464492951 ""}
{ "Info" "0" "" "Parsing: Part2.sv" {  } {  } 0 0 "Parsing: Part2.sv" 0 0 "0" 0 0 1524464492952 ""}
{ "Info" "0" "" "Parsing: Part3.sv" {  } {  } 0 0 "Parsing: Part3.sv" 0 0 "0" 0 0 1524464492954 ""}
{ "Info" "0" "" "Parsing: FullAdder.sv" {  } {  } 0 0 "Parsing: FullAdder.sv" 0 0 "0" 0 0 1524464492955 ""}
{ "Info" "0" "" "Parsing: FourBitAdder.sv" {  } {  } 0 0 "Parsing: FourBitAdder.sv" 0 0 "0" 0 0 1524464492957 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "0" 0 0 1524464493012 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/ " "Using common directory C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Design Software" 0 -1 1524464493053 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1524464493544 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1524464493545 ""}
{ "Info" "0" "" "Generated archive 'Part5_tmp_archive.qar'" {  } {  } 0 0 "Generated archive 'Part5_tmp_archive.qar'" 0 0 "0" 0 0 1524464493545 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1524464493545 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1524464493545 ""}
