<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\FPGA\example\fpga_project\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\FPGA\example\fpga_project\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\FPGA\example\fpga_project\src\fpga_project.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov 15 07:50:47 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>844</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>830</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>MAIN_CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_in </td>
</tr>
<tr>
<td>PLL_CLK</td>
<td>Base</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.666</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>my_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>clk_in_ibuf/I</td>
<td>MAIN_CLK</td>
<td>my_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>my_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>66.667</td>
<td>15.000
<td>0.000</td>
<td>33.333</td>
<td>clk_in_ibuf/I</td>
<td>MAIN_CLK</td>
<td>my_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>my_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>clk_in_ibuf/I</td>
<td>MAIN_CLK</td>
<td>my_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>PLL_CLK</td>
<td>30.000(MHz)</td>
<td>34.368(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of MAIN_CLK!</h4>
<h4>No timing paths to get frequency of my_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of my_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of my_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>MAIN_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MAIN_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>my_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.237</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[1]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>29.053</td>
</tr>
<tr>
<td>2</td>
<td>4.886</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[1]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.404</td>
</tr>
<tr>
<td>3</td>
<td>5.330</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[2]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.959</td>
</tr>
<tr>
<td>4</td>
<td>5.683</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[10]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.607</td>
</tr>
<tr>
<td>5</td>
<td>5.732</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[22]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.557</td>
</tr>
<tr>
<td>6</td>
<td>5.831</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[2]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.458</td>
</tr>
<tr>
<td>7</td>
<td>6.211</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[22]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.078</td>
</tr>
<tr>
<td>8</td>
<td>6.217</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[11]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.073</td>
</tr>
<tr>
<td>9</td>
<td>6.238</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[25]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.052</td>
</tr>
<tr>
<td>10</td>
<td>6.312</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[20]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.977</td>
</tr>
<tr>
<td>11</td>
<td>6.466</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[27]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.824</td>
</tr>
<tr>
<td>12</td>
<td>6.632</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[26]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.658</td>
</tr>
<tr>
<td>13</td>
<td>6.748</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[18]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.542</td>
</tr>
<tr>
<td>14</td>
<td>6.763</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[3]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.527</td>
</tr>
<tr>
<td>15</td>
<td>6.837</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[13]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.453</td>
</tr>
<tr>
<td>16</td>
<td>6.841</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[14]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.449</td>
</tr>
<tr>
<td>17</td>
<td>6.852</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[12]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.438</td>
</tr>
<tr>
<td>18</td>
<td>6.870</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[25]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.420</td>
</tr>
<tr>
<td>19</td>
<td>6.972</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[20]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.317</td>
</tr>
<tr>
<td>20</td>
<td>6.981</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[10]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.308</td>
</tr>
<tr>
<td>21</td>
<td>7.022</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[12]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.267</td>
</tr>
<tr>
<td>22</td>
<td>7.103</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[3]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.186</td>
</tr>
<tr>
<td>23</td>
<td>7.108</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[30]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.182</td>
</tr>
<tr>
<td>24</td>
<td>7.109</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[27]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.180</td>
</tr>
<tr>
<td>25</td>
<td>7.135</td>
<td>processor/registerFile_registerFile_0_0_s/DO[3]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[13]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.155</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.499</td>
<td>processor/instr_10_s0/Q</td>
<td>processor/registerFile_registerFile_0_0_s/ADA[8]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>uart_unit/uart_transmitter_u1/cnt_6_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_6_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>processor/aluShamt_0_s1/Q</td>
<td>processor/aluShamt_0_s1/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>processor/cycles_0_s0/Q</td>
<td>processor/cycles_0_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>processor/aluShamt_4_s1/Q</td>
<td>processor/aluShamt_4_s1/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>processor/cycles_2_s0/Q</td>
<td>processor/cycles_2_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>processor/cycles_6_s0/Q</td>
<td>processor/cycles_6_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>processor/cycles_8_s0/Q</td>
<td>processor/cycles_8_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>processor/cycles_12_s0/Q</td>
<td>processor/cycles_12_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>processor/cycles_14_s0/Q</td>
<td>processor/cycles_14_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>processor/cycles_18_s0/Q</td>
<td>processor/cycles_18_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>processor/cycles_20_s0/Q</td>
<td>processor/cycles_20_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>processor/cycles_24_s0/Q</td>
<td>processor/cycles_24_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>processor/cycles_26_s0/Q</td>
<td>processor/cycles_26_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>processor/cycles_30_s0/Q</td>
<td>processor/cycles_30_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.762</td>
<td>processor/instr_11_s0/Q</td>
<td>processor/registerFile_registerFile_0_0_s/ADA[9]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.837</td>
</tr>
<tr>
<td>20</td>
<td>0.837</td>
<td>processor/state_2_s2/Q</td>
<td>processor/PC_14_s0/CE</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.849</td>
</tr>
<tr>
<td>21</td>
<td>0.837</td>
<td>processor/state_2_s2/Q</td>
<td>processor/PC_18_s0/CE</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.849</td>
</tr>
<tr>
<td>22</td>
<td>0.853</td>
<td>processor/cycles_1_s0/Q</td>
<td>processor/cycles_1_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>23</td>
<td>0.878</td>
<td>processor/state_2_s2/Q</td>
<td>processor/PC_2_s0/CE</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.891</td>
</tr>
<tr>
<td>24</td>
<td>0.878</td>
<td>processor/state_2_s2/Q</td>
<td>processor/PC_31_s0/CE</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.891</td>
</tr>
<tr>
<td>25</td>
<td>0.901</td>
<td>processor/state_2_s2/Q</td>
<td>processor/PC_17_s0/CE</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.913</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/PC_25_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/PC_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/instr_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/aluReg_5_s1</td>
</tr>
<tr>
<td>8</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/aluReg_6_s1</td>
</tr>
<tr>
<td>9</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>18.012</td>
<td>5.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>processor_rdata_25_s6/I0</td>
</tr>
<tr>
<td>18.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">processor_rdata_25_s6/F</td>
</tr>
<tr>
<td>20.279</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>processor/writeBackData_1_s7/I1</td>
</tr>
<tr>
<td>21.378</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_1_s7/F</td>
</tr>
<tr>
<td>21.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>processor/writeBackData_1_s2/I2</td>
</tr>
<tr>
<td>22.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_1_s2/F</td>
</tr>
<tr>
<td>25.822</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>processor/writeBackData_1_s0/I1</td>
</tr>
<tr>
<td>26.854</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_1_s0/F</td>
</tr>
<tr>
<td>29.297</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.861, 30.500%; route: 16.732, 57.591%; tC2Q: 3.460, 11.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>18.012</td>
<td>5.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>processor_rdata_25_s6/I0</td>
</tr>
<tr>
<td>18.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">processor_rdata_25_s6/F</td>
</tr>
<tr>
<td>20.279</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>processor/writeBackData_1_s7/I1</td>
</tr>
<tr>
<td>21.378</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_1_s7/F</td>
</tr>
<tr>
<td>21.383</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>processor/writeBackData_1_s2/I2</td>
</tr>
<tr>
<td>22.415</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_1_s2/F</td>
</tr>
<tr>
<td>25.822</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>processor/writeBackData_1_s0/I1</td>
</tr>
<tr>
<td>26.854</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_1_s0/F</td>
</tr>
<tr>
<td>28.648</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.861, 31.197%; route: 16.083, 56.622%; tC2Q: 3.460, 12.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>17.523</td>
<td>4.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>processor_rdata_26_s6/I0</td>
</tr>
<tr>
<td>18.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_26_s6/F</td>
</tr>
<tr>
<td>20.948</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>processor/writeBackData_2_s16/I0</td>
</tr>
<tr>
<td>21.573</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_2_s16/F</td>
</tr>
<tr>
<td>21.992</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>processor/writeBackData_2_s2/I1</td>
</tr>
<tr>
<td>22.618</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_2_s2/F</td>
</tr>
<tr>
<td>24.562</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>processor/writeBackData_2_s0/I1</td>
</tr>
<tr>
<td>25.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_2_s0/F</td>
</tr>
<tr>
<td>28.203</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.177, 29.246%; route: 16.322, 58.379%; tC2Q: 3.460, 12.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>17.523</td>
<td>4.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>processor_rdata_26_s6/I0</td>
</tr>
<tr>
<td>18.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_26_s6/F</td>
</tr>
<tr>
<td>19.645</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>processor/writeBackData_10_s6/I1</td>
</tr>
<tr>
<td>20.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_10_s6/F</td>
</tr>
<tr>
<td>22.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>processor/writeBackData_10_s2/I2</td>
</tr>
<tr>
<td>22.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_10_s2/F</td>
</tr>
<tr>
<td>24.045</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>processor/writeBackData_10_s0/I3</td>
</tr>
<tr>
<td>25.077</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_10_s0/F</td>
</tr>
<tr>
<td>27.851</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.584, 31.094%; route: 15.563, 56.373%; tC2Q: 3.460, 12.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.897</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>processor_rdata_15_s8/I0</td>
</tr>
<tr>
<td>16.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_15_s8/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>processor/writeBackData_7_s8/I0</td>
</tr>
<tr>
<td>19.767</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>19.778</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>23.631</td>
<td>2.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[1][B]</td>
<td>processor/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>24.730</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C12[1][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>27.801</td>
<td>3.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.124, 33.109%; route: 14.973, 54.335%; tC2Q: 3.460, 12.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>17.523</td>
<td>4.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>processor_rdata_26_s6/I0</td>
</tr>
<tr>
<td>18.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_26_s6/F</td>
</tr>
<tr>
<td>20.948</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>processor/writeBackData_2_s16/I0</td>
</tr>
<tr>
<td>21.573</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_2_s16/F</td>
</tr>
<tr>
<td>21.992</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>processor/writeBackData_2_s2/I1</td>
</tr>
<tr>
<td>22.618</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_2_s2/F</td>
</tr>
<tr>
<td>24.562</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>processor/writeBackData_2_s0/I1</td>
</tr>
<tr>
<td>25.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_2_s0/F</td>
</tr>
<tr>
<td>27.702</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.177, 29.780%; route: 15.821, 57.619%; tC2Q: 3.460, 12.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.897</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>processor_rdata_15_s8/I0</td>
</tr>
<tr>
<td>16.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_15_s8/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>processor/writeBackData_7_s8/I0</td>
</tr>
<tr>
<td>19.767</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>19.778</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>23.631</td>
<td>2.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[1][B]</td>
<td>processor/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>24.730</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C12[1][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>27.322</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.124, 33.695%; route: 14.494, 53.528%; tC2Q: 3.460, 12.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>17.523</td>
<td>4.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>processor_rdata_27_s6/I0</td>
</tr>
<tr>
<td>18.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">processor_rdata_27_s6/F</td>
</tr>
<tr>
<td>19.821</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>processor/writeBackData_11_s6/I1</td>
</tr>
<tr>
<td>20.847</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_11_s6/F</td>
</tr>
<tr>
<td>21.266</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>processor/writeBackData_11_s2/I2</td>
</tr>
<tr>
<td>22.298</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_11_s2/F</td>
</tr>
<tr>
<td>24.082</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>processor/writeBackData_11_s0/I3</td>
</tr>
<tr>
<td>24.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_11_s0/F</td>
</tr>
<tr>
<td>27.317</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.578, 31.685%; route: 15.035, 55.535%; tC2Q: 3.460, 12.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.897</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>processor_rdata_15_s8/I0</td>
</tr>
<tr>
<td>16.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_15_s8/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>processor/writeBackData_7_s8/I0</td>
</tr>
<tr>
<td>19.767</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>19.778</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>23.599</td>
<td>2.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][A]</td>
<td>processor/writeBackData_25_s0/I0</td>
</tr>
<tr>
<td>24.225</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C15[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_25_s0/F</td>
</tr>
<tr>
<td>27.296</td>
<td>3.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.651, 31.979%; route: 14.941, 55.231%; tC2Q: 3.460, 12.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.897</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>processor_rdata_15_s8/I0</td>
</tr>
<tr>
<td>16.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_15_s8/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>processor/writeBackData_7_s8/I0</td>
</tr>
<tr>
<td>19.767</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>19.778</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.977</td>
<td>2.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>processor/writeBackData_20_s0/I0</td>
</tr>
<tr>
<td>23.799</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_20_s0/F</td>
</tr>
<tr>
<td>27.221</td>
<td>3.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.847, 32.794%; route: 14.670, 54.380%; tC2Q: 3.460, 12.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.897</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>processor_rdata_15_s8/I0</td>
</tr>
<tr>
<td>16.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_15_s8/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>processor/writeBackData_7_s8/I0</td>
</tr>
<tr>
<td>19.767</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>19.778</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>23.114</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>processor/writeBackData_27_s0/I0</td>
</tr>
<tr>
<td>24.146</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_27_s0/F</td>
</tr>
<tr>
<td>27.068</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.057, 33.765%; route: 14.307, 53.336%; tC2Q: 3.460, 12.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.897</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>processor_rdata_15_s8/I0</td>
</tr>
<tr>
<td>16.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_15_s8/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>processor/writeBackData_7_s8/I0</td>
</tr>
<tr>
<td>19.767</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>19.778</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.657</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>processor/writeBackData_26_s0/I0</td>
</tr>
<tr>
<td>23.479</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_26_s0/F</td>
</tr>
<tr>
<td>26.902</td>
<td>3.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.847, 33.187%; route: 14.351, 53.834%; tC2Q: 3.460, 12.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.897</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>processor_rdata_15_s8/I0</td>
</tr>
<tr>
<td>16.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_15_s8/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>processor/writeBackData_7_s8/I0</td>
</tr>
<tr>
<td>19.767</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>19.778</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.662</td>
<td>1.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>processor/writeBackData_18_s0/I0</td>
</tr>
<tr>
<td>23.694</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_18_s0/F</td>
</tr>
<tr>
<td>26.786</td>
<td>3.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.057, 34.124%; route: 14.025, 52.840%; tC2Q: 3.460, 13.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>17.523</td>
<td>4.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>processor_rdata_27_s6/I0</td>
</tr>
<tr>
<td>18.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">processor_rdata_27_s6/F</td>
</tr>
<tr>
<td>21.278</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>processor/writeBackData_3_s15/I2</td>
</tr>
<tr>
<td>21.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_3_s15/F</td>
</tr>
<tr>
<td>22.240</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>processor/writeBackData_3_s2/I1</td>
</tr>
<tr>
<td>23.062</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_3_s2/F</td>
</tr>
<tr>
<td>23.866</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>processor/writeBackData_3_s0/I1</td>
</tr>
<tr>
<td>24.492</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_3_s0/F</td>
</tr>
<tr>
<td>26.771</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.968, 30.038%; route: 15.099, 56.919%; tC2Q: 3.460, 13.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>16.545</td>
<td>3.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>processor_rdata_29_s6/I0</td>
</tr>
<tr>
<td>17.367</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">processor_rdata_29_s6/F</td>
</tr>
<tr>
<td>19.969</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>processor/writeBackData_13_s3/I1</td>
</tr>
<tr>
<td>20.791</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_13_s3/F</td>
</tr>
<tr>
<td>22.415</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td>processor/writeBackData_13_s1/I1</td>
</tr>
<tr>
<td>23.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_13_s1/F</td>
</tr>
<tr>
<td>23.452</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][B]</td>
<td>processor/writeBackData_13_s0/I2</td>
</tr>
<tr>
<td>24.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C32[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_13_s0/F</td>
</tr>
<tr>
<td>26.697</td>
<td>2.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.570, 32.397%; route: 14.423, 54.523%; tC2Q: 3.460, 13.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>16.540</td>
<td>3.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>processor_rdata_30_s6/I0</td>
</tr>
<tr>
<td>17.362</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_30_s6/F</td>
</tr>
<tr>
<td>19.310</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][A]</td>
<td>processor/writeBackData_14_s3/I1</td>
</tr>
<tr>
<td>20.132</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_14_s3/F</td>
</tr>
<tr>
<td>22.240</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>processor/writeBackData_14_s1/I1</td>
</tr>
<tr>
<td>23.272</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_14_s1/F</td>
</tr>
<tr>
<td>23.278</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>processor/writeBackData_14_s0/I2</td>
</tr>
<tr>
<td>24.100</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_14_s0/F</td>
</tr>
<tr>
<td>26.693</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.570, 32.402%; route: 14.419, 54.516%; tC2Q: 3.460, 13.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>18.012</td>
<td>5.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>processor_rdata_28_s6/I0</td>
</tr>
<tr>
<td>18.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">processor_rdata_28_s6/F</td>
</tr>
<tr>
<td>20.641</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>processor/writeBackData_12_s3/I1</td>
</tr>
<tr>
<td>21.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_12_s3/F</td>
</tr>
<tr>
<td>22.267</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>processor/writeBackData_12_s1/I1</td>
</tr>
<tr>
<td>23.366</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_12_s1/F</td>
</tr>
<tr>
<td>23.371</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td>processor/writeBackData_12_s0/I2</td>
</tr>
<tr>
<td>24.403</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C19[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_12_s0/F</td>
</tr>
<tr>
<td>26.682</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.847, 33.464%; route: 14.131, 53.449%; tC2Q: 3.460, 13.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.897</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>processor_rdata_15_s8/I0</td>
</tr>
<tr>
<td>16.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_15_s8/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>processor/writeBackData_7_s8/I0</td>
</tr>
<tr>
<td>19.767</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>19.778</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>23.599</td>
<td>2.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][A]</td>
<td>processor/writeBackData_25_s0/I0</td>
</tr>
<tr>
<td>24.225</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C15[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_25_s0/F</td>
</tr>
<tr>
<td>26.663</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.651, 32.745%; route: 14.309, 54.159%; tC2Q: 3.460, 13.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.897</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>processor_rdata_15_s8/I0</td>
</tr>
<tr>
<td>16.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_15_s8/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>processor/writeBackData_7_s8/I0</td>
</tr>
<tr>
<td>19.767</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>19.778</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.977</td>
<td>2.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>processor/writeBackData_20_s0/I0</td>
</tr>
<tr>
<td>23.799</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_20_s0/F</td>
</tr>
<tr>
<td>26.561</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.847, 33.616%; route: 14.010, 53.236%; tC2Q: 3.460, 13.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>17.523</td>
<td>4.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>processor_rdata_26_s6/I0</td>
</tr>
<tr>
<td>18.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_26_s6/F</td>
</tr>
<tr>
<td>19.645</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>processor/writeBackData_10_s6/I1</td>
</tr>
<tr>
<td>20.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_10_s6/F</td>
</tr>
<tr>
<td>22.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>processor/writeBackData_10_s2/I2</td>
</tr>
<tr>
<td>22.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_10_s2/F</td>
</tr>
<tr>
<td>24.045</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>processor/writeBackData_10_s0/I3</td>
</tr>
<tr>
<td>25.077</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_10_s0/F</td>
</tr>
<tr>
<td>26.552</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.584, 32.628%; route: 14.264, 54.220%; tC2Q: 3.460, 13.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>18.012</td>
<td>5.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>processor_rdata_28_s6/I0</td>
</tr>
<tr>
<td>18.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">processor_rdata_28_s6/F</td>
</tr>
<tr>
<td>20.641</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>processor/writeBackData_12_s3/I1</td>
</tr>
<tr>
<td>21.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_12_s3/F</td>
</tr>
<tr>
<td>22.267</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>processor/writeBackData_12_s1/I1</td>
</tr>
<tr>
<td>23.366</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_12_s1/F</td>
</tr>
<tr>
<td>23.371</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td>processor/writeBackData_12_s0/I2</td>
</tr>
<tr>
<td>24.403</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C19[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_12_s0/F</td>
</tr>
<tr>
<td>26.511</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.847, 33.680%; route: 13.960, 53.147%; tC2Q: 3.460, 13.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>17.523</td>
<td>4.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>processor_rdata_27_s6/I0</td>
</tr>
<tr>
<td>18.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">processor_rdata_27_s6/F</td>
</tr>
<tr>
<td>21.278</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>processor/writeBackData_3_s15/I2</td>
</tr>
<tr>
<td>21.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_3_s15/F</td>
</tr>
<tr>
<td>22.240</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>processor/writeBackData_3_s2/I1</td>
</tr>
<tr>
<td>23.062</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_3_s2/F</td>
</tr>
<tr>
<td>23.866</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>processor/writeBackData_3_s0/I1</td>
</tr>
<tr>
<td>24.492</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_3_s0/F</td>
</tr>
<tr>
<td>26.430</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.968, 30.428%; route: 14.758, 56.359%; tC2Q: 3.460, 13.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.897</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>processor_rdata_15_s8/I0</td>
</tr>
<tr>
<td>16.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_15_s8/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>processor/writeBackData_7_s8/I0</td>
</tr>
<tr>
<td>19.767</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>19.778</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.785</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>processor/writeBackData_30_s0/I0</td>
</tr>
<tr>
<td>23.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_30_s0/F</td>
</tr>
<tr>
<td>26.426</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.057, 34.592%; route: 13.665, 52.193%; tC2Q: 3.460, 13.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.897</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>processor_rdata_15_s8/I0</td>
</tr>
<tr>
<td>16.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">processor_rdata_15_s8/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>processor/writeBackData_7_s8/I0</td>
</tr>
<tr>
<td>19.767</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>19.778</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>23.114</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>processor/writeBackData_27_s0/I0</td>
</tr>
<tr>
<td>24.146</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_27_s0/F</td>
</tr>
<tr>
<td>26.424</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.057, 34.595%; route: 13.663, 52.189%; tC2Q: 3.460, 13.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>6.137</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][B]</td>
<td>processor/loadstore_addr_3_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C24[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C26[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C27[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C28[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.078</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/SUM</td>
</tr>
<tr>
<td>9.505</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n76_s4/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>16.545</td>
<td>3.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>processor_rdata_29_s6/I0</td>
</tr>
<tr>
<td>17.367</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">processor_rdata_29_s6/F</td>
</tr>
<tr>
<td>19.969</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>processor/writeBackData_13_s3/I1</td>
</tr>
<tr>
<td>20.791</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_13_s3/F</td>
</tr>
<tr>
<td>22.415</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td>processor/writeBackData_13_s1/I1</td>
</tr>
<tr>
<td>23.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_13_s1/F</td>
</tr>
<tr>
<td>23.452</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][B]</td>
<td>processor/writeBackData_13_s0/I2</td>
</tr>
<tr>
<td>24.274</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C32[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_13_s0/F</td>
</tr>
<tr>
<td>26.399</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.570, 32.766%; route: 14.125, 54.005%; tC2Q: 3.460, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>processor/instr_10_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C23[0][B]</td>
<td style=" font-weight:bold;">processor/instr_10_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.260</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.956%; tC2Q: 0.333, 58.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_4_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/n22_s4/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n22_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/n49_s1/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n49_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/n25_s4/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n25_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_6_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/n20_s4/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n20_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/aluShamt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/aluShamt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>processor/aluShamt_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_0_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>processor/n909_s0/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">processor/n909_s0/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>processor/aluShamt_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>processor/aluShamt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>processor/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C12[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_0_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>processor/n2579_s2/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">processor/n2579_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>processor/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>processor/cycles_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/aluShamt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/aluShamt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>processor/aluShamt_4_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_4_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>processor/n905_s0/I3</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">processor/n905_s0/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>processor/aluShamt_4_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>processor/aluShamt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>processor/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>processor/n2577_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">processor/n2577_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>processor/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>processor/cycles_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>processor/cycles_6_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_6_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>processor/n2573_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">processor/n2573_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>processor/cycles_6_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>processor/cycles_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>processor/cycles_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>processor/n2571_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">processor/n2571_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>processor/cycles_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>processor/cycles_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>processor/cycles_12_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_12_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td>processor/n2567_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">processor/n2567_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>processor/cycles_12_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>processor/cycles_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>processor/cycles_14_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_14_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>processor/n2565_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">processor/n2565_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>processor/cycles_14_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>processor/cycles_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>processor/cycles_18_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_18_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][A]</td>
<td>processor/n2561_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">processor/n2561_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>processor/cycles_18_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>processor/cycles_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>processor/cycles_20_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_20_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>processor/n2559_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">processor/n2559_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>processor/cycles_20_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>processor/cycles_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>processor/cycles_24_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_24_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C19[0][A]</td>
<td>processor/n2555_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">processor/n2555_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>processor/cycles_24_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>processor/cycles_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>processor/cycles_26_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_26_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td>processor/n2553_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">processor/n2553_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>processor/cycles_26_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>processor/cycles_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>processor/cycles_30_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_30_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td>processor/n2549_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">processor/n2549_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>processor/cycles_30_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>processor/cycles_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>processor/instr_11_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">processor/instr_11_s0/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.260</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 60.176%; tC2Q: 0.333, 39.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>processor/state_2_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">processor/state_2_s2/Q</td>
</tr>
<tr>
<td>1.034</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td style=" font-weight:bold;">processor/PC_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>processor/PC_14_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>processor/PC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.744%; tC2Q: 0.333, 39.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>processor/state_2_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">processor/state_2_s2/Q</td>
</tr>
<tr>
<td>1.034</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td style=" font-weight:bold;">processor/PC_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>processor/PC_18_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>processor/PC_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.744%; tC2Q: 0.333, 39.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>processor/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">processor/cycles_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>processor/n2578_s/I0</td>
</tr>
<tr>
<td>1.037</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">processor/n2578_s/SUM</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">processor/cycles_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>processor/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>processor/cycles_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>processor/state_2_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">processor/state_2_s2/Q</td>
</tr>
<tr>
<td>1.075</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">processor/PC_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>processor/PC_2_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>processor/PC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.557, 62.569%; tC2Q: 0.333, 37.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>processor/state_2_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">processor/state_2_s2/Q</td>
</tr>
<tr>
<td>1.075</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td style=" font-weight:bold;">processor/PC_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>processor/PC_31_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>processor/PC_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.557, 62.569%; tC2Q: 0.333, 37.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>processor/state_2_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">processor/state_2_s2/Q</td>
</tr>
<tr>
<td>1.098</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">processor/PC_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>processor/PC_17_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>processor/PC_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.580, 63.497%; tC2Q: 0.333, 36.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/PC_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/PC_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/PC_25_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/PC_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/PC_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/PC_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/instr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/instr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/instr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/aluReg_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/aluReg_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/aluReg_5_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/aluReg_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/aluReg_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/aluReg_6_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>my_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>253</td>
<td>clk</td>
<td>4.237</td>
<td>0.262</td>
</tr>
<tr>
<td>104</td>
<td>instr_0[3]</td>
<td>12.450</td>
<td>6.201</td>
</tr>
<tr>
<td>96</td>
<td>instr_0[12]</td>
<td>15.895</td>
<td>4.601</td>
</tr>
<tr>
<td>86</td>
<td>instr[13]</td>
<td>13.813</td>
<td>6.196</td>
</tr>
<tr>
<td>64</td>
<td>instr_0[31]</td>
<td>9.781</td>
<td>4.605</td>
</tr>
<tr>
<td>46</td>
<td>n2012_5</td>
<td>14.066</td>
<td>5.683</td>
</tr>
<tr>
<td>42</td>
<td>instr_0[14]</td>
<td>16.711</td>
<td>4.248</td>
</tr>
<tr>
<td>41</td>
<td>PC_1_7</td>
<td>10.452</td>
<td>2.801</td>
</tr>
<tr>
<td>40</td>
<td>instr_0[4]</td>
<td>11.728</td>
<td>3.449</td>
</tr>
<tr>
<td>38</td>
<td>state[2]</td>
<td>22.805</td>
<td>2.327</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C24</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C20</td>
<td>86.11%</td>
</tr>
<tr>
<td>R14C23</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C18</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C37</td>
<td>84.72%</td>
</tr>
<tr>
<td>R14C19</td>
<td>84.72%</td>
</tr>
<tr>
<td>R12C19</td>
<td>83.33%</td>
</tr>
<tr>
<td>R11C17</td>
<td>83.33%</td>
</tr>
<tr>
<td>R11C19</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C21</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name MAIN_CLK -period 37.037 -waveform {0 18.518} [get_ports {clk_in}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name PLL_CLK -period 33.333 -waveform {0 16.666} [get_nets {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
