###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Aug  2 11:25:32 2016
#  Design:            vin_spc
#  Command:           timeDesign -prePlace -expandedViews
###############################################################
Path 1: MET Setup Check with Pin FS_reg/CP 
Endpoint:   FS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.314 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | FS_reg/D      |   ^   | out[1] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | FS_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.314 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | GD_reg[0]/D   |   ^   | out[2] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | GD_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.314 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | GD_reg[1]/D   |   ^   | out[3] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | GD_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.314 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | GD_reg[2]/D   |   ^   | out[4] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | GD_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin NS_reg/CP 
Endpoint:   NS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.314 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | NS_reg/D      |   ^   | out[5] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | NS_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +--------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin CE_reg/CP 
Endpoint:   CE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.314 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | CE_reg/D      |   ^   | out[6] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | CE_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +--------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.314 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | GS_reg[0]/D   |   ^   | out[7] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | GS_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.314 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | GS_reg[1]/D   |   ^   | out[8] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | GS_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.314 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | GS_reg[2]/D   |   ^   | out[9] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | GS_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | GS_reg[3]/D    |   ^   | out[10] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | GS_reg[3]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/D      (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | IQ_reg/D       |   ^   | out[11] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | IQ_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +--------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | F_reg[0]/D     |   ^   | out[12] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | F_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +----------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | F_reg[1]/D     |   ^   | out[13] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | F_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +----------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | F_reg[2]/D     |   ^   | out[14] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | F_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +----------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | F_reg[3]/D     |   ^   | out[15] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | F_reg[3]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +----------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin CapSel_reg[0]/CP 
Endpoint:   CapSel_reg[0]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[16]/Q   (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |         |          |       |  Time   |   Time   | 
     |-----------------+-------+---------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[16]/CP  |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[16]/Q   |   ^   | out[16] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | CapSel_reg[0]/D |   ^   | out[16] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | CapSel_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +---------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin CapSel_reg[1]/CP 
Endpoint:   CapSel_reg[1]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[17]/Q   (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |         |          |       |  Time   |   Time   | 
     |-----------------+-------+---------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[17]/CP  |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[17]/Q   |   ^   | out[17] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | CapSel_reg[1]/D |   ^   | out[17] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | CapSel_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +---------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin CapSel_reg[2]/CP 
Endpoint:   CapSel_reg[2]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[18]/Q   (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |         |          |       |  Time   |   Time   | 
     |-----------------+-------+---------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[18]/CP  |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[18]/Q   |   ^   | out[18] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | CapSel_reg[2]/D |   ^   | out[18] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | CapSel_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +---------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin CapSel_reg[3]/CP 
Endpoint:   CapSel_reg[3]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[19]/Q   (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |         |          |       |  Time   |   Time   | 
     |-----------------+-------+---------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[19]/CP  |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[19]/Q   |   ^   | out[19] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | CapSel_reg[3]/D |   ^   | out[19] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | CapSel_reg[3]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +---------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin CcompSel_reg[0]/CP 
Endpoint:   CcompSel_reg[0]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[20]/Q     (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[20]/CP    |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[20]/Q     |   ^   | out[20] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | CcompSel_reg[0]/D |   ^   | out[20] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | CcompSel_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin CcompSel_reg[1]/CP 
Endpoint:   CcompSel_reg[1]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[21]/Q     (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[21]/CP    |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[21]/Q     |   ^   | out[21] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | CcompSel_reg[1]/D |   ^   | out[21] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | CcompSel_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin EnRdegHF_reg[0]/CP 
Endpoint:   EnRdegHF_reg[0]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[22]/Q     (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[22]/CP    |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[22]/Q     |   ^   | out[22] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | EnRdegHF_reg[0]/D |   ^   | out[22] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | EnRdegHF_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin EnRdegHF_reg[1]/CP 
Endpoint:   EnRdegHF_reg[1]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[23]/Q     (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[23]/CP    |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[23]/Q     |   ^   | out[23] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | EnRdegHF_reg[1]/D |   ^   | out[23] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | EnRdegHF_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin EnRdeg_reg/CP 
Endpoint:   EnRdeg_reg/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[24]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[24]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[24]/Q  |   ^   | out[24] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | EnRdeg_reg/D   |   ^   | out[24] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |               |       |       |           |       |  Time   |   Time   | 
     |---------------+-------+-------+-----------+-------+---------+----------| 
     | Clk           |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A        |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q        |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | EnRdeg_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin DP_reg[0]/CP 
Endpoint:   DP_reg[0]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[25]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[25]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[25]/Q  |   ^   | out[25] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | DP_reg[0]/D    |   ^   | out[25] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | DP_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin DP_reg[1]/CP 
Endpoint:   DP_reg[1]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[26]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[26]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[26]/Q  |   ^   | out[26] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | DP_reg[1]/D    |   ^   | out[26] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | DP_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin DP_reg[2]/CP 
Endpoint:   DP_reg[2]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[27]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[27]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[27]/Q  |   ^   | out[27] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | DP_reg[2]/D    |   ^   | out[27] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | DP_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin DN_reg[0]/CP 
Endpoint:   DN_reg[0]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[28]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[28]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[28]/Q  |   ^   | out[28] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | DN_reg[0]/D    |   ^   | out[28] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | DN_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin DN_reg[1]/CP 
Endpoint:   DN_reg[1]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[29]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[29]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[29]/Q  |   ^   | out[29] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | DN_reg[1]/D    |   ^   | out[29] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | DN_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +-----------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin EnMF_reg/CP 
Endpoint:   EnMF_reg/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[31]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[31]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[31]/Q  |   ^   | out[31] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | EnMF_reg/D     |   ^   | out[31] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | EnMF_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +----------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin EnHF_reg/CP 
Endpoint:   EnHF_reg/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[30]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[30]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[30]/Q  |   ^   | out[30] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | EnHF_reg/D     |   ^   | out[30] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | EnHF_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +----------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin EnLF_reg/CP 
Endpoint:   EnLF_reg/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[32]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.216
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.684
- Arrival Time                  0.370
= Slack Time                  124.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  124.314 | 
     | out_reg[32]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  124.314 | 
     | out_reg[32]/Q  |   ^   | out[32] | DFCX1_HV | 0.370 |   0.370 |  124.684 | 
     | EnLF_reg/D     |   ^   | out[32] | DFCX6_HV | 0.000 |   0.370 |  124.684 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    0.686 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.686 | 
     | EnLF_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.686 | 
     +----------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        125.000
- Setup                         0.207
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.693
- Arrival Time                  0.345
= Slack Time                  124.348
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  124.348 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  124.348 | 
     | out_reg[0]/Q  |   ^   | out[0] | DFCX1_HV | 0.345 |   0.345 |  124.693 | 
     | RE_reg/D      |   ^   | out[0] | DFCX6_HV | 0.000 |   0.345 |  124.693 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    0.652 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    0.652 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    0.652 | 
     | RE_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    0.652 | 
     +--------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin count_reg[5]/CP 
Endpoint:   count_reg[5]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.249
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.651
- Arrival Time                  1.760
= Slack Time                  247.892
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |  247.892 | 
     | count_reg[0]/CP |   ^   | Clk      | DFPX3_HV   | 0.000 |   0.000 |  247.892 | 
     | count_reg[0]/Q  |   v   | count[0] | DFPX3_HV   | 0.403 |   0.403 |  248.295 | 
     | g139/B          |   v   | count[0] | NOR2XL_HV  | 0.000 |   0.403 |  248.295 | 
     | g139/Q          |   ^   | n_47     | NOR2XL_HV  | 0.554 |   0.957 |  248.849 | 
     | g144/B          |   ^   | n_47     | NAND2XL_HV | 0.000 |   0.957 |  248.849 | 
     | g144/Q          |   v   | n_1      | NAND2XL_HV | 0.108 |   1.065 |  248.957 | 
     | g138/A          |   v   | n_1      | NOR2XL_HV  | 0.000 |   1.065 |  248.957 | 
     | g138/Q          |   ^   | n_5      | NOR2XL_HV  | 0.463 |   1.528 |  249.420 | 
     | g131/B          |   ^   | n_5      | XOR2X1_HV  | 0.000 |   1.528 |  249.420 | 
     | g131/Q          |   ^   | n_8      | XOR2X1_HV  | 0.231 |   1.760 |  249.651 | 
     | count_reg[5]/D  |   ^   | n_8      | DFPX3_HV   | 0.000 |   1.760 |  249.651 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -247.892 | 
     | count_reg[5]/CP |   ^   | Clk   | DFPX3_HV | 0.000 |   0.000 | -247.892 | 
     +-------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.219
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.681
- Arrival Time                  1.707
= Slack Time                  247.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |  247.974 | 
     | count_reg[0]/CP |   ^   | Clk      | DFPX3_HV   | 0.000 |   0.000 |  247.974 | 
     | count_reg[0]/Q  |   v   | count[0] | DFPX3_HV   | 0.403 |   0.403 |  248.377 | 
     | g139/B          |   v   | count[0] | NOR2XL_HV  | 0.000 |   0.403 |  248.377 | 
     | g139/Q          |   ^   | n_47     | NOR2XL_HV  | 0.554 |   0.957 |  248.931 | 
     | g144/B          |   ^   | n_47     | NAND2XL_HV | 0.000 |   0.957 |  248.931 | 
     | g144/Q          |   v   | n_1      | NAND2XL_HV | 0.108 |   1.065 |  249.040 | 
     | g138/A          |   v   | n_1      | NOR2XL_HV  | 0.000 |   1.065 |  249.040 | 
     | g138/Q          |   ^   | n_5      | NOR2XL_HV  | 0.463 |   1.528 |  249.503 | 
     | g136/B1         |   ^   | n_5      | AO21X3_HV  | 0.000 |   1.528 |  249.503 | 
     | g136/Q          |   ^   | n_7      | AO21X3_HV  | 0.179 |   1.707 |  249.681 | 
     | count_reg[4]/D  |   ^   | n_7      | DFCX1_HV   | 0.000 |   1.707 |  249.681 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -247.974 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -247.974 | 
     +-------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.237
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.663
- Arrival Time                  1.285
= Slack Time                  248.378
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |  248.378 | 
     | count_reg[0]/CP |   ^   | Clk      | DFPX3_HV   | 0.000 |   0.000 |  248.378 | 
     | count_reg[0]/Q  |   v   | count[0] | DFPX3_HV   | 0.403 |   0.403 |  248.781 | 
     | g139/B          |   v   | count[0] | NOR2XL_HV  | 0.000 |   0.403 |  248.781 | 
     | g139/Q          |   ^   | n_47     | NOR2XL_HV  | 0.554 |   0.957 |  249.335 | 
     | g143/A          |   ^   | n_47     | NAND2XL_HV | 0.000 |   0.957 |  249.335 | 
     | g143/Q          |   v   | n_2      | NAND2XL_HV | 0.178 |   1.135 |  249.513 | 
     | g140/A          |   v   | n_2      | XNOR2X2_HV | 0.000 |   1.135 |  249.513 | 
     | g140/Q          |   ^   | n_6      | XNOR2X2_HV | 0.150 |   1.285 |  249.663 | 
     | count_reg[3]/D  |   ^   | n_6      | DFCX1_HV   | 0.000 |   1.285 |  249.663 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -248.378 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -248.378 | 
     +-------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.241
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.659
- Arrival Time                  1.187
= Slack Time                  248.472
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |  248.473 | 
     | count_reg[0]/CP |   ^   | Clk      | DFPX3_HV  | 0.000 |   0.000 |  248.473 | 
     | count_reg[0]/Q  |   v   | count[0] | DFPX3_HV  | 0.403 |   0.403 |  248.876 | 
     | g139/B          |   v   | count[0] | NOR2XL_HV | 0.000 |   0.403 |  248.876 | 
     | g139/Q          |   ^   | n_47     | NOR2XL_HV | 0.554 |   0.957 |  249.429 | 
     | g142/B          |   ^   | n_47     | XOR2X1_HV | 0.000 |   0.957 |  249.429 | 
     | g142/Q          |   ^   | n_3      | XOR2X1_HV | 0.230 |   1.187 |  249.659 | 
     | count_reg[2]/D  |   ^   | n_3      | DFCX1_HV  | 0.000 |   1.187 |  249.659 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -248.472 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -248.472 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.669
- Arrival Time                  0.568
= Slack Time                  249.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |  249.101 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.000 |   0.000 |  249.101 | 
     | count_reg[1]/Q  |   ^   | count[1] | DFCX1_HV   | 0.417 |   0.417 |  249.518 | 
     | g141/B          |   ^   | count[1] | XNOR2X2_HV | 0.000 |   0.417 |  249.518 | 
     | g141/Q          |   ^   | n_4      | XNOR2X2_HV | 0.151 |   0.568 |  249.669 | 
     | count_reg[1]/D  |   ^   | n_4      | DFCX1_HV   | 0.000 |   0.568 |  249.669 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -249.101 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -249.101 | 
     +-------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.228
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.672
- Arrival Time                  0.541
= Slack Time                  249.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  249.131 | 
     | count_reg[0]/CP |   ^   | Clk   | DFPX3_HV | 0.000 |   0.000 |  249.131 | 
     | count_reg[0]/QN |   ^   | n_0   | DFPX3_HV | 0.541 |   0.541 |  249.672 | 
     | count_reg[0]/D  |   ^   | n_0   | DFPX3_HV | 0.000 |   0.541 |  249.672 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -249.131 | 
     | count_reg[0]/CP |   ^   | Clk   | DFPX3_HV | 0.000 |   0.000 | -249.131 | 
     +-------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.669
- Arrival Time                  0.370
= Slack Time                  249.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.299 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  249.299 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1_HV | 0.370 |   0.370 |  249.669 | 
     | out_reg[0]/D  |   ^   | out[1] | DFCX1_HV | 0.000 |   0.370 |  249.669 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.299 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -249.299 | 
     +-----------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.669
- Arrival Time                  0.370
= Slack Time                  249.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.299 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  249.299 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1_HV | 0.370 |   0.370 |  249.669 | 
     | out_reg[1]/D  |   ^   | out[2] | DFCX1_HV | 0.000 |   0.370 |  249.669 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.299 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -249.299 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.669
- Arrival Time                  0.370
= Slack Time                  249.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.299 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  249.299 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1_HV | 0.370 |   0.370 |  249.669 | 
     | out_reg[2]/D  |   ^   | out[3] | DFCX1_HV | 0.000 |   0.370 |  249.669 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.299 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -249.299 | 
     +-----------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.669
- Arrival Time                  0.370
= Slack Time                  249.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.299 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  249.299 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1_HV | 0.370 |   0.370 |  249.669 | 
     | out_reg[3]/D  |   ^   | out[4] | DFCX1_HV | 0.000 |   0.370 |  249.669 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.299 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -249.299 | 
     +-----------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin out_reg[4]/CP 
Endpoint:   out_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.669
- Arrival Time                  0.370
= Slack Time                  249.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.299 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  249.299 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1_HV | 0.370 |   0.370 |  249.669 | 
     | out_reg[4]/D  |   ^   | out[5] | DFCX1_HV | 0.000 |   0.370 |  249.669 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.299 | 
     | out_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -249.299 | 
     +-----------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin out_reg[5]/CP 
Endpoint:   out_reg[5]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.669
- Arrival Time                  0.370
= Slack Time                  249.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.299 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  249.299 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1_HV | 0.370 |   0.370 |  249.669 | 
     | out_reg[5]/D  |   ^   | out[6] | DFCX1_HV | 0.000 |   0.370 |  249.669 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.299 | 
     | out_reg[5]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -249.299 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin out_reg[6]/CP 
Endpoint:   out_reg[6]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.669
- Arrival Time                  0.370
= Slack Time                  249.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.299 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  249.299 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1_HV | 0.370 |   0.370 |  249.669 | 
     | out_reg[6]/D  |   ^   | out[7] | DFCX1_HV | 0.000 |   0.370 |  249.669 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.299 | 
     | out_reg[6]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -249.299 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.669
- Arrival Time                  0.370
= Slack Time                  249.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.299 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  249.299 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1_HV | 0.370 |   0.370 |  249.669 | 
     | out_reg[7]/D  |   ^   | out[8] | DFCX1_HV | 0.000 |   0.370 |  249.669 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.299 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -249.299 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin out_reg[8]/CP 
Endpoint:   out_reg[8]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.669
- Arrival Time                  0.370
= Slack Time                  249.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.299 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.000 |   0.000 |  249.299 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1_HV | 0.370 |   0.370 |  249.669 | 
     | out_reg[8]/D  |   ^   | out[9] | DFCX1_HV | 0.000 |   0.370 |  249.669 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.299 | 
     | out_reg[8]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -249.299 | 
     +-----------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin out_reg[9]/CP 
Endpoint:   out_reg[9]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.669
- Arrival Time                  0.370
= Slack Time                  249.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.299 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  249.299 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1_HV | 0.370 |   0.370 |  249.669 | 
     | out_reg[9]/D   |   ^   | out[10] | DFCX1_HV | 0.000 |   0.370 |  249.669 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.299 | 
     | out_reg[9]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -249.299 | 
     +-----------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin out_reg[10]/CP 
Endpoint:   out_reg[10]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.669
- Arrival Time                  0.370
= Slack Time                  249.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.299 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1_HV | 0.000 |   0.000 |  249.299 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1_HV | 0.370 |   0.370 |  249.669 | 
     | out_reg[10]/D  |   ^   | out[11] | DFCX1_HV | 0.000 |   0.370 |  249.669 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.299 | 
     | out_reg[10]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 | -249.299 | 
     +------------------------------------------------------------------------+ 

