Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Thu Dec  8 17:32:44 2016
| Host         : Leviathan running 64-bit Arch Linux
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file unity_wrapper_timing_summary_routed.rpt -rpx unity_wrapper_timing_summary_routed.rpx
| Design       : unity_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaled_CLK_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/scaled_CLK_reg/Q (HIGH)

 There are 380 register/latch pins with no clock driven by root clock pin: unity_i/PID_0/U0/scaled_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1265 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -89.568    -2422.869                    613                 5484        0.050        0.000                      0                 5484        1.100        0.000                       0                  1627  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 10.000}       20.000          50.000          
clk_fpga_1   {0.000 2.500}        5.000           200.000         
  CLKFBIN    {0.000 2.500}        5.000           200.000         
  clk_uart   {0.000 5.208}        10.417          96.000          
  unity_clk  {0.000 10.000}       20.000          50.000          
clk_fpga_2   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                     17.845        0.000                       0                     1  
clk_fpga_1        -89.568    -1768.245                    297                 3356        0.052        0.000                      0                 3356        1.100        0.000                       0                   874  
  CLKFBIN                                                                                                                                                       3.751        0.000                       0                     2  
  clk_uart          3.999        0.000                      0                  134        0.186        0.000                      0                  134        3.958        0.000                       0                    79  
  unity_clk         4.566        0.000                      0                 1740        0.067        0.000                      0                 1740        8.750        0.000                       0                   671  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
unity_clk     clk_fpga_1         -4.623     -494.935                    297                  297        1.193        0.000                      0                  297  
unity_clk     clk_uart           -3.172      -96.592                     37                   37        0.050        0.000                      0                   37  
clk_fpga_1    unity_clk          -0.761       -1.565                      4                   32        0.064        0.000                      0                   32  
clk_uart      unity_clk          -2.629      -36.323                     17                   17        0.050        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  unity_clk          clk_fpga_1              -1.160       -6.698                      6                    6        1.542        0.000                      0                    6  
**async_default**  unity_clk          clk_uart                -2.962      -25.337                      9                    9        0.283        0.000                      0                    9  
**async_default**  unity_clk          unity_clk               14.245        0.000                      0                   37        0.806        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  unity_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :          297  Failing Endpoints,  Worst Slack      -89.568ns,  Total Violation    -1768.245ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -89.568ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        94.347ns  (logic 63.177ns (66.963%)  route 31.170ns (33.037%))
  Logic Levels:           339  (CARRY4=305 LUT1=1 LUT2=30 LUT3=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.675     2.983    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X18Y0          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDSE (Prop_fdse_C_Q)         0.456     3.439 f  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/Q
                         net (fo=35, routed)          0.447     3.886    unity_i/PERIOD_TO_RPM_0/U0/PERIOD_IN[1]
    SLICE_X16Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157/O
                         net (fo=1, routed)           0.000     4.010    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.660 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.660    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.777 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.777    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.894 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.894    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.011 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.011    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.128 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.128    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.245 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.245    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.616 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          0.976     6.592    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13_n_3
    SLICE_X15Y1          LUT2 (Prop_lut2_I1_O)        0.367     6.959 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150/O
                         net (fo=1, routed)           0.000     6.959    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.509    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107/CO[3]
                         net (fo=1, routed)           0.000     7.623    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.737    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000     7.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.965    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.079    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.193    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.307    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.464 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3/CO[1]
                         net (fo=35, routed)          0.906     9.370    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3_n_2
    SLICE_X14Y0          LUT2 (Prop_lut2_I1_O)        0.329     9.699 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146/O
                         net (fo=1, routed)           0.000     9.699    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.249    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    10.363    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.477    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.591    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.705    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.819    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_1/CO[1]
                         net (fo=36, routed)          1.169    12.394    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[31]
    SLICE_X13Y0          LUT2 (Prop_lut2_I1_O)        0.329    12.723 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42/O
                         net (fo=1, routed)           0.000    12.723    unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.273 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.273    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.387 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.387    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.501 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.501    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.615    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_1/CO[1]
                         net (fo=37, routed)          0.990    15.239    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[30]
    SLICE_X12Y0          LUT2 (Prop_lut2_I1_O)        0.329    15.568 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43/O
                         net (fo=1, routed)           0.000    15.568    unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.101 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.101    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.218 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.218    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.335 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.335    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.452 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.452    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.569 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.569    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.686 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.686    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.803 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.803    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_1/CO[1]
                         net (fo=37, routed)          0.878    17.977    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[29]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.332    18.309 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43/O
                         net (fo=1, routed)           0.000    18.309    unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.859 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.859    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.973    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.087    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.201    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.315    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.429 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.429    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.657    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.835 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.091    20.926    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[28]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.329    21.255 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    21.255    unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.631 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.631    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.748 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.748    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.629 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_1/CO[1]
                         net (fo=37, routed)          0.688    23.316    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[27]
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.332    23.648 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43/O
                         net (fo=1, routed)           0.000    23.648    unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.198 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.198    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.312 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.312    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.426    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.540 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.540    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.654 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.654    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.768 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.768    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.882 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.882    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.996 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.996    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.174 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.874    26.048    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[26]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.329    26.377 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    26.377    unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.910 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.910    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.027 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.027    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.144 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.144    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.261 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.261    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.378    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.495 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.495    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.908 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.705    28.613    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[25]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.332    28.945 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    28.945    unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.478 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.478    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.595 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.595    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.712 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.712    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.829    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.946 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.063 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.063    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.180 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.180    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.297 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.306    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.485 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.833    31.318    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[24]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.332    31.650 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43/O
                         net (fo=1, routed)           0.000    31.650    unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.200 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.200    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.314    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.428 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.437    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.551    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.665    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.893 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.893    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.007 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.007    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    34.232    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[23]
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.329    34.561 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40/O
                         net (fo=1, routed)           0.000    34.561    unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.937 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.937    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.054 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.054    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.171 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.171    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.288 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.288    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.405 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.405    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.522 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.522    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.639 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.639    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.756 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.756    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.935 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.842    36.777    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[22]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.332    37.109 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43/O
                         net (fo=1, routed)           0.000    37.109    unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.659 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.659    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.773    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.887    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.001    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.115 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.115    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.343 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.343    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.457 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.457    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.635 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.865    39.500    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[21]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.329    39.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43/O
                         net (fo=1, routed)           0.000    39.829    unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.479 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.479    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.596 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.596    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.713 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.713    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.830 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.830    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.947 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.947    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.064 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.064    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.181 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.181    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.360 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.831    42.191    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[20]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.332    42.523 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43/O
                         net (fo=1, routed)           0.000    42.523    unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.073 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.073    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.187 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.187    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.301 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.301    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.415 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.415    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.529 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.529    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.643 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.643    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.871 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.871    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.049 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.868    44.917    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[19]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.329    45.246 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43/O
                         net (fo=1, routed)           0.000    45.246    unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.896    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.013 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.013    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.130 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.001    46.131    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.365    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.482 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.482    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.599 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.599    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    46.778 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          0.790    47.568    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[18]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.332    47.900 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43/O
                         net (fo=1, routed)           0.000    47.900    unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.564 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.564    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.678 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.678    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.792 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.792    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.906 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.906    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.020    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.134 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.134    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.918    50.344    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[17]
    SLICE_X7Y54          LUT2 (Prop_lut2_I1_O)        0.329    50.673 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    50.673    unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.223 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.223    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.337    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.451    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.565 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.565    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.679 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.679    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.793 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.793    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.907 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.907    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.021 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.021    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.199 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.961    53.160    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[16]
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.329    53.489 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43/O
                         net (fo=1, routed)           0.000    53.489    unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.022 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.022    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.139 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.139    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.256 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.256    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.373 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.373    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.607 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.724 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.724    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.841 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.841    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    55.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.989    56.009    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[15]
    SLICE_X5Y63          LUT2 (Prop_lut2_I1_O)        0.332    56.341 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    56.341    unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.891 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.891    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.005 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.005    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.119 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.119    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.233 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.233    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.347 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.347    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.575 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.575    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.689 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.689    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.867 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.915    58.782    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[14]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.329    59.111 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    59.111    unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.644 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.644    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.761 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.761    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.878 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.878    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.995 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.995    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.112 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.112    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.346 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.346    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.463 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009    60.472    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.651 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.907    61.558    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[13]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    61.890 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    61.890    unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.440 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.440    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.554    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    62.677    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.791 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.791    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.905 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.905    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.019 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.019    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.133    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.247    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.425 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.823    64.248    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[12]
    SLICE_X6Y75          LUT2 (Prop_lut2_I1_O)        0.329    64.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    64.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.110 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.110    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.227    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.344 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.344    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.578 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.578    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.695 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.695    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.812 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.812    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.929 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.929    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.930    67.038    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[11]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.332    67.370 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43/O
                         net (fo=1, routed)           0.000    67.370    unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.034 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.034    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.148 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.148    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.262 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.262    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.376 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.376    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.604 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.604    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.718 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.718    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          1.158    70.054    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[10]
    SLICE_X7Y76          LUT2 (Prop_lut2_I1_O)        0.329    70.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43/O
                         net (fo=1, routed)           0.000    70.383    unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.161 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.161    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.275 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.275    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.389 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.389    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.503 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.503    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.731 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.731    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.909 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          1.025    72.935    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[9]
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.329    73.264 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43/O
                         net (fo=1, routed)           0.000    73.264    unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.814 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.814    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.928 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.928    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.042 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.042    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.156 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.156    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.270 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.270    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.384 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.384    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.498 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.498    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    74.790 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_1/CO[1]
                         net (fo=37, routed)          0.989    75.778    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[8]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.329    76.107 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43/O
                         net (fo=1, routed)           0.000    76.107    unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.640 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.640    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.874 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.874    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.991 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.991    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.108    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.225    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.342 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.342    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.459 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.459    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.638 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.879    78.518    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[7]
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.332    78.850 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43/O
                         net (fo=1, routed)           0.000    78.850    unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.383    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.500 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.500    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.734 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.734    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.968 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.968    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.085 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.085    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.202 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.202    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.381 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.865    81.245    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[6]
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.332    81.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[5]_i_38/O
                         net (fo=1, routed)           0.000    81.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[5]_i_38_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.127 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.127    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_30_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.241    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_25_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.355    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_20_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.469    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_15_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.583    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_10_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.697    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_5_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.811    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    82.989 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_1/CO[1]
                         net (fo=37, routed)          1.013    84.003    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[5]
    SLICE_X12Y90         LUT2 (Prop_lut2_I1_O)        0.329    84.332 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[4]_i_43/O
                         net (fo=1, routed)           0.000    84.332    unity_i/PERIOD_TO_RPM_0/U0/tmp[4]_i_43_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_35_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_30_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_25_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_20_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_15_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_10_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.567 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.567    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_5_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.684 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.684    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_2_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    85.863 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_1/CO[1]
                         net (fo=37, routed)          1.098    86.961    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[4]
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.332    87.293 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[3]_i_43/O
                         net (fo=1, routed)           0.000    87.293    unity_i/PERIOD_TO_RPM_0/U0/tmp[3]_i_43_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_35_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_30_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_25_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.185    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_20_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.299 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.299    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_15_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.413    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_10_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.527    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_5_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    88.641    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_2_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    88.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_1/CO[1]
                         net (fo=37, routed)          0.929    89.748    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[3]
    SLICE_X16Y91         LUT2 (Prop_lut2_I1_O)        0.329    90.077 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[2]_i_43/O
                         net (fo=1, routed)           0.000    90.077    unity_i/PERIOD_TO_RPM_0/U0/tmp[2]_i_43_n_0
    SLICE_X16Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.610 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.610    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_35_n_0
    SLICE_X16Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.727 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.727    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_30_n_0
    SLICE_X16Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.844 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.844    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_25_n_0
    SLICE_X16Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.961 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.961    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_20_n_0
    SLICE_X16Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.078 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    91.078    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_15_n_0
    SLICE_X16Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.195 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    91.195    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_10_n_0
    SLICE_X16Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.312 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.312    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_5_n_0
    SLICE_X16Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.429 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    91.429    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_2_n_0
    SLICE_X16Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    91.608 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_1/CO[1]
                         net (fo=37, routed)          0.912    92.520    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[2]
    SLICE_X17Y91         LUT2 (Prop_lut2_I1_O)        0.332    92.852 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[1]_i_43/O
                         net (fo=1, routed)           0.000    92.852    unity_i/PERIOD_TO_RPM_0/U0/tmp[1]_i_43_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.402 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    93.402    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_35_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.516 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.516    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_30_n_0
    SLICE_X17Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.630 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    93.630    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_25_n_0
    SLICE_X17Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.744 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.744    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_20_n_0
    SLICE_X17Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.858 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.858    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_15_n_0
    SLICE_X17Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.972 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.972    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_10_n_0
    SLICE_X17Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.086 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    94.086    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_5_n_0
    SLICE_X17Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.200 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    94.200    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_2_n_0
    SLICE_X17Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    94.378 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_1/CO[1]
                         net (fo=37, routed)          1.022    95.400    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[1]
    SLICE_X18Y91         LUT2 (Prop_lut2_I1_O)        0.329    95.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[0]_i_43/O
                         net (fo=1, routed)           0.000    95.729    unity_i/PERIOD_TO_RPM_0/U0/tmp[0]_i_43_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.261 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.261    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_34_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.375 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.375    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_29_n_0
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.489 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.489    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_24_n_0
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.603 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.603    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_19_n_0
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.717 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.717    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_14_n_0
    SLICE_X18Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.831 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.831    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_9_n_0
    SLICE_X18Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.945 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    96.945    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_4_n_0
    SLICE_X18Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.059 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.059    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_2_n_0
    SLICE_X18Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.330 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    97.330    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[0]
    SLICE_X18Y99         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.491     7.683    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X18Y99         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]/C
                         clock pessimism              0.116     7.799    
                         clock uncertainty           -0.083     7.716    
    SLICE_X18Y99         FDRE (Setup_fdre_C_D)        0.046     7.762    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                         -97.330    
  -------------------------------------------------------------------
                         slack                                -89.568    

Slack (VIOLATED) :        -86.645ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        91.395ns  (logic 61.247ns (67.014%)  route 30.148ns (32.986%))
  Logic Levels:           329  (CARRY4=296 LUT1=1 LUT2=29 LUT3=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.675     2.983    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X18Y0          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDSE (Prop_fdse_C_Q)         0.456     3.439 f  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/Q
                         net (fo=35, routed)          0.447     3.886    unity_i/PERIOD_TO_RPM_0/U0/PERIOD_IN[1]
    SLICE_X16Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157/O
                         net (fo=1, routed)           0.000     4.010    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.660 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.660    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.777 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.777    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.894 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.894    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.011 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.011    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.128 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.128    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.245 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.245    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.616 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          0.976     6.592    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13_n_3
    SLICE_X15Y1          LUT2 (Prop_lut2_I1_O)        0.367     6.959 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150/O
                         net (fo=1, routed)           0.000     6.959    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.509    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107/CO[3]
                         net (fo=1, routed)           0.000     7.623    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.737    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000     7.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.965    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.079    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.193    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.307    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.464 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3/CO[1]
                         net (fo=35, routed)          0.906     9.370    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3_n_2
    SLICE_X14Y0          LUT2 (Prop_lut2_I1_O)        0.329     9.699 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146/O
                         net (fo=1, routed)           0.000     9.699    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.249    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    10.363    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.477    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.591    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.705    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.819    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_1/CO[1]
                         net (fo=36, routed)          1.169    12.394    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[31]
    SLICE_X13Y0          LUT2 (Prop_lut2_I1_O)        0.329    12.723 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42/O
                         net (fo=1, routed)           0.000    12.723    unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.273 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.273    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.387 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.387    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.501 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.501    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.615    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_1/CO[1]
                         net (fo=37, routed)          0.990    15.239    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[30]
    SLICE_X12Y0          LUT2 (Prop_lut2_I1_O)        0.329    15.568 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43/O
                         net (fo=1, routed)           0.000    15.568    unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.101 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.101    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.218 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.218    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.335 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.335    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.452 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.452    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.569 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.569    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.686 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.686    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.803 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.803    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_1/CO[1]
                         net (fo=37, routed)          0.878    17.977    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[29]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.332    18.309 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43/O
                         net (fo=1, routed)           0.000    18.309    unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.859 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.859    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.973    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.087    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.201    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.315    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.429 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.429    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.657    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.835 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.091    20.926    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[28]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.329    21.255 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    21.255    unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.631 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.631    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.748 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.748    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.629 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_1/CO[1]
                         net (fo=37, routed)          0.688    23.316    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[27]
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.332    23.648 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43/O
                         net (fo=1, routed)           0.000    23.648    unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.198 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.198    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.312 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.312    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.426    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.540 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.540    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.654 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.654    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.768 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.768    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.882 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.882    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.996 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.996    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.174 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.874    26.048    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[26]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.329    26.377 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    26.377    unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.910 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.910    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.027 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.027    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.144 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.144    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.261 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.261    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.378    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.495 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.495    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.908 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.705    28.613    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[25]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.332    28.945 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    28.945    unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.478 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.478    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.595 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.595    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.712 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.712    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.829    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.946 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.063 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.063    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.180 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.180    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.297 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.306    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.485 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.833    31.318    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[24]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.332    31.650 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43/O
                         net (fo=1, routed)           0.000    31.650    unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.200 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.200    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.314    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.428 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.437    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.551    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.665    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.893 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.893    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.007 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.007    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    34.232    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[23]
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.329    34.561 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40/O
                         net (fo=1, routed)           0.000    34.561    unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.937 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.937    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.054 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.054    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.171 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.171    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.288 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.288    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.405 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.405    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.522 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.522    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.639 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.639    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.756 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.756    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.935 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.842    36.777    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[22]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.332    37.109 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43/O
                         net (fo=1, routed)           0.000    37.109    unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.659 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.659    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.773    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.887    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.001    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.115 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.115    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.343 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.343    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.457 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.457    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.635 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.865    39.500    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[21]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.329    39.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43/O
                         net (fo=1, routed)           0.000    39.829    unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.479 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.479    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.596 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.596    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.713 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.713    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.830 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.830    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.947 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.947    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.064 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.064    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.181 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.181    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.360 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.831    42.191    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[20]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.332    42.523 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43/O
                         net (fo=1, routed)           0.000    42.523    unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.073 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.073    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.187 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.187    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.301 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.301    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.415 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.415    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.529 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.529    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.643 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.643    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.871 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.871    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.049 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.868    44.917    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[19]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.329    45.246 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43/O
                         net (fo=1, routed)           0.000    45.246    unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.896    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.013 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.013    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.130 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.001    46.131    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.365    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.482 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.482    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.599 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.599    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    46.778 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          0.790    47.568    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[18]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.332    47.900 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43/O
                         net (fo=1, routed)           0.000    47.900    unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.564 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.564    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.678 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.678    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.792 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.792    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.906 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.906    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.020    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.134 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.134    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.918    50.344    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[17]
    SLICE_X7Y54          LUT2 (Prop_lut2_I1_O)        0.329    50.673 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    50.673    unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.223 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.223    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.337    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.451    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.565 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.565    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.679 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.679    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.793 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.793    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.907 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.907    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.021 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.021    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.199 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.961    53.160    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[16]
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.329    53.489 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43/O
                         net (fo=1, routed)           0.000    53.489    unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.022 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.022    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.139 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.139    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.256 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.256    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.373 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.373    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.607 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.724 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.724    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.841 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.841    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    55.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.989    56.009    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[15]
    SLICE_X5Y63          LUT2 (Prop_lut2_I1_O)        0.332    56.341 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    56.341    unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.891 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.891    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.005 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.005    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.119 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.119    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.233 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.233    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.347 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.347    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.575 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.575    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.689 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.689    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.867 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.915    58.782    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[14]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.329    59.111 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    59.111    unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.644 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.644    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.761 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.761    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.878 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.878    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.995 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.995    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.112 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.112    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.346 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.346    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.463 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009    60.472    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.651 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.907    61.558    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[13]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    61.890 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    61.890    unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.440 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.440    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.554    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    62.677    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.791 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.791    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.905 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.905    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.019 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.019    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.133    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.247    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.425 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.823    64.248    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[12]
    SLICE_X6Y75          LUT2 (Prop_lut2_I1_O)        0.329    64.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    64.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.110 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.110    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.227    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.344 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.344    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.578 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.578    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.695 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.695    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.812 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.812    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.929 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.929    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.930    67.038    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[11]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.332    67.370 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43/O
                         net (fo=1, routed)           0.000    67.370    unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.034 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.034    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.148 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.148    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.262 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.262    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.376 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.376    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.604 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.604    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.718 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.718    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          1.158    70.054    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[10]
    SLICE_X7Y76          LUT2 (Prop_lut2_I1_O)        0.329    70.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43/O
                         net (fo=1, routed)           0.000    70.383    unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.161 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.161    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.275 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.275    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.389 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.389    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.503 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.503    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.731 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.731    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.909 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          1.025    72.935    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[9]
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.329    73.264 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43/O
                         net (fo=1, routed)           0.000    73.264    unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.814 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.814    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.928 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.928    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.042 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.042    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.156 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.156    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.270 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.270    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.384 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.384    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.498 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.498    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    74.790 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_1/CO[1]
                         net (fo=37, routed)          0.989    75.778    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[8]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.329    76.107 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43/O
                         net (fo=1, routed)           0.000    76.107    unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.640 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.640    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.874 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.874    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.991 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.991    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.108    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.225    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.342 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.342    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.459 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.459    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.638 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.879    78.518    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[7]
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.332    78.850 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43/O
                         net (fo=1, routed)           0.000    78.850    unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.383    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.500 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.500    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.734 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.734    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.968 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.968    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.085 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.085    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.202 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.202    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.381 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.865    81.245    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[6]
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.332    81.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[5]_i_38/O
                         net (fo=1, routed)           0.000    81.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[5]_i_38_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.127 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.127    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_30_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.241    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_25_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.355    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_20_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.469    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_15_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.583    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_10_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.697    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_5_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.811    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    82.989 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_1/CO[1]
                         net (fo=37, routed)          1.013    84.003    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[5]
    SLICE_X12Y90         LUT2 (Prop_lut2_I1_O)        0.329    84.332 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[4]_i_43/O
                         net (fo=1, routed)           0.000    84.332    unity_i/PERIOD_TO_RPM_0/U0/tmp[4]_i_43_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_35_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_30_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_25_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_20_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_15_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_10_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.567 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.567    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_5_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.684 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.684    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_2_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    85.863 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_1/CO[1]
                         net (fo=37, routed)          1.098    86.961    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[4]
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.332    87.293 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[3]_i_43/O
                         net (fo=1, routed)           0.000    87.293    unity_i/PERIOD_TO_RPM_0/U0/tmp[3]_i_43_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_35_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_30_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_25_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.185    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_20_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.299 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.299    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_15_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.413    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_10_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.527    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_5_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    88.641    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_2_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    88.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_1/CO[1]
                         net (fo=37, routed)          0.929    89.748    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[3]
    SLICE_X16Y91         LUT2 (Prop_lut2_I1_O)        0.329    90.077 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[2]_i_43/O
                         net (fo=1, routed)           0.000    90.077    unity_i/PERIOD_TO_RPM_0/U0/tmp[2]_i_43_n_0
    SLICE_X16Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.610 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.610    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_35_n_0
    SLICE_X16Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.727 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.727    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_30_n_0
    SLICE_X16Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.844 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.844    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_25_n_0
    SLICE_X16Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.961 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.961    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_20_n_0
    SLICE_X16Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.078 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    91.078    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_15_n_0
    SLICE_X16Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.195 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    91.195    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_10_n_0
    SLICE_X16Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.312 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.312    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_5_n_0
    SLICE_X16Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.429 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    91.429    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_2_n_0
    SLICE_X16Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    91.608 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_1/CO[1]
                         net (fo=37, routed)          0.912    92.520    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[2]
    SLICE_X17Y91         LUT2 (Prop_lut2_I1_O)        0.332    92.852 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[1]_i_43/O
                         net (fo=1, routed)           0.000    92.852    unity_i/PERIOD_TO_RPM_0/U0/tmp[1]_i_43_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.402 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    93.402    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_35_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.516 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.516    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_30_n_0
    SLICE_X17Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.630 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    93.630    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_25_n_0
    SLICE_X17Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.744 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    93.744    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_20_n_0
    SLICE_X17Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.858 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    93.858    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_15_n_0
    SLICE_X17Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.972 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.972    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_10_n_0
    SLICE_X17Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.086 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    94.086    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_5_n_0
    SLICE_X17Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.200 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    94.200    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_2_n_0
    SLICE_X17Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    94.378 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]_i_1/CO[1]
                         net (fo=37, routed)          0.000    94.378    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[1]
    SLICE_X17Y99         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.491     7.683    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X17Y99         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]/C
                         clock pessimism              0.116     7.799    
                         clock uncertainty           -0.083     7.716    
    SLICE_X17Y99         FDRE (Setup_fdre_C_D)        0.017     7.733    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                         -94.378    
  -------------------------------------------------------------------
                         slack                                -86.645    

Slack (VIOLATED) :        -83.826ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        88.625ns  (logic 59.389ns (67.012%)  route 29.236ns (32.989%))
  Logic Levels:           319  (CARRY4=287 LUT1=1 LUT2=28 LUT3=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.675     2.983    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X18Y0          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDSE (Prop_fdse_C_Q)         0.456     3.439 f  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/Q
                         net (fo=35, routed)          0.447     3.886    unity_i/PERIOD_TO_RPM_0/U0/PERIOD_IN[1]
    SLICE_X16Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157/O
                         net (fo=1, routed)           0.000     4.010    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.660 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.660    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.777 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.777    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.894 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.894    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.011 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.011    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.128 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.128    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.245 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.245    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.616 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          0.976     6.592    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13_n_3
    SLICE_X15Y1          LUT2 (Prop_lut2_I1_O)        0.367     6.959 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150/O
                         net (fo=1, routed)           0.000     6.959    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.509    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107/CO[3]
                         net (fo=1, routed)           0.000     7.623    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.737    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000     7.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.965    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.079    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.193    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.307    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.464 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3/CO[1]
                         net (fo=35, routed)          0.906     9.370    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3_n_2
    SLICE_X14Y0          LUT2 (Prop_lut2_I1_O)        0.329     9.699 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146/O
                         net (fo=1, routed)           0.000     9.699    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.249    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    10.363    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.477    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.591    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.705    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.819    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_1/CO[1]
                         net (fo=36, routed)          1.169    12.394    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[31]
    SLICE_X13Y0          LUT2 (Prop_lut2_I1_O)        0.329    12.723 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42/O
                         net (fo=1, routed)           0.000    12.723    unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.273 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.273    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.387 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.387    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.501 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.501    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.615    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_1/CO[1]
                         net (fo=37, routed)          0.990    15.239    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[30]
    SLICE_X12Y0          LUT2 (Prop_lut2_I1_O)        0.329    15.568 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43/O
                         net (fo=1, routed)           0.000    15.568    unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.101 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.101    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.218 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.218    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.335 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.335    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.452 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.452    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.569 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.569    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.686 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.686    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.803 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.803    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_1/CO[1]
                         net (fo=37, routed)          0.878    17.977    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[29]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.332    18.309 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43/O
                         net (fo=1, routed)           0.000    18.309    unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.859 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.859    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.973    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.087    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.201    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.315    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.429 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.429    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.657    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.835 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.091    20.926    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[28]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.329    21.255 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    21.255    unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.631 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.631    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.748 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.748    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.629 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_1/CO[1]
                         net (fo=37, routed)          0.688    23.316    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[27]
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.332    23.648 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43/O
                         net (fo=1, routed)           0.000    23.648    unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.198 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.198    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.312 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.312    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.426    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.540 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.540    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.654 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.654    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.768 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.768    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.882 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.882    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.996 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.996    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.174 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.874    26.048    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[26]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.329    26.377 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    26.377    unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.910 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.910    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.027 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.027    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.144 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.144    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.261 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.261    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.378    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.495 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.495    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.908 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.705    28.613    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[25]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.332    28.945 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    28.945    unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.478 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.478    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.595 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.595    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.712 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.712    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.829    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.946 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.063 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.063    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.180 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.180    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.297 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.306    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.485 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.833    31.318    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[24]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.332    31.650 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43/O
                         net (fo=1, routed)           0.000    31.650    unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.200 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.200    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.314    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.428 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.437    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.551    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.665    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.893 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.893    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.007 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.007    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    34.232    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[23]
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.329    34.561 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40/O
                         net (fo=1, routed)           0.000    34.561    unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.937 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.937    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.054 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.054    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.171 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.171    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.288 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.288    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.405 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.405    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.522 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.522    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.639 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.639    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.756 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.756    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.935 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.842    36.777    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[22]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.332    37.109 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43/O
                         net (fo=1, routed)           0.000    37.109    unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.659 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.659    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.773    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.887    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.001    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.115 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.115    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.343 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.343    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.457 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.457    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.635 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.865    39.500    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[21]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.329    39.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43/O
                         net (fo=1, routed)           0.000    39.829    unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.479 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.479    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.596 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.596    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.713 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.713    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.830 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.830    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.947 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.947    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.064 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.064    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.181 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.181    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.360 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.831    42.191    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[20]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.332    42.523 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43/O
                         net (fo=1, routed)           0.000    42.523    unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.073 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.073    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.187 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.187    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.301 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.301    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.415 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.415    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.529 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.529    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.643 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.643    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.871 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.871    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.049 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.868    44.917    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[19]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.329    45.246 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43/O
                         net (fo=1, routed)           0.000    45.246    unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.896    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.013 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.013    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.130 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.001    46.131    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.365    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.482 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.482    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.599 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.599    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    46.778 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          0.790    47.568    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[18]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.332    47.900 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43/O
                         net (fo=1, routed)           0.000    47.900    unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.564 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.564    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.678 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.678    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.792 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.792    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.906 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.906    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.020    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.134 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.134    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.918    50.344    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[17]
    SLICE_X7Y54          LUT2 (Prop_lut2_I1_O)        0.329    50.673 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    50.673    unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.223 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.223    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.337    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.451    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.565 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.565    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.679 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.679    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.793 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.793    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.907 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.907    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.021 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.021    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.199 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.961    53.160    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[16]
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.329    53.489 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43/O
                         net (fo=1, routed)           0.000    53.489    unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.022 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.022    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.139 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.139    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.256 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.256    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.373 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.373    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.607 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.724 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.724    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.841 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.841    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    55.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.989    56.009    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[15]
    SLICE_X5Y63          LUT2 (Prop_lut2_I1_O)        0.332    56.341 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    56.341    unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.891 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.891    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.005 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.005    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.119 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.119    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.233 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.233    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.347 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.347    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.575 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.575    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.689 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.689    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.867 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.915    58.782    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[14]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.329    59.111 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    59.111    unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.644 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.644    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.761 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.761    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.878 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.878    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.995 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.995    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.112 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.112    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.346 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.346    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.463 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009    60.472    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.651 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.907    61.558    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[13]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    61.890 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    61.890    unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.440 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.440    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.554    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    62.677    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.791 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.791    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.905 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.905    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.019 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.019    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.133    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.247    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.425 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.823    64.248    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[12]
    SLICE_X6Y75          LUT2 (Prop_lut2_I1_O)        0.329    64.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    64.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.110 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.110    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.227    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.344 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.344    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.578 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.578    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.695 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.695    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.812 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.812    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.929 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.929    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.930    67.038    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[11]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.332    67.370 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43/O
                         net (fo=1, routed)           0.000    67.370    unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.034 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.034    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.148 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.148    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.262 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.262    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.376 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.376    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.604 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.604    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.718 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.718    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          1.158    70.054    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[10]
    SLICE_X7Y76          LUT2 (Prop_lut2_I1_O)        0.329    70.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43/O
                         net (fo=1, routed)           0.000    70.383    unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.161 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.161    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.275 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.275    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.389 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.389    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.503 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.503    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.731 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.731    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.909 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          1.025    72.935    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[9]
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.329    73.264 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43/O
                         net (fo=1, routed)           0.000    73.264    unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.814 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.814    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.928 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.928    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.042 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.042    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.156 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.156    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.270 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.270    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.384 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.384    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.498 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.498    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    74.790 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_1/CO[1]
                         net (fo=37, routed)          0.989    75.778    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[8]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.329    76.107 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43/O
                         net (fo=1, routed)           0.000    76.107    unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.640 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.640    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.874 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.874    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.991 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.991    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.108    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.225    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.342 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.342    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.459 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.459    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.638 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.879    78.518    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[7]
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.332    78.850 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43/O
                         net (fo=1, routed)           0.000    78.850    unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.383    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.500 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.500    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.734 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.734    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.968 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.968    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.085 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.085    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.202 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.202    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.381 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.865    81.245    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[6]
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.332    81.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[5]_i_38/O
                         net (fo=1, routed)           0.000    81.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[5]_i_38_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.127 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.127    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_30_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.241    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_25_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.355    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_20_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.469    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_15_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.583    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_10_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.697    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_5_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.811    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    82.989 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_1/CO[1]
                         net (fo=37, routed)          1.013    84.003    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[5]
    SLICE_X12Y90         LUT2 (Prop_lut2_I1_O)        0.329    84.332 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[4]_i_43/O
                         net (fo=1, routed)           0.000    84.332    unity_i/PERIOD_TO_RPM_0/U0/tmp[4]_i_43_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_35_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_30_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_25_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_20_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_15_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_10_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.567 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.567    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_5_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.684 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.684    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_2_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    85.863 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_1/CO[1]
                         net (fo=37, routed)          1.098    86.961    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[4]
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.332    87.293 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[3]_i_43/O
                         net (fo=1, routed)           0.000    87.293    unity_i/PERIOD_TO_RPM_0/U0/tmp[3]_i_43_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_35_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_30_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_25_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.185    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_20_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.299 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.299    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_15_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.413    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_10_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.527    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_5_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    88.641    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_2_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    88.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_1/CO[1]
                         net (fo=37, routed)          0.929    89.748    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[3]
    SLICE_X16Y91         LUT2 (Prop_lut2_I1_O)        0.329    90.077 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[2]_i_43/O
                         net (fo=1, routed)           0.000    90.077    unity_i/PERIOD_TO_RPM_0/U0/tmp[2]_i_43_n_0
    SLICE_X16Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.610 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.610    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_35_n_0
    SLICE_X16Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.727 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.727    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_30_n_0
    SLICE_X16Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.844 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.844    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_25_n_0
    SLICE_X16Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.961 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.961    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_20_n_0
    SLICE_X16Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.078 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    91.078    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_15_n_0
    SLICE_X16Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.195 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    91.195    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_10_n_0
    SLICE_X16Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.312 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.312    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_5_n_0
    SLICE_X16Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.429 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    91.429    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_2_n_0
    SLICE_X16Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    91.608 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]_i_1/CO[1]
                         net (fo=37, routed)          0.000    91.608    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[2]
    SLICE_X16Y99         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.491     7.683    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X16Y99         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]/C
                         clock pessimism              0.116     7.799    
                         clock uncertainty           -0.083     7.716    
    SLICE_X16Y99         FDRE (Setup_fdre_C_D)        0.066     7.782    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                         -91.608    
  -------------------------------------------------------------------
                         slack                                -83.826    

Slack (VIOLATED) :        -81.085ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        85.836ns  (logic 57.529ns (67.022%)  route 28.307ns (32.978%))
  Logic Levels:           309  (CARRY4=278 LUT1=1 LUT2=27 LUT3=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.675     2.983    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X18Y0          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDSE (Prop_fdse_C_Q)         0.456     3.439 f  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/Q
                         net (fo=35, routed)          0.447     3.886    unity_i/PERIOD_TO_RPM_0/U0/PERIOD_IN[1]
    SLICE_X16Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157/O
                         net (fo=1, routed)           0.000     4.010    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.660 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.660    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.777 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.777    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.894 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.894    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.011 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.011    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.128 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.128    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.245 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.245    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.616 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          0.976     6.592    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13_n_3
    SLICE_X15Y1          LUT2 (Prop_lut2_I1_O)        0.367     6.959 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150/O
                         net (fo=1, routed)           0.000     6.959    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.509    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107/CO[3]
                         net (fo=1, routed)           0.000     7.623    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.737    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000     7.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.965    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.079    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.193    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.307    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.464 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3/CO[1]
                         net (fo=35, routed)          0.906     9.370    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3_n_2
    SLICE_X14Y0          LUT2 (Prop_lut2_I1_O)        0.329     9.699 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146/O
                         net (fo=1, routed)           0.000     9.699    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.249    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    10.363    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.477    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.591    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.705    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.819    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_1/CO[1]
                         net (fo=36, routed)          1.169    12.394    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[31]
    SLICE_X13Y0          LUT2 (Prop_lut2_I1_O)        0.329    12.723 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42/O
                         net (fo=1, routed)           0.000    12.723    unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.273 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.273    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.387 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.387    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.501 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.501    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.615    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_1/CO[1]
                         net (fo=37, routed)          0.990    15.239    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[30]
    SLICE_X12Y0          LUT2 (Prop_lut2_I1_O)        0.329    15.568 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43/O
                         net (fo=1, routed)           0.000    15.568    unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.101 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.101    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.218 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.218    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.335 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.335    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.452 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.452    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.569 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.569    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.686 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.686    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.803 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.803    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_1/CO[1]
                         net (fo=37, routed)          0.878    17.977    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[29]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.332    18.309 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43/O
                         net (fo=1, routed)           0.000    18.309    unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.859 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.859    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.973    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.087    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.201    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.315    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.429 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.429    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.657    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.835 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.091    20.926    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[28]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.329    21.255 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    21.255    unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.631 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.631    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.748 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.748    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.629 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_1/CO[1]
                         net (fo=37, routed)          0.688    23.316    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[27]
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.332    23.648 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43/O
                         net (fo=1, routed)           0.000    23.648    unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.198 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.198    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.312 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.312    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.426    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.540 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.540    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.654 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.654    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.768 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.768    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.882 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.882    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.996 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.996    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.174 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.874    26.048    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[26]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.329    26.377 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    26.377    unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.910 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.910    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.027 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.027    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.144 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.144    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.261 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.261    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.378    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.495 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.495    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.908 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.705    28.613    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[25]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.332    28.945 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    28.945    unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.478 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.478    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.595 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.595    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.712 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.712    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.829    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.946 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.063 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.063    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.180 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.180    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.297 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.306    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.485 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.833    31.318    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[24]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.332    31.650 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43/O
                         net (fo=1, routed)           0.000    31.650    unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.200 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.200    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.314    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.428 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.437    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.551    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.665    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.893 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.893    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.007 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.007    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    34.232    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[23]
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.329    34.561 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40/O
                         net (fo=1, routed)           0.000    34.561    unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.937 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.937    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.054 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.054    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.171 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.171    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.288 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.288    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.405 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.405    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.522 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.522    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.639 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.639    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.756 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.756    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.935 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.842    36.777    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[22]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.332    37.109 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43/O
                         net (fo=1, routed)           0.000    37.109    unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.659 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.659    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.773    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.887    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.001    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.115 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.115    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.343 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.343    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.457 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.457    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.635 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.865    39.500    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[21]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.329    39.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43/O
                         net (fo=1, routed)           0.000    39.829    unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.479 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.479    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.596 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.596    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.713 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.713    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.830 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.830    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.947 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.947    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.064 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.064    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.181 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.181    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.360 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.831    42.191    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[20]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.332    42.523 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43/O
                         net (fo=1, routed)           0.000    42.523    unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.073 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.073    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.187 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.187    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.301 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.301    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.415 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.415    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.529 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.529    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.643 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.643    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.871 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.871    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.049 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.868    44.917    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[19]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.329    45.246 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43/O
                         net (fo=1, routed)           0.000    45.246    unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.896    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.013 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.013    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.130 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.001    46.131    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.365    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.482 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.482    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.599 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.599    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    46.778 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          0.790    47.568    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[18]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.332    47.900 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43/O
                         net (fo=1, routed)           0.000    47.900    unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.564 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.564    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.678 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.678    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.792 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.792    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.906 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.906    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.020    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.134 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.134    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.918    50.344    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[17]
    SLICE_X7Y54          LUT2 (Prop_lut2_I1_O)        0.329    50.673 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    50.673    unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.223 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.223    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.337    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.451    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.565 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.565    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.679 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.679    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.793 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.793    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.907 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.907    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.021 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.021    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.199 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.961    53.160    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[16]
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.329    53.489 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43/O
                         net (fo=1, routed)           0.000    53.489    unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.022 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.022    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.139 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.139    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.256 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.256    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.373 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.373    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.607 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.724 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.724    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.841 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.841    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    55.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.989    56.009    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[15]
    SLICE_X5Y63          LUT2 (Prop_lut2_I1_O)        0.332    56.341 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    56.341    unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.891 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.891    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.005 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.005    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.119 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.119    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.233 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.233    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.347 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.347    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.575 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.575    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.689 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.689    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.867 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.915    58.782    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[14]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.329    59.111 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    59.111    unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.644 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.644    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.761 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.761    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.878 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.878    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.995 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.995    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.112 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.112    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.346 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.346    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.463 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009    60.472    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.651 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.907    61.558    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[13]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    61.890 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    61.890    unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.440 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.440    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.554    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    62.677    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.791 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.791    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.905 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.905    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.019 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.019    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.133    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.247    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.425 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.823    64.248    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[12]
    SLICE_X6Y75          LUT2 (Prop_lut2_I1_O)        0.329    64.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    64.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.110 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.110    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.227    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.344 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.344    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.578 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.578    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.695 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.695    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.812 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.812    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.929 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.929    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.930    67.038    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[11]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.332    67.370 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43/O
                         net (fo=1, routed)           0.000    67.370    unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.034 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.034    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.148 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.148    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.262 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.262    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.376 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.376    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.604 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.604    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.718 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.718    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          1.158    70.054    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[10]
    SLICE_X7Y76          LUT2 (Prop_lut2_I1_O)        0.329    70.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43/O
                         net (fo=1, routed)           0.000    70.383    unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.161 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.161    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.275 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.275    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.389 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.389    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.503 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.503    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.731 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.731    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.909 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          1.025    72.935    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[9]
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.329    73.264 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43/O
                         net (fo=1, routed)           0.000    73.264    unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.814 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.814    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.928 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.928    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.042 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.042    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.156 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.156    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.270 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.270    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.384 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.384    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.498 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.498    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    74.790 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_1/CO[1]
                         net (fo=37, routed)          0.989    75.778    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[8]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.329    76.107 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43/O
                         net (fo=1, routed)           0.000    76.107    unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.640 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.640    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.874 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.874    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.991 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.991    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.108    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.225    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.342 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.342    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.459 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.459    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.638 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.879    78.518    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[7]
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.332    78.850 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43/O
                         net (fo=1, routed)           0.000    78.850    unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.383    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.500 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.500    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.734 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.734    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.968 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.968    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.085 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.085    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.202 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.202    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.381 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.865    81.245    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[6]
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.332    81.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[5]_i_38/O
                         net (fo=1, routed)           0.000    81.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[5]_i_38_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.127 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.127    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_30_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.241    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_25_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.355    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_20_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.469    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_15_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.583    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_10_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.697    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_5_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.811    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    82.989 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_1/CO[1]
                         net (fo=37, routed)          1.013    84.003    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[5]
    SLICE_X12Y90         LUT2 (Prop_lut2_I1_O)        0.329    84.332 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[4]_i_43/O
                         net (fo=1, routed)           0.000    84.332    unity_i/PERIOD_TO_RPM_0/U0/tmp[4]_i_43_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_35_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_30_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_25_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_20_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_15_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_10_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.567 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.567    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_5_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.684 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.684    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_2_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    85.863 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_1/CO[1]
                         net (fo=37, routed)          1.098    86.961    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[4]
    SLICE_X15Y89         LUT2 (Prop_lut2_I1_O)        0.332    87.293 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[3]_i_43/O
                         net (fo=1, routed)           0.000    87.293    unity_i/PERIOD_TO_RPM_0/U0/tmp[3]_i_43_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_35_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    87.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_30_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_25_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.185    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_20_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.299 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.299    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_15_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.413    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_10_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.527    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_5_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    88.641    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_2_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    88.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]_i_1/CO[1]
                         net (fo=37, routed)          0.000    88.819    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[3]
    SLICE_X15Y97         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.492     7.684    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X15Y97         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]/C
                         clock pessimism              0.116     7.800    
                         clock uncertainty           -0.083     7.717    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)        0.017     7.734    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                         -88.819    
  -------------------------------------------------------------------
                         slack                                -81.085    

Slack (VIOLATED) :        -78.074ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        82.880ns  (logic 55.671ns (67.171%)  route 27.209ns (32.829%))
  Logic Levels:           299  (CARRY4=269 LUT1=1 LUT2=26 LUT3=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.675     2.983    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X18Y0          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDSE (Prop_fdse_C_Q)         0.456     3.439 f  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/Q
                         net (fo=35, routed)          0.447     3.886    unity_i/PERIOD_TO_RPM_0/U0/PERIOD_IN[1]
    SLICE_X16Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157/O
                         net (fo=1, routed)           0.000     4.010    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.660 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.660    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.777 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.777    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.894 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.894    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.011 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.011    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.128 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.128    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.245 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.245    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.616 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          0.976     6.592    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13_n_3
    SLICE_X15Y1          LUT2 (Prop_lut2_I1_O)        0.367     6.959 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150/O
                         net (fo=1, routed)           0.000     6.959    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.509    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107/CO[3]
                         net (fo=1, routed)           0.000     7.623    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.737    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000     7.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.965    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.079    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.193    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.307    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.464 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3/CO[1]
                         net (fo=35, routed)          0.906     9.370    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3_n_2
    SLICE_X14Y0          LUT2 (Prop_lut2_I1_O)        0.329     9.699 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146/O
                         net (fo=1, routed)           0.000     9.699    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.249    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    10.363    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.477    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.591    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.705    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.819    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_1/CO[1]
                         net (fo=36, routed)          1.169    12.394    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[31]
    SLICE_X13Y0          LUT2 (Prop_lut2_I1_O)        0.329    12.723 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42/O
                         net (fo=1, routed)           0.000    12.723    unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.273 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.273    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.387 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.387    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.501 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.501    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.615    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_1/CO[1]
                         net (fo=37, routed)          0.990    15.239    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[30]
    SLICE_X12Y0          LUT2 (Prop_lut2_I1_O)        0.329    15.568 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43/O
                         net (fo=1, routed)           0.000    15.568    unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.101 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.101    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.218 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.218    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.335 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.335    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.452 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.452    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.569 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.569    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.686 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.686    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.803 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.803    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_1/CO[1]
                         net (fo=37, routed)          0.878    17.977    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[29]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.332    18.309 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43/O
                         net (fo=1, routed)           0.000    18.309    unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.859 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.859    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.973    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.087    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.201    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.315    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.429 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.429    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.657    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.835 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.091    20.926    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[28]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.329    21.255 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    21.255    unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.631 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.631    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.748 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.748    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.629 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_1/CO[1]
                         net (fo=37, routed)          0.688    23.316    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[27]
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.332    23.648 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43/O
                         net (fo=1, routed)           0.000    23.648    unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.198 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.198    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.312 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.312    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.426    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.540 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.540    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.654 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.654    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.768 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.768    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.882 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.882    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.996 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.996    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.174 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.874    26.048    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[26]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.329    26.377 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    26.377    unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.910 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.910    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.027 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.027    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.144 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.144    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.261 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.261    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.378    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.495 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.495    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.908 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.705    28.613    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[25]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.332    28.945 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    28.945    unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.478 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.478    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.595 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.595    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.712 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.712    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.829    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.946 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.063 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.063    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.180 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.180    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.297 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.306    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.485 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.833    31.318    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[24]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.332    31.650 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43/O
                         net (fo=1, routed)           0.000    31.650    unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.200 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.200    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.314    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.428 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.437    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.551    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.665    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.893 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.893    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.007 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.007    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    34.232    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[23]
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.329    34.561 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40/O
                         net (fo=1, routed)           0.000    34.561    unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.937 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.937    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.054 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.054    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.171 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.171    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.288 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.288    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.405 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.405    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.522 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.522    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.639 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.639    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.756 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.756    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.935 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.842    36.777    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[22]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.332    37.109 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43/O
                         net (fo=1, routed)           0.000    37.109    unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.659 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.659    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.773    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.887    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.001    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.115 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.115    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.343 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.343    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.457 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.457    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.635 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.865    39.500    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[21]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.329    39.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43/O
                         net (fo=1, routed)           0.000    39.829    unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.479 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.479    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.596 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.596    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.713 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.713    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.830 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.830    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.947 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.947    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.064 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.064    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.181 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.181    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.360 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.831    42.191    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[20]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.332    42.523 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43/O
                         net (fo=1, routed)           0.000    42.523    unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.073 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.073    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.187 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.187    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.301 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.301    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.415 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.415    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.529 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.529    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.643 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.643    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.871 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.871    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.049 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.868    44.917    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[19]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.329    45.246 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43/O
                         net (fo=1, routed)           0.000    45.246    unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.896    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.013 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.013    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.130 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.001    46.131    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.365    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.482 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.482    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.599 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.599    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    46.778 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          0.790    47.568    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[18]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.332    47.900 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43/O
                         net (fo=1, routed)           0.000    47.900    unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.564 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.564    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.678 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.678    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.792 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.792    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.906 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.906    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.020    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.134 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.134    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.918    50.344    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[17]
    SLICE_X7Y54          LUT2 (Prop_lut2_I1_O)        0.329    50.673 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    50.673    unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.223 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.223    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.337    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.451    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.565 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.565    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.679 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.679    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.793 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.793    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.907 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.907    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.021 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.021    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.199 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.961    53.160    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[16]
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.329    53.489 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43/O
                         net (fo=1, routed)           0.000    53.489    unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.022 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.022    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.139 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.139    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.256 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.256    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.373 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.373    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.607 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.724 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.724    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.841 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.841    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    55.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.989    56.009    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[15]
    SLICE_X5Y63          LUT2 (Prop_lut2_I1_O)        0.332    56.341 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    56.341    unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.891 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.891    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.005 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.005    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.119 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.119    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.233 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.233    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.347 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.347    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.575 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.575    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.689 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.689    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.867 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.915    58.782    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[14]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.329    59.111 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    59.111    unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.644 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.644    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.761 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.761    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.878 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.878    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.995 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.995    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.112 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.112    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.346 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.346    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.463 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009    60.472    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.651 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.907    61.558    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[13]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    61.890 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    61.890    unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.440 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.440    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.554    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    62.677    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.791 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.791    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.905 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.905    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.019 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.019    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.133    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.247    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.425 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.823    64.248    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[12]
    SLICE_X6Y75          LUT2 (Prop_lut2_I1_O)        0.329    64.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    64.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.110 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.110    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.227    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.344 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.344    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.578 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.578    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.695 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.695    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.812 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.812    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.929 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.929    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.930    67.038    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[11]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.332    67.370 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43/O
                         net (fo=1, routed)           0.000    67.370    unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.034 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.034    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.148 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.148    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.262 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.262    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.376 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.376    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.604 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.604    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.718 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.718    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          1.158    70.054    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[10]
    SLICE_X7Y76          LUT2 (Prop_lut2_I1_O)        0.329    70.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43/O
                         net (fo=1, routed)           0.000    70.383    unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.161 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.161    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.275 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.275    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.389 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.389    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.503 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.503    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.731 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.731    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.909 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          1.025    72.935    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[9]
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.329    73.264 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43/O
                         net (fo=1, routed)           0.000    73.264    unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.814 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.814    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.928 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.928    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.042 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.042    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.156 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.156    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.270 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.270    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.384 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.384    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.498 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.498    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    74.790 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_1/CO[1]
                         net (fo=37, routed)          0.989    75.778    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[8]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.329    76.107 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43/O
                         net (fo=1, routed)           0.000    76.107    unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.640 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.640    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.874 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.874    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.991 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.991    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.108    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.225    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.342 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.342    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.459 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.459    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.638 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.879    78.518    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[7]
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.332    78.850 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43/O
                         net (fo=1, routed)           0.000    78.850    unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.383    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.500 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.500    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.734 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.734    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.968 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.968    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.085 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.085    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.202 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.202    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.381 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.865    81.245    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[6]
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.332    81.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[5]_i_38/O
                         net (fo=1, routed)           0.000    81.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[5]_i_38_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.127 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.127    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_30_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.241    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_25_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.355    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_20_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.469    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_15_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.583    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_10_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.697    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_5_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.811    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    82.989 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_1/CO[1]
                         net (fo=37, routed)          1.013    84.003    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[5]
    SLICE_X12Y90         LUT2 (Prop_lut2_I1_O)        0.329    84.332 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[4]_i_43/O
                         net (fo=1, routed)           0.000    84.332    unity_i/PERIOD_TO_RPM_0/U0/tmp[4]_i_43_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_35_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_30_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_25_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_20_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_15_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_10_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.567 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.567    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_5_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.684 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.684    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_2_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    85.863 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]_i_1/CO[1]
                         net (fo=37, routed)          0.000    85.863    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[4]
    SLICE_X12Y98         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.498     7.690    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X12Y98         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]/C
                         clock pessimism              0.116     7.806    
                         clock uncertainty           -0.083     7.723    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)        0.066     7.789    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                         -85.863    
  -------------------------------------------------------------------
                         slack                                -78.074    

Slack (VIOLATED) :        -75.250ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        80.006ns  (logic 53.811ns (67.258%)  route 26.196ns (32.742%))
  Logic Levels:           289  (CARRY4=260 LUT1=1 LUT2=25 LUT3=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.675     2.983    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X18Y0          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDSE (Prop_fdse_C_Q)         0.456     3.439 f  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/Q
                         net (fo=35, routed)          0.447     3.886    unity_i/PERIOD_TO_RPM_0/U0/PERIOD_IN[1]
    SLICE_X16Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157/O
                         net (fo=1, routed)           0.000     4.010    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.660 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.660    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.777 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.777    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.894 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.894    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.011 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.011    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.128 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.128    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.245 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.245    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.616 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          0.976     6.592    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13_n_3
    SLICE_X15Y1          LUT2 (Prop_lut2_I1_O)        0.367     6.959 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150/O
                         net (fo=1, routed)           0.000     6.959    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.509    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107/CO[3]
                         net (fo=1, routed)           0.000     7.623    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.737    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000     7.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.965    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.079    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.193    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.307    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.464 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3/CO[1]
                         net (fo=35, routed)          0.906     9.370    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3_n_2
    SLICE_X14Y0          LUT2 (Prop_lut2_I1_O)        0.329     9.699 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146/O
                         net (fo=1, routed)           0.000     9.699    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.249    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    10.363    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.477    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.591    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.705    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.819    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_1/CO[1]
                         net (fo=36, routed)          1.169    12.394    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[31]
    SLICE_X13Y0          LUT2 (Prop_lut2_I1_O)        0.329    12.723 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42/O
                         net (fo=1, routed)           0.000    12.723    unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.273 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.273    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.387 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.387    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.501 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.501    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.615    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_1/CO[1]
                         net (fo=37, routed)          0.990    15.239    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[30]
    SLICE_X12Y0          LUT2 (Prop_lut2_I1_O)        0.329    15.568 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43/O
                         net (fo=1, routed)           0.000    15.568    unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.101 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.101    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.218 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.218    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.335 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.335    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.452 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.452    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.569 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.569    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.686 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.686    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.803 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.803    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_1/CO[1]
                         net (fo=37, routed)          0.878    17.977    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[29]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.332    18.309 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43/O
                         net (fo=1, routed)           0.000    18.309    unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.859 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.859    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.973    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.087    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.201    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.315    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.429 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.429    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.657    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.835 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.091    20.926    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[28]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.329    21.255 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    21.255    unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.631 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.631    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.748 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.748    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.629 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_1/CO[1]
                         net (fo=37, routed)          0.688    23.316    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[27]
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.332    23.648 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43/O
                         net (fo=1, routed)           0.000    23.648    unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.198 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.198    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.312 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.312    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.426    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.540 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.540    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.654 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.654    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.768 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.768    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.882 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.882    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.996 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.996    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.174 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.874    26.048    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[26]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.329    26.377 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    26.377    unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.910 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.910    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.027 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.027    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.144 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.144    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.261 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.261    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.378    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.495 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.495    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.908 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.705    28.613    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[25]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.332    28.945 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    28.945    unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.478 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.478    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.595 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.595    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.712 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.712    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.829    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.946 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.063 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.063    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.180 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.180    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.297 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.306    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.485 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.833    31.318    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[24]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.332    31.650 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43/O
                         net (fo=1, routed)           0.000    31.650    unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.200 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.200    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.314    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.428 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.437    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.551    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.665    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.893 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.893    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.007 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.007    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    34.232    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[23]
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.329    34.561 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40/O
                         net (fo=1, routed)           0.000    34.561    unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.937 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.937    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.054 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.054    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.171 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.171    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.288 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.288    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.405 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.405    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.522 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.522    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.639 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.639    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.756 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.756    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.935 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.842    36.777    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[22]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.332    37.109 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43/O
                         net (fo=1, routed)           0.000    37.109    unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.659 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.659    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.773    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.887    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.001    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.115 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.115    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.343 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.343    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.457 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.457    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.635 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.865    39.500    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[21]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.329    39.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43/O
                         net (fo=1, routed)           0.000    39.829    unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.479 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.479    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.596 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.596    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.713 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.713    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.830 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.830    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.947 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.947    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.064 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.064    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.181 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.181    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.360 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.831    42.191    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[20]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.332    42.523 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43/O
                         net (fo=1, routed)           0.000    42.523    unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.073 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.073    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.187 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.187    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.301 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.301    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.415 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.415    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.529 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.529    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.643 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.643    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.871 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.871    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.049 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.868    44.917    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[19]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.329    45.246 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43/O
                         net (fo=1, routed)           0.000    45.246    unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.896    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.013 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.013    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.130 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.001    46.131    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.365    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.482 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.482    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.599 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.599    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    46.778 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          0.790    47.568    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[18]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.332    47.900 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43/O
                         net (fo=1, routed)           0.000    47.900    unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.564 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.564    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.678 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.678    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.792 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.792    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.906 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.906    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.020    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.134 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.134    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.918    50.344    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[17]
    SLICE_X7Y54          LUT2 (Prop_lut2_I1_O)        0.329    50.673 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    50.673    unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.223 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.223    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.337    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.451    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.565 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.565    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.679 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.679    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.793 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.793    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.907 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.907    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.021 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.021    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.199 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.961    53.160    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[16]
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.329    53.489 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43/O
                         net (fo=1, routed)           0.000    53.489    unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.022 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.022    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.139 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.139    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.256 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.256    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.373 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.373    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.607 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.724 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.724    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.841 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.841    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    55.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.989    56.009    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[15]
    SLICE_X5Y63          LUT2 (Prop_lut2_I1_O)        0.332    56.341 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    56.341    unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.891 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.891    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.005 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.005    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.119 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.119    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.233 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.233    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.347 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.347    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.575 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.575    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.689 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.689    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.867 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.915    58.782    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[14]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.329    59.111 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    59.111    unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.644 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.644    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.761 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.761    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.878 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.878    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.995 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.995    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.112 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.112    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.346 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.346    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.463 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009    60.472    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.651 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.907    61.558    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[13]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    61.890 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    61.890    unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.440 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.440    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.554    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    62.677    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.791 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.791    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.905 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.905    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.019 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.019    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.133    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.247    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.425 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.823    64.248    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[12]
    SLICE_X6Y75          LUT2 (Prop_lut2_I1_O)        0.329    64.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    64.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.110 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.110    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.227    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.344 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.344    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.578 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.578    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.695 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.695    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.812 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.812    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.929 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.929    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.930    67.038    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[11]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.332    67.370 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43/O
                         net (fo=1, routed)           0.000    67.370    unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.034 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.034    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.148 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.148    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.262 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.262    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.376 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.376    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.604 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.604    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.718 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.718    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          1.158    70.054    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[10]
    SLICE_X7Y76          LUT2 (Prop_lut2_I1_O)        0.329    70.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43/O
                         net (fo=1, routed)           0.000    70.383    unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.161 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.161    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.275 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.275    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.389 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.389    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.503 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.503    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.731 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.731    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.909 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          1.025    72.935    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[9]
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.329    73.264 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43/O
                         net (fo=1, routed)           0.000    73.264    unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.814 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.814    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.928 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.928    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.042 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.042    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.156 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.156    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.270 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.270    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.384 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.384    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.498 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.498    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    74.790 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_1/CO[1]
                         net (fo=37, routed)          0.989    75.778    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[8]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.329    76.107 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43/O
                         net (fo=1, routed)           0.000    76.107    unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.640 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.640    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.874 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.874    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.991 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.991    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.108    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.225    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.342 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.342    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.459 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.459    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.638 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.879    78.518    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[7]
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.332    78.850 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43/O
                         net (fo=1, routed)           0.000    78.850    unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.383    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.500 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.500    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.734 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.734    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.968 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.968    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.085 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.085    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.202 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.202    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.381 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.865    81.245    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[6]
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.332    81.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[5]_i_38/O
                         net (fo=1, routed)           0.000    81.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[5]_i_38_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.127 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.127    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_30_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.241 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.241    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_25_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.355 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.355    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_20_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.469    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_15_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.583    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_10_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.697 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.697    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_5_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.811 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.811    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    82.989 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]_i_1/CO[1]
                         net (fo=37, routed)          0.000    82.989    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[5]
    SLICE_X11Y98         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.498     7.690    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X11Y98         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]/C
                         clock pessimism              0.116     7.806    
                         clock uncertainty           -0.083     7.723    
    SLICE_X11Y98         FDRE (Setup_fdre_C_D)        0.017     7.740    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          7.740    
                         arrival time                         -82.989    
  -------------------------------------------------------------------
                         slack                                -75.250    

Slack (VIOLATED) :        -72.593ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        77.398ns  (logic 52.067ns (67.272%)  route 25.331ns (32.728%))
  Logic Levels:           280  (CARRY4=252 LUT1=1 LUT2=25 LUT3=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.675     2.983    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X18Y0          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDSE (Prop_fdse_C_Q)         0.456     3.439 f  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/Q
                         net (fo=35, routed)          0.447     3.886    unity_i/PERIOD_TO_RPM_0/U0/PERIOD_IN[1]
    SLICE_X16Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157/O
                         net (fo=1, routed)           0.000     4.010    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.660 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.660    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.777 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.777    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.894 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.894    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.011 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.011    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.128 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.128    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.245 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.245    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.616 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          0.976     6.592    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13_n_3
    SLICE_X15Y1          LUT2 (Prop_lut2_I1_O)        0.367     6.959 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150/O
                         net (fo=1, routed)           0.000     6.959    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.509    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107/CO[3]
                         net (fo=1, routed)           0.000     7.623    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.737    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000     7.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.965    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.079    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.193    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.307    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.464 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3/CO[1]
                         net (fo=35, routed)          0.906     9.370    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3_n_2
    SLICE_X14Y0          LUT2 (Prop_lut2_I1_O)        0.329     9.699 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146/O
                         net (fo=1, routed)           0.000     9.699    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.249    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    10.363    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.477    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.591    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.705    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.819    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_1/CO[1]
                         net (fo=36, routed)          1.169    12.394    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[31]
    SLICE_X13Y0          LUT2 (Prop_lut2_I1_O)        0.329    12.723 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42/O
                         net (fo=1, routed)           0.000    12.723    unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.273 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.273    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.387 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.387    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.501 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.501    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.615    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_1/CO[1]
                         net (fo=37, routed)          0.990    15.239    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[30]
    SLICE_X12Y0          LUT2 (Prop_lut2_I1_O)        0.329    15.568 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43/O
                         net (fo=1, routed)           0.000    15.568    unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.101 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.101    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.218 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.218    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.335 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.335    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.452 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.452    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.569 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.569    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.686 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.686    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.803 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.803    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_1/CO[1]
                         net (fo=37, routed)          0.878    17.977    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[29]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.332    18.309 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43/O
                         net (fo=1, routed)           0.000    18.309    unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.859 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.859    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.973    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.087    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.201    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.315    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.429 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.429    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.657    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.835 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.091    20.926    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[28]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.329    21.255 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    21.255    unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.631 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.631    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.748 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.748    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.629 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_1/CO[1]
                         net (fo=37, routed)          0.688    23.316    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[27]
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.332    23.648 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43/O
                         net (fo=1, routed)           0.000    23.648    unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.198 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.198    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.312 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.312    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.426    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.540 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.540    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.654 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.654    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.768 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.768    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.882 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.882    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.996 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.996    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.174 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.874    26.048    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[26]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.329    26.377 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    26.377    unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.910 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.910    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.027 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.027    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.144 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.144    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.261 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.261    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.378    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.495 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.495    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.908 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.705    28.613    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[25]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.332    28.945 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    28.945    unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.478 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.478    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.595 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.595    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.712 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.712    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.829    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.946 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.063 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.063    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.180 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.180    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.297 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.306    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.485 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.833    31.318    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[24]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.332    31.650 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43/O
                         net (fo=1, routed)           0.000    31.650    unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.200 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.200    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.314    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.428 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.437    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.551    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.665    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.893 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.893    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.007 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.007    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    34.232    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[23]
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.329    34.561 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40/O
                         net (fo=1, routed)           0.000    34.561    unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.937 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.937    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.054 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.054    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.171 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.171    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.288 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.288    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.405 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.405    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.522 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.522    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.639 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.639    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.756 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.756    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.935 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.842    36.777    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[22]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.332    37.109 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43/O
                         net (fo=1, routed)           0.000    37.109    unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.659 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.659    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.773    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.887    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.001    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.115 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.115    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.343 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.343    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.457 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.457    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.635 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.865    39.500    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[21]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.329    39.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43/O
                         net (fo=1, routed)           0.000    39.829    unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.479 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.479    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.596 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.596    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.713 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.713    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.830 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.830    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.947 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.947    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.064 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.064    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.181 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.181    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.360 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.831    42.191    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[20]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.332    42.523 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43/O
                         net (fo=1, routed)           0.000    42.523    unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.073 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.073    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.187 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.187    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.301 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.301    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.415 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.415    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.529 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.529    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.643 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.643    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.871 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.871    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.049 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.868    44.917    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[19]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.329    45.246 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43/O
                         net (fo=1, routed)           0.000    45.246    unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.896    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.013 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.013    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.130 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.001    46.131    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.365    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.482 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.482    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.599 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.599    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    46.778 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          0.790    47.568    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[18]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.332    47.900 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43/O
                         net (fo=1, routed)           0.000    47.900    unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.564 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.564    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.678 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.678    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.792 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.792    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.906 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.906    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.020    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.134 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.134    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.918    50.344    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[17]
    SLICE_X7Y54          LUT2 (Prop_lut2_I1_O)        0.329    50.673 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    50.673    unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.223 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.223    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.337    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.451    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.565 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.565    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.679 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.679    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.793 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.793    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.907 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.907    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.021 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.021    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.199 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.961    53.160    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[16]
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.329    53.489 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43/O
                         net (fo=1, routed)           0.000    53.489    unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.022 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.022    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.139 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.139    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.256 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.256    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.373 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.373    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.607 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.724 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.724    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.841 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.841    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    55.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.989    56.009    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[15]
    SLICE_X5Y63          LUT2 (Prop_lut2_I1_O)        0.332    56.341 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    56.341    unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.891 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.891    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.005 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.005    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.119 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.119    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.233 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.233    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.347 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.347    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.575 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.575    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.689 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.689    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.867 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.915    58.782    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[14]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.329    59.111 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    59.111    unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.644 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.644    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.761 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.761    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.878 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.878    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.995 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.995    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.112 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.112    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.346 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.346    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.463 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009    60.472    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.651 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.907    61.558    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[13]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    61.890 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    61.890    unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.440 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.440    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.554    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    62.677    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.791 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.791    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.905 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.905    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.019 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.019    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.133    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.247    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.425 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.823    64.248    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[12]
    SLICE_X6Y75          LUT2 (Prop_lut2_I1_O)        0.329    64.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    64.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.110 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.110    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.227    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.344 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.344    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.578 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.578    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.695 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.695    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.812 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.812    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.929 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.929    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.930    67.038    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[11]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.332    67.370 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43/O
                         net (fo=1, routed)           0.000    67.370    unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.034 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.034    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.148 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.148    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.262 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.262    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.376 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.376    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.604 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.604    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.718 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.718    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          1.158    70.054    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[10]
    SLICE_X7Y76          LUT2 (Prop_lut2_I1_O)        0.329    70.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43/O
                         net (fo=1, routed)           0.000    70.383    unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.161 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.161    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.275 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.275    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.389 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.389    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.503 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.503    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.731 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.731    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.909 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          1.025    72.935    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[9]
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.329    73.264 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43/O
                         net (fo=1, routed)           0.000    73.264    unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.814 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.814    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.928 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.928    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.042 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.042    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.156 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.156    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.270 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.270    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.384 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.384    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.498 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.498    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    74.790 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_1/CO[1]
                         net (fo=37, routed)          0.989    75.778    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[8]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.329    76.107 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43/O
                         net (fo=1, routed)           0.000    76.107    unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.640 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.640    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.874 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.874    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.991 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.991    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.108    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.225    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.342 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.342    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.459 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.459    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.638 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.879    78.518    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[7]
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.332    78.850 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43/O
                         net (fo=1, routed)           0.000    78.850    unity_i/PERIOD_TO_RPM_0/U0/tmp[6]_i_43_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.383    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_35_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.500 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.500    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_25_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.734 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.734    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_20_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_15_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.968 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.968    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_10_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.085 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.085    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_5_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.202 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.202    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.381 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]_i_1/CO[1]
                         net (fo=37, routed)          0.000    80.381    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[6]
    SLICE_X10Y96         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.497     7.689    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X10Y96         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]/C
                         clock pessimism              0.116     7.805    
                         clock uncertainty           -0.083     7.722    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)        0.066     7.788    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                         -80.381    
  -------------------------------------------------------------------
                         slack                                -72.593    

Slack (VIOLATED) :        -69.853ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        74.656ns  (logic 50.204ns (67.248%)  route 24.452ns (32.752%))
  Logic Levels:           270  (CARRY4=243 LUT1=1 LUT2=24 LUT3=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.687 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.675     2.983    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X18Y0          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDSE (Prop_fdse_C_Q)         0.456     3.439 f  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/Q
                         net (fo=35, routed)          0.447     3.886    unity_i/PERIOD_TO_RPM_0/U0/PERIOD_IN[1]
    SLICE_X16Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157/O
                         net (fo=1, routed)           0.000     4.010    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.660 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.660    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.777 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.777    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.894 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.894    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.011 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.011    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.128 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.128    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.245 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.245    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.616 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          0.976     6.592    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13_n_3
    SLICE_X15Y1          LUT2 (Prop_lut2_I1_O)        0.367     6.959 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150/O
                         net (fo=1, routed)           0.000     6.959    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.509    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107/CO[3]
                         net (fo=1, routed)           0.000     7.623    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.737    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000     7.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.965    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.079    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.193    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.307    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.464 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3/CO[1]
                         net (fo=35, routed)          0.906     9.370    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3_n_2
    SLICE_X14Y0          LUT2 (Prop_lut2_I1_O)        0.329     9.699 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146/O
                         net (fo=1, routed)           0.000     9.699    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.249    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    10.363    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.477    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.591    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.705    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.819    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_1/CO[1]
                         net (fo=36, routed)          1.169    12.394    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[31]
    SLICE_X13Y0          LUT2 (Prop_lut2_I1_O)        0.329    12.723 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42/O
                         net (fo=1, routed)           0.000    12.723    unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.273 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.273    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.387 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.387    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.501 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.501    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.615    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_1/CO[1]
                         net (fo=37, routed)          0.990    15.239    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[30]
    SLICE_X12Y0          LUT2 (Prop_lut2_I1_O)        0.329    15.568 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43/O
                         net (fo=1, routed)           0.000    15.568    unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.101 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.101    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.218 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.218    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.335 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.335    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.452 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.452    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.569 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.569    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.686 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.686    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.803 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.803    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_1/CO[1]
                         net (fo=37, routed)          0.878    17.977    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[29]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.332    18.309 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43/O
                         net (fo=1, routed)           0.000    18.309    unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.859 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.859    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.973    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.087    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.201    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.315    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.429 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.429    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.657    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.835 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.091    20.926    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[28]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.329    21.255 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    21.255    unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.631 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.631    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.748 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.748    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.629 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_1/CO[1]
                         net (fo=37, routed)          0.688    23.316    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[27]
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.332    23.648 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43/O
                         net (fo=1, routed)           0.000    23.648    unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.198 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.198    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.312 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.312    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.426    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.540 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.540    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.654 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.654    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.768 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.768    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.882 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.882    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.996 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.996    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.174 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.874    26.048    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[26]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.329    26.377 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    26.377    unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.910 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.910    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.027 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.027    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.144 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.144    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.261 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.261    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.378    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.495 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.495    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.908 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.705    28.613    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[25]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.332    28.945 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    28.945    unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.478 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.478    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.595 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.595    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.712 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.712    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.829    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.946 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.063 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.063    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.180 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.180    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.297 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.306    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.485 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.833    31.318    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[24]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.332    31.650 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43/O
                         net (fo=1, routed)           0.000    31.650    unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.200 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.200    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.314    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.428 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.437    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.551    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.665    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.893 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.893    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.007 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.007    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    34.232    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[23]
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.329    34.561 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40/O
                         net (fo=1, routed)           0.000    34.561    unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.937 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.937    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.054 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.054    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.171 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.171    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.288 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.288    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.405 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.405    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.522 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.522    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.639 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.639    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.756 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.756    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.935 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.842    36.777    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[22]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.332    37.109 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43/O
                         net (fo=1, routed)           0.000    37.109    unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.659 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.659    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.773    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.887    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.001    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.115 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.115    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.343 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.343    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.457 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.457    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.635 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.865    39.500    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[21]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.329    39.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43/O
                         net (fo=1, routed)           0.000    39.829    unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.479 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.479    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.596 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.596    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.713 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.713    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.830 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.830    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.947 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.947    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.064 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.064    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.181 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.181    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.360 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.831    42.191    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[20]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.332    42.523 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43/O
                         net (fo=1, routed)           0.000    42.523    unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.073 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.073    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.187 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.187    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.301 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.301    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.415 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.415    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.529 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.529    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.643 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.643    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.871 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.871    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.049 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.868    44.917    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[19]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.329    45.246 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43/O
                         net (fo=1, routed)           0.000    45.246    unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.896    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.013 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.013    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.130 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.001    46.131    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.365    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.482 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.482    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.599 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.599    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    46.778 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          0.790    47.568    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[18]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.332    47.900 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43/O
                         net (fo=1, routed)           0.000    47.900    unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.564 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.564    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.678 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.678    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.792 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.792    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.906 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.906    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.020    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.134 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.134    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.918    50.344    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[17]
    SLICE_X7Y54          LUT2 (Prop_lut2_I1_O)        0.329    50.673 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    50.673    unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.223 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.223    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.337    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.451    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.565 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.565    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.679 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.679    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.793 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.793    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.907 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.907    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.021 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.021    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.199 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.961    53.160    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[16]
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.329    53.489 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43/O
                         net (fo=1, routed)           0.000    53.489    unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.022 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.022    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.139 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.139    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.256 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.256    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.373 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.373    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.607 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.724 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.724    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.841 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.841    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    55.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.989    56.009    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[15]
    SLICE_X5Y63          LUT2 (Prop_lut2_I1_O)        0.332    56.341 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    56.341    unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.891 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.891    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.005 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.005    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.119 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.119    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.233 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.233    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.347 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.347    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.575 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.575    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.689 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.689    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.867 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.915    58.782    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[14]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.329    59.111 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    59.111    unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.644 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.644    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.761 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.761    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.878 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.878    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.995 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.995    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.112 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.112    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.346 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.346    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.463 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009    60.472    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.651 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.907    61.558    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[13]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    61.890 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    61.890    unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.440 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.440    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.554    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    62.677    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.791 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.791    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.905 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.905    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.019 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.019    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.133    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.247    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.425 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.823    64.248    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[12]
    SLICE_X6Y75          LUT2 (Prop_lut2_I1_O)        0.329    64.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    64.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.110 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.110    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.227    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.344 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.344    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.578 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.578    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.695 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.695    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.812 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.812    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.929 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.929    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.930    67.038    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[11]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.332    67.370 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43/O
                         net (fo=1, routed)           0.000    67.370    unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.034 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.034    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.148 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.148    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.262 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.262    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.376 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.376    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.604 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.604    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.718 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.718    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          1.158    70.054    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[10]
    SLICE_X7Y76          LUT2 (Prop_lut2_I1_O)        0.329    70.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43/O
                         net (fo=1, routed)           0.000    70.383    unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.161 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.161    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.275 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.275    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.389 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.389    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.503 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.503    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.731 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.731    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.909 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          1.025    72.935    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[9]
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.329    73.264 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43/O
                         net (fo=1, routed)           0.000    73.264    unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.814 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.814    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.928 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.928    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.042 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.042    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.156 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.156    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.270 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.270    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.384 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.384    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.498 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.498    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    74.790 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_1/CO[1]
                         net (fo=37, routed)          0.989    75.778    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[8]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.329    76.107 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43/O
                         net (fo=1, routed)           0.000    76.107    unity_i/PERIOD_TO_RPM_0/U0/tmp[7]_i_43_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.640 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.640    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_35_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_30_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.874 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.874    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_25_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.991 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.991    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_20_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.108    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_15_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.225    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_10_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.342 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.342    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_5_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.459 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.459    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.638 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]_i_1/CO[1]
                         net (fo=37, routed)          0.000    77.638    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[7]
    SLICE_X6Y92          FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.495     7.687    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X6Y92          FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]/C
                         clock pessimism              0.116     7.803    
                         clock uncertainty           -0.083     7.720    
    SLICE_X6Y92          FDRE (Setup_fdre_C_D)        0.066     7.786    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[7]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                         -77.639    
  -------------------------------------------------------------------
                         slack                                -69.853    

Slack (VIOLATED) :        -67.009ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        71.807ns  (logic 48.344ns (67.325%)  route 23.463ns (32.675%))
  Logic Levels:           260  (CARRY4=234 LUT1=1 LUT2=23 LUT3=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.675     2.983    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X18Y0          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDSE (Prop_fdse_C_Q)         0.456     3.439 f  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/Q
                         net (fo=35, routed)          0.447     3.886    unity_i/PERIOD_TO_RPM_0/U0/PERIOD_IN[1]
    SLICE_X16Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157/O
                         net (fo=1, routed)           0.000     4.010    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.660 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.660    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.777 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.777    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.894 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.894    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.011 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.011    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.128 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.128    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.245 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.245    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.616 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          0.976     6.592    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13_n_3
    SLICE_X15Y1          LUT2 (Prop_lut2_I1_O)        0.367     6.959 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150/O
                         net (fo=1, routed)           0.000     6.959    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.509    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107/CO[3]
                         net (fo=1, routed)           0.000     7.623    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.737    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000     7.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.965    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.079    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.193    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.307    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.464 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3/CO[1]
                         net (fo=35, routed)          0.906     9.370    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3_n_2
    SLICE_X14Y0          LUT2 (Prop_lut2_I1_O)        0.329     9.699 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146/O
                         net (fo=1, routed)           0.000     9.699    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.249    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    10.363    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.477    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.591    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.705    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.819    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_1/CO[1]
                         net (fo=36, routed)          1.169    12.394    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[31]
    SLICE_X13Y0          LUT2 (Prop_lut2_I1_O)        0.329    12.723 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42/O
                         net (fo=1, routed)           0.000    12.723    unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.273 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.273    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.387 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.387    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.501 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.501    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.615    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_1/CO[1]
                         net (fo=37, routed)          0.990    15.239    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[30]
    SLICE_X12Y0          LUT2 (Prop_lut2_I1_O)        0.329    15.568 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43/O
                         net (fo=1, routed)           0.000    15.568    unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.101 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.101    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.218 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.218    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.335 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.335    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.452 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.452    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.569 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.569    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.686 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.686    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.803 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.803    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_1/CO[1]
                         net (fo=37, routed)          0.878    17.977    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[29]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.332    18.309 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43/O
                         net (fo=1, routed)           0.000    18.309    unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.859 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.859    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.973    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.087    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.201    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.315    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.429 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.429    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.657    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.835 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.091    20.926    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[28]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.329    21.255 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    21.255    unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.631 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.631    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.748 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.748    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.629 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_1/CO[1]
                         net (fo=37, routed)          0.688    23.316    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[27]
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.332    23.648 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43/O
                         net (fo=1, routed)           0.000    23.648    unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.198 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.198    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.312 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.312    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.426    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.540 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.540    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.654 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.654    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.768 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.768    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.882 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.882    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.996 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.996    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.174 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.874    26.048    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[26]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.329    26.377 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    26.377    unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.910 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.910    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.027 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.027    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.144 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.144    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.261 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.261    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.378    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.495 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.495    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.908 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.705    28.613    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[25]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.332    28.945 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    28.945    unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.478 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.478    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.595 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.595    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.712 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.712    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.829    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.946 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.063 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.063    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.180 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.180    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.297 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.306    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.485 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.833    31.318    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[24]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.332    31.650 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43/O
                         net (fo=1, routed)           0.000    31.650    unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.200 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.200    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.314    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.428 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.437    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.551    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.665    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.893 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.893    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.007 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.007    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    34.232    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[23]
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.329    34.561 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40/O
                         net (fo=1, routed)           0.000    34.561    unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.937 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.937    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.054 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.054    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.171 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.171    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.288 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.288    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.405 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.405    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.522 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.522    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.639 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.639    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.756 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.756    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.935 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.842    36.777    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[22]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.332    37.109 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43/O
                         net (fo=1, routed)           0.000    37.109    unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.659 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.659    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.773    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.887    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.001    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.115 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.115    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.343 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.343    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.457 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.457    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.635 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.865    39.500    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[21]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.329    39.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43/O
                         net (fo=1, routed)           0.000    39.829    unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.479 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.479    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.596 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.596    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.713 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.713    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.830 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.830    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.947 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.947    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.064 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.064    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.181 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.181    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.360 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.831    42.191    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[20]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.332    42.523 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43/O
                         net (fo=1, routed)           0.000    42.523    unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.073 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.073    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.187 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.187    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.301 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.301    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.415 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.415    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.529 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.529    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.643 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.643    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.871 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.871    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.049 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.868    44.917    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[19]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.329    45.246 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43/O
                         net (fo=1, routed)           0.000    45.246    unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.896    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.013 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.013    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.130 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.001    46.131    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.365    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.482 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.482    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.599 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.599    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    46.778 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          0.790    47.568    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[18]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.332    47.900 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43/O
                         net (fo=1, routed)           0.000    47.900    unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.564 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.564    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.678 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.678    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.792 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.792    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.906 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.906    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.020    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.134 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.134    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.918    50.344    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[17]
    SLICE_X7Y54          LUT2 (Prop_lut2_I1_O)        0.329    50.673 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    50.673    unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.223 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.223    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.337    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.451    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.565 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.565    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.679 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.679    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.793 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.793    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.907 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.907    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.021 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.021    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.199 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.961    53.160    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[16]
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.329    53.489 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43/O
                         net (fo=1, routed)           0.000    53.489    unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.022 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.022    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.139 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.139    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.256 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.256    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.373 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.373    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.607 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.724 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.724    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.841 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.841    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    55.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.989    56.009    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[15]
    SLICE_X5Y63          LUT2 (Prop_lut2_I1_O)        0.332    56.341 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    56.341    unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.891 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.891    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.005 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.005    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.119 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.119    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.233 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.233    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.347 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.347    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.575 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.575    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.689 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.689    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.867 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.915    58.782    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[14]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.329    59.111 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    59.111    unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.644 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.644    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.761 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.761    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.878 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.878    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.995 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.995    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.112 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.112    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.346 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.346    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.463 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009    60.472    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.651 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.907    61.558    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[13]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    61.890 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    61.890    unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.440 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.440    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.554    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    62.677    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.791 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.791    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.905 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.905    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.019 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.019    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.133    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.247    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.425 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.823    64.248    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[12]
    SLICE_X6Y75          LUT2 (Prop_lut2_I1_O)        0.329    64.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    64.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.110 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.110    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.227    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.344 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.344    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.578 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.578    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.695 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.695    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.812 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.812    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.929 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.929    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.930    67.038    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[11]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.332    67.370 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43/O
                         net (fo=1, routed)           0.000    67.370    unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.034 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.034    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.148 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.148    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.262 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.262    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.376 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.376    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.604 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.604    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.718 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.718    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          1.158    70.054    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[10]
    SLICE_X7Y76          LUT2 (Prop_lut2_I1_O)        0.329    70.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43/O
                         net (fo=1, routed)           0.000    70.383    unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.161 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.161    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.275 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.275    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.389 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.389    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.503 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.503    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.731 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.731    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.909 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          1.025    72.935    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[9]
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.329    73.264 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43/O
                         net (fo=1, routed)           0.000    73.264    unity_i/PERIOD_TO_RPM_0/U0/tmp[8]_i_43_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.814 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.814    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_35_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.928 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.928    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_30_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.042 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.042    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_25_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.156 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.156    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_20_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.270 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.270    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_15_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.384 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.384    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_10_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.498 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.498    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_5_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_2_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    74.790 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]_i_1/CO[1]
                         net (fo=37, routed)          0.000    74.790    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[8]
    SLICE_X5Y89          FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.539     7.731    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X5Y89          FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]/C
                         clock pessimism              0.116     7.847    
                         clock uncertainty           -0.083     7.764    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.017     7.781    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          7.781    
                         arrival time                         -74.790    
  -------------------------------------------------------------------
                         slack                                -67.009    

Slack (VIOLATED) :        -64.178ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        68.926ns  (logic 46.489ns (67.447%)  route 22.437ns (32.553%))
  Logic Levels:           250  (CARRY4=225 LUT1=1 LUT2=22 LUT3=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.675     2.983    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X18Y0          FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDSE (Prop_fdse_C_Q)         0.456     3.439 f  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/Q
                         net (fo=35, routed)          0.447     3.886    unity_i/PERIOD_TO_RPM_0/U0/PERIOD_IN[1]
    SLICE_X16Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157/O
                         net (fo=1, routed)           0.000     4.010    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_157_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_131_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.660 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.660    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_112_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.777 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000     4.777    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_93_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.894 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.894    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_74_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.011 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.011    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_55_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.128 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.128    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_28_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.245 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.245    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_17_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_14_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.616 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13/CO[0]
                         net (fo=36, routed)          0.976     6.592    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_13_n_3
    SLICE_X15Y1          LUT2 (Prop_lut2_I1_O)        0.367     6.959 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150/O
                         net (fo=1, routed)           0.000     6.959    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_150_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.509    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_126_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107/CO[3]
                         net (fo=1, routed)           0.000     7.623    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_107_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.737    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_88_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000     7.851    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_69_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.965    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_50_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.079    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_23_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.193    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_8_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.307    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_4_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.464 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3/CO[1]
                         net (fo=35, routed)          0.906     9.370    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_3_n_2
    SLICE_X14Y0          LUT2 (Prop_lut2_I1_O)        0.329     9.699 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146/O
                         net (fo=1, routed)           0.000     9.699    unity_i/PERIOD_TO_RPM_0/U0/tmp[31]_i_146_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.249    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_125_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    10.363    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_106_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.477    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_87_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    10.591    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_68_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.705    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_49_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.819    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_22_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_7_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.225 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[31]_i_1/CO[1]
                         net (fo=36, routed)          1.169    12.394    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[31]
    SLICE_X13Y0          LUT2 (Prop_lut2_I1_O)        0.329    12.723 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42/O
                         net (fo=1, routed)           0.000    12.723    unity_i/PERIOD_TO_RPM_0/U0/tmp[30]_i_42_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.273 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.273    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_35_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.387 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.387    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_30_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.501 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.501    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_25_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.615    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_20_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_15_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.843    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_10_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.957    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_5_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.071    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_2_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.249 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[30]_i_1/CO[1]
                         net (fo=37, routed)          0.990    15.239    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[30]
    SLICE_X12Y0          LUT2 (Prop_lut2_I1_O)        0.329    15.568 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43/O
                         net (fo=1, routed)           0.000    15.568    unity_i/PERIOD_TO_RPM_0/U0/tmp[29]_i_43_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.101 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.101    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_35_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.218 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.218    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_30_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.335 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.335    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_25_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.452 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.452    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_20_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.569 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.569    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_15_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.686 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.686    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_10_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.803 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.803    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_5_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_2_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[29]_i_1/CO[1]
                         net (fo=37, routed)          0.878    17.977    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[29]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.332    18.309 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43/O
                         net (fo=1, routed)           0.000    18.309    unity_i/PERIOD_TO_RPM_0/U0/tmp[28]_i_43_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.859 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.859    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_35_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.973    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_30_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.087    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_25_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.201 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.201    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_20_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.315 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.315    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_15_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.429 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.429    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_10_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.543 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.543    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_5_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.657 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.657    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.835 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.091    20.926    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[28]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.329    21.255 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40/O
                         net (fo=1, routed)           0.000    21.255    unity_i/PERIOD_TO_RPM_0/U0/tmp[27]_i_40_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.631 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.631    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_35_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.748 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.748    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_30_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.865 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.865    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_25_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.982 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.982    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_20_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.099 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.099    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_15_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.216 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.216    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.333 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.333    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_5_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_2_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.629 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[27]_i_1/CO[1]
                         net (fo=37, routed)          0.688    23.316    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[27]
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.332    23.648 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43/O
                         net (fo=1, routed)           0.000    23.648    unity_i/PERIOD_TO_RPM_0/U0/tmp[26]_i_43_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.198 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.198    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_35_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.312 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.312    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_30_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.426    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_25_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.540 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.540    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_20_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.654 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.654    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_15_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.768 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.768    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_10_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.882 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.882    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_5_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.996 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.996    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.174 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.874    26.048    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[26]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.329    26.377 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    26.377    unity_i/PERIOD_TO_RPM_0/U0/tmp[25]_i_42_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.910 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.910    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_35_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.027 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.027    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_30_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.144 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.144    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_25_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.261 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.261    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_20_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.378 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.378    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_15_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.495 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.495    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_10_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.612 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.612    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_5_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.729 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.729    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.908 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.705    28.613    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[25]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.332    28.945 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    28.945    unity_i/PERIOD_TO_RPM_0/U0/tmp[24]_i_42_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.478 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.478    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_35_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.595 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.595    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_30_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.712 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.712    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_25_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.829    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_20_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.946 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_15_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.063 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.063    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_10_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.180 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.180    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_5_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.297 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.306    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.485 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.833    31.318    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[24]
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.332    31.650 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43/O
                         net (fo=1, routed)           0.000    31.650    unity_i/PERIOD_TO_RPM_0/U0/tmp[23]_i_43_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.200 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.200    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_35_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.314 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.314    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_30_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.428 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.009    32.437    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_25_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.551    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_20_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.665    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_15_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.893 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.893    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.007 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.007    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.185 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    34.232    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[23]
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.329    34.561 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40/O
                         net (fo=1, routed)           0.000    34.561    unity_i/PERIOD_TO_RPM_0/U0/tmp[22]_i_40_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.937 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.937    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_35_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.054 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.054    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_30_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.171 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.171    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_25_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.288 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.288    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_20_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.405 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.405    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_15_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.522 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.522    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_10_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.639 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.639    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.756 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.756    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.935 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.842    36.777    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[22]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.332    37.109 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43/O
                         net (fo=1, routed)           0.000    37.109    unity_i/PERIOD_TO_RPM_0/U0/tmp[21]_i_43_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.659 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.659    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_35_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.773    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_30_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.887    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.001    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_20_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.115 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.115    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_15_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_10_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.343 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.343    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.457 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.457    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.635 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.865    39.500    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[21]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.329    39.829 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43/O
                         net (fo=1, routed)           0.000    39.829    unity_i/PERIOD_TO_RPM_0/U0/tmp[20]_i_43_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.362 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.362    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_35_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.479 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.479    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_30_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.596 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.596    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_25_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.713 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.713    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_20_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.830 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.830    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_15_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.947 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.947    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_10_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.064 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.064    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.181 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.181    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.360 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.831    42.191    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[20]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.332    42.523 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43/O
                         net (fo=1, routed)           0.000    42.523    unity_i/PERIOD_TO_RPM_0/U0/tmp[19]_i_43_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.073 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.073    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_35_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.187 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.187    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_30_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.301 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.301    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_25_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.415 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.415    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_20_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.529 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.529    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_15_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.643 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.643    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_10_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.757 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.757    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_5_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.871 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.871    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.049 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.868    44.917    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[19]
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.329    45.246 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43/O
                         net (fo=1, routed)           0.000    45.246    unity_i/PERIOD_TO_RPM_0/U0/tmp[18]_i_43_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.779 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.779    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_35_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.896    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_30_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.013 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.013    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_25_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.130 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.001    46.131    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_20_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_15_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.365    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_10_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.482 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.482    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.599 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.599    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    46.778 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          0.790    47.568    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[18]
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.332    47.900 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43/O
                         net (fo=1, routed)           0.000    47.900    unity_i/PERIOD_TO_RPM_0/U0/tmp[17]_i_43_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.450 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.450    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_35_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.564 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.564    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_30_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.678 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    48.678    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_25_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.792 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.792    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_20_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.906 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.906    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_15_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.020    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_10_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.134 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.134    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_5_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.248 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.248    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_2_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.426 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.918    50.344    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[17]
    SLICE_X7Y54          LUT2 (Prop_lut2_I1_O)        0.329    50.673 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    50.673    unity_i/PERIOD_TO_RPM_0/U0/tmp[16]_i_42_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.223 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.223    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_35_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.337 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.337    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_30_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.451 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.451    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_25_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.565 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.565    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_20_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.679 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.679    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_15_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.793 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.793    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_10_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.907 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.907    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.021 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.021    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.199 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.961    53.160    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[16]
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.329    53.489 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43/O
                         net (fo=1, routed)           0.000    53.489    unity_i/PERIOD_TO_RPM_0/U0/tmp[15]_i_43_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.022 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.022    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_35_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.139 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.139    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_30_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.256 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.256    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_25_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.373 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.373    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_20_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_15_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.607 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_10_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.724 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.724    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.841 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.841    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    55.020 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.989    56.009    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[15]
    SLICE_X5Y63          LUT2 (Prop_lut2_I1_O)        0.332    56.341 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    56.341    unity_i/PERIOD_TO_RPM_0/U0/tmp[14]_i_42_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.891 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.891    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_35_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.005 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.005    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_30_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.119 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.119    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_25_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.233 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.233    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_20_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.347 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.347    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_15_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_10_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.575 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.575    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.689 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.689    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.867 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.915    58.782    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[14]
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.329    59.111 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    59.111    unity_i/PERIOD_TO_RPM_0/U0/tmp[13]_i_42_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.644 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.644    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_35_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.761 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.761    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_30_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.878 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.878    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_25_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.995 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.995    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_20_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.112 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.112    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.229 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.229    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_10_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.346 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.346    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.463 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009    60.472    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.651 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.907    61.558    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[13]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    61.890 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    61.890    unity_i/PERIOD_TO_RPM_0/U0/tmp[12]_i_42_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.440 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.440    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_35_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.554    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_30_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.009    62.677    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_25_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.791 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.791    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_20_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.905 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.905    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_15_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.019 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.019    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_10_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.133 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.133    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_5_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.247 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.247    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.425 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.823    64.248    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[12]
    SLICE_X6Y75          LUT2 (Prop_lut2_I1_O)        0.329    64.577 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    64.577    unity_i/PERIOD_TO_RPM_0/U0/tmp[11]_i_42_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.110 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.110    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_35_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.227    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_30_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.344 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.344    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_25_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.461 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.461    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_20_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.578 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.578    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_15_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.695 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.695    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.812 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.812    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_5_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.929 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.929    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_2_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.108 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[11]_i_1/CO[1]
                         net (fo=37, routed)          0.930    67.038    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[11]
    SLICE_X9Y76          LUT2 (Prop_lut2_I1_O)        0.332    67.370 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43/O
                         net (fo=1, routed)           0.000    67.370    unity_i/PERIOD_TO_RPM_0/U0/tmp[10]_i_43_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.920 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.920    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_35_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.034 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.034    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_30_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.148 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.148    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_25_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.262 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.262    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_20_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.376 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.376    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_15_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.490 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.490    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_10_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.604 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.604    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_5_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.718 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.718    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.896 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[10]_i_1/CO[1]
                         net (fo=37, routed)          1.158    70.054    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[10]
    SLICE_X7Y76          LUT2 (Prop_lut2_I1_O)        0.329    70.383 r  unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43/O
                         net (fo=1, routed)           0.000    70.383    unity_i/PERIOD_TO_RPM_0/U0/tmp[9]_i_43_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.933 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.933    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_35_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.047 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.047    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_30_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.161 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.161    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.275 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.275    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_20_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.389 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.389    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_15_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.503 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.503    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_10_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.617 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.617    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_5_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.731 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.731    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.909 r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]_i_1/CO[1]
                         net (fo=37, routed)          0.000    71.909    unity_i/PERIOD_TO_RPM_0/U0/p_0_in[9]
    SLICE_X7Y84          FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.490     7.682    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X7Y84          FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]/C
                         clock pessimism              0.116     7.798    
                         clock uncertainty           -0.083     7.715    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.017     7.732    unity_i/PERIOD_TO_RPM_0/U0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                         -71.909    
  -------------------------------------------------------------------
                         slack                                -64.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/sum_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.351ns (82.626%)  route 0.074ns (17.374%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.564     0.905    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y48         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  unity_i/RUNNING_AVG_0/U0/sum_reg[18]/Q
                         net (fo=3, routed)           0.073     1.119    unity_i/RUNNING_AVG_0/U0/sum_reg_n_0_[18]
    SLICE_X18Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.236 r  unity_i/RUNNING_AVG_0/U0/_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.236    unity_i/RUNNING_AVG_0/U0/_inferred__2/i__carry__3_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.275 r  unity_i/RUNNING_AVG_0/U0/_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.275    unity_i/RUNNING_AVG_0/U0/_inferred__2/i__carry__4_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.329 r  unity_i/RUNNING_AVG_0/U0/_inferred__2/i__carry__5/O[0]
                         net (fo=1, routed)           0.000     1.329    unity_i/RUNNING_AVG_0/U0/sum[24]
    SLICE_X18Y50         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.831     1.201    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y50         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_reg[24]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105     1.277    unity_i/RUNNING_AVG_0/U0/sum_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.564     0.905    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X17Y47         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/Q
                         net (fo=193, routed)         0.128     1.173    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/A4
    SLICE_X16Y47         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.832     1.202    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/WCLK
    SLICE_X16Y47         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/DP.HIGH/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.118    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.564     0.905    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X17Y47         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/Q
                         net (fo=193, routed)         0.128     1.173    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/A4
    SLICE_X16Y47         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.832     1.202    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/WCLK
    SLICE_X16Y47         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/DP.LOW/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.118    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.564     0.905    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X17Y47         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/Q
                         net (fo=193, routed)         0.128     1.173    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/A4
    SLICE_X16Y47         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.832     1.202    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/WCLK
    SLICE_X16Y47         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/SP.HIGH/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.118    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.564     0.905    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X17Y47         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/Q
                         net (fo=193, routed)         0.128     1.173    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/A4
    SLICE_X16Y47         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.832     1.202    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/WCLK
    SLICE_X16Y47         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/SP.LOW/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.118    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_8_8/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.400%)  route 0.257ns (64.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.564     0.905    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X14Y48         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[8]/Q
                         net (fo=12, routed)          0.257     1.303    unity_i/DIFF_PULSER_0/U0/PULSE_CREATE[8]
    SLICE_X25Y48         FDRE                                         r  unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.829     1.199    unity_i/DIFF_PULSER_0/U0/clk_in
    SLICE_X25Y48         FDRE                                         r  unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[8]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.075     1.240    unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/sum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.362ns (83.064%)  route 0.074ns (16.936%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.564     0.905    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y48         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  unity_i/RUNNING_AVG_0/U0/sum_reg[18]/Q
                         net (fo=3, routed)           0.073     1.119    unity_i/RUNNING_AVG_0/U0/sum_reg_n_0_[18]
    SLICE_X18Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.236 r  unity_i/RUNNING_AVG_0/U0/_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.236    unity_i/RUNNING_AVG_0/U0/_inferred__2/i__carry__3_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.275 r  unity_i/RUNNING_AVG_0/U0/_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.275    unity_i/RUNNING_AVG_0/U0/_inferred__2/i__carry__4_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.340 r  unity_i/RUNNING_AVG_0/U0/_inferred__2/i__carry__5/O[2]
                         net (fo=1, routed)           0.000     1.340    unity_i/RUNNING_AVG_0/U0/sum[26]
    SLICE_X18Y50         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.831     1.201    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y50         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_reg[26]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105     1.277    unity_i/RUNNING_AVG_0/U0/sum_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.679%)  route 0.182ns (56.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.560     0.901    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X25Y46         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]_rep/Q
                         net (fo=193, routed)         0.182     1.223    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/A3
    SLICE_X24Y46         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.828     1.198    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/WCLK
    SLICE_X24Y46         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/DP.HIGH/CLK
                         clock pessimism             -0.284     0.914    
    SLICE_X24Y46         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.154    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.679%)  route 0.182ns (56.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.560     0.901    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X25Y46         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]_rep/Q
                         net (fo=193, routed)         0.182     1.223    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/A3
    SLICE_X24Y46         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.828     1.198    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/WCLK
    SLICE_X24Y46         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/DP.LOW/CLK
                         clock pessimism             -0.284     0.914    
    SLICE_X24Y46         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.154    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/SP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.679%)  route 0.182ns (56.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.560     0.901    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X25Y46         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  unity_i/RUNNING_AVG_0/U0/index_counter_reg[3]_rep/Q
                         net (fo=193, routed)         0.182     1.223    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/A3
    SLICE_X24Y46         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/SP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.828     1.198    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/WCLK
    SLICE_X24Y46         RAMD64E                                      r  unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/SP.HIGH/CLK
                         clock pessimism             -0.284     0.914    
    SLICE_X24Y46         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.154    unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_14_14/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X19Y0      unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X19Y2      unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X19Y2      unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X19Y3      unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X19Y3      unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X19Y3      unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X19Y3      unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X19Y4      unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X12Y45     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_15_15/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X12Y45     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_15_15/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X12Y45     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_15_15/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X12Y45     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_15_15/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X12Y43     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X12Y43     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_1_1/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X12Y43     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_1_1/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X12Y43     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_1_1/SP.LOW/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X16Y43     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X16Y43     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X16Y43     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X16Y43     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X20Y46     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_11_11/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X20Y46     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_11_11/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X20Y46     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_11_11/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X20Y46     unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg_0_127_11_11/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack        3.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 1.151ns (18.297%)  route 5.140ns (81.703%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 16.394 - 10.417 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.703     6.637    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X0Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.478     7.115 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           1.610     8.725    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[1]
    SLICE_X3Y67          LUT6 (Prop_lut6_I0_O)        0.301     9.026 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.439    10.465    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X3Y71          LUT4 (Prop_lut4_I0_O)        0.124    10.589 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_5/O
                         net (fo=1, routed)           0.820    11.409    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_5_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.124    11.533 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.892    12.425    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_nxt
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.124    12.549 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.379    12.928    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[0]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.525    16.394    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X0Y71          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/C
                         clock pessimism              0.632    17.026    
                         clock uncertainty           -0.068    16.958    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)       -0.031    16.927    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 1.151ns (19.518%)  route 4.746ns (80.482%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 16.394 - 10.417 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.703     6.637    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X0Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.478     7.115 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           1.610     8.725    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[1]
    SLICE_X3Y67          LUT6 (Prop_lut6_I0_O)        0.301     9.026 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.439    10.465    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X3Y71          LUT4 (Prop_lut4_I0_O)        0.124    10.589 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_5/O
                         net (fo=1, routed)           0.820    11.409    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_5_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.124    11.533 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.878    12.410    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_nxt
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.124    12.534 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.534    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[1]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.525    16.394    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X0Y71          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/C
                         clock pessimism              0.632    17.026    
                         clock uncertainty           -0.068    16.958    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.079    17.037    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.037    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.980ns (18.033%)  route 4.454ns (81.967%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 16.389 - 10.417 ) 
    Source Clock Delay      (SCD):    6.629ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.695     6.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X1Y72          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456     7.085 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.021     8.106    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X0Y74          LUT5 (Prop_lut5_I4_O)        0.124     8.230 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.818     9.048    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.124     9.172 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           1.274    10.446    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X2Y74          LUT4 (Prop_lut4_I0_O)        0.124    10.570 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2__0/O
                         net (fo=3, routed)           0.828    11.398    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.152    11.550 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.513    12.063    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.520    16.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X1Y75          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/C
                         clock pessimism              0.596    16.985    
                         clock uncertainty           -0.068    16.917    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)       -0.275    16.642    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.642    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 1.151ns (20.248%)  route 4.534ns (79.752%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 16.394 - 10.417 ) 
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.703     6.637    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X0Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.478     7.115 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           1.610     8.725    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[1]
    SLICE_X3Y67          LUT6 (Prop_lut6_I0_O)        0.301     9.026 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.439    10.465    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X3Y71          LUT4 (Prop_lut4_I0_O)        0.124    10.589 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_5/O
                         net (fo=1, routed)           0.820    11.409    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_5_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.124    11.533 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.665    12.198    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_nxt
    SLICE_X1Y71          LUT4 (Prop_lut4_I2_O)        0.124    12.322 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.322    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.525    16.394    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X1Y71          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/C
                         clock pessimism              0.632    17.026    
                         clock uncertainty           -0.068    16.958    
    SLICE_X1Y71          FDRE (Setup_fdre_C_D)        0.029    16.987    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.987    
                         arrival time                         -12.322    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.828ns (17.933%)  route 3.789ns (82.067%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 16.398 - 10.417 ) 
    Source Clock Delay      (SCD):    6.629ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.695     6.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X1Y72          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456     7.085 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.021     8.106    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X0Y74          LUT5 (Prop_lut5_I4_O)        0.124     8.230 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.818     9.048    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.124     9.172 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           1.295    10.467    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I3_O)        0.124    10.591 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.655    11.246    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WE
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.529    16.398    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.596    16.994    
                         clock uncertainty           -0.068    16.926    
    SLICE_X4Y78          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         16.393    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.828ns (17.933%)  route 3.789ns (82.067%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 16.398 - 10.417 ) 
    Source Clock Delay      (SCD):    6.629ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.695     6.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X1Y72          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456     7.085 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.021     8.106    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X0Y74          LUT5 (Prop_lut5_I4_O)        0.124     8.230 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.818     9.048    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.124     9.172 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           1.295    10.467    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I3_O)        0.124    10.591 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.655    11.246    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WE
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.529    16.398    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.596    16.994    
                         clock uncertainty           -0.068    16.926    
    SLICE_X4Y78          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.393    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.828ns (17.933%)  route 3.789ns (82.067%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 16.398 - 10.417 ) 
    Source Clock Delay      (SCD):    6.629ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.695     6.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X1Y72          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456     7.085 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.021     8.106    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X0Y74          LUT5 (Prop_lut5_I4_O)        0.124     8.230 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.818     9.048    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.124     9.172 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           1.295    10.467    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I3_O)        0.124    10.591 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.655    11.246    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WE
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.529    16.398    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/CLK
                         clock pessimism              0.596    16.994    
                         clock uncertainty           -0.068    16.926    
    SLICE_X4Y78          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         16.393    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.828ns (17.933%)  route 3.789ns (82.067%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 16.398 - 10.417 ) 
    Source Clock Delay      (SCD):    6.629ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.695     6.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X1Y72          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456     7.085 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.021     8.106    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X0Y74          LUT5 (Prop_lut5_I4_O)        0.124     8.230 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.818     9.048    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.124     9.172 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           1.295    10.467    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I3_O)        0.124    10.591 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.655    11.246    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WE
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.529    16.398    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism              0.596    16.994    
                         clock uncertainty           -0.068    16.926    
    SLICE_X4Y78          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.393    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.828ns (17.933%)  route 3.789ns (82.067%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 16.398 - 10.417 ) 
    Source Clock Delay      (SCD):    6.629ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.695     6.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X1Y72          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456     7.085 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.021     8.106    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X0Y74          LUT5 (Prop_lut5_I4_O)        0.124     8.230 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.818     9.048    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.124     9.172 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           1.295    10.467    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I3_O)        0.124    10.591 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.655    11.246    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WE
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.529    16.398    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/CLK
                         clock pessimism              0.596    16.994    
                         clock uncertainty           -0.068    16.926    
    SLICE_X4Y78          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         16.393    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.828ns (17.933%)  route 3.789ns (82.067%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 16.398 - 10.417 ) 
    Source Clock Delay      (SCD):    6.629ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.695     6.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X1Y72          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456     7.085 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.021     8.106    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X0Y74          LUT5 (Prop_lut5_I4_O)        0.124     8.230 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.818     9.048    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.124     9.172 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           1.295    10.467    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I3_O)        0.124    10.591 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          0.655    11.246    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WE
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.529    16.398    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism              0.596    16.994    
                         clock uncertainty           -0.068    16.926    
    SLICE_X4Y78          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.393    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  5.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.570     2.014    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.141     2.155 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/Q
                         net (fo=1, routed)           0.117     2.272    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg_n_0_[0][1]
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.836     2.628    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism             -0.614     2.014    
    SLICE_X2Y75          FDCE (Hold_fdce_C_D)         0.072     2.086    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.123%)  route 0.216ns (56.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X0Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.164     2.176 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     2.392    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/DIA0
    SLICE_X4Y77          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.839     2.631    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X4Y77          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.582     2.049    
    SLICE_X4Y77          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.196    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.691%)  route 0.147ns (41.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.569     2.013    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X0Y73          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.164     2.177 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           0.147     2.324    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.045     2.369 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_nxt[2]
    SLICE_X0Y73          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X0Y73          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/C
                         clock pessimism             -0.614     2.013    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.121     2.134    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.057%)  route 0.256ns (60.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X0Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.164     2.176 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.256     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/DIB0
    SLICE_X4Y77          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.839     2.631    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X4Y77          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.582     2.049    
    SLICE_X4Y77          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.195    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.569     2.013    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X0Y73          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.164     2.177 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           0.149     2.326    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X0Y73          LUT6 (Prop_lut6_I4_O)        0.045     2.371 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.371    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_nxt[1]
    SLICE_X0Y73          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X0Y73          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/C
                         clock pessimism             -0.614     2.013    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.121     2.134    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.156%)  route 0.133ns (38.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.571     2.015    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X0Y71          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.164     2.179 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/Q
                         net (fo=22, routed)          0.133     2.312    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[2]_0[0]
    SLICE_X1Y71          LUT4 (Prop_lut4_I0_O)        0.045     2.357 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.357    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.838     2.630    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X1Y71          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/C
                         clock pessimism             -0.602     2.028    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.091     2.119    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.579     2.023    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_uart
    SLICE_X5Y65          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     2.164 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/Q
                         net (fo=1, routed)           0.158     2.322    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg_n_0_[0][1]
    SLICE_X5Y65          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.846     2.638    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_uart
    SLICE_X5Y65          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/C
                         clock pessimism             -0.615     2.023    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.061     2.084    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.571     2.015    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_uart
    SLICE_X0Y72          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.164     2.179 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/Q
                         net (fo=2, routed)           0.151     2.331    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/D[2]
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.045     2.376 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/lsr_rx_framing_err_reg_i_1/O
                         net (fo=1, routed)           0.000     2.376    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst_n_3
    SLICE_X0Y72          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.837     2.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_uart
    SLICE_X0Y72          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/C
                         clock pessimism             -0.614     2.015    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.121     2.136    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.569     2.013    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X0Y76          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.164     2.177 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/Q
                         net (fo=6, routed)           0.161     2.339    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.045     2.384 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.384    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X0Y76          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/C
                         clock pessimism             -0.614     2.013    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.121     2.134    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.402%)  route 0.156ns (45.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.573     2.017    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X2Y71          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.141     2.158 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/Q
                         net (fo=5, routed)           0.156     2.314    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[1]
    SLICE_X2Y71          LUT5 (Prop_lut5_I3_O)        0.045     2.359 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.359    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_nxt[1]
    SLICE_X2Y71          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.840     2.632    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X2Y71          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]/C
                         clock pessimism             -0.615     2.017    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.092     2.109    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.417      8.261      BUFGCTRL_X0Y3    unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X1Y72      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X0Y72      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X1Y73      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X1Y73      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X1Y76      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X2Y75      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X2Y75      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X2Y75      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y77      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y77      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y78      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y77      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X4Y77      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  unity_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        15.037ns  (logic 2.687ns (17.870%)  route 12.350ns (82.130%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 26.005 - 20.000 ) 
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.668     6.602    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X10Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.518     7.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.551     8.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.795 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           1.027     9.823    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.947 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.894    10.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.124    10.965 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.965    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.497 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.719 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.803    12.522    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X14Y57         LUT4 (Prop_lut4_I1_O)        0.299    12.821 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=8, routed)           0.674    13.494    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.011    14.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X10Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.753 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[12]_i_2/O
                         net (fo=52, routed)          2.642    17.395    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X8Y42          LUT4 (Prop_lut4_I3_O)        0.124    17.519 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_20/O
                         net (fo=3, routed)           0.974    18.493    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state_reg[0]_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124    18.617 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_14/O
                         net (fo=1, routed)           0.668    19.285    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[0]_7
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124    19.409 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.888    20.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[5]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    20.421 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state[5]_i_1/O
                         net (fo=6, routed)           1.218    21.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X5Y49          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.552    26.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X5Y49          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[2]/C
                         clock pessimism              0.481    26.486    
                         clock uncertainty           -0.077    26.410    
    SLICE_X5Y49          FDRE (Setup_fdre_C_CE)      -0.205    26.205    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         26.205    
                         arrival time                         -21.639    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        15.037ns  (logic 2.687ns (17.870%)  route 12.350ns (82.130%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 26.005 - 20.000 ) 
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.668     6.602    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X10Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.518     7.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.551     8.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.795 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           1.027     9.823    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.947 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.894    10.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.124    10.965 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.965    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.497 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.719 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.803    12.522    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X14Y57         LUT4 (Prop_lut4_I1_O)        0.299    12.821 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=8, routed)           0.674    13.494    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.011    14.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X10Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.753 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[12]_i_2/O
                         net (fo=52, routed)          2.642    17.395    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X8Y42          LUT4 (Prop_lut4_I3_O)        0.124    17.519 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_20/O
                         net (fo=3, routed)           0.974    18.493    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state_reg[0]_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124    18.617 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_14/O
                         net (fo=1, routed)           0.668    19.285    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[0]_7
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124    19.409 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.888    20.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[5]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    20.421 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state[5]_i_1/O
                         net (fo=6, routed)           1.218    21.639    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X4Y49          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.552    26.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X4Y49          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[1]/C
                         clock pessimism              0.481    26.486    
                         clock uncertainty           -0.077    26.410    
    SLICE_X4Y49          FDRE (Setup_fdre_C_CE)      -0.169    26.241    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.241    
                         arrival time                         -21.639    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.895ns  (logic 2.687ns (18.039%)  route 12.208ns (81.961%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 25.940 - 20.000 ) 
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.668     6.602    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X10Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.518     7.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.551     8.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.795 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           1.027     9.823    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.947 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.894    10.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.124    10.965 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.965    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.497 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.719 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.803    12.522    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X14Y57         LUT4 (Prop_lut4_I1_O)        0.299    12.821 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=8, routed)           0.674    13.494    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.218    14.836    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X11Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.960 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_3/O
                         net (fo=25, routed)          1.932    16.892    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg_reg[3]_1
    SLICE_X8Y52          LUT6 (Prop_lut6_I2_O)        0.124    17.016 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_46/O
                         net (fo=1, routed)           0.427    17.443    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_46_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.124    17.567 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_24/O
                         net (fo=5, routed)           1.010    18.577    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/rxfifo_out_reg_reg_7
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    18.701 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_5/O
                         net (fo=2, routed)           1.315    20.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_5_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.124    20.140 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1__0/O
                         net (fo=7, routed)           1.358    21.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/E[0]
    SLICE_X17Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.488    25.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X17Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism              0.596    26.536    
                         clock uncertainty           -0.077    26.459    
    SLICE_X17Y59         FDCE (Setup_fdce_C_CE)      -0.205    26.254    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.254    
                         arrival time                         -21.497    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.895ns  (logic 2.687ns (18.039%)  route 12.208ns (81.961%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 25.940 - 20.000 ) 
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.668     6.602    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X10Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.518     7.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.551     8.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.795 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           1.027     9.823    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.947 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.894    10.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.124    10.965 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.965    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.497 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.719 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.803    12.522    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X14Y57         LUT4 (Prop_lut4_I1_O)        0.299    12.821 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=8, routed)           0.674    13.494    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.218    14.836    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X11Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.960 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_3/O
                         net (fo=25, routed)          1.932    16.892    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg_reg[3]_1
    SLICE_X8Y52          LUT6 (Prop_lut6_I2_O)        0.124    17.016 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_46/O
                         net (fo=1, routed)           0.427    17.443    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_46_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.124    17.567 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_24/O
                         net (fo=5, routed)           1.010    18.577    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/rxfifo_out_reg_reg_7
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    18.701 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_5/O
                         net (fo=2, routed)           1.315    20.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_5_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.124    20.140 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1__0/O
                         net (fo=7, routed)           1.358    21.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/E[0]
    SLICE_X17Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.488    25.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X17Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/C
                         clock pessimism              0.596    26.536    
                         clock uncertainty           -0.077    26.459    
    SLICE_X17Y59         FDCE (Setup_fdce_C_CE)      -0.205    26.254    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.254    
                         arrival time                         -21.497    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.895ns  (logic 2.687ns (18.039%)  route 12.208ns (81.961%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 25.940 - 20.000 ) 
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.668     6.602    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X10Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.518     7.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.551     8.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.795 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           1.027     9.823    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.947 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.894    10.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.124    10.965 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.965    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.497 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.719 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.803    12.522    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X14Y57         LUT4 (Prop_lut4_I1_O)        0.299    12.821 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=8, routed)           0.674    13.494    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.218    14.836    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X11Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.960 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_3/O
                         net (fo=25, routed)          1.932    16.892    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg_reg[3]_1
    SLICE_X8Y52          LUT6 (Prop_lut6_I2_O)        0.124    17.016 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_46/O
                         net (fo=1, routed)           0.427    17.443    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_46_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.124    17.567 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_24/O
                         net (fo=5, routed)           1.010    18.577    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/rxfifo_out_reg_reg_7
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    18.701 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_5/O
                         net (fo=2, routed)           1.315    20.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_5_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.124    20.140 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1__0/O
                         net (fo=7, routed)           1.358    21.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/E[0]
    SLICE_X17Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.488    25.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X17Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/C
                         clock pessimism              0.596    26.536    
                         clock uncertainty           -0.077    26.459    
    SLICE_X17Y59         FDCE (Setup_fdce_C_CE)      -0.205    26.254    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.254    
                         arrival time                         -21.497    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.822ns  (logic 2.687ns (18.128%)  route 12.135ns (81.872%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 26.005 - 20.000 ) 
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.668     6.602    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X10Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.518     7.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.551     8.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.795 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           1.027     9.823    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.947 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.894    10.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.124    10.965 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.965    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.497 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.719 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.803    12.522    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X14Y57         LUT4 (Prop_lut4_I1_O)        0.299    12.821 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=8, routed)           0.674    13.494    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.011    14.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X10Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.753 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[12]_i_2/O
                         net (fo=52, routed)          2.642    17.395    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X8Y42          LUT4 (Prop_lut4_I3_O)        0.124    17.519 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_20/O
                         net (fo=3, routed)           0.974    18.493    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state_reg[0]_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124    18.617 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_14/O
                         net (fo=1, routed)           0.668    19.285    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[0]_7
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124    19.409 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.888    20.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[5]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    20.421 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state[5]_i_1/O
                         net (fo=6, routed)           1.003    21.424    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X5Y48          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.552    26.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X5Y48          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]/C
                         clock pessimism              0.481    26.486    
                         clock uncertainty           -0.077    26.410    
    SLICE_X5Y48          FDRE (Setup_fdre_C_CE)      -0.205    26.205    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         26.205    
                         arrival time                         -21.424    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.816ns  (logic 3.165ns (21.361%)  route 11.651ns (78.638%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.668     6.602    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X10Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.518     7.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.551     8.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.795 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           1.027     9.823    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.947 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.894    10.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.124    10.965 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.965    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.497 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.719 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.803    12.522    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X14Y57         LUT4 (Prop_lut4_I1_O)        0.299    12.821 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=8, routed)           0.674    13.494    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.198    14.816    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/fifo_1_empty
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.146    14.962 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/length_reg[7]_i_5/O
                         net (fo=6, routed)           1.370    16.332    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X8Y51          LUT3 (Prop_lut3_I2_O)        0.356    16.688 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=9, routed)           1.124    17.812    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[3]_0
    SLICE_X7Y47          LUT4 (Prop_lut4_I1_O)        0.348    18.160 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=6, routed)           0.691    18.851    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_13
    SLICE_X7Y46          LUT6 (Prop_lut6_I2_O)        0.124    18.975 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_4/O
                         net (fo=2, routed)           0.926    19.901    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[4]
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124    20.025 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1/O
                         net (fo=7, routed)           1.394    21.418    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_17[0]
    SLICE_X16Y62         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.486    25.938    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X16Y62         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism              0.596    26.534    
                         clock uncertainty           -0.077    26.457    
    SLICE_X16Y62         FDCE (Setup_fdce_C_CE)      -0.169    26.288    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.288    
                         arrival time                         -21.418    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.816ns  (logic 3.165ns (21.361%)  route 11.651ns (78.638%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.668     6.602    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X10Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.518     7.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.551     8.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.795 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           1.027     9.823    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.947 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.894    10.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.124    10.965 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.965    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.497 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.719 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.803    12.522    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X14Y57         LUT4 (Prop_lut4_I1_O)        0.299    12.821 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=8, routed)           0.674    13.494    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.198    14.816    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/fifo_1_empty
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.146    14.962 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/length_reg[7]_i_5/O
                         net (fo=6, routed)           1.370    16.332    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X8Y51          LUT3 (Prop_lut3_I2_O)        0.356    16.688 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=9, routed)           1.124    17.812    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[3]_0
    SLICE_X7Y47          LUT4 (Prop_lut4_I1_O)        0.348    18.160 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=6, routed)           0.691    18.851    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_13
    SLICE_X7Y46          LUT6 (Prop_lut6_I2_O)        0.124    18.975 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_4/O
                         net (fo=2, routed)           0.926    19.901    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[4]
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124    20.025 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1/O
                         net (fo=7, routed)           1.394    21.418    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg_17[0]
    SLICE_X16Y62         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.486    25.938    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X16Y62         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/C
                         clock pessimism              0.596    26.534    
                         clock uncertainty           -0.077    26.457    
    SLICE_X16Y62         FDCE (Setup_fdce_C_CE)      -0.169    26.288    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         26.288    
                         arrival time                         -21.418    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.664ns  (logic 2.687ns (18.324%)  route 11.977ns (81.676%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 26.005 - 20.000 ) 
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.668     6.602    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X10Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.518     7.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.551     8.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.795 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           1.027     9.823    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.947 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.894    10.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.124    10.965 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.965    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.497 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.719 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.803    12.522    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X14Y57         LUT4 (Prop_lut4_I1_O)        0.299    12.821 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=8, routed)           0.674    13.494    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.011    14.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X10Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.753 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[12]_i_2/O
                         net (fo=52, routed)          2.642    17.395    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X8Y42          LUT4 (Prop_lut4_I3_O)        0.124    17.519 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_20/O
                         net (fo=3, routed)           0.974    18.493    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state_reg[0]_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124    18.617 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_14/O
                         net (fo=1, routed)           0.668    19.285    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[0]_7
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124    19.409 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.888    20.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[5]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    20.421 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state[5]_i_1/O
                         net (fo=6, routed)           0.845    21.266    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X5Y47          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.552    26.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X5Y47          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[3]/C
                         clock pessimism              0.481    26.486    
                         clock uncertainty           -0.077    26.410    
    SLICE_X5Y47          FDRE (Setup_fdre_C_CE)      -0.205    26.205    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         26.205    
                         arrival time                         -21.266    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        14.664ns  (logic 2.687ns (18.324%)  route 11.977ns (81.676%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 26.005 - 20.000 ) 
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.668     6.602    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X10Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.518     7.120 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.551     8.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.795 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           1.027     9.823    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.947 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.894    10.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.124    10.965 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.965    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.497 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.719 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.803    12.522    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X14Y57         LUT4 (Prop_lut4_I1_O)        0.299    12.821 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0/O
                         net (fo=8, routed)           0.674    13.494    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4__0_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.618 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.011    14.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X10Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.753 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[12]_i_2/O
                         net (fo=52, routed)          2.642    17.395    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X8Y42          LUT4 (Prop_lut4_I3_O)        0.124    17.519 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_20/O
                         net (fo=3, routed)           0.974    18.493    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state_reg[0]_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124    18.617 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/curr_state[5]_i_14/O
                         net (fo=1, routed)           0.668    19.285    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[0]_7
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124    19.409 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.888    20.297    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[5]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    20.421 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state[5]_i_1/O
                         net (fo=6, routed)           0.845    21.266    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X5Y47          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.552    26.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X5Y47          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[5]/C
                         clock pessimism              0.481    26.486    
                         clock uncertainty           -0.077    26.410    
    SLICE_X5Y47          FDRE (Setup_fdre_C_CE)      -0.205    26.205    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[5]
  -------------------------------------------------------------------
                         required time                         26.205    
                         arrival time                         -21.266    
  -------------------------------------------------------------------
                         slack                                  4.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.898%)  route 0.166ns (54.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y44         FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/Q
                         net (fo=48, routed)          0.166     2.314    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/Q[1]
    RAMB36_X1Y8          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.872     2.664    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X1Y8          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism             -0.600     2.064    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.247    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.185%)  route 0.260ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X11Y60         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.260     2.407    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/ADDRD0
    SLICE_X12Y61         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X12Y61         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.601     2.022    
    SLICE_X12Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.332    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.185%)  route 0.260ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X11Y60         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.260     2.407    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/ADDRD0
    SLICE_X12Y61         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X12Y61         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.601     2.022    
    SLICE_X12Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.332    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.185%)  route 0.260ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X11Y60         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.260     2.407    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/ADDRD0
    SLICE_X12Y61         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X12Y61         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMC/CLK
                         clock pessimism             -0.601     2.022    
    SLICE_X12Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.332    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.185%)  route 0.260ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.562     2.006    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X11Y60         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.141     2.147 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.260     2.407    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/ADDRD0
    SLICE_X12Y61         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X12Y61         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMD/CLK
                         clock pessimism             -0.601     2.022    
    SLICE_X12Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.332    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.414%)  route 0.269ns (65.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X11Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDCE (Prop_fdce_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.269     2.417    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X12Y58         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X12Y58         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.601     2.023    
    SLICE_X12Y58         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.333    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.414%)  route 0.269ns (65.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X11Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDCE (Prop_fdce_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.269     2.417    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X12Y58         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X12Y58         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.601     2.023    
    SLICE_X12Y58         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.333    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.414%)  route 0.269ns (65.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X11Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDCE (Prop_fdce_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.269     2.417    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X12Y58         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X12Y58         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.601     2.023    
    SLICE_X12Y58         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.333    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.414%)  route 0.269ns (65.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X11Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDCE (Prop_fdce_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.269     2.417    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X12Y58         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.832     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X12Y58         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.601     2.023    
    SLICE_X12Y58         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.333    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.878%)  route 0.288ns (67.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.559     2.003    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X14Y60         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.141     2.144 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.288     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_3_5/ADDRD1
    SLICE_X16Y60         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.828     2.620    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_3_5/WCLK
    SLICE_X16Y60         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.582     2.038    
    SLICE_X16Y60         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.347    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         unity_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8      unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8      unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y79      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y79      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y79      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y77      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y79      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y77      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y66      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y66      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y66      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y66      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y66      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y66      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y66      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y66      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X0Y70      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X0Y70      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y39     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y39     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y39     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y39     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y39     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y39     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y38     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y38     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_5_5/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y58     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y58     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  clk_fpga_1

Setup :          297  Failing Endpoints,  Worst Slack       -4.623ns,  Total Violation     -494.935ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.623ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.177ns (37.933%)  route 3.562ns (62.067%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=3 LUT4=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X26Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.419     7.016 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/Q
                         net (fo=1, routed)           0.694     7.710    unity_i/vector_mux_1/U0/in_vec1[7]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.327     8.037 r  unity_i/vector_mux_1/U0/out_vec[7]_INST_0/O
                         net (fo=2, routed)           0.847     8.884    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[7]
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.332     9.216 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     9.216    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_5__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.592 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.592    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.709 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.709    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.826 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.826    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.943 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           1.306    11.249    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2_n_0
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.373 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out_INST_0/O
                         net (fo=1, routed)           0.159    11.532    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.124    11.656 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.556    12.212    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y40         LUT3 (Prop_lut3_I0_O)        0.124    12.336 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_i_1/O
                         net (fo=1, routed)           0.000    12.336    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_i_1_n_0
    SLICE_X43Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.574     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/C
                         clock pessimism              0.116     7.882    
                         clock uncertainty           -0.198     7.684    
    SLICE_X43Y40         FDCE (Setup_fdce_C_D)        0.029     7.713    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg
  -------------------------------------------------------------------
                         required time                          7.713    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                 -4.623    

Slack (VIOLATED) :        -4.605ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.177ns (37.708%)  route 3.596ns (62.292%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=3 LUT4=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X26Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.419     7.016 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/Q
                         net (fo=1, routed)           0.694     7.710    unity_i/vector_mux_1/U0/in_vec1[7]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.327     8.037 r  unity_i/vector_mux_1/U0/out_vec[7]_INST_0/O
                         net (fo=2, routed)           0.847     8.884    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[7]
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.332     9.216 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     9.216    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_5__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.592 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.592    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.709 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.709    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.826 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.826    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.943 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           1.306    11.249    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2_n_0
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.373 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out_INST_0/O
                         net (fo=1, routed)           0.159    11.532    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.124    11.656 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.590    12.246    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.124    12.370 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_i_1/O
                         net (fo=1, routed)           0.000    12.370    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_i_1_n_0
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.574     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/C
                         clock pessimism              0.116     7.882    
                         clock uncertainty           -0.198     7.684    
    SLICE_X42Y40         FDCE (Setup_fdce_C_D)        0.081     7.765    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                 -4.605    

Slack (VIOLATED) :        -4.598ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 2.177ns (37.780%)  route 3.585ns (62.220%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=3 LUT4=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X26Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.419     7.016 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/Q
                         net (fo=1, routed)           0.694     7.710    unity_i/vector_mux_1/U0/in_vec1[7]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.327     8.037 r  unity_i/vector_mux_1/U0/out_vec[7]_INST_0/O
                         net (fo=2, routed)           0.847     8.884    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[7]
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.332     9.216 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     9.216    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_5__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.592 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.592    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.709 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.709    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.826 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.826    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.943 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           1.306    11.249    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2_n_0
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.373 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out_INST_0/O
                         net (fo=1, routed)           0.159    11.532    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.124    11.656 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.579    12.235    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    12.359 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_i_1/O
                         net (fo=1, routed)           0.000    12.359    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_i_1_n_0
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.574     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/C
                         clock pessimism              0.116     7.882    
                         clock uncertainty           -0.198     7.684    
    SLICE_X42Y40         FDCE (Setup_fdce_C_D)        0.077     7.761    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg
  -------------------------------------------------------------------
                         required time                          7.761    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                 -4.598    

Slack (VIOLATED) :        -4.571ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 2.171ns (37.868%)  route 3.562ns (62.132%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=3 LUT4=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X26Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.419     7.016 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/Q
                         net (fo=1, routed)           0.694     7.710    unity_i/vector_mux_1/U0/in_vec1[7]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.327     8.037 r  unity_i/vector_mux_1/U0/out_vec[7]_INST_0/O
                         net (fo=2, routed)           0.847     8.884    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[7]
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.332     9.216 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     9.216    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_5__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.592 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.592    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.709 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.709    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.826 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.826    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.943 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           1.306    11.249    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2_n_0
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.373 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out_INST_0/O
                         net (fo=1, routed)           0.159    11.532    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.124    11.656 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.556    12.212    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.118    12.330 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out__0/O
                         net (fo=1, routed)           0.000    12.330    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out__0_n_0
    SLICE_X43Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.574     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/C
                         clock pessimism              0.116     7.882    
                         clock uncertainty           -0.198     7.684    
    SLICE_X43Y40         FDCE (Setup_fdce_C_D)        0.075     7.759    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                 -4.571    

Slack (VIOLATED) :        -4.561ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 2.170ns (37.632%)  route 3.596ns (62.368%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=3 LUT4=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X26Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.419     7.016 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/Q
                         net (fo=1, routed)           0.694     7.710    unity_i/vector_mux_1/U0/in_vec1[7]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.327     8.037 r  unity_i/vector_mux_1/U0/out_vec[7]_INST_0/O
                         net (fo=2, routed)           0.847     8.884    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[7]
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.332     9.216 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     9.216    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_5__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.592 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.592    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.709 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.709    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.826 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.826    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.943 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           1.306    11.249    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2_n_0
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.373 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out_INST_0/O
                         net (fo=1, routed)           0.159    11.532    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.124    11.656 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.590    12.246    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.117    12.363 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out__0/O
                         net (fo=1, routed)           0.000    12.363    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out__0_n_0
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.574     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/C
                         clock pessimism              0.116     7.882    
                         clock uncertainty           -0.198     7.684    
    SLICE_X42Y40         FDCE (Setup_fdce_C_D)        0.118     7.802    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                 -4.561    

Slack (VIOLATED) :        -4.549ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.169ns (37.693%)  route 3.585ns (62.307%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=3 LUT4=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.597ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.663     6.597    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X26Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.419     7.016 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[7]/Q
                         net (fo=1, routed)           0.694     7.710    unity_i/vector_mux_1/U0/in_vec1[7]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.327     8.037 r  unity_i/vector_mux_1/U0/out_vec[7]_INST_0/O
                         net (fo=2, routed)           0.847     8.884    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_duty_in[7]
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.332     9.216 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_5__2/O
                         net (fo=1, routed)           0.000     9.216    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_i_5__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.592 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.592    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.709 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.709    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__0_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.826 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.826    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__1_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.943 f  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2/CO[3]
                         net (fo=1, routed)           1.306    11.249    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out1_carry__2_n_0
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.373 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/PWM_out_INST_0/O
                         net (fo=1, routed)           0.159    11.532    unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/in_vec2[0]
    SLICE_X36Y40         LUT3 (Prop_lut3_I0_O)        0.124    11.656 r  unity_i/BLDC_MOTOR_CONTROL/vector_mux_2/out_vec[0]_INST_0/O
                         net (fo=6, routed)           0.579    12.235    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PWM_in
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.116    12.351 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out__0/O
                         net (fo=1, routed)           0.000    12.351    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out__0_n_0
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.574     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/C
                         clock pessimism              0.116     7.882    
                         clock uncertainty           -0.198     7.684    
    SLICE_X42Y40         FDCE (Setup_fdce_C_D)        0.118     7.802    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                 -4.549    

Slack (VIOLATED) :        -2.281ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.904ns (54.968%)  route 1.560ns (45.032%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 7.764 - 5.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         1.560     8.624    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/reset_in
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.124     8.748 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[3]_i_8/O
                         net (fo=1, routed)           0.000     8.748    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[3]_i_8_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.281 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[3]_i_1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.398 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.632    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[15]_i_1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.749 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[19]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.072 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.072    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]_i_2_n_6
    SLICE_X38Y38         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.572     7.765    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X38Y38         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[21]/C
                         clock pessimism              0.116     7.880    
                         clock uncertainty           -0.198     7.682    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)        0.109     7.791    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[21]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                 -2.281    

Slack (VIOLATED) :        -2.273ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.896ns (54.864%)  route 1.560ns (45.136%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 7.764 - 5.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         1.560     8.624    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/reset_in
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.124     8.748 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[3]_i_8/O
                         net (fo=1, routed)           0.000     8.748    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[3]_i_8_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.281 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[3]_i_1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.398 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.515    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.632    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[15]_i_1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.749 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[19]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.064 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.064    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]_i_2_n_4
    SLICE_X38Y38         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.572     7.765    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X38Y38         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]/C
                         clock pessimism              0.116     7.880    
                         clock uncertainty           -0.198     7.682    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)        0.109     7.791    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 -2.273    

Slack (VIOLATED) :        -2.211ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.580ns (20.337%)  route 2.272ns (79.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         1.434     8.498    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/reset_in
    SLICE_X41Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.622 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.838     9.460    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X40Y32         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.568     7.760    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X40Y32         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[0]/C
                         clock pessimism              0.116     7.876    
                         clock uncertainty           -0.198     7.678    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429     7.249    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 -2.211    

Slack (VIOLATED) :        -2.211ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.580ns (20.337%)  route 2.272ns (79.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         1.434     8.498    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/reset_in
    SLICE_X41Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.622 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.838     9.460    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X40Y32         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.568     7.760    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X40Y32         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[1]/C
                         clock pessimism              0.116     7.876    
                         clock uncertainty           -0.198     7.678    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429     7.249    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 -2.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.193ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/PID_0/U0/scaled_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.762%)  route 0.461ns (71.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.461     2.610    unity_i/PID_0/U0/reset_in
    SLICE_X29Y45         LUT4 (Prop_lut4_I3_O)        0.045     2.655 r  unity_i/PID_0/U0/scaled_CLK_i_1/O
                         net (fo=1, routed)           0.000     2.655    unity_i/PID_0/U0/scaled_CLK_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  unity_i/PID_0/U0/scaled_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.831     1.201    unity_i/PID_0/U0/clk_in
    SLICE_X29Y45         FDRE                                         r  unity_i/PID_0/U0/scaled_CLK_reg/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.198     1.370    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.091     1.461    unity_i/PID_0/U0/scaled_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/PID_0/U0/scaler_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.393%)  route 0.462ns (76.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.462     2.611    unity_i/PID_0/U0/reset_in
    SLICE_X31Y45         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.831     1.201    unity_i/PID_0/U0/clk_in
    SLICE_X31Y45         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[25]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.198     1.370    
    SLICE_X31Y45         FDRE (Hold_fdre_C_R)        -0.018     1.352    unity_i/PID_0/U0/scaler_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/PID_0/U0/scaler_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.393%)  route 0.462ns (76.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.462     2.611    unity_i/PID_0/U0/reset_in
    SLICE_X31Y45         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.831     1.201    unity_i/PID_0/U0/clk_in
    SLICE_X31Y45         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[26]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.198     1.370    
    SLICE_X31Y45         FDRE (Hold_fdre_C_R)        -0.018     1.352    unity_i/PID_0/U0/scaler_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/PID_0/U0/scaler_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.393%)  route 0.462ns (76.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.462     2.611    unity_i/PID_0/U0/reset_in
    SLICE_X31Y45         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.831     1.201    unity_i/PID_0/U0/clk_in
    SLICE_X31Y45         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[27]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.198     1.370    
    SLICE_X31Y45         FDRE (Hold_fdre_C_R)        -0.018     1.352    unity_i/PID_0/U0/scaler_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/PID_0/U0/scaler_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.311%)  route 0.464ns (76.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.464     2.613    unity_i/PID_0/U0/reset_in
    SLICE_X31Y42         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.830     1.200    unity_i/PID_0/U0/clk_in
    SLICE_X31Y42         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[15]/C
                         clock pessimism             -0.029     1.171    
                         clock uncertainty            0.198     1.369    
    SLICE_X31Y42         FDRE (Hold_fdre_C_R)        -0.018     1.351    unity_i/PID_0/U0/scaler_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/PID_0/U0/scaler_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.311%)  route 0.464ns (76.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.464     2.613    unity_i/PID_0/U0/reset_in
    SLICE_X31Y42         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.830     1.200    unity_i/PID_0/U0/clk_in
    SLICE_X31Y42         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[16]/C
                         clock pessimism             -0.029     1.171    
                         clock uncertainty            0.198     1.369    
    SLICE_X31Y42         FDRE (Hold_fdre_C_R)        -0.018     1.351    unity_i/PID_0/U0/scaler_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/PID_0/U0/scaler_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.928%)  route 0.474ns (77.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.474     2.623    unity_i/PID_0/U0/reset_in
    SLICE_X31Y44         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.831     1.201    unity_i/PID_0/U0/clk_in
    SLICE_X31Y44         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[14]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.198     1.370    
    SLICE_X31Y44         FDRE (Hold_fdre_C_R)        -0.018     1.352    unity_i/PID_0/U0/scaler_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/PID_0/U0/scaler_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.928%)  route 0.474ns (77.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.474     2.623    unity_i/PID_0/U0/reset_in
    SLICE_X31Y44         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.831     1.201    unity_i/PID_0/U0/clk_in
    SLICE_X31Y44         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[17]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.198     1.370    
    SLICE_X31Y44         FDRE (Hold_fdre_C_R)        -0.018     1.352    unity_i/PID_0/U0/scaler_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/PID_0/U0/scaler_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.928%)  route 0.474ns (77.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.474     2.623    unity_i/PID_0/U0/reset_in
    SLICE_X31Y44         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.831     1.201    unity_i/PID_0/U0/clk_in
    SLICE_X31Y44         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[20]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.198     1.370    
    SLICE_X31Y44         FDRE (Hold_fdre_C_R)        -0.018     1.352    unity_i/PID_0/U0/scaler_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/PID_0/U0/scaler_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.928%)  route 0.474ns (77.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.474     2.623    unity_i/PID_0/U0/reset_in
    SLICE_X31Y44         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.831     1.201    unity_i/PID_0/U0/clk_in
    SLICE_X31Y44         FDRE                                         r  unity_i/PID_0/U0/scaler_counter_reg[24]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.198     1.370    
    SLICE_X31Y44         FDRE (Hold_fdre_C_R)        -0.018     1.352    unity_i/PID_0/U0/scaler_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.271    





---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  clk_uart

Setup :           37  Failing Endpoints,  Worst Slack       -3.172ns,  Total Violation      -96.592ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.172ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.618ns  (logic 0.580ns (22.154%)  route 2.038ns (77.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 266.395 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.970   269.252    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X3Y73          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.526   266.395    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X3Y73          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/C
                         clock pessimism              0.311   266.705    
                         clock uncertainty           -0.197   266.509    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.429   266.080    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.080    
                         arrival time                        -269.252    
  -------------------------------------------------------------------
                         slack                                 -3.172    

Slack (VIOLATED) :        -3.030ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.470ns  (logic 0.580ns (23.480%)  route 1.890ns (76.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 266.389 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.822   269.104    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X1Y75          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.520   266.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X1Y75          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/C
                         clock pessimism              0.311   266.699    
                         clock uncertainty           -0.197   266.503    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.429   266.074    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.074    
                         arrival time                        -269.104    
  -------------------------------------------------------------------
                         slack                                 -3.030    

Slack (VIOLATED) :        -3.030ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.470ns  (logic 0.580ns (23.480%)  route 1.890ns (76.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 266.389 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.822   269.104    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X1Y75          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.520   266.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X1Y75          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/C
                         clock pessimism              0.311   266.699    
                         clock uncertainty           -0.197   266.503    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.429   266.074    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.074    
                         arrival time                        -269.104    
  -------------------------------------------------------------------
                         slack                                 -3.030    

Slack (VIOLATED) :        -3.030ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.470ns  (logic 0.580ns (23.480%)  route 1.890ns (76.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 266.389 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.822   269.104    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X1Y75          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.520   266.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X1Y75          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/C
                         clock pessimism              0.311   266.699    
                         clock uncertainty           -0.197   266.503    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.429   266.074    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.074    
                         arrival time                        -269.104    
  -------------------------------------------------------------------
                         slack                                 -3.030    

Slack (VIOLATED) :        -3.030ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.470ns  (logic 0.580ns (23.480%)  route 1.890ns (76.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 266.389 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.822   269.104    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X1Y75          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.520   266.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X1Y75          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/C
                         clock pessimism              0.311   266.699    
                         clock uncertainty           -0.197   266.503    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.429   266.074    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.074    
                         arrival time                        -269.104    
  -------------------------------------------------------------------
                         slack                                 -3.030    

Slack (VIOLATED) :        -3.024ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.459%)  route 1.791ns (75.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 266.391 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.723   269.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X0Y76          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.522   266.391    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X0Y76          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/C
                         clock pessimism              0.311   266.701    
                         clock uncertainty           -0.197   266.505    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.524   265.981    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        265.981    
                         arrival time                        -269.005    
  -------------------------------------------------------------------
                         slack                                 -3.024    

Slack (VIOLATED) :        -3.016ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.577%)  route 1.880ns (76.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 266.393 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.812   269.094    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X5Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.524   266.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X5Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/C
                         clock pessimism              0.311   266.703    
                         clock uncertainty           -0.197   266.507    
    SLICE_X5Y74          FDRE (Setup_fdre_C_R)       -0.429   266.078    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        266.078    
                         arrival time                        -269.094    
  -------------------------------------------------------------------
                         slack                                 -3.016    

Slack (VIOLATED) :        -3.016ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.577%)  route 1.880ns (76.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 266.393 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.812   269.094    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X5Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.524   266.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X5Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]/C
                         clock pessimism              0.311   266.703    
                         clock uncertainty           -0.197   266.507    
    SLICE_X5Y74          FDRE (Setup_fdre_C_R)       -0.429   266.078    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        266.078    
                         arrival time                        -269.094    
  -------------------------------------------------------------------
                         slack                                 -3.016    

Slack (VIOLATED) :        -3.016ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.577%)  route 1.880ns (76.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 266.393 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.812   269.094    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X5Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.524   266.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X5Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]/C
                         clock pessimism              0.311   266.703    
                         clock uncertainty           -0.197   266.507    
    SLICE_X5Y74          FDRE (Setup_fdre_C_R)       -0.429   266.078    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        266.078    
                         arrival time                        -269.094    
  -------------------------------------------------------------------
                         slack                                 -3.016    

Slack (VIOLATED) :        -2.967ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.314ns  (logic 0.580ns (25.067%)  route 1.734ns (74.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 266.391 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.666   268.948    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X0Y73          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.522   266.391    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X0Y73          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                         clock pessimism              0.311   266.701    
                         clock uncertainty           -0.197   266.505    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.524   265.981    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        265.981    
                         arrival time                        -268.948    
  -------------------------------------------------------------------
                         slack                                 -2.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.512ns (78.267%)  route 0.142ns (21.733%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.572     2.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X0Y70          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.410 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.142     2.552    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][2]
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.118     2.670 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.670    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[2]
    SLICE_X1Y70          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.839     2.631    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X1Y70          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/C
                         clock pessimism             -0.299     2.332    
                         clock uncertainty            0.197     2.529    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.091     2.620    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.433ns (64.554%)  route 0.238ns (35.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.572     2.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X0Y70          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.404 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.238     2.642    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][3]
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.045     2.687 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.687    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[3]
    SLICE_X1Y70          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.839     2.631    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X1Y70          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/C
                         clock pessimism             -0.299     2.332    
                         clock uncertainty            0.197     2.529    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.092     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.503ns (74.324%)  route 0.174ns (25.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.572     2.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X0Y70          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.406 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.174     2.580    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][4]
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.113     2.693 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.693    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[4]
    SLICE_X1Y70          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.839     2.631    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X1Y70          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/C
                         clock pessimism             -0.299     2.332    
                         clock uncertainty            0.197     2.529    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.092     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.431ns (63.367%)  route 0.249ns (36.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.572     2.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X0Y70          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.402 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.249     2.651    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][5]
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.045     2.696 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.696    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[5]
    SLICE_X1Y70          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.839     2.631    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X1Y70          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/C
                         clock pessimism             -0.299     2.332    
                         clock uncertainty            0.197     2.529    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.092     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.967%)  route 0.531ns (79.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.577     2.021    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X2Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.141     2.162 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.531     2.694    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[1]
    SLICE_X5Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.844     2.636    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_uart
    SLICE_X5Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.338    
                         clock uncertainty            0.197     2.534    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.063     2.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.603ns (84.499%)  route 0.111ns (15.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.574     2.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X0Y68          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.510 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.111     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][6]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.111     2.732 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.732    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[6]
    SLICE_X1Y69          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.840     2.632    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X1Y69          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/C
                         clock pessimism             -0.299     2.333    
                         clock uncertainty            0.197     2.530    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.091     2.621    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.523ns (73.021%)  route 0.193ns (26.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.574     2.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X0Y68          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.496 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.193     2.689    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/dout_b_o__0[7]
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.045     2.734 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/data_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.000     2.734    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]_0[0]
    SLICE_X1Y68          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.841     2.633    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X1Y68          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/C
                         clock pessimism             -0.299     2.335    
                         clock uncertainty            0.197     2.531    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.092     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.466%)  route 0.548ns (79.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.571     2.015    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X1Y77          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.141     2.156 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=7, routed)           0.548     2.704    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/D[1]
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.836     2.628    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.526    
    SLICE_X2Y75          FDCE (Hold_fdce_C_D)         0.057     2.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.523ns (71.614%)  route 0.207ns (28.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.572     2.016    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X0Y70          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.494 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.207     2.701    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][1]
    SLICE_X2Y70          LUT4 (Prop_lut4_I2_O)        0.045     2.746 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.746    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[1]
    SLICE_X2Y70          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.841     2.633    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X2Y70          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/C
                         clock pessimism             -0.299     2.335    
                         clock uncertainty            0.197     2.531    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.091     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.959%)  route 0.565ns (80.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.573     2.017    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X2Y78          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.141     2.158 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=7, routed)           0.565     2.724    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/D[2]
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.836     2.628    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.526    
    SLICE_X2Y75          FDCE (Hold_fdce_C_D)         0.066     2.592    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  unity_clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.761ns,  Total Violation       -1.565ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.761ns  (required time - arrival time)
  Source:                 unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        8.714ns  (logic 0.792ns (9.089%)  route 7.922ns (90.911%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 25.948 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 17.977 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.669    17.977    unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/clk_in
    SLICE_X22Y46         FDRE                                         r  unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    18.433 r  unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[3]/Q
                         net (fo=2, routed)           7.922    26.355    unity_i/unity_ctrl_0/U0/addr1_in[3]
    SLICE_X23Y45         LUT6 (Prop_lut6_I3_O)        0.124    26.479 r  unity_i/unity_ctrl_0/U0/mem_data_in[3]_i_2/O
                         net (fo=1, routed)           0.000    26.479    unity_i/unity_ctrl_0/U0/mem_data_in[3]_i_2_n_0
    SLICE_X23Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    26.691 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    26.691    unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.495    25.948    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X23Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]/C
                         clock pessimism              0.116    26.064    
                         clock uncertainty           -0.198    25.865    
    SLICE_X23Y45         FDRE (Setup_fdre_C_D)        0.064    25.929    unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         25.929    
                         arrival time                         -26.691    
  -------------------------------------------------------------------
                         slack                                 -0.761    

Slack (VIOLATED) :        -0.466ns  (required time - arrival time)
  Source:                 unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        8.394ns  (logic 1.148ns (13.676%)  route 7.246ns (86.324%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 17.990 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.682    17.990    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X13Y49         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456    18.446 r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[24]/Q
                         net (fo=12, routed)          4.323    22.769    unity_i/RUNNING_AVG_0/U0/input_in[24]
    SLICE_X21Y51         LUT3 (Prop_lut3_I0_O)        0.153    22.922 f  unity_i/RUNNING_AVG_0/U0/output_out[24]_INST_0/O
                         net (fo=3, routed)           2.924    25.845    unity_i/unity_ctrl_0/U0/addr2_in[24]
    SLICE_X22Y54         LUT6 (Prop_lut6_I1_O)        0.327    26.172 r  unity_i/unity_ctrl_0/U0/mem_data_in[24]_i_2/O
                         net (fo=1, routed)           0.000    26.172    unity_i/unity_ctrl_0/U0/mem_data_in[24]_i_2_n_0
    SLICE_X22Y54         MUXF7 (Prop_muxf7_I0_O)      0.212    26.384 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    26.384    unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]_i_1_n_0
    SLICE_X22Y54         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.485    25.937    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y54         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]/C
                         clock pessimism              0.116    26.053    
                         clock uncertainty           -0.198    25.855    
    SLICE_X22Y54         FDRE (Setup_fdre_C_D)        0.064    25.919    unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         25.919    
                         arrival time                         -26.384    
  -------------------------------------------------------------------
                         slack                                 -0.466    

Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        8.131ns  (logic 1.144ns (14.070%)  route 6.987ns (85.930%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 17.984 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.676    17.984    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X15Y46         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.456    18.440 r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[31]/Q
                         net (fo=12, routed)          4.529    22.969    unity_i/RUNNING_AVG_0/U0/input_in[31]
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.150    23.119 r  unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0/O
                         net (fo=1, routed)           2.457    25.577    unity_i/unity_ctrl_0/U0/addr2_in[31]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.326    25.903 r  unity_i/unity_ctrl_0/U0/mem_data_in[31]_i_3/O
                         net (fo=1, routed)           0.000    25.903    unity_i/unity_ctrl_0/U0/mem_data_in[31]_i_3_n_0
    SLICE_X25Y54         MUXF7 (Prop_muxf7_I0_O)      0.212    26.115 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    26.115    unity_i/unity_ctrl_0/U0/mem_data_in_reg[31]_i_2_n_0
    SLICE_X25Y54         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.485    25.937    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X25Y54         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[31]/C
                         clock pessimism              0.116    26.053    
                         clock uncertainty           -0.198    25.855    
    SLICE_X25Y54         FDRE (Setup_fdre_C_D)        0.064    25.919    unity_i/unity_ctrl_0/U0/mem_data_in_reg[31]
  -------------------------------------------------------------------
                         required time                         25.919    
                         arrival time                         -26.115    
  -------------------------------------------------------------------
                         slack                                 -0.196    

Slack (VIOLATED) :        -0.142ns  (required time - arrival time)
  Source:                 unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        8.076ns  (logic 1.138ns (14.092%)  route 6.938ns (85.908%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 17.985 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677    17.985    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X14Y48         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.456    18.441 r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[30]/Q
                         net (fo=12, routed)          4.719    23.160    unity_i/RUNNING_AVG_0/U0/input_in[30]
    SLICE_X21Y53         LUT3 (Prop_lut3_I0_O)        0.118    23.278 f  unity_i/RUNNING_AVG_0/U0/output_out[30]_INST_0/O
                         net (fo=3, routed)           2.218    25.497    unity_i/unity_ctrl_0/U0/addr2_in[30]
    SLICE_X23Y54         LUT6 (Prop_lut6_I1_O)        0.326    25.823 r  unity_i/unity_ctrl_0/U0/mem_data_in[30]_i_2/O
                         net (fo=1, routed)           0.000    25.823    unity_i/unity_ctrl_0/U0/mem_data_in[30]_i_2_n_0
    SLICE_X23Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    26.061 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    26.061    unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]_i_1_n_0
    SLICE_X23Y54         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.485    25.937    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X23Y54         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]/C
                         clock pessimism              0.116    26.053    
                         clock uncertainty           -0.198    25.855    
    SLICE_X23Y54         FDRE (Setup_fdre_C_D)        0.064    25.919    unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         25.919    
                         arrival time                         -26.061    
  -------------------------------------------------------------------
                         slack                                 -0.142    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        7.888ns  (logic 1.214ns (15.391%)  route 6.674ns (84.609%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 25.949 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 17.979 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.671    17.979    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X10Y51         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.518    18.497 r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[11]/Q
                         net (fo=12, routed)          4.352    22.849    unity_i/RUNNING_AVG_0/U0/input_in[11]
    SLICE_X21Y48         LUT3 (Prop_lut3_I0_O)        0.152    23.001 f  unity_i/RUNNING_AVG_0/U0/output_out[11]_INST_0/O
                         net (fo=3, routed)           2.321    25.323    unity_i/unity_ctrl_0/U0/addr2_in[11]
    SLICE_X22Y47         LUT6 (Prop_lut6_I1_O)        0.332    25.655 r  unity_i/unity_ctrl_0/U0/mem_data_in[11]_i_2/O
                         net (fo=1, routed)           0.000    25.655    unity_i/unity_ctrl_0/U0/mem_data_in[11]_i_2_n_0
    SLICE_X22Y47         MUXF7 (Prop_muxf7_I0_O)      0.212    25.867 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    25.867    unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]_i_1_n_0
    SLICE_X22Y47         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.496    25.949    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y47         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]/C
                         clock pessimism              0.116    26.065    
                         clock uncertainty           -0.198    25.866    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.064    25.930    unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         25.930    
                         arrival time                         -25.867    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        7.696ns  (logic 1.119ns (14.539%)  route 6.577ns (85.461%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 17.979 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.671    17.979    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X9Y52          FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456    18.435 r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[16]/Q
                         net (fo=12, routed)          3.748    22.183    unity_i/RUNNING_AVG_0/U0/input_in[16]
    SLICE_X21Y49         LUT3 (Prop_lut3_I0_O)        0.119    22.302 f  unity_i/RUNNING_AVG_0/U0/output_out[16]_INST_0/O
                         net (fo=3, routed)           2.830    25.131    unity_i/unity_ctrl_0/U0/addr2_in[16]
    SLICE_X22Y52         LUT6 (Prop_lut6_I1_O)        0.332    25.463 r  unity_i/unity_ctrl_0/U0/mem_data_in[16]_i_2/O
                         net (fo=1, routed)           0.000    25.463    unity_i/unity_ctrl_0/U0/mem_data_in[16]_i_2_n_0
    SLICE_X22Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    25.675 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    25.675    unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.486    25.938    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]/C
                         clock pessimism              0.116    26.054    
                         clock uncertainty           -0.198    25.856    
    SLICE_X22Y52         FDRE (Setup_fdre_C_D)        0.064    25.920    unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]
  -------------------------------------------------------------------
                         required time                         25.920    
                         arrival time                         -25.675    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/first_run_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        7.679ns  (logic 1.175ns (15.301%)  route 6.504ns (84.699%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 17.978 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.670    17.978    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X25Y47         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/first_run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.456    18.434 r  unity_i/RUNNING_AVG_0/U0/first_run_reg/Q
                         net (fo=33, routed)          3.812    22.246    unity_i/RUNNING_AVG_0/U0/first_run
    SLICE_X21Y50         LUT3 (Prop_lut3_I2_O)        0.149    22.395 f  unity_i/RUNNING_AVG_0/U0/output_out[21]_INST_0/O
                         net (fo=3, routed)           2.692    25.087    unity_i/unity_ctrl_0/U0/addr2_in[21]
    SLICE_X25Y51         LUT6 (Prop_lut6_I1_O)        0.332    25.419 r  unity_i/unity_ctrl_0/U0/mem_data_in[21]_i_2/O
                         net (fo=1, routed)           0.000    25.419    unity_i/unity_ctrl_0/U0/mem_data_in[21]_i_2_n_0
    SLICE_X25Y51         MUXF7 (Prop_muxf7_I0_O)      0.238    25.657 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    25.657    unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]_i_1_n_0
    SLICE_X25Y51         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.486    25.938    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X25Y51         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/C
                         clock pessimism              0.116    26.054    
                         clock uncertainty           -0.198    25.856    
    SLICE_X25Y51         FDRE (Setup_fdre_C_D)        0.064    25.920    unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         25.920    
                         arrival time                         -25.657    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/first_run_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        7.660ns  (logic 1.145ns (14.948%)  route 6.515ns (85.051%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 17.978 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.670    17.978    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X25Y47         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/first_run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.456    18.434 r  unity_i/RUNNING_AVG_0/U0/first_run_reg/Q
                         net (fo=33, routed)          3.406    21.840    unity_i/RUNNING_AVG_0/U0/first_run
    SLICE_X21Y52         LUT3 (Prop_lut3_I2_O)        0.119    21.959 f  unity_i/RUNNING_AVG_0/U0/output_out[28]_INST_0/O
                         net (fo=3, routed)           3.109    25.068    unity_i/unity_ctrl_0/U0/addr2_in[28]
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.332    25.400 r  unity_i/unity_ctrl_0/U0/mem_data_in[28]_i_2/O
                         net (fo=1, routed)           0.000    25.400    unity_i/unity_ctrl_0/U0/mem_data_in[28]_i_2_n_0
    SLICE_X25Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    25.638 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    25.638    unity_i/unity_ctrl_0/U0/mem_data_in_reg[28]_i_1_n_0
    SLICE_X25Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.486    25.938    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X25Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[28]/C
                         clock pessimism              0.116    26.054    
                         clock uncertainty           -0.198    25.856    
    SLICE_X25Y52         FDRE (Setup_fdre_C_D)        0.064    25.920    unity_i/unity_ctrl_0/U0/mem_data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         25.920    
                         arrival time                         -25.638    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        7.627ns  (logic 1.175ns (15.406%)  route 6.452ns (84.594%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 25.949 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 17.979 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.671    17.979    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X9Y51          FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.456    18.435 r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[9]/Q
                         net (fo=12, routed)          4.546    22.981    unity_i/RUNNING_AVG_0/U0/input_in[9]
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.149    23.130 f  unity_i/RUNNING_AVG_0/U0/output_out[9]_INST_0/O
                         net (fo=3, routed)           1.906    25.036    unity_i/unity_ctrl_0/U0/addr2_in[9]
    SLICE_X22Y47         LUT6 (Prop_lut6_I1_O)        0.332    25.368 r  unity_i/unity_ctrl_0/U0/mem_data_in[9]_i_2/O
                         net (fo=1, routed)           0.000    25.368    unity_i/unity_ctrl_0/U0/mem_data_in[9]_i_2_n_0
    SLICE_X22Y47         MUXF7 (Prop_muxf7_I0_O)      0.238    25.606 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    25.606    unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]_i_1_n_0
    SLICE_X22Y47         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.496    25.949    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y47         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]/C
                         clock pessimism              0.116    26.065    
                         clock uncertainty           -0.198    25.866    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.064    25.930    unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         25.930    
                         arrival time                         -25.606    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 unity_i/RUNNING_AVG_0/U0/first_run_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        7.613ns  (logic 1.175ns (15.434%)  route 6.438ns (84.566%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 25.948 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 17.978 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.670    17.978    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X25Y47         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/first_run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.456    18.434 r  unity_i/RUNNING_AVG_0/U0/first_run_reg/Q
                         net (fo=33, routed)          4.129    22.563    unity_i/RUNNING_AVG_0/U0/first_run
    SLICE_X21Y46         LUT3 (Prop_lut3_I2_O)        0.149    22.712 f  unity_i/RUNNING_AVG_0/U0/output_out[5]_INST_0/O
                         net (fo=3, routed)           2.309    25.021    unity_i/unity_ctrl_0/U0/addr2_in[5]
    SLICE_X25Y45         LUT6 (Prop_lut6_I1_O)        0.332    25.353 r  unity_i/unity_ctrl_0/U0/mem_data_in[5]_i_2/O
                         net (fo=1, routed)           0.000    25.353    unity_i/unity_ctrl_0/U0/mem_data_in[5]_i_2_n_0
    SLICE_X25Y45         MUXF7 (Prop_muxf7_I0_O)      0.238    25.591 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    25.591    unity_i/unity_ctrl_0/U0/mem_data_in_reg[5]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.495    25.948    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X25Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[5]/C
                         clock pessimism              0.116    26.064    
                         clock uncertainty           -0.198    25.865    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)        0.064    25.929    unity_i/unity_ctrl_0/U0/mem_data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         25.929    
                         arrival time                         -25.591    
  -------------------------------------------------------------------
                         slack                                  0.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 0.770ns (17.663%)  route 3.589ns (82.337%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.603ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.495     2.687    unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/clk_in
    SLICE_X22Y46         FDRE                                         r  unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.337     3.024 r  unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[8]/Q
                         net (fo=2, routed)           3.589     6.614    unity_i/unity_ctrl_0/U0/addr1_in[8]
    SLICE_X23Y46         LUT6 (Prop_lut6_I3_O)        0.241     6.855 r  unity_i/unity_ctrl_0/U0/mem_data_in[8]_i_2/O
                         net (fo=1, routed)           0.000     6.855    unity_i/unity_ctrl_0/U0/mem_data_in[8]_i_2_n_0
    SLICE_X23Y46         MUXF7 (Prop_muxf7_I0_O)      0.192     7.047 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.047    unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.669     6.603    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X23Y46         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]/C
                         clock pessimism             -0.116     6.487    
                         clock uncertainty            0.198     6.686    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.297     6.983    unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.983    
                         arrival time                           7.047    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.638ns (14.676%)  route 3.709ns (85.324%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.593ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.498     2.690    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X9Y52          FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.367     3.057 r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[16]/Q
                         net (fo=12, routed)          3.709     6.766    unity_i/unity_ctrl_0/U0/addr0_in[16]
    SLICE_X22Y52         LUT6 (Prop_lut6_I5_O)        0.100     6.866 r  unity_i/unity_ctrl_0/U0/mem_data_in[16]_i_2/O
                         net (fo=1, routed)           0.000     6.866    unity_i/unity_ctrl_0/U0/mem_data_in[16]_i_2_n_0
    SLICE_X22Y52         MUXF7 (Prop_muxf7_I0_O)      0.171     7.037 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     7.037    unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]_i_1_n_0
    SLICE_X22Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.659     6.593    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]/C
                         clock pessimism             -0.116     6.477    
                         clock uncertainty            0.198     6.676    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.297     6.973    unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.973    
                         arrival time                           7.037    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 unity_i/RUNNING_AVG_0/U0/sum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.293ns (14.084%)  route 1.787ns (85.916%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.563     0.904    unity_i/RUNNING_AVG_0/U0/clk_in
    SLICE_X18Y46         FDRE                                         r  unity_i/RUNNING_AVG_0/U0/sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  unity_i/RUNNING_AVG_0/U0/sum_reg[8]/Q
                         net (fo=3, routed)           1.246     2.291    unity_i/RUNNING_AVG_0/U0/sum_reg_n_0_[8]
    SLICE_X22Y50         LUT3 (Prop_lut3_I1_O)        0.045     2.336 r  unity_i/RUNNING_AVG_0/U0/output_out[0]_INST_0/O
                         net (fo=3, routed)           0.541     2.877    unity_i/unity_ctrl_0/U0/addr2_in[0]
    SLICE_X25Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.922 r  unity_i/unity_ctrl_0/U0/mem_data_in[0]_i_2/O
                         net (fo=1, routed)           0.000     2.922    unity_i/unity_ctrl_0/U0/mem_data_in[0]_i_2_n_0
    SLICE_X25Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     2.984 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.984    unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]_i_1_n_0
    SLICE_X25Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.828     2.620    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X25Y50         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]/C
                         clock pessimism             -0.029     2.591    
                         clock uncertainty            0.198     2.789    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.105     2.894    unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.659ns (15.046%)  route 3.721ns (84.954%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.603ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.508     2.701    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X11Y48         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.367     3.068 r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[6]/Q
                         net (fo=12, routed)          3.721     6.788    unity_i/unity_ctrl_0/U0/addr0_in[6]
    SLICE_X23Y45         LUT6 (Prop_lut6_I5_O)        0.100     6.888 r  unity_i/unity_ctrl_0/U0/mem_data_in[6]_i_2/O
                         net (fo=1, routed)           0.000     6.888    unity_i/unity_ctrl_0/U0/mem_data_in[6]_i_2_n_0
    SLICE_X23Y45         MUXF7 (Prop_muxf7_I0_O)      0.192     7.080 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.080    unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.669     6.603    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X23Y45         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]/C
                         clock pessimism             -0.116     6.487    
                         clock uncertainty            0.198     6.686    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.297     6.983    unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.983    
                         arrival time                           7.080    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.659ns (15.016%)  route 3.730ns (84.984%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.592ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.489     2.681    unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/clk_in
    SLICE_X21Y54         FDRE                                         r  unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.367     3.048 r  unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[29]/Q
                         net (fo=2, routed)           3.730     6.777    unity_i/unity_ctrl_0/U0/addr1_in[29]
    SLICE_X22Y54         LUT6 (Prop_lut6_I3_O)        0.100     6.877 r  unity_i/unity_ctrl_0/U0/mem_data_in[29]_i_2/O
                         net (fo=1, routed)           0.000     6.877    unity_i/unity_ctrl_0/U0/mem_data_in[29]_i_2_n_0
    SLICE_X22Y54         MUXF7 (Prop_muxf7_I0_O)      0.192     7.069 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     7.069    unity_i/unity_ctrl_0/U0/mem_data_in_reg[29]_i_1_n_0
    SLICE_X22Y54         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.658     6.592    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y54         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[29]/C
                         clock pessimism             -0.116     6.476    
                         clock uncertainty            0.198     6.675    
    SLICE_X22Y54         FDRE (Hold_fdre_C_D)         0.297     6.972    unity_i/unity_ctrl_0/U0/mem_data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -6.972    
                         arrival time                           7.069    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 0.638ns (14.543%)  route 3.749ns (85.456%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.592ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.491     2.683    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X15Y53         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.367     3.050 r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[10]/Q
                         net (fo=12, routed)          3.749     6.799    unity_i/unity_ctrl_0/U0/addr0_in[10]
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.100     6.899 r  unity_i/unity_ctrl_0/U0/mem_data_in[10]_i_2/O
                         net (fo=1, routed)           0.000     6.899    unity_i/unity_ctrl_0/U0/mem_data_in[10]_i_2_n_0
    SLICE_X22Y53         MUXF7 (Prop_muxf7_I0_O)      0.171     7.070 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     7.070    unity_i/unity_ctrl_0/U0/mem_data_in_reg[10]_i_1_n_0
    SLICE_X22Y53         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.658     6.592    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y53         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[10]/C
                         clock pessimism             -0.116     6.476    
                         clock uncertainty            0.198     6.675    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.297     6.972    unity_i/unity_ctrl_0/U0/mem_data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.972    
                         arrival time                           7.070    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.659ns (14.969%)  route 3.743ns (85.031%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.593ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.500     2.692    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X19Y44         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.367     3.059 r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[21]/Q
                         net (fo=12, routed)          3.743     6.803    unity_i/unity_ctrl_0/U0/addr0_in[21]
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.100     6.903 r  unity_i/unity_ctrl_0/U0/mem_data_in[21]_i_2/O
                         net (fo=1, routed)           0.000     6.903    unity_i/unity_ctrl_0/U0/mem_data_in[21]_i_2_n_0
    SLICE_X25Y51         MUXF7 (Prop_muxf7_I0_O)      0.192     7.095 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     7.095    unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]_i_1_n_0
    SLICE_X25Y51         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.659     6.593    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X25Y51         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/C
                         clock pessimism             -0.116     6.477    
                         clock uncertainty            0.198     6.676    
    SLICE_X25Y51         FDRE (Hold_fdre_C_D)         0.297     6.973    unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.973    
                         arrival time                           7.095    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.659ns (14.957%)  route 3.747ns (85.043%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.592ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.497     2.689    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X11Y54         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.367     3.056 r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[15]/Q
                         net (fo=12, routed)          3.747     6.803    unity_i/unity_ctrl_0/U0/addr0_in[15]
    SLICE_X25Y53         LUT6 (Prop_lut6_I5_O)        0.100     6.903 r  unity_i/unity_ctrl_0/U0/mem_data_in[15]_i_2/O
                         net (fo=1, routed)           0.000     6.903    unity_i/unity_ctrl_0/U0/mem_data_in[15]_i_2_n_0
    SLICE_X25Y53         MUXF7 (Prop_muxf7_I0_O)      0.192     7.095 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     7.095    unity_i/unity_ctrl_0/U0/mem_data_in_reg[15]_i_1_n_0
    SLICE_X25Y53         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.658     6.592    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X25Y53         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[15]/C
                         clock pessimism             -0.116     6.476    
                         clock uncertainty            0.198     6.675    
    SLICE_X25Y53         FDRE (Hold_fdre_C_D)         0.297     6.972    unity_i/unity_ctrl_0/U0/mem_data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.972    
                         arrival time                           7.095    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.638ns (14.419%)  route 3.787ns (85.581%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.604ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.501     2.693    unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/clk_in
    SLICE_X19Y49         FDRE                                         r  unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.367     3.060 r  unity_i/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[11]/Q
                         net (fo=2, routed)           3.787     6.847    unity_i/unity_ctrl_0/U0/addr1_in[11]
    SLICE_X22Y47         LUT6 (Prop_lut6_I3_O)        0.100     6.947 r  unity_i/unity_ctrl_0/U0/mem_data_in[11]_i_2/O
                         net (fo=1, routed)           0.000     6.947    unity_i/unity_ctrl_0/U0/mem_data_in[11]_i_2_n_0
    SLICE_X22Y47         MUXF7 (Prop_muxf7_I0_O)      0.171     7.118 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     7.118    unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]_i_1_n_0
    SLICE_X22Y47         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.670     6.604    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X22Y47         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]/C
                         clock pessimism             -0.116     6.488    
                         clock uncertainty            0.198     6.687    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.297     6.984    unity_i/unity_ctrl_0/U0/mem_data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.984    
                         arrival time                           7.118    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.638ns (14.412%)  route 3.789ns (85.588%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.593ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.501     2.693    unity_i/PERIOD_TO_RPM_0/U0/clk_in
    SLICE_X14Y44         FDRE                                         r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.367     3.060 r  unity_i/PERIOD_TO_RPM_0/U0/RPM_out_reg[22]/Q
                         net (fo=12, routed)          3.789     6.849    unity_i/unity_ctrl_0/U0/addr0_in[22]
    SLICE_X25Y52         LUT6 (Prop_lut6_I5_O)        0.100     6.949 r  unity_i/unity_ctrl_0/U0/mem_data_in[22]_i_2/O
                         net (fo=1, routed)           0.000     6.949    unity_i/unity_ctrl_0/U0/mem_data_in[22]_i_2_n_0
    SLICE_X25Y52         MUXF7 (Prop_muxf7_I0_O)      0.171     7.120 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     7.120    unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]_i_1_n_0
    SLICE_X25Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.659     6.593    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X25Y52         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]/C
                         clock pessimism             -0.116     6.477    
                         clock uncertainty            0.198     6.676    
    SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.297     6.973    unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.973    
                         arrival time                           7.120    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  unity_clk

Setup :           17  Failing Endpoints,  Worst Slack       -2.629ns,  Total Violation      -36.323ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.629ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.175ns  (logic 1.343ns (61.733%)  route 0.832ns (38.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 245.979 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 246.217 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.700   246.217    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X4Y77          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343   247.560 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.832   248.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[2]
    SLICE_X5Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.527   245.979    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X5Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/C
                         clock pessimism              0.311   246.290    
                         clock uncertainty           -0.197   246.093    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)       -0.329   245.764    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        245.764    
                         arrival time                        -248.393    
  -------------------------------------------------------------------
                         slack                                 -2.629    

Slack (VIOLATED) :        -2.422ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.991ns  (logic 1.344ns (67.517%)  route 0.647ns (32.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 245.979 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 246.217 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.700   246.217    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X4Y77          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.561 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.647   248.208    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[0]
    SLICE_X5Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.527   245.979    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X5Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
                         clock pessimism              0.311   246.290    
                         clock uncertainty           -0.197   246.093    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)       -0.307   245.786    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        245.786    
                         arrival time                        -248.208    
  -------------------------------------------------------------------
                         slack                                 -2.422    

Slack (VIOLATED) :        -2.379ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.180ns  (logic 1.317ns (60.402%)  route 0.863ns (39.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 245.979 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 246.217 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.700   246.217    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X4Y77          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317   247.534 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.863   248.398    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[3]
    SLICE_X5Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.527   245.979    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X5Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism              0.311   246.290    
                         clock uncertainty           -0.197   246.093    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)       -0.075   246.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        246.018    
                         arrival time                        -248.398    
  -------------------------------------------------------------------
                         slack                                 -2.379    

Slack (VIOLATED) :        -2.355ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.919ns  (logic 1.344ns (70.050%)  route 0.575ns (29.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 245.982 - 240.000 ) 
    Source Clock Delay      (SCD):    6.637ns = ( 246.220 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.703   246.220    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.564 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.575   248.139    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[6]
    SLICE_X5Y79          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.530   245.982    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X5Y79          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/C
                         clock pessimism              0.311   246.293    
                         clock uncertainty           -0.197   246.096    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)       -0.312   245.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        245.784    
                         arrival time                        -248.139    
  -------------------------------------------------------------------
                         slack                                 -2.355    

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.914ns  (logic 1.336ns (69.815%)  route 0.578ns (30.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 245.979 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 246.217 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.700   246.217    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X4Y77          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336   247.553 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.578   248.131    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[4]
    SLICE_X5Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.527   245.979    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X5Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/C
                         clock pessimism              0.311   246.290    
                         clock uncertainty           -0.197   246.093    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)       -0.308   245.785    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        245.785    
                         arrival time                        -248.131    
  -------------------------------------------------------------------
                         slack                                 -2.346    

Slack (VIOLATED) :        -2.251ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.027ns  (logic 1.314ns (64.831%)  route 0.713ns (35.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 245.982 - 240.000 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 246.217 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.700   246.217    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X4Y77          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314   247.531 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.713   248.244    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[5]
    SLICE_X5Y79          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.530   245.982    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X5Y79          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism              0.311   246.293    
                         clock uncertainty           -0.197   246.096    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)       -0.103   245.993    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        245.993    
                         arrival time                        -248.244    
  -------------------------------------------------------------------
                         slack                                 -2.251    

Slack (VIOLATED) :        -2.250ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.025ns  (logic 1.309ns (64.631%)  route 0.716ns (35.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 245.982 - 240.000 ) 
    Source Clock Delay      (SCD):    6.637ns = ( 246.220 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.703   246.220    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X4Y78          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309   247.529 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.716   248.246    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[7]
    SLICE_X5Y79          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.530   245.982    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X5Y79          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/C
                         clock pessimism              0.311   246.293    
                         clock uncertainty           -0.197   246.096    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)       -0.101   245.995    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        245.995    
                         arrival time                        -248.246    
  -------------------------------------------------------------------
                         slack                                 -2.250    

Slack (VIOLATED) :        -2.142ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.784ns  (logic 0.419ns (23.488%)  route 1.365ns (76.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 245.981 - 240.000 ) 
    Source Clock Delay      (SCD):    6.628ns = ( 246.211 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.694   246.211    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X1Y76          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.419   246.630 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           1.365   247.995    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[1]
    SLICE_X3Y78          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.529   245.981    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X3Y78          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   246.292    
                         clock uncertainty           -0.197   246.095    
    SLICE_X3Y78          FDCE (Setup_fdce_C_D)       -0.242   245.853    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        245.853    
                         arrival time                        -247.995    
  -------------------------------------------------------------------
                         slack                                 -2.142    

Slack (VIOLATED) :        -1.999ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.620ns  (logic 0.478ns (29.511%)  route 1.142ns (70.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 245.985 - 240.000 ) 
    Source Clock Delay      (SCD):    6.637ns = ( 246.220 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.703   246.220    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X0Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.478   246.698 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           1.142   247.840    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/r_ptr_out[1]
    SLICE_X3Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.533   245.985    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X3Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   246.296    
                         clock uncertainty           -0.197   246.099    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)       -0.258   245.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        245.841    
                         arrival time                        -247.840    
  -------------------------------------------------------------------
                         slack                                 -1.999    

Slack (VIOLATED) :        -1.989ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.801ns  (logic 0.518ns (28.762%)  route 1.283ns (71.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 245.985 - 240.000 ) 
    Source Clock Delay      (SCD):    6.637ns = ( 246.220 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.703   246.220    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X0Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.518   246.738 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.283   248.021    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/r_ptr_out[0]
    SLICE_X3Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.533   245.985    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X3Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism              0.311   246.296    
                         clock uncertainty           -0.197   246.099    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)       -0.067   246.032    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                        246.032    
                         arrival time                        -248.021    
  -------------------------------------------------------------------
                         slack                                 -1.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.478ns (77.007%)  route 0.143ns (22.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.573     2.017    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X4Y77          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.495 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.143     2.638    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[1]
    SLICE_X5Y79          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.841     2.633    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X5Y79          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/C
                         clock pessimism             -0.299     2.335    
                         clock uncertainty            0.197     2.531    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.057     2.588    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.386ns (61.190%)  route 0.245ns (38.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.573     2.017    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X4Y77          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.403 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.245     2.648    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[5]
    SLICE_X5Y79          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.841     2.633    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X5Y79          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism             -0.299     2.335    
                         clock uncertainty            0.197     2.531    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.059     2.590    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.382%)  route 0.518ns (78.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.569     2.013    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_uart
    SLICE_X1Y73          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     2.154 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/Q
                         net (fo=2, routed)           0.518     2.673    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg
    SLICE_X3Y75          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.836     2.628    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_i
    SLICE_X3Y75          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.526    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.070     2.596    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.390ns (66.710%)  route 0.195ns (33.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.573     2.017    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X4Y77          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.407 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.195     2.602    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[4]
    SLICE_X5Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.839     2.631    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X5Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/C
                         clock pessimism             -0.299     2.332    
                         clock uncertainty            0.197     2.529    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)        -0.008     2.521    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.148ns (23.997%)  route 0.469ns (76.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.575     2.019    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X0Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.148     2.167 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.469     2.636    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/r_ptr_out[1]
    SLICE_X3Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.844     2.636    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X3Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.338    
                         clock uncertainty            0.197     2.534    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.012     2.546    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.164ns (24.118%)  route 0.516ns (75.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.575     2.019    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X0Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.164     2.183 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.516     2.699    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/r_ptr_out[0]
    SLICE_X3Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.844     2.636    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X3Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.338    
                         clock uncertainty            0.197     2.534    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.070     2.604    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.148ns (22.703%)  route 0.504ns (77.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X0Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.148     2.160 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.504     2.664    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_reg_reg[0][0]
    SLICE_X2Y78          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.840     2.632    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X2Y78          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.334    
                         clock uncertainty            0.197     2.530    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.022     2.552    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.164ns (23.808%)  route 0.525ns (76.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.575     2.019    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X0Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.164     2.183 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.525     2.708    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/ADDRA[0]
    SLICE_X0Y66          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.843     2.635    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X0Y66          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.336    
                         clock uncertainty            0.197     2.533    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.059     2.592    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.938%)  route 0.566ns (80.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.569     2.013    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X1Y76          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141     2.154 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.566     2.720    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[0]
    SLICE_X0Y78          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.838     2.630    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X0Y78          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.332    
                         clock uncertainty            0.197     2.528    
    SLICE_X0Y78          FDCE (Hold_fdce_C_D)         0.059     2.587    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.388ns (55.161%)  route 0.315ns (44.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.573     2.017    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X4Y77          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.405 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.315     2.720    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[3]
    SLICE_X5Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.839     2.631    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X5Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism             -0.299     2.332    
                         clock uncertainty            0.197     2.529    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.051     2.580    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  clk_fpga_1

Setup :            6  Failing Endpoints,  Worst Slack       -1.160ns,  Total Violation       -6.698ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.160ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.456ns (24.909%)  route 1.375ns (75.091%))
  Logic Levels:           0  
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.456     7.064 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         1.375     8.439    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X43Y40         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.574     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/C
                         clock pessimism              0.116     7.882    
                         clock uncertainty           -0.198     7.684    
    SLICE_X43Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.279    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg
  -------------------------------------------------------------------
                         required time                          7.279    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 -1.160    

Slack (VIOLATED) :        -1.160ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.456ns (24.909%)  route 1.375ns (75.091%))
  Logic Levels:           0  
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.456     7.064 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         1.375     8.439    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X43Y40         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.574     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/C
                         clock pessimism              0.116     7.882    
                         clock uncertainty           -0.198     7.684    
    SLICE_X43Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.279    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg
  -------------------------------------------------------------------
                         required time                          7.279    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 -1.160    

Slack (VIOLATED) :        -1.116ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.456ns (24.909%)  route 1.375ns (75.091%))
  Logic Levels:           0  
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.456     7.064 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         1.375     8.439    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X42Y40         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.574     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/C
                         clock pessimism              0.116     7.882    
                         clock uncertainty           -0.198     7.684    
    SLICE_X42Y40         FDCE (Recov_fdce_C_CLR)     -0.361     7.323    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 -1.116    

Slack (VIOLATED) :        -1.116ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.456ns (24.909%)  route 1.375ns (75.091%))
  Logic Levels:           0  
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.456     7.064 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         1.375     8.439    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X42Y40         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.574     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/C
                         clock pessimism              0.116     7.882    
                         clock uncertainty           -0.198     7.684    
    SLICE_X42Y40         FDCE (Recov_fdce_C_CLR)     -0.361     7.323    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 -1.116    

Slack (VIOLATED) :        -1.074ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.456ns (24.909%)  route 1.375ns (75.091%))
  Logic Levels:           0  
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.456     7.064 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         1.375     8.439    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X42Y40         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.574     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/C
                         clock pessimism              0.116     7.882    
                         clock uncertainty           -0.198     7.684    
    SLICE_X42Y40         FDCE (Recov_fdce_C_CLR)     -0.319     7.365    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 -1.074    

Slack (VIOLATED) :        -1.074ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.456ns (24.909%)  route 1.375ns (75.091%))
  Logic Levels:           0  
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.456     7.064 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         1.375     8.439    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X42Y40         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.574     7.766    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/C
                         clock pessimism              0.116     7.882    
                         clock uncertainty           -0.198     7.684    
    SLICE_X42Y40         FDCE (Recov_fdce_C_CLR)     -0.319     7.365    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 -1.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.542ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.269%)  route 0.726ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.726     2.875    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X42Y40         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.860     1.230    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/C
                         clock pessimism             -0.029     1.201    
                         clock uncertainty            0.198     1.399    
    SLICE_X42Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.332    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.542ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.269%)  route 0.726ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.726     2.875    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X42Y40         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.860     1.230    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/C
                         clock pessimism             -0.029     1.201    
                         clock uncertainty            0.198     1.399    
    SLICE_X42Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.332    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.542ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.269%)  route 0.726ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.726     2.875    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X42Y40         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.860     1.230    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/C
                         clock pessimism             -0.029     1.201    
                         clock uncertainty            0.198     1.399    
    SLICE_X42Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.332    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.542ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.269%)  route 0.726ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.726     2.875    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X42Y40         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.860     1.230    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X42Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/C
                         clock pessimism             -0.029     1.201    
                         clock uncertainty            0.198     1.399    
    SLICE_X42Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.332    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.567ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.269%)  route 0.726ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.726     2.875    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X43Y40         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.860     1.230    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/C
                         clock pessimism             -0.029     1.201    
                         clock uncertainty            0.198     1.399    
    SLICE_X43Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.307    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.269%)  route 0.726ns (83.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.564     2.008    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y48         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=309, routed)         0.726     2.875    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X43Y40         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.860     1.230    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X43Y40         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/C
                         clock pessimism             -0.029     1.201    
                         clock uncertainty            0.198     1.399    
    SLICE_X43Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.307    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.567    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  clk_uart

Setup :            9  Failing Endpoints,  Worst Slack       -2.962ns,  Total Violation      -25.337ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.962ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.470ns  (logic 0.580ns (23.480%)  route 1.890ns (76.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 266.389 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.822   269.104    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X0Y75          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.520   266.389    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X0Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism              0.311   266.699    
                         clock uncertainty           -0.197   266.503    
    SLICE_X0Y75          FDCE (Recov_fdce_C_CLR)     -0.361   266.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.142    
                         arrival time                        -269.104    
  -------------------------------------------------------------------
                         slack                                 -2.962    

Slack (VIOLATED) :        -2.905ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.459%)  route 1.791ns (75.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 266.391 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.723   269.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X1Y76          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.522   266.391    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X1Y76          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism              0.311   266.701    
                         clock uncertainty           -0.197   266.505    
    SLICE_X1Y76          FDCE (Recov_fdce_C_CLR)     -0.405   266.100    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        266.100    
                         arrival time                        -269.005    
  -------------------------------------------------------------------
                         slack                                 -2.905    

Slack (VIOLATED) :        -2.905ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.459%)  route 1.791ns (75.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 266.391 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.723   269.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X1Y76          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.522   266.391    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X1Y76          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism              0.311   266.701    
                         clock uncertainty           -0.197   266.505    
    SLICE_X1Y76          FDCE (Recov_fdce_C_CLR)     -0.405   266.100    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.100    
                         arrival time                        -269.005    
  -------------------------------------------------------------------
                         slack                                 -2.905    

Slack (VIOLATED) :        -2.905ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.459%)  route 1.791ns (75.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 266.391 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.723   269.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X1Y76          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.522   266.391    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X1Y76          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.311   266.701    
                         clock uncertainty           -0.197   266.505    
    SLICE_X1Y76          FDCE (Recov_fdce_C_CLR)     -0.405   266.100    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.100    
                         arrival time                        -269.005    
  -------------------------------------------------------------------
                         slack                                 -2.905    

Slack (VIOLATED) :        -2.732ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.200ns  (logic 0.580ns (26.368%)  route 1.620ns (73.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 266.393 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.552   268.834    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X2Y75          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.524   266.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism              0.311   266.703    
                         clock uncertainty           -0.197   266.507    
    SLICE_X2Y75          FDCE (Recov_fdce_C_CLR)     -0.405   266.102    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                        266.102    
                         arrival time                        -268.834    
  -------------------------------------------------------------------
                         slack                                 -2.732    

Slack (VIOLATED) :        -2.732ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.200ns  (logic 0.580ns (26.368%)  route 1.620ns (73.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 266.393 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.552   268.834    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X2Y75          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.524   266.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   266.703    
                         clock uncertainty           -0.197   266.507    
    SLICE_X2Y75          FDCE (Recov_fdce_C_CLR)     -0.405   266.102    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        266.102    
                         arrival time                        -268.834    
  -------------------------------------------------------------------
                         slack                                 -2.732    

Slack (VIOLATED) :        -2.732ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.200ns  (logic 0.580ns (26.368%)  route 1.620ns (73.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 266.393 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.552   268.834    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X2Y75          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.524   266.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism              0.311   266.703    
                         clock uncertainty           -0.197   266.507    
    SLICE_X2Y75          FDCE (Recov_fdce_C_CLR)     -0.405   266.102    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                        266.102    
                         arrival time                        -268.834    
  -------------------------------------------------------------------
                         slack                                 -2.732    

Slack (VIOLATED) :        -2.732ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.200ns  (logic 0.580ns (26.368%)  route 1.620ns (73.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 266.393 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.552   268.834    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X2Y75          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.524   266.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism              0.311   266.703    
                         clock uncertainty           -0.197   266.507    
    SLICE_X2Y75          FDCE (Recov_fdce_C_CLR)     -0.405   266.102    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                        266.102    
                         arrival time                        -268.834    
  -------------------------------------------------------------------
                         slack                                 -2.732    

Slack (VIOLATED) :        -2.732ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.200ns  (logic 0.580ns (26.368%)  route 1.620ns (73.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 266.393 - 260.417 ) 
    Source Clock Delay      (SCD):    6.634ns = ( 266.634 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.700   266.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X3Y77          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456   267.090 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=49, routed)          1.068   268.158    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/out[1]
    SLICE_X1Y74          LUT5 (Prop_lut5_I3_O)        0.124   268.282 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.552   268.834    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X2Y75          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.524   266.393    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism              0.311   266.703    
                         clock uncertainty           -0.197   266.507    
    SLICE_X2Y75          FDCE (Recov_fdce_C_CLR)     -0.405   266.102    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                        266.102    
                         arrival time                        -268.834    
  -------------------------------------------------------------------
                         slack                                 -2.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.382%)  route 0.519ns (73.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     2.153 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          0.279     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.240     2.717    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X2Y75          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.836     2.628    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.526    
    SLICE_X2Y75          FDCE (Remov_fdce_C_CLR)     -0.092     2.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.382%)  route 0.519ns (73.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     2.153 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          0.279     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.240     2.717    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X2Y75          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.836     2.628    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.526    
    SLICE_X2Y75          FDCE (Remov_fdce_C_CLR)     -0.092     2.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.382%)  route 0.519ns (73.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     2.153 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          0.279     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.240     2.717    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X2Y75          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.836     2.628    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.526    
    SLICE_X2Y75          FDCE (Remov_fdce_C_CLR)     -0.092     2.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.382%)  route 0.519ns (73.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     2.153 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          0.279     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.240     2.717    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X2Y75          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.836     2.628    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.526    
    SLICE_X2Y75          FDCE (Remov_fdce_C_CLR)     -0.092     2.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.382%)  route 0.519ns (73.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     2.153 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          0.279     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.240     2.717    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X2Y75          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.836     2.628    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X2Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.526    
    SLICE_X2Y75          FDCE (Remov_fdce_C_CLR)     -0.092     2.434    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.292%)  route 0.613ns (76.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     2.153 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          0.279     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.333     2.811    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X0Y75          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.834     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X0Y75          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.299     2.327    
                         clock uncertainty            0.197     2.524    
    SLICE_X0Y75          FDCE (Remov_fdce_C_CLR)     -0.067     2.457    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.642%)  route 0.601ns (76.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     2.153 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          0.279     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.321     2.799    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X1Y76          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X1Y76          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.525    
    SLICE_X1Y76          FDCE (Remov_fdce_C_CLR)     -0.092     2.433    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.642%)  route 0.601ns (76.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     2.153 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          0.279     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.321     2.799    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X1Y76          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X1Y76          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.525    
    SLICE_X1Y76          FDCE (Remov_fdce_C_CLR)     -0.092     2.433    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.642%)  route 0.601ns (76.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     2.153 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          0.279     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.321     2.799    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X1Y76          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X1Y76          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.525    
    SLICE_X1Y76          FDCE (Remov_fdce_C_CLR)     -0.092     2.433    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  unity_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.245ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.580ns (11.009%)  route 4.688ns (88.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns = ( 25.939 - 20.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.692     6.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     7.082 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          3.131    10.213    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.124    10.337 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.557    11.894    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X16Y61         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.487    25.939    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X16Y61         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/C
                         clock pessimism              0.596    26.535    
                         clock uncertainty           -0.077    26.458    
    SLICE_X16Y61         FDCE (Recov_fdce_C_CLR)     -0.319    26.139    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.139    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                 14.245    

Slack (MET) :             14.385ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.580ns (11.496%)  route 4.465ns (88.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.692     6.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     7.082 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.690     9.772    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     9.896 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.775    11.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X15Y57         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.490    25.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X15Y57         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism              0.596    26.538    
                         clock uncertainty           -0.077    26.461    
    SLICE_X15Y57         FDCE (Recov_fdce_C_CLR)     -0.405    26.056    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.056    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                 14.385    

Slack (MET) :             14.385ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.580ns (11.496%)  route 4.465ns (88.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.692     6.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     7.082 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.690     9.772    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     9.896 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.775    11.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X15Y57         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.490    25.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X15Y57         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism              0.596    26.538    
                         clock uncertainty           -0.077    26.461    
    SLICE_X15Y57         FDCE (Recov_fdce_C_CLR)     -0.405    26.056    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.056    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                 14.385    

Slack (MET) :             14.451ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 0.580ns (11.652%)  route 4.398ns (88.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 25.940 - 20.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.692     6.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     7.082 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          3.131    10.213    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.124    10.337 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.266    11.604    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X17Y60         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.488    25.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X17Y60         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.596    26.536    
                         clock uncertainty           -0.077    26.459    
    SLICE_X17Y60         FDCE (Recov_fdce_C_CLR)     -0.405    26.054    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.054    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 14.451    

Slack (MET) :             14.451ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 0.580ns (11.652%)  route 4.398ns (88.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 25.940 - 20.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.692     6.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     7.082 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          3.131    10.213    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.124    10.337 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.266    11.604    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X17Y60         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.488    25.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X17Y60         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                         clock pessimism              0.596    26.536    
                         clock uncertainty           -0.077    26.459    
    SLICE_X17Y60         FDCE (Recov_fdce_C_CLR)     -0.405    26.054    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.054    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 14.451    

Slack (MET) :             14.451ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 0.580ns (11.652%)  route 4.398ns (88.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 25.940 - 20.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.692     6.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     7.082 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          3.131    10.213    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.124    10.337 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.266    11.604    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X17Y60         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.488    25.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X17Y60         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/C
                         clock pessimism              0.596    26.536    
                         clock uncertainty           -0.077    26.459    
    SLICE_X17Y60         FDCE (Recov_fdce_C_CLR)     -0.405    26.054    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.054    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 14.451    

Slack (MET) :             14.451ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 0.580ns (11.652%)  route 4.398ns (88.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 25.940 - 20.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.692     6.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     7.082 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          3.131    10.213    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.124    10.337 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.266    11.604    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X17Y60         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.488    25.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X17Y60         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                         clock pessimism              0.596    26.536    
                         clock uncertainty           -0.077    26.459    
    SLICE_X17Y60         FDCE (Recov_fdce_C_CLR)     -0.405    26.054    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         26.054    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 14.451    

Slack (MET) :             14.662ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 0.580ns (12.165%)  route 4.188ns (87.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.692     6.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     7.082 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.690     9.772    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     9.896 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.498    11.394    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X14Y59         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.489    25.941    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X14Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/C
                         clock pessimism              0.596    26.537    
                         clock uncertainty           -0.077    26.460    
    SLICE_X14Y59         FDCE (Recov_fdce_C_CLR)     -0.405    26.055    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.055    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                 14.662    

Slack (MET) :             14.662ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 0.580ns (12.165%)  route 4.188ns (87.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.692     6.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     7.082 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          2.690     9.772    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124     9.896 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.498    11.394    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X14Y59         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.489    25.941    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X14Y59         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                         clock pessimism              0.596    26.537    
                         clock uncertainty           -0.077    26.460    
    SLICE_X14Y59         FDCE (Recov_fdce_C_CLR)     -0.405    26.055    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         26.055    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                 14.662    

Slack (MET) :             14.689ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.580ns (12.024%)  route 4.244ns (87.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    6.626ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.692     6.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     7.082 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          3.131    10.213    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.124    10.337 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.112    11.450    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X16Y62         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         1.486    25.938    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X16Y62         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism              0.596    26.534    
                         clock uncertainty           -0.077    26.457    
    SLICE_X16Y62         FDCE (Recov_fdce_C_CLR)     -0.319    26.138    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.138    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                 14.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.715%)  route 0.567ns (75.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X9Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     2.143 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.459 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.296     2.755    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X11Y60         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X11Y60         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.582     2.041    
    SLICE_X11Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.949    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.695%)  route 0.599ns (76.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X9Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     2.143 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.459 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.328     2.787    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X15Y62         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.826     2.618    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X15Y62         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism             -0.582     2.036    
    SLICE_X15Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.564%)  route 0.603ns (76.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X9Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     2.143 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.459 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.332     2.791    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X14Y62         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.826     2.618    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X14Y62         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/C
                         clock pessimism             -0.582     2.036    
    SLICE_X14Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.564%)  route 0.603ns (76.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X9Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     2.143 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.459 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.332     2.791    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X14Y62         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.826     2.618    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X14Y62         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/C
                         clock pessimism             -0.582     2.036    
    SLICE_X14Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.918%)  route 0.663ns (78.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     2.153 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          0.279     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.383     2.861    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X0Y78          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.838     2.630    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X0Y78          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.582     2.048    
    SLICE_X0Y78          FDCE (Remov_fdce_C_CLR)     -0.067     1.981    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.244%)  route 0.650ns (77.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     2.153 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          0.279     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.371     2.848    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X1Y77          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.837     2.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X1Y77          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism             -0.582     2.047    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.092     1.955    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.244%)  route 0.650ns (77.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.568     2.012    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X1Y74          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     2.153 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=47, routed)          0.279     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X1Y74          LUT5 (Prop_lut5_I0_O)        0.045     2.477 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.371     2.848    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X1Y77          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.837     2.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X1Y77          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism             -0.582     2.047    
    SLICE_X1Y77          FDCE (Remov_fdce_C_CLR)     -0.092     1.955    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.010%)  route 0.659ns (77.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X9Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     2.143 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.459 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.388     2.847    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X15Y60         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.828     2.620    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X15Y60         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism             -0.582     2.038    
    SLICE_X15Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.946    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.898%)  route 0.663ns (78.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X9Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     2.143 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.459 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.393     2.852    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X14Y60         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.828     2.620    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X14Y60         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.582     2.038    
    SLICE_X14Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.946    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.898%)  route 0.663ns (78.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X9Y67          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     2.143 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.271     2.414    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X11Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.459 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.393     2.852    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X14Y60         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=873, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=669, routed)         0.828     2.620    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X14Y60         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                         clock pessimism             -0.582     2.038    
    SLICE_X14Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.946    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.905    





