<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4724" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4724{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4724{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4724{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4724{left:69px;bottom:768px;letter-spacing:0.13px;}
#t5_4724{left:151px;bottom:768px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t6_4724{left:150px;bottom:746px;letter-spacing:0.15px;}
#t7_4724{left:69px;bottom:723px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#t8_4724{left:651px;bottom:729px;}
#t9_4724{left:665px;bottom:723px;letter-spacing:-0.28px;}
#ta_4724{left:699px;bottom:729px;}
#tb_4724{left:714px;bottom:723px;letter-spacing:-0.17px;word-spacing:-1.34px;}
#tc_4724{left:69px;bottom:706px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#td_4724{left:69px;bottom:689px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#te_4724{left:81px;bottom:998px;letter-spacing:-0.17px;}
#tf_4724{left:138px;bottom:998px;letter-spacing:-0.17px;}
#tg_4724{left:188px;bottom:998px;letter-spacing:-0.15px;}
#th_4724{left:447px;bottom:998px;letter-spacing:-0.13px;}
#ti_4724{left:540px;bottom:998px;letter-spacing:-0.12px;}
#tj_4724{left:81px;bottom:973px;letter-spacing:-0.17px;}
#tk_4724{left:138px;bottom:973px;letter-spacing:-0.17px;}
#tl_4724{left:188px;bottom:973px;letter-spacing:-0.15px;}
#tm_4724{left:447px;bottom:973px;letter-spacing:-0.13px;}
#tn_4724{left:540px;bottom:973px;letter-spacing:-0.12px;}
#to_4724{left:81px;bottom:949px;letter-spacing:-0.17px;}
#tp_4724{left:138px;bottom:949px;letter-spacing:-0.17px;}
#tq_4724{left:188px;bottom:949px;letter-spacing:-0.15px;}
#tr_4724{left:447px;bottom:949px;letter-spacing:-0.13px;}
#ts_4724{left:540px;bottom:949px;letter-spacing:-0.12px;}
#tt_4724{left:81px;bottom:924px;letter-spacing:-0.16px;}
#tu_4724{left:138px;bottom:924px;letter-spacing:-0.15px;}
#tv_4724{left:189px;bottom:924px;letter-spacing:-0.15px;}
#tw_4724{left:447px;bottom:924px;letter-spacing:-0.12px;}
#tx_4724{left:540px;bottom:924px;letter-spacing:-0.11px;}
#ty_4724{left:81px;bottom:900px;letter-spacing:-0.17px;}
#tz_4724{left:138px;bottom:900px;letter-spacing:-0.16px;}
#t10_4724{left:189px;bottom:900px;letter-spacing:-0.15px;}
#t11_4724{left:447px;bottom:900px;letter-spacing:-0.13px;}
#t12_4724{left:540px;bottom:900px;letter-spacing:-0.12px;}
#t13_4724{left:81px;bottom:875px;letter-spacing:-0.17px;}
#t14_4724{left:138px;bottom:875px;letter-spacing:-0.16px;}
#t15_4724{left:189px;bottom:875px;letter-spacing:-0.15px;}
#t16_4724{left:447px;bottom:875px;letter-spacing:-0.13px;}
#t17_4724{left:540px;bottom:875px;letter-spacing:-0.12px;}
#t18_4724{left:81px;bottom:851px;letter-spacing:-0.17px;}
#t19_4724{left:138px;bottom:851px;letter-spacing:-0.16px;}
#t1a_4724{left:189px;bottom:851px;letter-spacing:-0.15px;}
#t1b_4724{left:447px;bottom:851px;letter-spacing:-0.13px;}
#t1c_4724{left:540px;bottom:851px;letter-spacing:-0.12px;}
#t1d_4724{left:81px;bottom:826px;letter-spacing:-0.17px;}
#t1e_4724{left:138px;bottom:826px;letter-spacing:-0.16px;}
#t1f_4724{left:189px;bottom:826px;letter-spacing:-0.15px;}
#t1g_4724{left:447px;bottom:826px;letter-spacing:-0.13px;}
#t1h_4724{left:540px;bottom:826px;letter-spacing:-0.12px;}
#t1i_4724{left:120px;bottom:644px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1j_4724{left:206px;bottom:644px;letter-spacing:0.13px;}
#t1k_4724{left:398px;bottom:626px;letter-spacing:0.13px;}
#t1l_4724{left:100px;bottom:603px;letter-spacing:-0.12px;}
#t1m_4724{left:101px;bottom:587px;letter-spacing:-0.14px;}
#t1n_4724{left:227px;bottom:587px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1o_4724{left:461px;bottom:587px;letter-spacing:-0.14px;}
#t1p_4724{left:643px;bottom:587px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1q_4724{left:87px;bottom:562px;letter-spacing:-0.18px;}
#t1r_4724{left:143px;bottom:562px;letter-spacing:-0.14px;}
#t1s_4724{left:81px;bottom:538px;letter-spacing:-0.16px;}
#t1t_4724{left:142px;bottom:538px;letter-spacing:-0.18px;}
#t1u_4724{left:189px;bottom:538px;letter-spacing:-0.15px;}
#t1v_4724{left:439px;bottom:538px;letter-spacing:-0.15px;}
#t1w_4724{left:532px;bottom:538px;letter-spacing:-0.12px;}
#t1x_4724{left:189px;bottom:513px;}
#t1y_4724{left:532px;bottom:513px;letter-spacing:-0.14px;}
#t1z_4724{left:189px;bottom:489px;}
#t20_4724{left:532px;bottom:489px;letter-spacing:-0.12px;}
#t21_4724{left:532px;bottom:467px;letter-spacing:-0.11px;}
#t22_4724{left:532px;bottom:451px;letter-spacing:-0.1px;}
#t23_4724{left:189px;bottom:426px;letter-spacing:-0.14px;}
#t24_4724{left:532px;bottom:426px;letter-spacing:-0.14px;}
#t25_4724{left:80px;bottom:402px;letter-spacing:-0.15px;}
#t26_4724{left:142px;bottom:402px;letter-spacing:-0.18px;}
#t27_4724{left:189px;bottom:402px;letter-spacing:-0.15px;}
#t28_4724{left:439px;bottom:402px;letter-spacing:-0.13px;}
#t29_4724{left:532px;bottom:402px;letter-spacing:-0.12px;}
#t2a_4724{left:532px;bottom:380px;letter-spacing:-0.13px;}
#t2b_4724{left:532px;bottom:359px;letter-spacing:-0.13px;}
#t2c_4724{left:189px;bottom:334px;letter-spacing:-0.1px;}
#t2d_4724{left:439px;bottom:334px;letter-spacing:-0.14px;}
#t2e_4724{left:532px;bottom:334px;letter-spacing:-0.12px;}
#t2f_4724{left:532px;bottom:313px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2g_4724{left:189px;bottom:289px;letter-spacing:-0.14px;}
#t2h_4724{left:439px;bottom:289px;letter-spacing:-0.14px;}
#t2i_4724{left:532px;bottom:289px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2j_4724{left:532px;bottom:267px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2k_4724{left:189px;bottom:243px;letter-spacing:-0.13px;}
#t2l_4724{left:439px;bottom:243px;letter-spacing:-0.14px;}
#t2m_4724{left:532px;bottom:243px;letter-spacing:-0.12px;}
#t2n_4724{left:532px;bottom:221px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2o_4724{left:189px;bottom:197px;letter-spacing:-0.13px;}
#t2p_4724{left:439px;bottom:197px;letter-spacing:-0.14px;}
#t2q_4724{left:532px;bottom:197px;letter-spacing:-0.12px;}
#t2r_4724{left:532px;bottom:176px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2s_4724{left:189px;bottom:151px;letter-spacing:-0.13px;}
#t2t_4724{left:439px;bottom:151px;letter-spacing:-0.14px;}
#t2u_4724{left:532px;bottom:151px;letter-spacing:-0.12px;}
#t2v_4724{left:532px;bottom:130px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2w_4724{left:171px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#t2x_4724{left:257px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2y_4724{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2z_4724{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t30_4724{left:231px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t31_4724{left:469px;bottom:1046px;letter-spacing:-0.14px;}
#t32_4724{left:648px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t33_4724{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t34_4724{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4724{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4724{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4724{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4724{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4724{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4724{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4724{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4724{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4724" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4724Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4724" style="-webkit-user-select: none;"><object width="935" height="1210" data="4724/4724.svg" type="image/svg+xml" id="pdf4724" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4724" class="t s1_4724">2-202 </span><span id="t2_4724" class="t s1_4724">Vol. 4 </span>
<span id="t3_4724" class="t s2_4724">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4724" class="t s3_4724">2.11.2 </span><span id="t5_4724" class="t s3_4724">MSRs in the Intel® Xeon® Processor E5 Family Based on Sandy Bridge </span>
<span id="t6_4724" class="t s3_4724">Microarchitecture </span>
<span id="t7_4724" class="t s4_4724">Table 2-23 lists additional model-specific registers (MSRs) that are specific to the Intel </span>
<span id="t8_4724" class="t s5_4724">® </span>
<span id="t9_4724" class="t s4_4724">Xeon </span>
<span id="ta_4724" class="t s5_4724">® </span>
<span id="tb_4724" class="t s4_4724">Processor E5 Family </span>
<span id="tc_4724" class="t s4_4724">based on Sandy Bridge microarchitecture. These processors have a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="td_4724" class="t s4_4724">value of 06_2DH, and also support MSRs listed in Table 2-20 and Table 2-24. </span>
<span id="te_4724" class="t s6_4724">741H </span><span id="tf_4724" class="t s6_4724">1857 </span><span id="tg_4724" class="t s6_4724">MSR_UNC_CBO_4_PERFEVTSEL1 </span><span id="th_4724" class="t s6_4724">Package </span><span id="ti_4724" class="t s6_4724">Uncore C-Box 4, Counter 1 Event Select MSR </span>
<span id="tj_4724" class="t s6_4724">742H </span><span id="tk_4724" class="t s6_4724">1858 </span><span id="tl_4724" class="t s6_4724">MSR_UNC_CBO_4_PERFEVTSEL2 </span><span id="tm_4724" class="t s6_4724">Package </span><span id="tn_4724" class="t s6_4724">Uncore C-Box 4, Counter 2 Event Select MSR </span>
<span id="to_4724" class="t s6_4724">743H </span><span id="tp_4724" class="t s6_4724">1859 </span><span id="tq_4724" class="t s6_4724">MSR_UNC_CBO_4_PERFEVTSEL3 </span><span id="tr_4724" class="t s6_4724">Package </span><span id="ts_4724" class="t s6_4724">Uncore C-Box 4, Counter 3 Event Select MSR </span>
<span id="tt_4724" class="t s6_4724">745H </span><span id="tu_4724" class="t s6_4724">1861 </span><span id="tv_4724" class="t s6_4724">MSR_UNC_CBO_4_UNIT_STATUS </span><span id="tw_4724" class="t s6_4724">Package </span><span id="tx_4724" class="t s6_4724">Uncore C-Box 4, Unit status for Counter 0-3 </span>
<span id="ty_4724" class="t s6_4724">746H </span><span id="tz_4724" class="t s6_4724">1862 </span><span id="t10_4724" class="t s6_4724">MSR_UNC_CBO_4_PERFCTR0 </span><span id="t11_4724" class="t s6_4724">Package </span><span id="t12_4724" class="t s6_4724">Uncore C-Box 4, Performance Counter 0 </span>
<span id="t13_4724" class="t s6_4724">747H </span><span id="t14_4724" class="t s6_4724">1863 </span><span id="t15_4724" class="t s6_4724">MSR_UNC_CBO_4_PERFCTR1 </span><span id="t16_4724" class="t s6_4724">Package </span><span id="t17_4724" class="t s6_4724">Uncore C-Box 4, Performance Counter 1 </span>
<span id="t18_4724" class="t s6_4724">748H </span><span id="t19_4724" class="t s6_4724">1864 </span><span id="t1a_4724" class="t s6_4724">MSR_UNC_CBO_4_PERFCTR2 </span><span id="t1b_4724" class="t s6_4724">Package </span><span id="t1c_4724" class="t s6_4724">Uncore C-Box 4, Performance Counter 2 </span>
<span id="t1d_4724" class="t s6_4724">749H </span><span id="t1e_4724" class="t s6_4724">1865 </span><span id="t1f_4724" class="t s6_4724">MSR_UNC_CBO_4_PERFCTR3 </span><span id="t1g_4724" class="t s6_4724">Package </span><span id="t1h_4724" class="t s6_4724">Uncore C-Box 4, Performance Counter 3 </span>
<span id="t1i_4724" class="t s7_4724">Table 2-23. </span><span id="t1j_4724" class="t s7_4724">Selected MSRs Supported by Intel® Xeon® Processors E5 Family Based on Sandy Bridge </span>
<span id="t1k_4724" class="t s7_4724">Microarchitecture </span>
<span id="t1l_4724" class="t s8_4724">Register </span>
<span id="t1m_4724" class="t s8_4724">Address </span><span id="t1n_4724" class="t s8_4724">Register Name / Bit Fields </span><span id="t1o_4724" class="t s8_4724">Scope </span><span id="t1p_4724" class="t s8_4724">Bit Description </span>
<span id="t1q_4724" class="t s8_4724">Hex </span><span id="t1r_4724" class="t s8_4724">Dec </span>
<span id="t1s_4724" class="t s6_4724">17FH </span><span id="t1t_4724" class="t s6_4724">383 </span><span id="t1u_4724" class="t s6_4724">MSR_ERROR_CONTROL </span><span id="t1v_4724" class="t s6_4724">Package </span><span id="t1w_4724" class="t s6_4724">MC Bank Error Configuration (R/W) </span>
<span id="t1x_4724" class="t s6_4724">0 </span><span id="t1y_4724" class="t s6_4724">Reserved </span>
<span id="t1z_4724" class="t s6_4724">1 </span><span id="t20_4724" class="t s6_4724">MemError Log Enable (R/W) </span>
<span id="t21_4724" class="t s6_4724">When set, enables IMC status bank to log additional </span>
<span id="t22_4724" class="t s6_4724">info in bits 36:32. </span>
<span id="t23_4724" class="t s6_4724">63:2 </span><span id="t24_4724" class="t s6_4724">Reserved </span>
<span id="t25_4724" class="t s6_4724">1ADH </span><span id="t26_4724" class="t s6_4724">429 </span><span id="t27_4724" class="t s6_4724">MSR_TURBO_RATIO_LIMIT </span><span id="t28_4724" class="t s6_4724">Package </span><span id="t29_4724" class="t s6_4724">Maximum Ratio Limit of Turbo Mode </span>
<span id="t2a_4724" class="t s6_4724">R/O if MSR_PLATFORM_INFO.[28] = 0, </span>
<span id="t2b_4724" class="t s6_4724">R/W if MSR_PLATFORM_INFO.[28] = 1 </span>
<span id="t2c_4724" class="t s6_4724">7:0 </span><span id="t2d_4724" class="t s6_4724">Package </span><span id="t2e_4724" class="t s6_4724">Maximum Ratio Limit for 1C </span>
<span id="t2f_4724" class="t s6_4724">Maximum turbo ratio limit of 1 core active. </span>
<span id="t2g_4724" class="t s6_4724">15:8 </span><span id="t2h_4724" class="t s6_4724">Package </span><span id="t2i_4724" class="t s6_4724">Maximum Ratio Limit for 2C </span>
<span id="t2j_4724" class="t s6_4724">Maximum turbo ratio limit of 2 cores active. </span>
<span id="t2k_4724" class="t s6_4724">23:16 </span><span id="t2l_4724" class="t s6_4724">Package </span><span id="t2m_4724" class="t s6_4724">Maximum Ratio Limit for 3C </span>
<span id="t2n_4724" class="t s6_4724">Maximum turbo ratio limit of 3 cores active. </span>
<span id="t2o_4724" class="t s6_4724">31:24 </span><span id="t2p_4724" class="t s6_4724">Package </span><span id="t2q_4724" class="t s6_4724">Maximum Ratio Limit for 4C </span>
<span id="t2r_4724" class="t s6_4724">Maximum turbo ratio limit of 4 cores active. </span>
<span id="t2s_4724" class="t s6_4724">39:32 </span><span id="t2t_4724" class="t s6_4724">Package </span><span id="t2u_4724" class="t s6_4724">Maximum Ratio Limit for 5C </span>
<span id="t2v_4724" class="t s6_4724">Maximum turbo ratio limit of 5 cores active. </span>
<span id="t2w_4724" class="t s7_4724">Table 2-22. </span><span id="t2x_4724" class="t s7_4724">Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors </span>
<span id="t2y_4724" class="t s8_4724">Register </span>
<span id="t2z_4724" class="t s8_4724">Address </span><span id="t30_4724" class="t s8_4724">Register Name / Bit Fields </span><span id="t31_4724" class="t s8_4724">Scope </span><span id="t32_4724" class="t s8_4724">Bit Description </span>
<span id="t33_4724" class="t s8_4724">Hex </span><span id="t34_4724" class="t s8_4724">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
