Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: neander.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "neander.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "neander"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : neander
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/neander is now defined in a different file.  It was defined in "C:/Users/beck/projects/placa1/neander.vhd", and is now defined in "C:/Users/beck/projects/neander-vhdl/placa1/neander.vhd".
WARNING:HDLParsers:3607 - Unit work/neander/Behavioral is now defined in a different file.  It was defined in "C:/Users/beck/projects/placa1/neander.vhd", and is now defined in "C:/Users/beck/projects/neander-vhdl/placa1/neander.vhd".
WARNING:HDLParsers:3607 - Unit work/mem1 is now defined in a different file.  It was defined in "C:/Users/beck/projects/placa1/ipcore_dir/mem1.vhd", and is now defined in "C:/Users/beck/projects/neander-vhdl/placa1/ipcore_dir/mem1.vhd".
WARNING:HDLParsers:3607 - Unit work/mem1/mem1_a is now defined in a different file.  It was defined in "C:/Users/beck/projects/placa1/ipcore_dir/mem1.vhd", and is now defined in "C:/Users/beck/projects/neander-vhdl/placa1/ipcore_dir/mem1.vhd".
Compiling vhdl file "C:/Users/beck/projects/neander-vhdl/placa1/ipcore_dir/mem1.vhd" in Library work.
Entity <mem1> compiled.
Entity <mem1> (Architecture <mem1_a>) compiled.
Compiling vhdl file "C:/Users/beck/projects/neander-vhdl/placa1/neander.vhd" in Library work.
Architecture behavioral of Entity neander is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <neander> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <neander> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/beck/projects/neander-vhdl/placa1/neander.vhd" line 82: Instantiating black box module <mem1>.
Entity <neander> analyzed. Unit <neander> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <neander>.
    Related source file is "C:/Users/beck/projects/neander-vhdl/placa1/neander.vhd".
WARNING:Xst:646 - Signal <readMEM> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | t0                                             |
    | Power Up State     | t0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <selALU>.
    Found 8-bit register for signal <saidaAC>.
    Found 8-bit addsub for signal <saidaALU$addsub0000>.
    Found 8-bit xor2 for signal <saidaALU$xor0000> created at line 347.
    Found 2-bit register for signal <saidaNZ>.
    Found 8-bit up counter for signal <saidaPC>.
    Found 8-bit register for signal <saidaREM>.
    Found 4-bit register for signal <saidaRI>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <neander> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 4
 2-bit register                                        : 1
 8-bit register                                        : 2
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 t0    | 00000001
 t1    | 00000010
 t2    | 00000100
 t3    | 00001000
 t4    | 00010000
 t5    | 00100000
 t6    | 01000000
 t7    | 10000000
-------------------
Reading core <ipcore_dir/mem1.ngc>.
Loading core <mem1> for timing and area information for instance <memoria>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 22
 Flip-Flops                                            : 22
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <saidaAC_7> in Unit <neander> is equivalent to the following FF/Latch, which will be removed : <saidaNZ_1> 

Optimizing unit <neander> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block neander, actual ratio is 7.
FlipFlop saidaRI_0 has been replicated 1 time(s)
FlipFlop saidaRI_1 has been replicated 1 time(s)
FlipFlop saidaRI_2 has been replicated 1 time(s)
FlipFlop saidaRI_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : neander.ngr
Top Level Output File Name         : neander
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 178
#      GND                         : 2
#      INV                         : 1
#      LUT1                        : 7
#      LUT2                        : 13
#      LUT2_D                      : 2
#      LUT3                        : 32
#      LUT3_D                      : 2
#      LUT3_L                      : 8
#      LUT4                        : 57
#      LUT4_D                      : 7
#      LUT4_L                      : 8
#      MUXCY                       : 14
#      MUXF5                       : 7
#      VCC                         : 2
#      XORCY                       : 16
# FlipFlops/Latches                : 41
#      FDC                         : 7
#      FDCE                        : 8
#      FDE                         : 25
#      FDP                         : 1
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                       72  out of    960     7%  
 Number of Slice Flip Flops:             41  out of   1920     2%  
 Number of 4 input LUTs:                137  out of   1920     7%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of     66    15%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.834ns (Maximum Frequency: 113.197MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.248ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.834ns (frequency: 113.197MHz)
  Total number of paths / destination ports: 2983 / 100
-------------------------------------------------------------------------
Delay:               8.834ns (Levels of Logic = 8)
  Source:            saidaRI_1 (FF)
  Destination:       saidaNZ_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: saidaRI_1 to saidaNZ_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.514   1.031  saidaRI_1 (saidaRI_1)
     LUT2:I0->O            2   0.612   0.383  cargaAC_or0000111 (N25)
     LUT4_D:I3->O          3   0.612   0.520  saidaALU<0>215 (saidaALU<0>215)
     LUT3:I1->O            1   0.612   0.360  saidaALU<0>2138_SW0 (N26)
     LUT4:I3->O            1   0.612   0.000  saidaALU<3>34_SW0_G (N86)
     MUXF5:I1->O           1   0.278   0.387  saidaALU<3>34_SW0 (N43)
     LUT4:I2->O            2   0.612   0.449  saidaALU<3>54 (saidaALU<3>)
     LUT4:I1->O            1   0.612   0.360  nzALU_0_cmp_eq000028_SW0_SW0_SW0 (N58)
     LUT4:I3->O            1   0.612   0.000  nzALU_0_cmp_eq000028 (nzALU<0>)
     FDE:D                     0.268          saidaNZ_0
    ----------------------------------------
    Total                      8.834ns (5.344ns logic, 3.490ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.248ns (Levels of Logic = 2)
  Source:            memoria/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram (RAM)
  Destination:       outMEM<7> (PAD)
  Source Clock:      clk rising

  Data Path: memoria/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram to outMEM<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB24    8   2.436   0.643  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram (douta<7>)
     end scope: 'memoria'
     OBUF:I->O                 3.169          outMEM_7_OBUF (outMEM<7>)
    ----------------------------------------
    Total                      6.248ns (5.605ns logic, 0.643ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.75 secs
 
--> 

Total memory usage is 4513592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    2 (   0 filtered)

