 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : worker
Version: O-2018.06
Date   : Sun Jan 12 20:35:40 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: part_reg_reg_15__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  part_reg_reg_15__4_/CLK (DFFX1_HVT)    0.0000 #   0.0000 r
  part_reg_reg_15__4_/Q (DFFX1_HVT)      0.2284     0.2284 f
  U10395/Y (NAND2X0_HVT)                 0.0703     0.2986 r
  U10394/Y (AO21X1_HVT)                  0.1135     0.4121 r
  U10392/Y (NAND2X0_HVT)                 0.0645     0.4766 f
  U10321/Y (INVX0_HVT)                   0.0422     0.5188 r
  U14871/Y (NAND3X0_HVT)                 0.0642     0.5830 f
  U14873/Y (AO21X1_HVT)                  0.1185     0.7015 f
  U10214/Y (NAND2X1_HVT)                 0.1422     0.8437 r
  U10322/Y (MUX21X1_HVT)                 0.1585     1.0022 r
  U14928/Y (OR2X1_HVT)                   0.0808     1.0830 r
  U14935/Y (AO22X1_HVT)                  0.0865     1.1695 r
  U10380/Y (AND2X1_HVT)                  0.0723     1.2418 r
  U10387/Y (AO21X1_HVT)                  0.1068     1.3485 r
  U10241/Y (AO21X1_HVT)                  0.1232     1.4717 r
  U10231/Y (NBUFFX8_HVT)                 0.0765     1.5482 r
  U14951/Y (MUX21X1_HVT)                 0.1314     1.6796 r
  U14958/Y (NAND2X0_HVT)                 0.0627     1.7423 f
  U14959/Y (NAND2X0_HVT)                 0.0533     1.7955 r
  U14960/Y (NAND2X0_HVT)                 0.0590     1.8545 f
  U10386/Y (NAND3X0_HVT)                 0.0482     1.9027 r
  U10383/Y (NAND4X0_HVT)                 0.0797     1.9824 f
  U10316/Y (NAND2X2_HVT)                 0.1542     2.1366 r
  U10236/Y (INVX1_HVT)                   0.0568     2.1935 f
  U10300/Y (AND2X1_HVT)                  0.0827     2.2762 f
  U10297/Y (OR2X1_HVT)                   0.0740     2.3502 f
  U10290/Y (OA22X1_HVT)                  0.0934     2.4436 f
  U10289/Y (NAND2X0_HVT)                 0.0488     2.4923 r
  U10286/Y (NAND4X0_HVT)                 0.0782     2.5705 f
  U10212/Y (AO22X1_HVT)                  0.1121     2.6827 f
  U15219/Y (NAND2X0_HVT)                 0.0547     2.7374 r
  U15220/Y (NAND2X0_HVT)                 0.0514     2.7888 f
  U15221/Y (NAND2X0_HVT)                 0.0608     2.8496 r
  U10215/Y (AND4X1_HVT)                  0.1542     3.0038 r
  U10382/Y (OA21X1_HVT)                  0.1050     3.1088 r
  res4_comp_reg_0_/D (DFFX1_HVT)         0.0000     3.1088 r
  data arrival time                                 3.1088

  clock clk (rise edge)                  3.2000     3.2000
  clock network delay (ideal)            0.0000     3.2000
  res4_comp_reg_0_/CLK (DFFX1_HVT)       0.0000     3.2000 r
  library setup time                    -0.0907     3.1093
  data required time                                3.1093
  -----------------------------------------------------------
  data required time                                3.1093
  data arrival time                                -3.1088
  -----------------------------------------------------------
  slack (MET)                                       0.0006


1
