--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml shuffler_top.twx shuffler_top.ncd -o shuffler_top.twr
shuffler_top.pcf -ucf constraints.ucf

Design file:              shuffler_top.ncd
Physical constraint file: shuffler_top.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |a_to_g_t<0>    |    7.285|
sw<0>          |a_to_g_t<1>    |    7.362|
sw<0>          |a_to_g_t<2>    |    7.120|
sw<0>          |a_to_g_t<3>    |    7.380|
sw<0>          |a_to_g_t<4>    |    7.837|
sw<0>          |a_to_g_t<6>    |    7.200|
sw<1>          |a_to_g_t<0>    |    8.411|
sw<1>          |a_to_g_t<1>    |    8.608|
sw<1>          |a_to_g_t<2>    |    8.301|
sw<1>          |a_to_g_t<3>    |    8.571|
sw<1>          |a_to_g_t<4>    |    8.963|
sw<1>          |a_to_g_t<5>    |    8.461|
sw<1>          |a_to_g_t<6>    |    8.391|
sw<2>          |a_to_g_t<0>    |    8.345|
sw<2>          |a_to_g_t<1>    |    8.611|
sw<2>          |a_to_g_t<2>    |    8.344|
sw<2>          |a_to_g_t<3>    |    8.447|
sw<2>          |a_to_g_t<4>    |    8.897|
sw<2>          |a_to_g_t<5>    |    7.685|
sw<2>          |a_to_g_t<6>    |    8.267|
sw<3>          |a_to_g_t<0>    |    7.950|
sw<3>          |a_to_g_t<1>    |    8.294|
sw<3>          |a_to_g_t<2>    |    7.992|
sw<3>          |a_to_g_t<3>    |    8.083|
sw<3>          |a_to_g_t<4>    |    8.502|
sw<3>          |a_to_g_t<5>    |    9.090|
sw<3>          |a_to_g_t<6>    |    7.903|
---------------+---------------+---------+


Analysis completed Mon Mar 14 16:31:41 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



