OpenROAD 4174c3ad802d2ac1d04d387d2c4b883903f6647e 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 52 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   hehe
Die area:                 ( 0 0 ) ( 1920000 1920000 )
Number of track patterns: 12
Number of DEF vias:       1
Number of components:     419941
Number of terminals:      207
Number of snets:          2
Number of nets:           55805

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
[INFO DRT-0164] Number of unique instances = 180.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 3576457.
[INFO DRT-0033] mcon shape region query size = 5550339.
[INFO DRT-0033] met1 shape region query size = 984031.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 106.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 99.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 390.
[INFO DRT-0033] via4 shape region query size = 338.
[INFO DRT-0033] met5 shape region query size = 390.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0078]   Complete 683 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 162 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0084]   Complete 59571 groups.
#scanned instances     = 419941
#unique  instances     = 180
#stdCellGenAp          = 4695
#stdCellValidPlanarAp  = 42
#stdCellValidViaAp     = 3771
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 196070
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:32, elapsed time = 00:00:03, memory = 1540.51 (MB), peak = 1642.49 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.

Number of guides:     469104

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 278 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 278 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 173963.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 150482.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 82296.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 447.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 142.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 256401 vertical wires in 6 frboxes and 150929 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 57747 vertical wires in 6 frboxes and 80088 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:01:27, elapsed time = 00:00:27, memory = 2144.58 (MB), peak = 3191.26 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2144.61 (MB), peak = 3191.26 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:09, memory = 5721.91 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:36, memory = 8938.00 (MB).
    Completing 30% with 46897 violations.
    elapsed time = 00:01:24, memory = 8538.77 (MB).
    Completing 40% with 46897 violations.
    elapsed time = 00:01:38, memory = 9160.61 (MB).
    Completing 50% with 46897 violations.
    elapsed time = 00:02:43, memory = 10182.75 (MB).
    Completing 60% with 94654 violations.
    elapsed time = 00:02:57, memory = 9926.85 (MB).
    Completing 70% with 94654 violations.
    elapsed time = 00:03:30, memory = 10739.12 (MB).
    Completing 80% with 136117 violations.
    elapsed time = 00:04:18, memory = 10743.07 (MB).
    Completing 90% with 136117 violations.
    elapsed time = 00:04:33, memory = 10878.24 (MB).
    Completing 100% with 180531 violations.
    elapsed time = 00:05:57, memory = 11411.50 (MB).
[INFO DRT-0199]   Number of violations = 208754.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   via3   met4
Cut Spacing          0    134      0      7      0      0      0      0      0
Metal Spacing      537      0  12920      0   2226      0    293      0      0
Min Hole             0      0     21      0      0      0      0      0      0
NS Metal             8      0      0      0      0      0      0      0      0
Recheck              4      0  14608      0   7471      0   6046      0     94
Short                0      0 135380    188  28664     21    127      2      3
[INFO DRT-0267] cpu time = 03:11:20, elapsed time = 00:06:38, memory = 11553.31 (MB), peak = 11553.31 (MB)
Total wire length = 4452713 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2101359 um.
Total wire length on LAYER met2 = 1992076 um.
Total wire length on LAYER met3 = 269703 um.
Total wire length on LAYER met4 = 89574 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 524359.
Up-via summary (total 524359):.

-------------------------
 FR_MASTERSLICE         0
            li1    199511
           met1    277543
           met2     40136
           met3      7169
           met4         0
-------------------------
                   524359


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 208754 violations.
    elapsed time = 00:00:05, memory = 11502.29 (MB).
    Completing 20% with 208754 violations.
    elapsed time = 00:00:29, memory = 11802.46 (MB).
    Completing 30% with 183617 violations.
    elapsed time = 00:01:13, memory = 11724.00 (MB).
    Completing 40% with 183617 violations.
    elapsed time = 00:01:23, memory = 11730.74 (MB).
    Completing 50% with 183617 violations.
    elapsed time = 00:02:23, memory = 12027.15 (MB).
    Completing 60% with 154934 violations.
    elapsed time = 00:02:36, memory = 11778.17 (MB).
    Completing 70% with 154934 violations.
    elapsed time = 00:03:03, memory = 12048.70 (MB).
    Completing 80% with 129667 violations.
    elapsed time = 00:03:49, memory = 11969.20 (MB).
    Completing 90% with 129667 violations.
    elapsed time = 00:04:01, memory = 11975.46 (MB).
    Completing 100% with 102223 violations.
    elapsed time = 00:05:10, memory = 11984.20 (MB).
[INFO DRT-0199]   Number of violations = 116533.
Viol/Layer        mcon   met1    via   met2   via2   met3   via3   met4
Cut Spacing         63      0      3      0      1      0      0      0
Metal Spacing        0   9347      0   1555      0    102      0     11
Min Hole             0      3      0      0      0      0      0      0
NS Metal             0      0      0      1      0      0      0      0
Recheck              0   1128      0     14      0  11720      0   1451
Short                0  79531     29  11117      2    400      1     54
[INFO DRT-0267] cpu time = 02:47:13, elapsed time = 00:05:41, memory = 11984.48 (MB), peak = 12222.42 (MB)
Total wire length = 4438924 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2049093 um.
Total wire length on LAYER met2 = 1970559 um.
Total wire length on LAYER met3 = 314909 um.
Total wire length on LAYER met4 = 104361 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 531696.
Up-via summary (total 531696):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    280105
           met2     42936
           met3      9179
           met4         0
-------------------------
                   531696


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 116533 violations.
    elapsed time = 00:00:03, memory = 11984.49 (MB).
    Completing 20% with 116533 violations.
    elapsed time = 00:00:28, memory = 11986.93 (MB).
    Completing 30% with 110405 violations.
    elapsed time = 00:01:16, memory = 12008.83 (MB).
    Completing 40% with 110405 violations.
    elapsed time = 00:01:26, memory = 12008.83 (MB).
    Completing 50% with 110405 violations.
    elapsed time = 00:02:11, memory = 12031.88 (MB).
    Completing 60% with 105619 violations.
    elapsed time = 00:02:45, memory = 12031.88 (MB).
    Completing 70% with 105619 violations.
    elapsed time = 00:03:13, memory = 12031.88 (MB).
    Completing 80% with 100297 violations.
    elapsed time = 00:04:38, memory = 12031.89 (MB).
    Completing 90% with 100297 violations.
    elapsed time = 00:04:50, memory = 12031.89 (MB).
    Completing 100% with 94962 violations.
    elapsed time = 00:06:28, memory = 12082.67 (MB).
[INFO DRT-0199]   Number of violations = 105667.
Viol/Layer        mcon   met1    via   met2   via2   met3   met4
Cut Spacing         71      0      2      0      1      0      0
Metal Spacing        0   8474      0   1467      0    109     12
Min Hole             0      4      0      0      0      0      0
Recheck              0    401      0     19      0   9681    604
Short                0  73884     32  10506      1    351     48
[INFO DRT-0267] cpu time = 03:09:00, elapsed time = 00:07:18, memory = 12097.21 (MB), peak = 12222.42 (MB)
Total wire length = 4431675 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2041382 um.
Total wire length on LAYER met2 = 1963755 um.
Total wire length on LAYER met3 = 319286 um.
Total wire length on LAYER met4 = 107250 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 532282.
Up-via summary (total 532282):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    280586
           met2     42831
           met3      9389
           met4         0
-------------------------
                   532282


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 105667 violations.
    elapsed time = 00:00:04, memory = 12097.22 (MB).
    Completing 20% with 105667 violations.
    elapsed time = 00:00:40, memory = 12133.71 (MB).
    Completing 30% with 85891 violations.
    elapsed time = 00:02:42, memory = 12148.71 (MB).
    Completing 40% with 85891 violations.
    elapsed time = 00:03:00, memory = 12149.10 (MB).
    Completing 50% with 85891 violations.
    elapsed time = 00:04:54, memory = 12180.76 (MB).
    Completing 60% with 66647 violations.
    elapsed time = 00:05:03, memory = 12149.11 (MB).
    Completing 70% with 66647 violations.
    elapsed time = 00:05:39, memory = 12157.90 (MB).
    Completing 80% with 48397 violations.
    elapsed time = 00:06:54, memory = 12161.29 (MB).
    Completing 90% with 48397 violations.
    elapsed time = 00:07:07, memory = 12161.29 (MB).
    Completing 100% with 29157 violations.
    elapsed time = 00:08:43, memory = 12164.28 (MB).
[INFO DRT-0199]   Number of violations = 29354.
Viol/Layer        mcon   met1    via   met2   via2   met3   met4
Cut Spacing         22      0     23      0      0      0      0
Metal Spacing        0   5659      0   1719      0    155      2
Min Hole             0     12      0      2      0      0      0
NS Metal             0      6      0      2      0      0      0
Recheck              0     18      0     11      0    900      0
Short                0  16874     10   3729      1    185     24
[INFO DRT-0267] cpu time = 03:41:48, elapsed time = 00:09:12, memory = 12167.27 (MB), peak = 12222.42 (MB)
Total wire length = 4428797 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1798897 um.
Total wire length on LAYER met2 = 1907734 um.
Total wire length on LAYER met3 = 547787 um.
Total wire length on LAYER met4 = 174377 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 559396.
Up-via summary (total 559396):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285073
           met2     60516
           met3     14331
           met4         0
-------------------------
                   559396


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 29354 violations.
    elapsed time = 00:00:00, memory = 12167.27 (MB).
    Completing 20% with 29354 violations.
    elapsed time = 00:00:06, memory = 12167.27 (MB).
    Completing 30% with 23792 violations.
    elapsed time = 00:01:25, memory = 12167.29 (MB).
    Completing 40% with 23792 violations.
    elapsed time = 00:01:27, memory = 12167.29 (MB).
    Completing 50% with 23792 violations.
    elapsed time = 00:03:19, memory = 12169.63 (MB).
    Completing 60% with 19197 violations.
    elapsed time = 00:03:23, memory = 12169.63 (MB).
    Completing 70% with 19197 violations.
    elapsed time = 00:03:29, memory = 12169.63 (MB).
    Completing 80% with 14656 violations.
    elapsed time = 00:04:08, memory = 12171.38 (MB).
    Completing 90% with 14656 violations.
    elapsed time = 00:04:09, memory = 12171.38 (MB).
    Completing 100% with 10086 violations.
    elapsed time = 00:05:47, memory = 12171.45 (MB).
[INFO DRT-0199]   Number of violations = 10086.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         14      0      4      0      0      0
Metal Spacing        0   1900      0    636    106      4
Min Hole             0      6      0      2      0      0
NS Metal             0      4      0      0      0      0
Short                0   5667      4   1555    153     31
[INFO DRT-0267] cpu time = 01:10:07, elapsed time = 00:06:16, memory = 12171.45 (MB), peak = 12222.42 (MB)
Total wire length = 4429017 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1779118 um.
Total wire length on LAYER met2 = 1899834 um.
Total wire length on LAYER met3 = 565633 um.
Total wire length on LAYER met4 = 184430 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560559.
Up-via summary (total 560559):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285242
           met2     60975
           met3     14866
           met4         0
-------------------------
                   560559


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 10086 violations.
    elapsed time = 00:00:00, memory = 12171.45 (MB).
    Completing 20% with 10086 violations.
    elapsed time = 00:00:00, memory = 12171.45 (MB).
    Completing 30% with 9105 violations.
    elapsed time = 00:00:43, memory = 12171.45 (MB).
    Completing 40% with 9105 violations.
    elapsed time = 00:00:43, memory = 12171.45 (MB).
    Completing 50% with 9105 violations.
    elapsed time = 00:01:27, memory = 12171.45 (MB).
    Completing 60% with 7849 violations.
    elapsed time = 00:01:28, memory = 12171.45 (MB).
    Completing 70% with 7849 violations.
    elapsed time = 00:01:29, memory = 12176.17 (MB).
    Completing 80% with 6615 violations.
    elapsed time = 00:02:39, memory = 12177.45 (MB).
    Completing 90% with 6615 violations.
    elapsed time = 00:02:39, memory = 12177.45 (MB).
    Completing 100% with 5712 violations.
    elapsed time = 00:04:19, memory = 12177.45 (MB).
[INFO DRT-0199]   Number of violations = 5718.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          8      0      0      0      0      0
Metal Spacing        0   1024      0    391     78      0
Min Hole             0      1      0      1      0      0
NS Metal             0      1      0      0      0      0
Recheck              0      5      0      1      0      0
Short                0   3089      1    995    102     21
[INFO DRT-0267] cpu time = 00:30:47, elapsed time = 00:04:48, memory = 12177.45 (MB), peak = 12222.42 (MB)
Total wire length = 4428630 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1775794 um.
Total wire length on LAYER met2 = 1897519 um.
Total wire length on LAYER met3 = 568222 um.
Total wire length on LAYER met4 = 187093 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560802.
Up-via summary (total 560802):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285436
           met2     60971
           met3     14919
           met4         0
-------------------------
                   560802


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 5718 violations.
    elapsed time = 00:00:00, memory = 12177.45 (MB).
    Completing 20% with 5718 violations.
    elapsed time = 00:00:00, memory = 12177.45 (MB).
    Completing 30% with 5394 violations.
    elapsed time = 00:00:35, memory = 12177.45 (MB).
    Completing 40% with 5394 violations.
    elapsed time = 00:00:35, memory = 12177.45 (MB).
    Completing 50% with 5394 violations.
    elapsed time = 00:00:36, memory = 12177.45 (MB).
    Completing 60% with 5061 violations.
    elapsed time = 00:01:19, memory = 12177.45 (MB).
    Completing 70% with 5061 violations.
    elapsed time = 00:01:19, memory = 12177.45 (MB).
    Completing 80% with 4295 violations.
    elapsed time = 00:02:45, memory = 12177.45 (MB).
    Completing 90% with 4295 violations.
    elapsed time = 00:02:45, memory = 12177.45 (MB).
    Completing 100% with 3557 violations.
    elapsed time = 00:03:53, memory = 12177.45 (MB).
[INFO DRT-0199]   Number of violations = 3557.
Viol/Layer        mcon   met1    via   met2   via2   met3   met4
Cut Spacing          3      0      1      0      0      0      0
Metal Spacing        0    638      0    241      0     36      0
Min Hole             0      0      0      1      0      0      0
NS Metal             0      0      0      1      0      0      0
Short                0   1951      0    623      1     58      3
[INFO DRT-0267] cpu time = 00:17:28, elapsed time = 00:04:32, memory = 12177.45 (MB), peak = 12222.42 (MB)
Total wire length = 4428434 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1774623 um.
Total wire length on LAYER met2 = 1895988 um.
Total wire length on LAYER met3 = 569281 um.
Total wire length on LAYER met4 = 188540 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560939.
Up-via summary (total 560939):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285578
           met2     60970
           met3     14915
           met4         0
-------------------------
                   560939


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 3557 violations.
    elapsed time = 00:00:00, memory = 12177.45 (MB).
    Completing 20% with 3557 violations.
    elapsed time = 00:00:00, memory = 12177.45 (MB).
    Completing 30% with 3394 violations.
    elapsed time = 00:00:35, memory = 12177.45 (MB).
    Completing 40% with 3394 violations.
    elapsed time = 00:00:35, memory = 12177.45 (MB).
    Completing 50% with 3394 violations.
    elapsed time = 00:00:35, memory = 12177.45 (MB).
    Completing 60% with 3127 violations.
    elapsed time = 00:01:16, memory = 12177.45 (MB).
    Completing 70% with 3127 violations.
    elapsed time = 00:01:16, memory = 12177.45 (MB).
    Completing 80% with 2640 violations.
    elapsed time = 00:02:47, memory = 12177.45 (MB).
    Completing 90% with 2640 violations.
    elapsed time = 00:02:47, memory = 12177.45 (MB).
    Completing 100% with 2390 violations.
    elapsed time = 00:03:43, memory = 12177.45 (MB).
[INFO DRT-0199]   Number of violations = 2390.
Viol/Layer        mcon   met1   met2   via2   met3   met4
Cut Spacing          1      0      0      0      0      0
Metal Spacing        0    437    204      0     24      0
Min Hole             0      0      1      0      0      0
NS Metal             0      0      1      0      0      0
Short                0   1148    538      1     29      6
[INFO DRT-0267] cpu time = 00:13:35, elapsed time = 00:04:11, memory = 12177.45 (MB), peak = 12222.42 (MB)
Total wire length = 4428459 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1774006 um.
Total wire length on LAYER met2 = 1895375 um.
Total wire length on LAYER met3 = 569775 um.
Total wire length on LAYER met4 = 189300 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560992.
Up-via summary (total 560992):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285612
           met2     60966
           met3     14938
           met4         0
-------------------------
                   560992


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 2390 violations.
    elapsed time = 00:00:00, memory = 12177.46 (MB).
    Completing 20% with 2390 violations.
    elapsed time = 00:00:00, memory = 12177.46 (MB).
    Completing 30% with 2255 violations.
    elapsed time = 00:01:03, memory = 12180.91 (MB).
    Completing 40% with 2255 violations.
    elapsed time = 00:01:03, memory = 12180.91 (MB).
    Completing 50% with 2255 violations.
    elapsed time = 00:01:47, memory = 12197.45 (MB).
    Completing 60% with 2202 violations.
    elapsed time = 00:01:47, memory = 12197.45 (MB).
    Completing 70% with 2202 violations.
    elapsed time = 00:01:47, memory = 12197.45 (MB).
    Completing 80% with 1787 violations.
    elapsed time = 00:03:54, memory = 12197.45 (MB).
    Completing 90% with 1787 violations.
    elapsed time = 00:03:54, memory = 12197.45 (MB).
    Completing 100% with 1685 violations.
    elapsed time = 00:05:27, memory = 12199.79 (MB).
[INFO DRT-0199]   Number of violations = 1685.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          1      0      0      0      0
Metal Spacing        0    307    123      1      3
Short                0    950    283     10      7
[INFO DRT-0267] cpu time = 00:13:33, elapsed time = 00:05:57, memory = 12199.79 (MB), peak = 12299.11 (MB)
Total wire length = 4428228 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1773640 um.
Total wire length on LAYER met2 = 1894846 um.
Total wire length on LAYER met3 = 570065 um.
Total wire length on LAYER met4 = 189676 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560900.
Up-via summary (total 560900):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285540
           met2     60951
           met3     14933
           met4         0
-------------------------
                   560900


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 1685 violations.
    elapsed time = 00:00:00, memory = 12199.79 (MB).
    Completing 20% with 1685 violations.
    elapsed time = 00:00:00, memory = 12199.79 (MB).
    Completing 30% with 1429 violations.
    elapsed time = 00:03:49, memory = 12199.79 (MB).
    Completing 40% with 1429 violations.
    elapsed time = 00:03:49, memory = 12199.79 (MB).
    Completing 50% with 1429 violations.
    elapsed time = 00:05:39, memory = 12199.79 (MB).
    Completing 60% with 1372 violations.
    elapsed time = 00:05:39, memory = 12199.79 (MB).
    Completing 70% with 1372 violations.
    elapsed time = 00:05:39, memory = 12199.79 (MB).
    Completing 80% with 1278 violations.
    elapsed time = 00:07:00, memory = 12199.84 (MB).
    Completing 90% with 1278 violations.
    elapsed time = 00:07:00, memory = 12199.84 (MB).
    Completing 100% with 1275 violations.
    elapsed time = 00:08:02, memory = 12199.84 (MB).
[INFO DRT-0199]   Number of violations = 1275.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          1      0      0      0      0
Metal Spacing        0    284     75      1      2
Short                0    764    137      1     10
[INFO DRT-0267] cpu time = 00:14:40, elapsed time = 00:08:32, memory = 12199.84 (MB), peak = 12529.20 (MB)
Total wire length = 4428025 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1773365 um.
Total wire length on LAYER met2 = 1894638 um.
Total wire length on LAYER met3 = 570201 um.
Total wire length on LAYER met4 = 189820 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560864.
Up-via summary (total 560864):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285504
           met2     60958
           met3     14926
           met4         0
-------------------------
                   560864


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 1275 violations.
    elapsed time = 00:00:00, memory = 12199.84 (MB).
    Completing 20% with 1275 violations.
    elapsed time = 00:00:00, memory = 12199.84 (MB).
    Completing 30% with 1054 violations.
    elapsed time = 00:01:08, memory = 12199.84 (MB).
    Completing 40% with 1054 violations.
    elapsed time = 00:01:08, memory = 12199.84 (MB).
    Completing 50% with 1054 violations.
    elapsed time = 00:01:30, memory = 12199.84 (MB).
    Completing 60% with 1049 violations.
    elapsed time = 00:01:31, memory = 12199.84 (MB).
    Completing 70% with 1049 violations.
    elapsed time = 00:01:31, memory = 12199.84 (MB).
    Completing 80% with 703 violations.
    elapsed time = 00:06:35, memory = 12199.84 (MB).
    Completing 90% with 703 violations.
    elapsed time = 00:06:35, memory = 12199.84 (MB).
    Completing 100% with 675 violations.
    elapsed time = 00:07:12, memory = 12199.84 (MB).
[INFO DRT-0199]   Number of violations = 675.
Viol/Layer        met1   met2
Metal Spacing      127     38
Short              431     79
[INFO DRT-0267] cpu time = 00:14:56, elapsed time = 00:07:43, memory = 12199.84 (MB), peak = 12721.62 (MB)
Total wire length = 4428223 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1773189 um.
Total wire length on LAYER met2 = 1894261 um.
Total wire length on LAYER met3 = 570463 um.
Total wire length on LAYER met4 = 190309 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560870.
Up-via summary (total 560870):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285542
           met2     60936
           met3     14916
           met4         0
-------------------------
                   560870


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 675 violations.
    elapsed time = 00:00:00, memory = 12199.84 (MB).
    Completing 20% with 675 violations.
    elapsed time = 00:00:00, memory = 12199.84 (MB).
    Completing 30% with 666 violations.
    elapsed time = 00:00:37, memory = 12199.86 (MB).
    Completing 40% with 666 violations.
    elapsed time = 00:00:37, memory = 12199.86 (MB).
    Completing 50% with 666 violations.
    elapsed time = 00:00:37, memory = 12199.86 (MB).
    Completing 60% with 644 violations.
    elapsed time = 00:02:04, memory = 12199.87 (MB).
    Completing 70% with 644 violations.
    elapsed time = 00:02:04, memory = 12199.87 (MB).
    Completing 80% with 576 violations.
    elapsed time = 00:02:51, memory = 12199.89 (MB).
    Completing 90% with 576 violations.
    elapsed time = 00:02:51, memory = 12199.89 (MB).
    Completing 100% with 409 violations.
    elapsed time = 00:07:25, memory = 12215.95 (MB).
[INFO DRT-0199]   Number of violations = 409.
Viol/Layer        mcon   met1   met2   met4
Cut Spacing          2      0      0      0
Metal Spacing        0    113     23      0
Short                0    221     49      1
[INFO DRT-0267] cpu time = 00:09:35, elapsed time = 00:07:53, memory = 12215.95 (MB), peak = 12760.65 (MB)
Total wire length = 4428298 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772958 um.
Total wire length on LAYER met2 = 1894262 um.
Total wire length on LAYER met3 = 570619 um.
Total wire length on LAYER met4 = 190457 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560862.
Up-via summary (total 560862):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285531
           met2     60939
           met3     14916
           met4         0
-------------------------
                   560862


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 409 violations.
    elapsed time = 00:00:00, memory = 12215.95 (MB).
    Completing 20% with 409 violations.
    elapsed time = 00:00:00, memory = 12215.95 (MB).
    Completing 30% with 205 violations.
    elapsed time = 00:03:51, memory = 12229.55 (MB).
    Completing 40% with 205 violations.
    elapsed time = 00:03:51, memory = 12229.55 (MB).
    Completing 50% with 205 violations.
    elapsed time = 00:03:51, memory = 12229.55 (MB).
    Completing 60% with 205 violations.
    elapsed time = 00:04:39, memory = 12232.80 (MB).
    Completing 70% with 205 violations.
    elapsed time = 00:04:39, memory = 12232.80 (MB).
    Completing 80% with 192 violations.
    elapsed time = 00:05:27, memory = 12256.91 (MB).
    Completing 90% with 192 violations.
    elapsed time = 00:05:27, memory = 12256.91 (MB).
    Completing 100% with 191 violations.
    elapsed time = 00:06:46, memory = 12296.99 (MB).
[INFO DRT-0199]   Number of violations = 191.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          1      0      0      0      0
Metal Spacing        0     36      5      2      2
Short                0    122      7      4     12
[INFO DRT-0267] cpu time = 00:09:20, elapsed time = 00:07:13, memory = 12296.99 (MB), peak = 12760.65 (MB)
Total wire length = 4428300 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772942 um.
Total wire length on LAYER met2 = 1894222 um.
Total wire length on LAYER met3 = 570635 um.
Total wire length on LAYER met4 = 190500 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560845.
Up-via summary (total 560845):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285557
           met2     60911
           met3     14901
           met4         0
-------------------------
                   560845


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 191 violations.
    elapsed time = 00:00:00, memory = 12296.99 (MB).
    Completing 20% with 191 violations.
    elapsed time = 00:00:00, memory = 12296.99 (MB).
    Completing 30% with 191 violations.
    elapsed time = 00:00:08, memory = 12331.73 (MB).
    Completing 40% with 191 violations.
    elapsed time = 00:00:08, memory = 12331.73 (MB).
    Completing 50% with 191 violations.
    elapsed time = 00:00:08, memory = 12331.73 (MB).
    Completing 60% with 171 violations.
    elapsed time = 00:00:45, memory = 12413.47 (MB).
    Completing 70% with 171 violations.
    elapsed time = 00:00:45, memory = 12413.47 (MB).
    Completing 80% with 170 violations.
    elapsed time = 00:01:23, memory = 12492.80 (MB).
    Completing 90% with 170 violations.
    elapsed time = 00:01:23, memory = 12492.80 (MB).
    Completing 100% with 161 violations.
    elapsed time = 00:06:25, memory = 12500.61 (MB).
[INFO DRT-0199]   Number of violations = 161.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          1      0      0      0      0
Metal Spacing        0     43      5      2      2
Short                0     84      8      4     12
[INFO DRT-0267] cpu time = 00:10:07, elapsed time = 00:06:58, memory = 12500.61 (MB), peak = 13349.91 (MB)
Total wire length = 4428250 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772807 um.
Total wire length on LAYER met2 = 1894030 um.
Total wire length on LAYER met3 = 570733 um.
Total wire length on LAYER met4 = 190679 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560790.
Up-via summary (total 560790):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285521
           met2     60893
           met3     14900
           met4         0
-------------------------
                   560790


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 161 violations.
    elapsed time = 00:00:00, memory = 12500.61 (MB).
    Completing 20% with 161 violations.
    elapsed time = 00:00:00, memory = 12500.61 (MB).
    Completing 30% with 161 violations.
    elapsed time = 00:00:09, memory = 12540.14 (MB).
    Completing 40% with 161 violations.
    elapsed time = 00:00:09, memory = 12540.14 (MB).
    Completing 50% with 161 violations.
    elapsed time = 00:00:09, memory = 12540.14 (MB).
    Completing 60% with 160 violations.
    elapsed time = 00:00:20, memory = 12540.14 (MB).
    Completing 70% with 160 violations.
    elapsed time = 00:00:20, memory = 12540.14 (MB).
    Completing 80% with 151 violations.
    elapsed time = 00:02:58, memory = 12604.94 (MB).
    Completing 90% with 151 violations.
    elapsed time = 00:02:58, memory = 12604.94 (MB).
    Completing 100% with 120 violations.
    elapsed time = 00:06:31, memory = 12609.88 (MB).
[INFO DRT-0199]   Number of violations = 120.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       24      2      2      0
Short               86      3      2      1
[INFO DRT-0267] cpu time = 00:09:12, elapsed time = 00:07:03, memory = 12568.17 (MB), peak = 13457.50 (MB)
Total wire length = 4428344 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772804 um.
Total wire length on LAYER met2 = 1894061 um.
Total wire length on LAYER met3 = 570685 um.
Total wire length on LAYER met4 = 190792 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560824.
Up-via summary (total 560824):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285548
           met2     60900
           met3     14900
           met4         0
-------------------------
                   560824


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 120 violations.
    elapsed time = 00:00:00, memory = 12568.17 (MB).
    Completing 20% with 120 violations.
    elapsed time = 00:00:00, memory = 12568.17 (MB).
    Completing 30% with 120 violations.
    elapsed time = 00:01:49, memory = 12664.82 (MB).
    Completing 40% with 120 violations.
    elapsed time = 00:01:50, memory = 12664.82 (MB).
    Completing 50% with 120 violations.
    elapsed time = 00:06:38, memory = 12853.76 (MB).
    Completing 60% with 97 violations.
    elapsed time = 00:06:39, memory = 12738.23 (MB).
    Completing 70% with 97 violations.
    elapsed time = 00:06:39, memory = 12738.23 (MB).
    Completing 80% with 97 violations.
    elapsed time = 00:06:51, memory = 12800.95 (MB).
    Completing 90% with 97 violations.
    elapsed time = 00:06:51, memory = 12800.95 (MB).
    Completing 100% with 97 violations.
    elapsed time = 00:07:05, memory = 12884.93 (MB).
[INFO DRT-0199]   Number of violations = 97.
Viol/Layer        met1   met2
Metal Spacing       27      0
Min Hole             1      0
Short               64      5
[INFO DRT-0267] cpu time = 00:08:16, elapsed time = 00:07:05, memory = 12884.93 (MB), peak = 13490.54 (MB)
Total wire length = 4428344 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772802 um.
Total wire length on LAYER met2 = 1893979 um.
Total wire length on LAYER met3 = 570676 um.
Total wire length on LAYER met4 = 190886 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560842.
Up-via summary (total 560842):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285564
           met2     60899
           met3     14903
           met4         0
-------------------------
                   560842


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 97 violations.
    elapsed time = 00:00:00, memory = 12884.93 (MB).
    Completing 20% with 97 violations.
    elapsed time = 00:00:00, memory = 12884.93 (MB).
    Completing 30% with 97 violations.
    elapsed time = 00:00:49, memory = 13050.18 (MB).
    Completing 40% with 97 violations.
    elapsed time = 00:00:49, memory = 13050.18 (MB).
    Completing 50% with 97 violations.
    elapsed time = 00:03:42, memory = 13212.84 (MB).
    Completing 60% with 97 violations.
    elapsed time = 00:03:42, memory = 13008.43 (MB).
    Completing 70% with 97 violations.
    elapsed time = 00:03:42, memory = 13008.43 (MB).
    Completing 80% with 96 violations.
    elapsed time = 00:03:55, memory = 13041.39 (MB).
    Completing 90% with 96 violations.
    elapsed time = 00:03:55, memory = 13041.39 (MB).
    Completing 100% with 96 violations.
    elapsed time = 00:04:09, memory = 13096.79 (MB).
[INFO DRT-0199]   Number of violations = 96.
Viol/Layer        met1   met2
Metal Spacing       27      0
Min Hole             1      0
Short               63      5
[INFO DRT-0267] cpu time = 00:05:27, elapsed time = 00:04:10, memory = 13096.79 (MB), peak = 13769.23 (MB)
Total wire length = 4428342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772802 um.
Total wire length on LAYER met2 = 1893975 um.
Total wire length on LAYER met3 = 570676 um.
Total wire length on LAYER met4 = 190886 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560838.
Up-via summary (total 560838):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285562
           met2     60897
           met3     14903
           met4         0
-------------------------
                   560838


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 96 violations.
    elapsed time = 00:00:00, memory = 13096.79 (MB).
    Completing 20% with 96 violations.
    elapsed time = 00:00:00, memory = 13096.79 (MB).
    Completing 30% with 95 violations.
    elapsed time = 00:00:42, memory = 13003.96 (MB).
    Completing 40% with 95 violations.
    elapsed time = 00:00:42, memory = 13003.96 (MB).
    Completing 50% with 95 violations.
    elapsed time = 00:00:42, memory = 12970.77 (MB).
    Completing 60% with 95 violations.
    elapsed time = 00:02:00, memory = 12944.37 (MB).
    Completing 70% with 95 violations.
    elapsed time = 00:02:00, memory = 12944.37 (MB).
    Completing 80% with 95 violations.
    elapsed time = 00:02:54, memory = 12937.02 (MB).
    Completing 90% with 95 violations.
    elapsed time = 00:02:54, memory = 12937.02 (MB).
    Completing 100% with 95 violations.
    elapsed time = 00:04:11, memory = 12937.02 (MB).
[INFO DRT-0199]   Number of violations = 95.
Viol/Layer        met1   met2
Metal Spacing       27      0
Min Hole             1      0
Short               62      5
[INFO DRT-0267] cpu time = 00:10:00, elapsed time = 00:05:07, memory = 12887.93 (MB), peak = 13769.23 (MB)
Total wire length = 4428247 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772471 um.
Total wire length on LAYER met2 = 1893860 um.
Total wire length on LAYER met3 = 570970 um.
Total wire length on LAYER met4 = 190945 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560722.
Up-via summary (total 560722):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285488
           met2     60864
           met3     14894
           met4         0
-------------------------
                   560722


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 95 violations.
    elapsed time = 00:00:00, memory = 12887.93 (MB).
    Completing 20% with 95 violations.
    elapsed time = 00:00:00, memory = 12887.93 (MB).
    Completing 30% with 95 violations.
    elapsed time = 00:00:25, memory = 12888.45 (MB).
    Completing 40% with 95 violations.
    elapsed time = 00:00:25, memory = 12888.45 (MB).
    Completing 50% with 95 violations.
    elapsed time = 00:00:25, memory = 12888.45 (MB).
    Completing 60% with 95 violations.
    elapsed time = 00:00:41, memory = 12917.82 (MB).
    Completing 70% with 95 violations.
    elapsed time = 00:00:41, memory = 12917.82 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:06:18, memory = 12973.20 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:06:18, memory = 12973.20 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:06:56, memory = 13276.67 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1
Metal Spacing       15
Short               17
[INFO DRT-0267] cpu time = 00:08:13, elapsed time = 00:06:57, memory = 13276.67 (MB), peak = 14055.11 (MB)
Total wire length = 4428294 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772465 um.
Total wire length on LAYER met2 = 1893643 um.
Total wire length on LAYER met3 = 571033 um.
Total wire length on LAYER met4 = 191151 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560716.
Up-via summary (total 560716):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285489
           met2     60857
           met3     14894
           met4         0
-------------------------
                   560716


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 13276.67 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 13276.67 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:18, memory = 13394.32 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:18, memory = 13394.32 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:18, memory = 13394.32 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:37, memory = 13460.68 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:37, memory = 13460.68 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:01:27, memory = 13436.29 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:01:27, memory = 13436.29 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:01:45, memory = 13581.89 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1
Metal Spacing        5
Short               12
[INFO DRT-0267] cpu time = 00:02:49, elapsed time = 00:01:46, memory = 13581.89 (MB), peak = 14163.13 (MB)
Total wire length = 4428333 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772369 um.
Total wire length on LAYER met2 = 1893635 um.
Total wire length on LAYER met3 = 571146 um.
Total wire length on LAYER met4 = 191183 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560717.
Up-via summary (total 560717):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285488
           met2     60859
           met3     14894
           met4         0
-------------------------
                   560717


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 13581.89 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 13581.89 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:27, memory = 13719.83 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:27, memory = 13719.83 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:48, memory = 13815.45 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:49, memory = 13719.83 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:49, memory = 13719.83 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:01:47, memory = 13680.67 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:01:47, memory = 13680.67 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:03:01, memory = 13681.04 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Metal Spacing        5
Short                7
[INFO DRT-0267] cpu time = 00:04:13, elapsed time = 00:03:02, memory = 13681.04 (MB), peak = 14846.09 (MB)
Total wire length = 4428370 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772177 um.
Total wire length on LAYER met2 = 1893613 um.
Total wire length on LAYER met3 = 571377 um.
Total wire length on LAYER met4 = 191202 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560708.
Up-via summary (total 560708):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285477
           met2     60860
           met3     14895
           met4         0
-------------------------
                   560708


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 13681.04 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 13681.04 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 13681.04 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 13681.04 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:21, memory = 13899.68 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:21, memory = 13899.68 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:21, memory = 13899.68 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:01:15, memory = 13902.02 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:01:15, memory = 13902.02 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:03:03, memory = 13942.41 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Metal Spacing        5
Short                7
[INFO DRT-0267] cpu time = 00:03:07, elapsed time = 00:03:04, memory = 13723.77 (MB), peak = 14846.09 (MB)
Total wire length = 4428370 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772177 um.
Total wire length on LAYER met2 = 1893613 um.
Total wire length on LAYER met3 = 571377 um.
Total wire length on LAYER met4 = 191202 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560708.
Up-via summary (total 560708):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285477
           met2     60860
           met3     14895
           met4         0
-------------------------
                   560708


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 13723.77 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 13723.77 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 13723.77 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 13723.77 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:25, memory = 13884.85 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:25, memory = 13884.85 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:25, memory = 13884.85 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:01:12, memory = 13884.85 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:01:12, memory = 13884.85 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:01:37, memory = 13884.85 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1   met2
Metal Spacing        2      0
Short                1      1
[INFO DRT-0267] cpu time = 00:01:41, elapsed time = 00:01:37, memory = 13884.85 (MB), peak = 14846.09 (MB)
Total wire length = 4428370 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772148 um.
Total wire length on LAYER met2 = 1893619 um.
Total wire length on LAYER met3 = 571411 um.
Total wire length on LAYER met4 = 191191 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560713.
Up-via summary (total 560713):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285474
           met2     60867
           met3     14896
           met4         0
-------------------------
                   560713


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 13884.85 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 13884.85 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 13884.85 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 13884.85 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:20, memory = 13985.20 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:21, memory = 13891.82 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:21, memory = 13891.82 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:56, memory = 13892.73 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:56, memory = 13892.73 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:56, memory = 13892.73 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1   met2
Metal Spacing        2      0
Short                1      1
[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:00:57, memory = 13892.73 (MB), peak = 14846.09 (MB)
Total wire length = 4428371 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772143 um.
Total wire length on LAYER met2 = 1893566 um.
Total wire length on LAYER met3 = 571413 um.
Total wire length on LAYER met4 = 191247 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560710.
Up-via summary (total 560710):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285469
           met2     60869
           met3     14896
           met4         0
-------------------------
                   560710


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 13892.73 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 13892.73 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 13892.73 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 13892.73 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:16, memory = 14032.57 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:16, memory = 13892.74 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:16, memory = 13892.74 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:51, memory = 13892.74 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:51, memory = 13892.74 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:51, memory = 13892.74 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1   met2
Metal Spacing        2      0
Short                0      1
[INFO DRT-0267] cpu time = 00:00:55, elapsed time = 00:00:51, memory = 13892.74 (MB), peak = 14846.09 (MB)
Total wire length = 4428384 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772147 um.
Total wire length on LAYER met2 = 1893568 um.
Total wire length on LAYER met3 = 571421 um.
Total wire length on LAYER met4 = 191247 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560714.
Up-via summary (total 560714):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285471
           met2     60871
           met3     14896
           met4         0
-------------------------
                   560714


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 13892.74 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 13892.74 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:17, memory = 13892.74 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:17, memory = 13892.74 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:17, memory = 13892.74 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:17, memory = 13892.74 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:17, memory = 13892.74 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:47, memory = 13892.74 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:47, memory = 13892.74 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:47, memory = 13892.74 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1   met2
Metal Spacing        2      0
Short                0      1
[INFO DRT-0267] cpu time = 00:01:25, elapsed time = 00:01:21, memory = 13892.74 (MB), peak = 14846.09 (MB)
Total wire length = 4428384 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772147 um.
Total wire length on LAYER met2 = 1893568 um.
Total wire length on LAYER met3 = 571421 um.
Total wire length on LAYER met4 = 191247 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560714.
Up-via summary (total 560714):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285471
           met2     60871
           met3     14896
           met4         0
-------------------------
                   560714


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 13892.74 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 13892.74 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 13892.74 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 13892.74 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:23, memory = 14077.49 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:23, memory = 13892.74 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:23, memory = 13892.74 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:52, memory = 13916.18 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:52, memory = 13916.18 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:52, memory = 13916.18 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:55, elapsed time = 00:00:52, memory = 13916.18 (MB), peak = 14846.09 (MB)
Total wire length = 4428400 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772089 um.
Total wire length on LAYER met2 = 1893525 um.
Total wire length on LAYER met3 = 571501 um.
Total wire length on LAYER met4 = 191283 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560709.
Up-via summary (total 560709):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285465
           met2     60874
           met3     14894
           met4         0
-------------------------
                   560709


[INFO DRT-0198] Complete detail routing.
Total wire length = 4428400 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1772089 um.
Total wire length on LAYER met2 = 1893525 um.
Total wire length on LAYER met3 = 571501 um.
Total wire length on LAYER met4 = 191283 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 560709.
Up-via summary (total 560709):.

-------------------------
 FR_MASTERSLICE         0
            li1    199476
           met1    285465
           met2     60874
           met3     14894
           met4         0
-------------------------
                   560709


[INFO DRT-0267] cpu time = 17:11:01, elapsed time = 02:17:05, memory = 13916.18 (MB), peak = 14846.09 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/hehe/runs/RUN_2022.12.13_00.09.56/results/routing/hehe.odb...
Writing netlist to /openlane/designs/hehe/runs/RUN_2022.12.13_00.09.56/results/routing/hehe.nl.v...
Writing powered netlist to /openlane/designs/hehe/runs/RUN_2022.12.13_00.09.56/results/routing/hehe.pnl.v...
Writing layout to /openlane/designs/hehe/runs/RUN_2022.12.13_00.09.56/results/routing/hehe.def...
