# (OPEN DESIGN)

open_design "C:/Users/TomO_Laptop/Box Sync/LV_Reg_GEN3_Dig_Cntl_GW/LVRegul_DIg_Cntl/designer/impl1/TOP_LVR_GEN3_CNTL.adb"
export -format "PDB" \
    -feature "prog_fpga"  \
    {C:/Users/TomO_Laptop/Box Sync/LV_Reg_GEN3_Dig_Cntl_GW/LVRegul_DIg_Cntl/designer/impl1/TOP_LVR_GEN3_CNTL.pdb}
save_design "C:/Users/TomO_Laptop/Box Sync/LV_Reg_GEN3_Dig_Cntl_GW/LVRegul_DIg_Cntl/designer/impl1/TOP_LVR_GEN3_CNTL.adb"

