# Copyright (C) 2001-2017 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other
# applicable license agreement, including, without limitation,
# that your use is for the sole purpose of programming logic
# devices manufactured by Intel and sold by Intel or its
# authorized distributors.  Please refer to the applicable
# agreement for further details.


# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Internal Build 131 07/02/2017 TO Pro Edition
# Date created = 17:16:07  July 05, 2017
#
# -------------------------------------------------------------------------- #

QUARTUS_VERSION = "17.1"
DATE = "17:16:07  July 05, 2017"

# Revisions

PROJECT_REVISION = "a10_pcie_devkit_cvp_ddr4_access"
PROJECT_REVISION = "a10_pcie_devkit_cvp"
PROJECT_REVISION = "synth_parent_persona"
PROJECT_REVISION = "synth_ddr4_access"
PROJECT_REVISION = "a10_pcie_devkit_cvp_basic_dsp"
PROJECT_REVISION = "a10_pcie_devkit_cvp_normal_ddr4_access"
PROJECT_REVISION = "a10_pcie_devkit_cvp_basic_arithmetic"
PROJECT_REVISION = "a10_pcie_devkit_cvp_normal_gol"
PROJECT_REVISION = "a10_pcie_devkit_cvp_gol"
PROJECT_REVISION = "a10_pcie_devkit_cvp_normal_basic_dsp"
PROJECT_REVISION = "a10_pcie_devkit_cvp_normal_basic_arithmetic"
PROJECT_REVISION = "synth_gol"
PROJECT_REVISION = "synth_basic_arithmetic"
PROJECT_REVISION = "synth_basic_dsp_0"
PROJECT_REVISION = "synth_basic_dsp_1"
