11:07:41 INFO  : Launching XSCT server: xsct -n  -interactive /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/temp_xsdb_launch_script.tcl
11:07:41 INFO  : Registering command handlers for Vitis TCF services
11:07:45 INFO  : Platform repository initialization has completed.
11:07:46 INFO  : XSCT server has started successfully.
11:07:46 INFO  : plnx-install-location is set to ''
11:07:46 INFO  : Successfully done setting XSCT server connection channel  
11:07:46 INFO  : Successfully done query RDI_DATADIR 
11:07:46 INFO  : Successfully done setting workspace for the tool. 
11:08:27 INFO  : Result from executing command 'getProjects': ws2812_Platform
11:08:27 INFO  : Result from executing command 'getPlatforms': 
11:10:00 INFO  : Result from executing command 'getProjects': ws2812_Platform
11:10:00 INFO  : Result from executing command 'getPlatforms': ws2812_Platform|/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/ws2812_Platform.xpfm
11:10:03 INFO  : Checking for BSP changes to sync application flags for project 'ws2812_App'...
11:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AD4141A' is selected.
11:10:36 INFO  : 'jtag frequency' command is executed.
11:10:36 INFO  : Context for 'APU' is selected.
11:10:36 INFO  : System reset is completed.
11:10:39 INFO  : 'after 3000' command is executed.
11:10:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}' command is executed.
11:10:41 INFO  : Device configured successfully with "/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit"
11:10:41 INFO  : Context for 'APU' is selected.
11:10:41 INFO  : Hardware design and registers information is loaded from '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa'.
11:10:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:10:41 INFO  : Context for 'APU' is selected.
11:10:41 INFO  : Sourcing of '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl' is done.
11:10:42 INFO  : 'ps7_init' command is executed.
11:10:42 INFO  : 'ps7_post_config' command is executed.
11:10:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:42 INFO  : The application '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:10:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:10:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}
fpga -file /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:10:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:42 INFO  : 'con' command is executed.
11:10:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:10:42 INFO  : Launch script is exported to file '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/_ide/scripts/systemdebugger_ws2812_system_standalone.tcl'
11:14:32 INFO  : Checking for BSP changes to sync application flags for project 'ws2812_App'...
11:14:53 INFO  : Disconnected from the channel tcfchan#3.
11:14:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:53 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AD4141A' is selected.
11:14:53 INFO  : 'jtag frequency' command is executed.
11:14:53 INFO  : Context for 'APU' is selected.
11:14:53 INFO  : System reset is completed.
11:14:56 INFO  : 'after 3000' command is executed.
11:14:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}' command is executed.
11:14:59 INFO  : Device configured successfully with "/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit"
11:14:59 INFO  : Context for 'APU' is selected.
11:14:59 INFO  : Hardware design and registers information is loaded from '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa'.
11:14:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:59 INFO  : Context for 'APU' is selected.
11:14:59 INFO  : Sourcing of '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl' is done.
11:14:59 INFO  : 'ps7_init' command is executed.
11:14:59 INFO  : 'ps7_post_config' command is executed.
11:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:59 INFO  : The application '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}
fpga -file /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:59 INFO  : 'con' command is executed.
11:14:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:14:59 INFO  : Launch script is exported to file '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/_ide/scripts/systemdebugger_ws2812_system_standalone.tcl'
11:17:32 INFO  : Checking for BSP changes to sync application flags for project 'ws2812_App'...
11:17:54 INFO  : Disconnected from the channel tcfchan#5.
11:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AD4141A' is selected.
11:17:54 INFO  : 'jtag frequency' command is executed.
11:17:54 INFO  : Context for 'APU' is selected.
11:17:54 INFO  : System reset is completed.
11:17:57 INFO  : 'after 3000' command is executed.
11:17:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}' command is executed.
11:18:00 INFO  : Device configured successfully with "/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit"
11:18:00 INFO  : Context for 'APU' is selected.
11:18:00 INFO  : Hardware design and registers information is loaded from '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa'.
11:18:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:00 INFO  : Context for 'APU' is selected.
11:18:00 INFO  : Sourcing of '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl' is done.
11:18:00 INFO  : 'ps7_init' command is executed.
11:18:00 INFO  : 'ps7_post_config' command is executed.
11:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:00 INFO  : The application '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}
fpga -file /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:00 INFO  : 'con' command is executed.
11:18:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:18:00 INFO  : Launch script is exported to file '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/_ide/scripts/systemdebugger_ws2812_system_standalone.tcl'
11:18:30 INFO  : Checking for BSP changes to sync application flags for project 'ws2812_App'...
11:18:44 INFO  : Disconnected from the channel tcfchan#7.
11:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AD4141A' is selected.
11:18:44 INFO  : 'jtag frequency' command is executed.
11:18:44 INFO  : Context for 'APU' is selected.
11:18:44 INFO  : System reset is completed.
11:18:47 INFO  : 'after 3000' command is executed.
11:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}' command is executed.
11:18:50 INFO  : Device configured successfully with "/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit"
11:18:50 INFO  : Context for 'APU' is selected.
11:18:50 INFO  : Hardware design and registers information is loaded from '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa'.
11:18:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:50 INFO  : Context for 'APU' is selected.
11:18:50 INFO  : Sourcing of '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl' is done.
11:18:50 INFO  : 'ps7_init' command is executed.
11:18:50 INFO  : 'ps7_post_config' command is executed.
11:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:50 INFO  : The application '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}
fpga -file /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:50 INFO  : 'con' command is executed.
11:18:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:18:50 INFO  : Launch script is exported to file '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/_ide/scripts/systemdebugger_ws2812_system_standalone.tcl'
11:19:21 INFO  : Checking for BSP changes to sync application flags for project 'ws2812_App'...
11:19:50 INFO  : Disconnected from the channel tcfchan#9.
11:19:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AD4141A' is selected.
11:19:50 INFO  : 'jtag frequency' command is executed.
11:19:50 INFO  : Context for 'APU' is selected.
11:19:50 INFO  : System reset is completed.
11:19:53 INFO  : 'after 3000' command is executed.
11:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}' command is executed.
11:19:56 INFO  : Device configured successfully with "/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit"
11:19:56 INFO  : Context for 'APU' is selected.
11:19:56 INFO  : Hardware design and registers information is loaded from '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa'.
11:19:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:56 INFO  : Context for 'APU' is selected.
11:19:56 INFO  : Sourcing of '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl' is done.
11:19:56 INFO  : 'ps7_init' command is executed.
11:19:56 INFO  : 'ps7_post_config' command is executed.
11:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:56 INFO  : The application '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}
fpga -file /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:56 INFO  : 'con' command is executed.
11:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:19:56 INFO  : Launch script is exported to file '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/_ide/scripts/systemdebugger_ws2812_system_standalone.tcl'
11:20:16 INFO  : Checking for BSP changes to sync application flags for project 'ws2812_App'...
11:20:36 INFO  : Disconnected from the channel tcfchan#10.
11:20:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AD4141A' is selected.
11:20:36 INFO  : 'jtag frequency' command is executed.
11:20:36 INFO  : Context for 'APU' is selected.
11:20:36 INFO  : System reset is completed.
11:20:39 INFO  : 'after 3000' command is executed.
11:20:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}' command is executed.
11:20:41 INFO  : Device configured successfully with "/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit"
11:20:42 INFO  : Context for 'APU' is selected.
11:20:42 INFO  : Hardware design and registers information is loaded from '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa'.
11:20:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:42 INFO  : Context for 'APU' is selected.
11:20:42 INFO  : Sourcing of '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl' is done.
11:20:42 INFO  : 'ps7_init' command is executed.
11:20:42 INFO  : 'ps7_post_config' command is executed.
11:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:42 INFO  : The application '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}
fpga -file /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:42 INFO  : 'con' command is executed.
11:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:20:42 INFO  : Launch script is exported to file '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/_ide/scripts/systemdebugger_ws2812_system_standalone.tcl'
11:21:16 INFO  : Checking for BSP changes to sync application flags for project 'ws2812_App'...
11:21:39 INFO  : Disconnected from the channel tcfchan#12.
11:21:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AD4141A' is selected.
11:21:39 INFO  : 'jtag frequency' command is executed.
11:21:39 INFO  : Context for 'APU' is selected.
11:21:39 INFO  : System reset is completed.
11:21:43 INFO  : 'after 3000' command is executed.
11:21:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}' command is executed.
11:21:45 INFO  : Device configured successfully with "/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit"
11:21:45 INFO  : Context for 'APU' is selected.
11:21:45 INFO  : Hardware design and registers information is loaded from '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa'.
11:21:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:45 INFO  : Context for 'APU' is selected.
11:21:45 INFO  : Sourcing of '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl' is done.
11:21:45 INFO  : 'ps7_init' command is executed.
11:21:45 INFO  : 'ps7_post_config' command is executed.
11:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:45 INFO  : The application '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}
fpga -file /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:46 INFO  : 'con' command is executed.
11:21:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:21:46 INFO  : Launch script is exported to file '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/_ide/scripts/systemdebugger_ws2812_system_standalone.tcl'
11:22:42 INFO  : Checking for BSP changes to sync application flags for project 'ws2812_App'...
11:22:55 INFO  : Disconnected from the channel tcfchan#14.
11:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AD4141A' is selected.
11:22:55 INFO  : 'jtag frequency' command is executed.
11:22:55 INFO  : Context for 'APU' is selected.
11:22:55 INFO  : System reset is completed.
11:22:58 INFO  : 'after 3000' command is executed.
11:22:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}' command is executed.
11:23:01 INFO  : Device configured successfully with "/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit"
11:23:01 INFO  : Context for 'APU' is selected.
11:23:01 INFO  : Hardware design and registers information is loaded from '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa'.
11:23:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:01 INFO  : Context for 'APU' is selected.
11:23:01 INFO  : Sourcing of '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl' is done.
11:23:01 INFO  : 'ps7_init' command is executed.
11:23:01 INFO  : 'ps7_post_config' command is executed.
11:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:01 INFO  : The application '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}
fpga -file /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:01 INFO  : 'con' command is executed.
11:23:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:23:01 INFO  : Launch script is exported to file '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/_ide/scripts/systemdebugger_ws2812_system_standalone.tcl'
11:36:48 INFO  : Checking for BSP changes to sync application flags for project 'ws2812_App'...
11:37:05 INFO  : Disconnected from the channel tcfchan#15.
11:37:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AD4141A' is selected.
11:37:05 INFO  : 'jtag frequency' command is executed.
11:37:05 INFO  : Context for 'APU' is selected.
11:37:05 INFO  : System reset is completed.
11:37:08 INFO  : 'after 3000' command is executed.
11:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}' command is executed.
11:37:11 INFO  : Device configured successfully with "/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit"
11:37:11 INFO  : Context for 'APU' is selected.
11:37:11 INFO  : Hardware design and registers information is loaded from '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa'.
11:37:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:11 INFO  : Context for 'APU' is selected.
11:37:11 INFO  : Sourcing of '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl' is done.
11:37:11 INFO  : 'ps7_init' command is executed.
11:37:11 INFO  : 'ps7_post_config' command is executed.
11:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:11 INFO  : The application '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}
fpga -file /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:11 INFO  : 'con' command is executed.
11:37:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:11 INFO  : Launch script is exported to file '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/_ide/scripts/systemdebugger_ws2812_system_standalone.tcl'
11:38:09 INFO  : Checking for BSP changes to sync application flags for project 'ws2812_App'...
11:38:26 INFO  : Disconnected from the channel tcfchan#17.
11:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:26 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AD4141A' is selected.
11:38:26 INFO  : 'jtag frequency' command is executed.
11:38:26 INFO  : Context for 'APU' is selected.
11:38:26 INFO  : System reset is completed.
11:38:29 INFO  : 'after 3000' command is executed.
11:38:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}' command is executed.
11:38:32 INFO  : Device configured successfully with "/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit"
11:38:32 INFO  : Context for 'APU' is selected.
11:38:32 INFO  : Hardware design and registers information is loaded from '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa'.
11:38:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:32 INFO  : Context for 'APU' is selected.
11:38:32 INFO  : Sourcing of '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl' is done.
11:38:32 INFO  : 'ps7_init' command is executed.
11:38:32 INFO  : 'ps7_post_config' command is executed.
11:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:32 INFO  : The application '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}
fpga -file /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:32 INFO  : 'con' command is executed.
11:38:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:38:32 INFO  : Launch script is exported to file '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/_ide/scripts/systemdebugger_ws2812_system_standalone.tcl'
11:38:57 INFO  : Checking for BSP changes to sync application flags for project 'ws2812_App'...
11:39:08 INFO  : Disconnected from the channel tcfchan#19.
11:39:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:09 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AD4141A' is selected.
11:39:09 INFO  : 'jtag frequency' command is executed.
11:39:09 INFO  : Context for 'APU' is selected.
11:39:09 INFO  : System reset is completed.
11:39:12 INFO  : 'after 3000' command is executed.
11:39:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}' command is executed.
11:39:14 INFO  : Device configured successfully with "/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit"
11:39:14 INFO  : Context for 'APU' is selected.
11:39:14 INFO  : Hardware design and registers information is loaded from '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa'.
11:39:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:14 INFO  : Context for 'APU' is selected.
11:39:14 INFO  : Sourcing of '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl' is done.
11:39:15 INFO  : 'ps7_init' command is executed.
11:39:15 INFO  : 'ps7_post_config' command is executed.
11:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:15 INFO  : The application '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}
fpga -file /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:15 INFO  : 'con' command is executed.
11:39:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:39:15 INFO  : Launch script is exported to file '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/_ide/scripts/systemdebugger_ws2812_system_standalone.tcl'
11:53:44 INFO  : Checking for BSP changes to sync application flags for project 'ws2812_App'...
11:54:25 INFO  : Disconnected from the channel tcfchan#21.
11:54:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AD4141A' is selected.
11:54:25 INFO  : 'jtag frequency' command is executed.
11:54:25 INFO  : Context for 'APU' is selected.
11:54:25 INFO  : System reset is completed.
11:54:28 INFO  : 'after 3000' command is executed.
11:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}' command is executed.
11:54:31 INFO  : Device configured successfully with "/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit"
11:54:31 INFO  : Context for 'APU' is selected.
11:54:31 INFO  : Hardware design and registers information is loaded from '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa'.
11:54:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:31 INFO  : Context for 'APU' is selected.
11:54:31 INFO  : Sourcing of '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl' is done.
11:54:31 INFO  : 'ps7_init' command is executed.
11:54:31 INFO  : 'ps7_post_config' command is executed.
11:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:31 INFO  : The application '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AD4141A" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017AD4141A-23727093-0"}
fpga -file /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/bitstream/ws2812_hw_export.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_App/Debug/ws2812_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:31 INFO  : 'con' command is executed.
11:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:54:31 INFO  : Launch script is exported to file '/home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_System/_ide/scripts/systemdebugger_ws2812_system_standalone.tcl'
11:58:45 INFO  : Disconnected from the channel tcfchan#23.
18:26:38 INFO  : Launching XSCT server: xsct -n  -interactive /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/temp_xsdb_launch_script.tcl
18:26:42 INFO  : XSCT server has started successfully.
18:26:42 INFO  : Successfully done setting XSCT server connection channel  
18:26:42 INFO  : plnx-install-location is set to ''
18:26:42 INFO  : Successfully done setting workspace for the tool. 
18:26:44 INFO  : Platform repository initialization has completed.
18:26:44 INFO  : Registering command handlers for Vitis TCF services
18:26:45 INFO  : Successfully done query RDI_DATADIR 
18:27:15 INFO  : Checking for BSP changes to sync application flags for project 'ws2812_App'...
18:27:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/varun/coding/fpga/xylinx/zynq/ws2812/sw/ws2812_Platform/export/ws2812_Platform/hw/ws2812_hw_export.xsa is already opened

