# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# Date created = 16:56:33  October 08, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		IR_Decode_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY IR_Decode
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:56:33  OCTOBER 08, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name VHDL_FILE IR.vhd
set_global_assignment -name VHDL_FILE Disp_CA.vhd
set_global_assignment -name VHDL_FILE Decoder3.vhd
set_global_assignment -name VHDL_FILE Converter.vhd
set_global_assignment -name VHDL_FILE Clock_Controll.vhd
set_global_assignment -name VHDL_FILE IR_Decode.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_W20 -to LEDO[7]
set_location_assignment PIN_Y19 -to LEDO[6]
set_location_assignment PIN_W19 -to LEDO[5]
set_location_assignment PIN_W17 -to LEDO[4]
set_location_assignment PIN_V18 -to LEDO[3]
set_location_assignment PIN_V17 -to LEDO[2]
set_location_assignment PIN_W16 -to LEDO[1]
set_location_assignment PIN_V16 -to LEDO[0]
set_location_assignment PIN_AE12 -to Load
set_location_assignment PIN_AD10 -to HOL
set_location_assignment PIN_AB12 -to INP[0]
set_location_assignment PIN_AC12 -to INP[1]
set_location_assignment PIN_AF9 -to INP[2]
set_location_assignment PIN_AF10 -to INP[3]
set_location_assignment PIN_AD11 -to INP[4]
set_location_assignment PIN_AD12 -to INP[5]
set_location_assignment PIN_AE11 -to INP[6]
set_location_assignment PIN_AC9 -to INP[7]
set_location_assignment PIN_AE26 -to Dig1[0]
set_location_assignment PIN_AE27 -to Dig1[1]
set_location_assignment PIN_AE28 -to Dig1[2]
set_location_assignment PIN_AG27 -to Dig1[3]
set_location_assignment PIN_AF28 -to Dig1[4]
set_location_assignment PIN_AG28 -to Dig1[5]
set_location_assignment PIN_AH28 -to Dig1[6]
set_location_assignment PIN_AJ29 -to Dig2[0]
set_location_assignment PIN_AH29 -to Dig2[1]
set_location_assignment PIN_AH30 -to Dig2[2]
set_location_assignment PIN_AG30 -to Dig2[3]
set_location_assignment PIN_AF29 -to Dig2[4]
set_location_assignment PIN_AF30 -to Dig2[5]
set_location_assignment PIN_AD27 -to Dig2[6]
set_location_assignment PIN_AB23 -to Dig3[0]
set_location_assignment PIN_AE29 -to Dig3[1]
set_location_assignment PIN_AD29 -to Dig3[2]
set_location_assignment PIN_AC28 -to Dig3[3]
set_location_assignment PIN_AD30 -to Dig3[4]
set_location_assignment PIN_AC29 -to Dig3[5]
set_location_assignment PIN_AC30 -to Dig3[6]
set_location_assignment PIN_AD26 -to Dig4[0]
set_location_assignment PIN_AC27 -to Dig4[1]
set_location_assignment PIN_AD25 -to Dig4[2]
set_location_assignment PIN_AC25 -to Dig4[3]
set_location_assignment PIN_AB28 -to Dig4[4]
set_location_assignment PIN_AB25 -to Dig4[5]
set_location_assignment PIN_AB22 -to Dig4[6]
set_location_assignment PIN_AA24 -to Dig5[0]
set_location_assignment PIN_Y23 -to Dig5[1]
set_location_assignment PIN_Y24 -to Dig5[2]
set_location_assignment PIN_W22 -to Dig5[3]
set_location_assignment PIN_W24 -to Dig5[4]
set_location_assignment PIN_V23 -to Dig5[5]
set_location_assignment PIN_W25 -to Dig5[6]
set_location_assignment PIN_AF14 -to Clk
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top