Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: lab3a.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab3a.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab3a"
Output Format                      : NGC
Target Device                      : xc7z020-1-clg484

---- Source Options
Top Module Name                    : lab3a
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Universidad\Telematica\4o\SOCS-FPGAS\lab3\vga.vhd" into library work
Parsing entity <vga>.
Parsing architecture <Behavioral> of entity <vga>.
Parsing VHDL file "E:\Universidad\Telematica\4o\SOCS-FPGAS\lab3\ROM.vhd" into library work
Parsing entity <ROM>.
Parsing architecture <Behavioral> of entity <rom>.
Parsing VHDL file "E:\Universidad\Telematica\4o\SOCS-FPGAS\lab3\mmcem2.vhd" into library work
Parsing entity <mmcme2>.
Parsing architecture <Behavioral> of entity <mmcme2>.
Parsing VHDL file "E:\Universidad\Telematica\4o\SOCS-FPGAS\lab3\lab3a.vhd" into library work
Parsing entity <lab3a>.
Parsing architecture <Behavioral> of entity <lab3a>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab3a> (architecture <Behavioral>) from library <work>.

Elaborating entity <vga> (architecture <Behavioral>) from library <work>.

Elaborating entity <mmcme2> (architecture <Behavioral>) from library <work>.

Elaborating entity <ROM> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab3a>.
    Related source file is "E:\Universidad\Telematica\4o\SOCS-FPGAS\lab3\lab3a.vhd".
INFO:Xst:3210 - "E:\Universidad\Telematica\4o\SOCS-FPGAS\lab3\lab3a.vhd" line 91: Output port <rel_1> of the instance <modulo_reloj> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Universidad\Telematica\4o\SOCS-FPGAS\lab3\lab3a.vhd" line 91: Output port <rel_2> of the instance <modulo_reloj> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Universidad\Telematica\4o\SOCS-FPGAS\lab3\lab3a.vhd" line 91: Output port <rel_3> of the instance <modulo_reloj> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Universidad\Telematica\4o\SOCS-FPGAS\lab3\lab3a.vhd" line 91: Output port <rel_4> of the instance <modulo_reloj> is unconnected or connected to loadless signal.
    Found 7-bit register for signal <address>.
    Found 12-bit register for signal <rgb_out>.
    Found 7-bit adder for signal <address[6]_GND_5_o_add_6_OUT> created at line 1241.
    Found 10-bit comparator lessequal for signal <n0000> created at line 125
    Found 10-bit comparator lessequal for signal <n0003> created at line 125
    Found 10-bit comparator lessequal for signal <n0006> created at line 126
    Found 10-bit comparator lessequal for signal <n0009> created at line 126
    Found 7-bit comparator lessequal for signal <n0013> created at line 135
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <lab3a> synthesized.

Synthesizing Unit <vga>.
    Related source file is "E:\Universidad\Telematica\4o\SOCS-FPGAS\lab3\vga.vhd".
    Found 10-bit register for signal <linea>.
    Found 10-bit register for signal <pixel>.
    Found 1-bit register for signal <sinc_h_i>.
    Found 1-bit register for signal <sinc_v_i>.
    Found 1-bit register for signal <inhibicion_color>.
    Found 10-bit adder for signal <pixel[9]_GND_6_o_add_1_OUT> created at line 1241.
    Found 10-bit adder for signal <linea[9]_GND_6_o_add_13_OUT> created at line 1241.
    Found 10-bit comparator greater for signal <pixel[9]_PWR_6_o_LessThan_1_o> created at line 67
    Found 10-bit comparator lessequal for signal <n0004> created at line 80
    Found 10-bit comparator greater for signal <pixel[9]_PWR_6_o_LessThan_6_o> created at line 80
    Found 10-bit comparator lessequal for signal <n0012> created at line 95
    Found 10-bit comparator greater for signal <linea[9]_GND_6_o_LessThan_9_o> created at line 95
    Found 10-bit comparator greater for signal <inh_h> created at line 108
    Found 10-bit comparator greater for signal <inh_v> created at line 117
    Found 10-bit comparator greater for signal <linea[9]_PWR_6_o_LessThan_13_o> created at line 131
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga> synthesized.

Synthesizing Unit <mmcme2>.
    Related source file is "E:\Universidad\Telematica\4o\SOCS-FPGAS\lab3\mmcem2.vhd".
    Summary:
	no macro.
Unit <mmcme2> synthesized.

Synthesizing Unit <ROM>.
    Related source file is "E:\Universidad\Telematica\4o\SOCS-FPGAS\lab3\ROM.vhd".
    Found 12-bit register for signal <DATA>.
    Found 128x12-bit Read Only RAM for signal <ADDR[6]_X_10_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <ROM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x12-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 2
 7-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 3
 10-bit register                                       : 2
 12-bit register                                       : 2
 7-bit register                                        : 1
# Comparators                                          : 13
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 6
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 8
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3226 - The RAM <Mram_ADDR[6]_X_10_o_wide_mux_0_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <DATA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DATA>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <pixel>: 1 register on signal <pixel>.
The following registers are absorbed into counter <linea>: 1 register on signal <linea>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x12-bit single-port block Read Only RAM            : 1
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 22
 Flip-Flops                                            : 22
# Comparators                                          : 13
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 6
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 6
 12-bit 2-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance MMCME2_BASE_inst in unit mmcme2 of type MMCME2_BASE has been replaced by MMCME2_ADV

Optimizing unit <mmcme2> ...

Optimizing unit <lab3a> ...

Optimizing unit <vga> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab3a, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab3a.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 101
#      GND                         : 1
#      LUT2                        : 8
#      LUT3                        : 5
#      LUT4                        : 2
#      LUT5                        : 21
#      LUT6                        : 25
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 42
#      FD                          : 3
#      FDC                         : 22
#      FDCE                        : 17
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 17
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 14
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  106400     0%  
 Number of Slice LUTs:                   61  out of  53200     0%  
    Number used as Logic:                61  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     61
   Number with an unused Flip Flop:      19  out of     61    31%  
   Number with an unused LUT:             0  out of     61     0%  
   Number of fully used LUT-FF pairs:    42  out of     61    68%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    200     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    140     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
modulo_reloj/buff_in5              | BUFG                   | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                    | Load  |
-----------------------------------+----------------------------------------------------+-------+
N1(XST_GND:G)                      | NONE(modulo_rom/Mram_ADDR[6]_X_10_o_wide_mux_0_OUT)| 2     |
-----------------------------------+----------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.931ns (Maximum Frequency: 341.180MHz)
   Minimum input arrival time before clock: 1.457ns
   Maximum output required time after clock: 0.687ns
   Maximum combinational path delay: 0.553ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'modulo_reloj/buff_in5'
  Clock period: 2.931ns (frequency: 341.180MHz)
  Total number of paths / destination ports: 1906 / 66
-------------------------------------------------------------------------
Delay:               2.931ns (Levels of Logic = 1)
  Source:            modulo_rom/Mram_ADDR[6]_X_10_o_wide_mux_0_OUT (RAM)
  Destination:       rgb_out_0 (FF)
  Source Clock:      modulo_reloj/buff_in5 rising
  Destination Clock: modulo_reloj/buff_in5 rising

  Data Path: modulo_rom/Mram_ADDR[6]_X_10_o_wide_mux_0_OUT to rgb_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO0    1   2.454   0.413  modulo_rom/Mram_ADDR[6]_X_10_o_wide_mux_0_OUT (rom_data<0>)
     LUT5:I4->O            1   0.053   0.000  Mmux_GND_5_o_GND_5_o_mux_15_OUT11 (GND_5_o_GND_5_o_mux_15_OUT<0>)
     FDC:D                     0.011          rgb_out_0
    ----------------------------------------
    Total                      2.931ns (2.518ns logic, 0.413ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'modulo_reloj/buff_in5'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 2)
  Source:            enable (PAD)
  Destination:       address_0 (FF)
  Destination Clock: modulo_reloj/buff_in5 rising

  Data Path: enable to address_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.000   0.765  enable_IBUF (enable_IBUF)
     LUT4:I0->O            7   0.053   0.439  _n0083_inv1 (_n0083_inv)
     FDCE:CE                   0.200          address_0
    ----------------------------------------
    Total                      1.457ns (0.253ns logic, 1.204ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'modulo_reloj/buff_in5'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.687ns (Levels of Logic = 1)
  Source:            modulo2_vga/sinc_v_i (FF)
  Destination:       sinc_v (PAD)
  Source Clock:      modulo_reloj/buff_in5 rising

  Data Path: modulo2_vga/sinc_v_i to sinc_v
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.405  modulo2_vga/sinc_v_i (modulo2_vga/sinc_v_i)
     OBUF:I->O                 0.000          sinc_v_OBUF (sinc_v)
    ----------------------------------------
    Total                      0.687ns (0.282ns logic, 0.405ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.553ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       modulo_reloj/MMCME2_BASE_inst:RST (PAD)

  Data Path: reset to modulo_reloj/MMCME2_BASE_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   0.000   0.553  reset_IBUF (reset_IBUF)
    MMCME2_ADV:RST             0.000          modulo_reloj/MMCME2_BASE_inst
    ----------------------------------------
    Total                      0.553ns (0.000ns logic, 0.553ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock modulo_reloj/buff_in5
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
modulo_reloj/buff_in5|    2.931|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.45 secs
 
--> 

Total memory usage is 4634200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    6 (   0 filtered)

