<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="6618pt" height="638pt"
 viewBox="0.00 0.00 6618.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-634 6614,-634 6614,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 6590,-8 6590,-8 6596,-8 6602,-14 6602,-20 6602,-20 6602,-610 6602,-610 6602,-616 6596,-622 6590,-622 6590,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="3305" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="3305" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="byte_order=little&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=Null">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 6582,-16 6582,-16 6588,-16 6594,-22 6594,-28 6594,-28 6594,-564 6594,-564 6594,-570 6588,-576 6582,-576 6582,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="3305" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="3305" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu00</title>
<g id="a_clust4"><a xlink:title="branchPred=system.cpu00.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu00.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu00.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu00.interrupts&#10;isa=system.cpu00.isa&#10;itb=system.cpu00.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu00.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu00.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 520,-24 520,-24 526,-24 532,-30 532,-36 532,-36 532,-334 532,-334 532,-340 526,-346 520,-346 520,-346 36,-346 36,-346 30,-346 24,-340 24,-334 24,-334 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="278" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu00 </text>
<text text-anchor="middle" x="278" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu00_dtb</title>
<g id="a_clust89"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu00.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M396,-155C396,-155 512,-155 512,-155 518,-155 524,-161 524,-167 524,-167 524,-288 524,-288 524,-294 518,-300 512,-300 512,-300 396,-300 396,-300 390,-300 384,-294 384,-288 384,-288 384,-167 384,-167 384,-161 390,-155 396,-155"/>
<text text-anchor="middle" x="454" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="454" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust94" class="cluster">
<title>cluster_system_cpu00_dtb_walker</title>
<g id="a_clust94"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu00.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M404,-163C404,-163 504,-163 504,-163 510,-163 516,-169 516,-175 516,-175 516,-242 516,-242 516,-248 510,-254 504,-254 504,-254 404,-254 404,-254 398,-254 392,-248 392,-242 392,-242 392,-175 392,-175 392,-169 398,-163 404,-163"/>
<text text-anchor="middle" x="454" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="454" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust96" class="cluster">
<title>cluster_system_cpu00_itb</title>
<g id="a_clust96"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu00.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M248,-155C248,-155 364,-155 364,-155 370,-155 376,-161 376,-167 376,-167 376,-288 376,-288 376,-294 370,-300 364,-300 364,-300 248,-300 248,-300 242,-300 236,-294 236,-288 236,-288 236,-167 236,-167 236,-161 242,-155 248,-155"/>
<text text-anchor="middle" x="306" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="306" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu00_itb_walker</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu00.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M256,-163C256,-163 356,-163 356,-163 362,-163 368,-169 368,-175 368,-175 368,-242 368,-242 368,-248 362,-254 356,-254 356,-254 256,-254 256,-254 250,-254 244,-248 244,-242 244,-242 244,-175 244,-175 244,-169 250,-163 256,-163"/>
<text text-anchor="middle" x="306" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="306" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_system_cpu00_icache</title>
<g id="a_clust107"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu00.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu00.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M100,-32C100,-32 262,-32 262,-32 268,-32 274,-38 274,-44 274,-44 274,-111 274,-111 274,-117 268,-123 262,-123 262,-123 100,-123 100,-123 94,-123 88,-117 88,-111 88,-111 88,-44 88,-44 88,-38 94,-32 100,-32"/>
<text text-anchor="middle" x="181" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="181" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust113" class="cluster">
<title>cluster_system_cpu00_dcache</title>
<g id="a_clust113"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu00.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu00.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M322,-32C322,-32 484,-32 484,-32 490,-32 496,-38 496,-44 496,-44 496,-111 496,-111 496,-117 490,-123 484,-123 484,-123 322,-123 322,-123 316,-123 310,-117 310,-111 310,-111 310,-44 310,-44 310,-38 316,-32 322,-32"/>
<text text-anchor="middle" x="403" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="403" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust120" class="cluster">
<title>cluster_system_cpu01</title>
<g id="a_clust120"><a xlink:title="branchPred=system.cpu01.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=1&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu01.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu01.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu01.interrupts&#10;isa=system.cpu01.isa&#10;itb=system.cpu01.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu01.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu01.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M576,-24C576,-24 1060,-24 1060,-24 1066,-24 1072,-30 1072,-36 1072,-36 1072,-334 1072,-334 1072,-340 1066,-346 1060,-346 1060,-346 576,-346 576,-346 570,-346 564,-340 564,-334 564,-334 564,-36 564,-36 564,-30 570,-24 576,-24"/>
<text text-anchor="middle" x="818" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu01 </text>
<text text-anchor="middle" x="818" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust205" class="cluster">
<title>cluster_system_cpu01_dtb</title>
<g id="a_clust205"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu01.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M936,-155C936,-155 1052,-155 1052,-155 1058,-155 1064,-161 1064,-167 1064,-167 1064,-288 1064,-288 1064,-294 1058,-300 1052,-300 1052,-300 936,-300 936,-300 930,-300 924,-294 924,-288 924,-288 924,-167 924,-167 924,-161 930,-155 936,-155"/>
<text text-anchor="middle" x="994" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="994" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust210" class="cluster">
<title>cluster_system_cpu01_dtb_walker</title>
<g id="a_clust210"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu01.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M944,-163C944,-163 1044,-163 1044,-163 1050,-163 1056,-169 1056,-175 1056,-175 1056,-242 1056,-242 1056,-248 1050,-254 1044,-254 1044,-254 944,-254 944,-254 938,-254 932,-248 932,-242 932,-242 932,-175 932,-175 932,-169 938,-163 944,-163"/>
<text text-anchor="middle" x="994" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="994" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust212" class="cluster">
<title>cluster_system_cpu01_itb</title>
<g id="a_clust212"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu01.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M788,-155C788,-155 904,-155 904,-155 910,-155 916,-161 916,-167 916,-167 916,-288 916,-288 916,-294 910,-300 904,-300 904,-300 788,-300 788,-300 782,-300 776,-294 776,-288 776,-288 776,-167 776,-167 776,-161 782,-155 788,-155"/>
<text text-anchor="middle" x="846" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="846" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust217" class="cluster">
<title>cluster_system_cpu01_itb_walker</title>
<g id="a_clust217"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu01.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M796,-163C796,-163 896,-163 896,-163 902,-163 908,-169 908,-175 908,-175 908,-242 908,-242 908,-248 902,-254 896,-254 896,-254 796,-254 796,-254 790,-254 784,-248 784,-242 784,-242 784,-175 784,-175 784,-169 790,-163 796,-163"/>
<text text-anchor="middle" x="846" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="846" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust222" class="cluster">
<title>cluster_system_cpu01_icache</title>
<g id="a_clust222"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu01.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu01.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M640,-32C640,-32 802,-32 802,-32 808,-32 814,-38 814,-44 814,-44 814,-111 814,-111 814,-117 808,-123 802,-123 802,-123 640,-123 640,-123 634,-123 628,-117 628,-111 628,-111 628,-44 628,-44 628,-38 634,-32 640,-32"/>
<text text-anchor="middle" x="721" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="721" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust228" class="cluster">
<title>cluster_system_cpu01_dcache</title>
<g id="a_clust228"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu01.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu01.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M862,-32C862,-32 1024,-32 1024,-32 1030,-32 1036,-38 1036,-44 1036,-44 1036,-111 1036,-111 1036,-117 1030,-123 1024,-123 1024,-123 862,-123 862,-123 856,-123 850,-117 850,-111 850,-111 850,-44 850,-44 850,-38 856,-32 862,-32"/>
<text text-anchor="middle" x="943" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="943" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust235" class="cluster">
<title>cluster_system_cpu02</title>
<g id="a_clust235"><a xlink:title="branchPred=system.cpu02.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=2&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu02.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu02.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu02.interrupts&#10;isa=system.cpu02.isa&#10;itb=system.cpu02.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu02.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu02.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1116,-24C1116,-24 1600,-24 1600,-24 1606,-24 1612,-30 1612,-36 1612,-36 1612,-334 1612,-334 1612,-340 1606,-346 1600,-346 1600,-346 1116,-346 1116,-346 1110,-346 1104,-340 1104,-334 1104,-334 1104,-36 1104,-36 1104,-30 1110,-24 1116,-24"/>
<text text-anchor="middle" x="1358" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu02 </text>
<text text-anchor="middle" x="1358" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust320" class="cluster">
<title>cluster_system_cpu02_dtb</title>
<g id="a_clust320"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu02.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1476,-155C1476,-155 1592,-155 1592,-155 1598,-155 1604,-161 1604,-167 1604,-167 1604,-288 1604,-288 1604,-294 1598,-300 1592,-300 1592,-300 1476,-300 1476,-300 1470,-300 1464,-294 1464,-288 1464,-288 1464,-167 1464,-167 1464,-161 1470,-155 1476,-155"/>
<text text-anchor="middle" x="1534" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1534" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust325" class="cluster">
<title>cluster_system_cpu02_dtb_walker</title>
<g id="a_clust325"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu02.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1484,-163C1484,-163 1584,-163 1584,-163 1590,-163 1596,-169 1596,-175 1596,-175 1596,-242 1596,-242 1596,-248 1590,-254 1584,-254 1584,-254 1484,-254 1484,-254 1478,-254 1472,-248 1472,-242 1472,-242 1472,-175 1472,-175 1472,-169 1478,-163 1484,-163"/>
<text text-anchor="middle" x="1534" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1534" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust327" class="cluster">
<title>cluster_system_cpu02_itb</title>
<g id="a_clust327"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu02.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1328,-155C1328,-155 1444,-155 1444,-155 1450,-155 1456,-161 1456,-167 1456,-167 1456,-288 1456,-288 1456,-294 1450,-300 1444,-300 1444,-300 1328,-300 1328,-300 1322,-300 1316,-294 1316,-288 1316,-288 1316,-167 1316,-167 1316,-161 1322,-155 1328,-155"/>
<text text-anchor="middle" x="1386" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1386" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust332" class="cluster">
<title>cluster_system_cpu02_itb_walker</title>
<g id="a_clust332"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu02.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1336,-163C1336,-163 1436,-163 1436,-163 1442,-163 1448,-169 1448,-175 1448,-175 1448,-242 1448,-242 1448,-248 1442,-254 1436,-254 1436,-254 1336,-254 1336,-254 1330,-254 1324,-248 1324,-242 1324,-242 1324,-175 1324,-175 1324,-169 1330,-163 1336,-163"/>
<text text-anchor="middle" x="1386" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1386" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust337" class="cluster">
<title>cluster_system_cpu02_icache</title>
<g id="a_clust337"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu02.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu02.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1180,-32C1180,-32 1342,-32 1342,-32 1348,-32 1354,-38 1354,-44 1354,-44 1354,-111 1354,-111 1354,-117 1348,-123 1342,-123 1342,-123 1180,-123 1180,-123 1174,-123 1168,-117 1168,-111 1168,-111 1168,-44 1168,-44 1168,-38 1174,-32 1180,-32"/>
<text text-anchor="middle" x="1261" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1261" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust343" class="cluster">
<title>cluster_system_cpu02_dcache</title>
<g id="a_clust343"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu02.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu02.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1402,-32C1402,-32 1564,-32 1564,-32 1570,-32 1576,-38 1576,-44 1576,-44 1576,-111 1576,-111 1576,-117 1570,-123 1564,-123 1564,-123 1402,-123 1402,-123 1396,-123 1390,-117 1390,-111 1390,-111 1390,-44 1390,-44 1390,-38 1396,-32 1402,-32"/>
<text text-anchor="middle" x="1483" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1483" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust350" class="cluster">
<title>cluster_system_cpu03</title>
<g id="a_clust350"><a xlink:title="branchPred=system.cpu03.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=3&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu03.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu03.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu03.interrupts&#10;isa=system.cpu03.isa&#10;itb=system.cpu03.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu03.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu03.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1656,-24C1656,-24 2140,-24 2140,-24 2146,-24 2152,-30 2152,-36 2152,-36 2152,-334 2152,-334 2152,-340 2146,-346 2140,-346 2140,-346 1656,-346 1656,-346 1650,-346 1644,-340 1644,-334 1644,-334 1644,-36 1644,-36 1644,-30 1650,-24 1656,-24"/>
<text text-anchor="middle" x="1898" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu03 </text>
<text text-anchor="middle" x="1898" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust435" class="cluster">
<title>cluster_system_cpu03_dtb</title>
<g id="a_clust435"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu03.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2016,-155C2016,-155 2132,-155 2132,-155 2138,-155 2144,-161 2144,-167 2144,-167 2144,-288 2144,-288 2144,-294 2138,-300 2132,-300 2132,-300 2016,-300 2016,-300 2010,-300 2004,-294 2004,-288 2004,-288 2004,-167 2004,-167 2004,-161 2010,-155 2016,-155"/>
<text text-anchor="middle" x="2074" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2074" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust440" class="cluster">
<title>cluster_system_cpu03_dtb_walker</title>
<g id="a_clust440"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu03.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2024,-163C2024,-163 2124,-163 2124,-163 2130,-163 2136,-169 2136,-175 2136,-175 2136,-242 2136,-242 2136,-248 2130,-254 2124,-254 2124,-254 2024,-254 2024,-254 2018,-254 2012,-248 2012,-242 2012,-242 2012,-175 2012,-175 2012,-169 2018,-163 2024,-163"/>
<text text-anchor="middle" x="2074" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2074" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust442" class="cluster">
<title>cluster_system_cpu03_itb</title>
<g id="a_clust442"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu03.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1868,-155C1868,-155 1984,-155 1984,-155 1990,-155 1996,-161 1996,-167 1996,-167 1996,-288 1996,-288 1996,-294 1990,-300 1984,-300 1984,-300 1868,-300 1868,-300 1862,-300 1856,-294 1856,-288 1856,-288 1856,-167 1856,-167 1856,-161 1862,-155 1868,-155"/>
<text text-anchor="middle" x="1926" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1926" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust447" class="cluster">
<title>cluster_system_cpu03_itb_walker</title>
<g id="a_clust447"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu03.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1876,-163C1876,-163 1976,-163 1976,-163 1982,-163 1988,-169 1988,-175 1988,-175 1988,-242 1988,-242 1988,-248 1982,-254 1976,-254 1976,-254 1876,-254 1876,-254 1870,-254 1864,-248 1864,-242 1864,-242 1864,-175 1864,-175 1864,-169 1870,-163 1876,-163"/>
<text text-anchor="middle" x="1926" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1926" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust452" class="cluster">
<title>cluster_system_cpu03_icache</title>
<g id="a_clust452"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu03.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu03.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1720,-32C1720,-32 1882,-32 1882,-32 1888,-32 1894,-38 1894,-44 1894,-44 1894,-111 1894,-111 1894,-117 1888,-123 1882,-123 1882,-123 1720,-123 1720,-123 1714,-123 1708,-117 1708,-111 1708,-111 1708,-44 1708,-44 1708,-38 1714,-32 1720,-32"/>
<text text-anchor="middle" x="1801" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1801" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust458" class="cluster">
<title>cluster_system_cpu03_dcache</title>
<g id="a_clust458"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu03.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu03.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1942,-32C1942,-32 2104,-32 2104,-32 2110,-32 2116,-38 2116,-44 2116,-44 2116,-111 2116,-111 2116,-117 2110,-123 2104,-123 2104,-123 1942,-123 1942,-123 1936,-123 1930,-117 1930,-111 1930,-111 1930,-44 1930,-44 1930,-38 1936,-32 1942,-32"/>
<text text-anchor="middle" x="2023" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2023" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust465" class="cluster">
<title>cluster_system_cpu04</title>
<g id="a_clust465"><a xlink:title="branchPred=system.cpu04.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=4&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu04.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu04.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu04.interrupts&#10;isa=system.cpu04.isa&#10;itb=system.cpu04.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu04.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu04.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2196,-24C2196,-24 2680,-24 2680,-24 2686,-24 2692,-30 2692,-36 2692,-36 2692,-334 2692,-334 2692,-340 2686,-346 2680,-346 2680,-346 2196,-346 2196,-346 2190,-346 2184,-340 2184,-334 2184,-334 2184,-36 2184,-36 2184,-30 2190,-24 2196,-24"/>
<text text-anchor="middle" x="2438" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu04 </text>
<text text-anchor="middle" x="2438" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust550" class="cluster">
<title>cluster_system_cpu04_dtb</title>
<g id="a_clust550"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu04.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2556,-155C2556,-155 2672,-155 2672,-155 2678,-155 2684,-161 2684,-167 2684,-167 2684,-288 2684,-288 2684,-294 2678,-300 2672,-300 2672,-300 2556,-300 2556,-300 2550,-300 2544,-294 2544,-288 2544,-288 2544,-167 2544,-167 2544,-161 2550,-155 2556,-155"/>
<text text-anchor="middle" x="2614" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2614" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust555" class="cluster">
<title>cluster_system_cpu04_dtb_walker</title>
<g id="a_clust555"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu04.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2564,-163C2564,-163 2664,-163 2664,-163 2670,-163 2676,-169 2676,-175 2676,-175 2676,-242 2676,-242 2676,-248 2670,-254 2664,-254 2664,-254 2564,-254 2564,-254 2558,-254 2552,-248 2552,-242 2552,-242 2552,-175 2552,-175 2552,-169 2558,-163 2564,-163"/>
<text text-anchor="middle" x="2614" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2614" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust557" class="cluster">
<title>cluster_system_cpu04_itb</title>
<g id="a_clust557"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu04.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2408,-155C2408,-155 2524,-155 2524,-155 2530,-155 2536,-161 2536,-167 2536,-167 2536,-288 2536,-288 2536,-294 2530,-300 2524,-300 2524,-300 2408,-300 2408,-300 2402,-300 2396,-294 2396,-288 2396,-288 2396,-167 2396,-167 2396,-161 2402,-155 2408,-155"/>
<text text-anchor="middle" x="2466" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2466" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust562" class="cluster">
<title>cluster_system_cpu04_itb_walker</title>
<g id="a_clust562"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu04.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2416,-163C2416,-163 2516,-163 2516,-163 2522,-163 2528,-169 2528,-175 2528,-175 2528,-242 2528,-242 2528,-248 2522,-254 2516,-254 2516,-254 2416,-254 2416,-254 2410,-254 2404,-248 2404,-242 2404,-242 2404,-175 2404,-175 2404,-169 2410,-163 2416,-163"/>
<text text-anchor="middle" x="2466" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2466" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu04_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu04.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu04.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2260,-32C2260,-32 2422,-32 2422,-32 2428,-32 2434,-38 2434,-44 2434,-44 2434,-111 2434,-111 2434,-117 2428,-123 2422,-123 2422,-123 2260,-123 2260,-123 2254,-123 2248,-117 2248,-111 2248,-111 2248,-44 2248,-44 2248,-38 2254,-32 2260,-32"/>
<text text-anchor="middle" x="2341" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2341" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu04_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu04.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu04.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2482,-32C2482,-32 2644,-32 2644,-32 2650,-32 2656,-38 2656,-44 2656,-44 2656,-111 2656,-111 2656,-117 2650,-123 2644,-123 2644,-123 2482,-123 2482,-123 2476,-123 2470,-117 2470,-111 2470,-111 2470,-44 2470,-44 2470,-38 2476,-32 2482,-32"/>
<text text-anchor="middle" x="2563" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2563" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust580" class="cluster">
<title>cluster_system_cpu05</title>
<g id="a_clust580"><a xlink:title="branchPred=system.cpu05.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=5&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu05.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu05.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu05.interrupts&#10;isa=system.cpu05.isa&#10;itb=system.cpu05.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu05.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu05.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2736,-24C2736,-24 3220,-24 3220,-24 3226,-24 3232,-30 3232,-36 3232,-36 3232,-334 3232,-334 3232,-340 3226,-346 3220,-346 3220,-346 2736,-346 2736,-346 2730,-346 2724,-340 2724,-334 2724,-334 2724,-36 2724,-36 2724,-30 2730,-24 2736,-24"/>
<text text-anchor="middle" x="2978" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu05 </text>
<text text-anchor="middle" x="2978" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu05_dtb</title>
<g id="a_clust665"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu05.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3096,-155C3096,-155 3212,-155 3212,-155 3218,-155 3224,-161 3224,-167 3224,-167 3224,-288 3224,-288 3224,-294 3218,-300 3212,-300 3212,-300 3096,-300 3096,-300 3090,-300 3084,-294 3084,-288 3084,-288 3084,-167 3084,-167 3084,-161 3090,-155 3096,-155"/>
<text text-anchor="middle" x="3154" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3154" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust670" class="cluster">
<title>cluster_system_cpu05_dtb_walker</title>
<g id="a_clust670"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu05.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3104,-163C3104,-163 3204,-163 3204,-163 3210,-163 3216,-169 3216,-175 3216,-175 3216,-242 3216,-242 3216,-248 3210,-254 3204,-254 3204,-254 3104,-254 3104,-254 3098,-254 3092,-248 3092,-242 3092,-242 3092,-175 3092,-175 3092,-169 3098,-163 3104,-163"/>
<text text-anchor="middle" x="3154" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3154" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust672" class="cluster">
<title>cluster_system_cpu05_itb</title>
<g id="a_clust672"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu05.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2948,-155C2948,-155 3064,-155 3064,-155 3070,-155 3076,-161 3076,-167 3076,-167 3076,-288 3076,-288 3076,-294 3070,-300 3064,-300 3064,-300 2948,-300 2948,-300 2942,-300 2936,-294 2936,-288 2936,-288 2936,-167 2936,-167 2936,-161 2942,-155 2948,-155"/>
<text text-anchor="middle" x="3006" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3006" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu05_itb_walker</title>
<g id="a_clust677"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu05.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2956,-163C2956,-163 3056,-163 3056,-163 3062,-163 3068,-169 3068,-175 3068,-175 3068,-242 3068,-242 3068,-248 3062,-254 3056,-254 3056,-254 2956,-254 2956,-254 2950,-254 2944,-248 2944,-242 2944,-242 2944,-175 2944,-175 2944,-169 2950,-163 2956,-163"/>
<text text-anchor="middle" x="3006" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3006" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust682" class="cluster">
<title>cluster_system_cpu05_icache</title>
<g id="a_clust682"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu05.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu05.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2800,-32C2800,-32 2962,-32 2962,-32 2968,-32 2974,-38 2974,-44 2974,-44 2974,-111 2974,-111 2974,-117 2968,-123 2962,-123 2962,-123 2800,-123 2800,-123 2794,-123 2788,-117 2788,-111 2788,-111 2788,-44 2788,-44 2788,-38 2794,-32 2800,-32"/>
<text text-anchor="middle" x="2881" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2881" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust688" class="cluster">
<title>cluster_system_cpu05_dcache</title>
<g id="a_clust688"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu05.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu05.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3022,-32C3022,-32 3184,-32 3184,-32 3190,-32 3196,-38 3196,-44 3196,-44 3196,-111 3196,-111 3196,-117 3190,-123 3184,-123 3184,-123 3022,-123 3022,-123 3016,-123 3010,-117 3010,-111 3010,-111 3010,-44 3010,-44 3010,-38 3016,-32 3022,-32"/>
<text text-anchor="middle" x="3103" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3103" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust695" class="cluster">
<title>cluster_system_cpu06</title>
<g id="a_clust695"><a xlink:title="branchPred=system.cpu06.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=6&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu06.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu06.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu06.interrupts&#10;isa=system.cpu06.isa&#10;itb=system.cpu06.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu06.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu06.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3276,-24C3276,-24 3760,-24 3760,-24 3766,-24 3772,-30 3772,-36 3772,-36 3772,-334 3772,-334 3772,-340 3766,-346 3760,-346 3760,-346 3276,-346 3276,-346 3270,-346 3264,-340 3264,-334 3264,-334 3264,-36 3264,-36 3264,-30 3270,-24 3276,-24"/>
<text text-anchor="middle" x="3518" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu06 </text>
<text text-anchor="middle" x="3518" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust780" class="cluster">
<title>cluster_system_cpu06_dtb</title>
<g id="a_clust780"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu06.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3636,-155C3636,-155 3752,-155 3752,-155 3758,-155 3764,-161 3764,-167 3764,-167 3764,-288 3764,-288 3764,-294 3758,-300 3752,-300 3752,-300 3636,-300 3636,-300 3630,-300 3624,-294 3624,-288 3624,-288 3624,-167 3624,-167 3624,-161 3630,-155 3636,-155"/>
<text text-anchor="middle" x="3694" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3694" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust785" class="cluster">
<title>cluster_system_cpu06_dtb_walker</title>
<g id="a_clust785"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu06.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3644,-163C3644,-163 3744,-163 3744,-163 3750,-163 3756,-169 3756,-175 3756,-175 3756,-242 3756,-242 3756,-248 3750,-254 3744,-254 3744,-254 3644,-254 3644,-254 3638,-254 3632,-248 3632,-242 3632,-242 3632,-175 3632,-175 3632,-169 3638,-163 3644,-163"/>
<text text-anchor="middle" x="3694" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3694" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu06_itb</title>
<g id="a_clust787"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu06.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3488,-155C3488,-155 3604,-155 3604,-155 3610,-155 3616,-161 3616,-167 3616,-167 3616,-288 3616,-288 3616,-294 3610,-300 3604,-300 3604,-300 3488,-300 3488,-300 3482,-300 3476,-294 3476,-288 3476,-288 3476,-167 3476,-167 3476,-161 3482,-155 3488,-155"/>
<text text-anchor="middle" x="3546" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3546" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust792" class="cluster">
<title>cluster_system_cpu06_itb_walker</title>
<g id="a_clust792"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu06.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3496,-163C3496,-163 3596,-163 3596,-163 3602,-163 3608,-169 3608,-175 3608,-175 3608,-242 3608,-242 3608,-248 3602,-254 3596,-254 3596,-254 3496,-254 3496,-254 3490,-254 3484,-248 3484,-242 3484,-242 3484,-175 3484,-175 3484,-169 3490,-163 3496,-163"/>
<text text-anchor="middle" x="3546" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3546" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust797" class="cluster">
<title>cluster_system_cpu06_icache</title>
<g id="a_clust797"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu06.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu06.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3340,-32C3340,-32 3502,-32 3502,-32 3508,-32 3514,-38 3514,-44 3514,-44 3514,-111 3514,-111 3514,-117 3508,-123 3502,-123 3502,-123 3340,-123 3340,-123 3334,-123 3328,-117 3328,-111 3328,-111 3328,-44 3328,-44 3328,-38 3334,-32 3340,-32"/>
<text text-anchor="middle" x="3421" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3421" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust803" class="cluster">
<title>cluster_system_cpu06_dcache</title>
<g id="a_clust803"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu06.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu06.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3562,-32C3562,-32 3724,-32 3724,-32 3730,-32 3736,-38 3736,-44 3736,-44 3736,-111 3736,-111 3736,-117 3730,-123 3724,-123 3724,-123 3562,-123 3562,-123 3556,-123 3550,-117 3550,-111 3550,-111 3550,-44 3550,-44 3550,-38 3556,-32 3562,-32"/>
<text text-anchor="middle" x="3643" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3643" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust810" class="cluster">
<title>cluster_system_cpu07</title>
<g id="a_clust810"><a xlink:title="branchPred=system.cpu07.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=7&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu07.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu07.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu07.interrupts&#10;isa=system.cpu07.isa&#10;itb=system.cpu07.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu07.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu07.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3816,-24C3816,-24 4300,-24 4300,-24 4306,-24 4312,-30 4312,-36 4312,-36 4312,-334 4312,-334 4312,-340 4306,-346 4300,-346 4300,-346 3816,-346 3816,-346 3810,-346 3804,-340 3804,-334 3804,-334 3804,-36 3804,-36 3804,-30 3810,-24 3816,-24"/>
<text text-anchor="middle" x="4058" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu07 </text>
<text text-anchor="middle" x="4058" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust895" class="cluster">
<title>cluster_system_cpu07_dtb</title>
<g id="a_clust895"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu07.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M4176,-155C4176,-155 4292,-155 4292,-155 4298,-155 4304,-161 4304,-167 4304,-167 4304,-288 4304,-288 4304,-294 4298,-300 4292,-300 4292,-300 4176,-300 4176,-300 4170,-300 4164,-294 4164,-288 4164,-288 4164,-167 4164,-167 4164,-161 4170,-155 4176,-155"/>
<text text-anchor="middle" x="4234" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4234" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust900" class="cluster">
<title>cluster_system_cpu07_dtb_walker</title>
<g id="a_clust900"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu07.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M4184,-163C4184,-163 4284,-163 4284,-163 4290,-163 4296,-169 4296,-175 4296,-175 4296,-242 4296,-242 4296,-248 4290,-254 4284,-254 4284,-254 4184,-254 4184,-254 4178,-254 4172,-248 4172,-242 4172,-242 4172,-175 4172,-175 4172,-169 4178,-163 4184,-163"/>
<text text-anchor="middle" x="4234" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4234" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust902" class="cluster">
<title>cluster_system_cpu07_itb</title>
<g id="a_clust902"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu07.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M4028,-155C4028,-155 4144,-155 4144,-155 4150,-155 4156,-161 4156,-167 4156,-167 4156,-288 4156,-288 4156,-294 4150,-300 4144,-300 4144,-300 4028,-300 4028,-300 4022,-300 4016,-294 4016,-288 4016,-288 4016,-167 4016,-167 4016,-161 4022,-155 4028,-155"/>
<text text-anchor="middle" x="4086" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4086" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust907" class="cluster">
<title>cluster_system_cpu07_itb_walker</title>
<g id="a_clust907"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu07.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M4036,-163C4036,-163 4136,-163 4136,-163 4142,-163 4148,-169 4148,-175 4148,-175 4148,-242 4148,-242 4148,-248 4142,-254 4136,-254 4136,-254 4036,-254 4036,-254 4030,-254 4024,-248 4024,-242 4024,-242 4024,-175 4024,-175 4024,-169 4030,-163 4036,-163"/>
<text text-anchor="middle" x="4086" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4086" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust912" class="cluster">
<title>cluster_system_cpu07_icache</title>
<g id="a_clust912"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu07.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu07.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3880,-32C3880,-32 4042,-32 4042,-32 4048,-32 4054,-38 4054,-44 4054,-44 4054,-111 4054,-111 4054,-117 4048,-123 4042,-123 4042,-123 3880,-123 3880,-123 3874,-123 3868,-117 3868,-111 3868,-111 3868,-44 3868,-44 3868,-38 3874,-32 3880,-32"/>
<text text-anchor="middle" x="3961" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3961" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust918" class="cluster">
<title>cluster_system_cpu07_dcache</title>
<g id="a_clust918"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu07.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu07.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4102,-32C4102,-32 4264,-32 4264,-32 4270,-32 4276,-38 4276,-44 4276,-44 4276,-111 4276,-111 4276,-117 4270,-123 4264,-123 4264,-123 4102,-123 4102,-123 4096,-123 4090,-117 4090,-111 4090,-111 4090,-44 4090,-44 4090,-38 4096,-32 4102,-32"/>
<text text-anchor="middle" x="4183" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4183" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust925" class="cluster">
<title>cluster_system_cpu08</title>
<g id="a_clust925"><a xlink:title="branchPred=system.cpu08.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=8&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu08.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu08.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu08.interrupts&#10;isa=system.cpu08.isa&#10;itb=system.cpu08.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu08.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu08.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4356,-24C4356,-24 4840,-24 4840,-24 4846,-24 4852,-30 4852,-36 4852,-36 4852,-334 4852,-334 4852,-340 4846,-346 4840,-346 4840,-346 4356,-346 4356,-346 4350,-346 4344,-340 4344,-334 4344,-334 4344,-36 4344,-36 4344,-30 4350,-24 4356,-24"/>
<text text-anchor="middle" x="4598" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu08 </text>
<text text-anchor="middle" x="4598" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust1010" class="cluster">
<title>cluster_system_cpu08_dtb</title>
<g id="a_clust1010"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu08.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M4716,-155C4716,-155 4832,-155 4832,-155 4838,-155 4844,-161 4844,-167 4844,-167 4844,-288 4844,-288 4844,-294 4838,-300 4832,-300 4832,-300 4716,-300 4716,-300 4710,-300 4704,-294 4704,-288 4704,-288 4704,-167 4704,-167 4704,-161 4710,-155 4716,-155"/>
<text text-anchor="middle" x="4774" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4774" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust1015" class="cluster">
<title>cluster_system_cpu08_dtb_walker</title>
<g id="a_clust1015"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu08.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M4724,-163C4724,-163 4824,-163 4824,-163 4830,-163 4836,-169 4836,-175 4836,-175 4836,-242 4836,-242 4836,-248 4830,-254 4824,-254 4824,-254 4724,-254 4724,-254 4718,-254 4712,-248 4712,-242 4712,-242 4712,-175 4712,-175 4712,-169 4718,-163 4724,-163"/>
<text text-anchor="middle" x="4774" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4774" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust1017" class="cluster">
<title>cluster_system_cpu08_itb</title>
<g id="a_clust1017"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu08.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M4568,-155C4568,-155 4684,-155 4684,-155 4690,-155 4696,-161 4696,-167 4696,-167 4696,-288 4696,-288 4696,-294 4690,-300 4684,-300 4684,-300 4568,-300 4568,-300 4562,-300 4556,-294 4556,-288 4556,-288 4556,-167 4556,-167 4556,-161 4562,-155 4568,-155"/>
<text text-anchor="middle" x="4626" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4626" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust1022" class="cluster">
<title>cluster_system_cpu08_itb_walker</title>
<g id="a_clust1022"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu08.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M4576,-163C4576,-163 4676,-163 4676,-163 4682,-163 4688,-169 4688,-175 4688,-175 4688,-242 4688,-242 4688,-248 4682,-254 4676,-254 4676,-254 4576,-254 4576,-254 4570,-254 4564,-248 4564,-242 4564,-242 4564,-175 4564,-175 4564,-169 4570,-163 4576,-163"/>
<text text-anchor="middle" x="4626" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4626" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust1027" class="cluster">
<title>cluster_system_cpu08_icache</title>
<g id="a_clust1027"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu08.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu08.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4420,-32C4420,-32 4582,-32 4582,-32 4588,-32 4594,-38 4594,-44 4594,-44 4594,-111 4594,-111 4594,-117 4588,-123 4582,-123 4582,-123 4420,-123 4420,-123 4414,-123 4408,-117 4408,-111 4408,-111 4408,-44 4408,-44 4408,-38 4414,-32 4420,-32"/>
<text text-anchor="middle" x="4501" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4501" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1033" class="cluster">
<title>cluster_system_cpu08_dcache</title>
<g id="a_clust1033"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu08.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu08.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4642,-32C4642,-32 4804,-32 4804,-32 4810,-32 4816,-38 4816,-44 4816,-44 4816,-111 4816,-111 4816,-117 4810,-123 4804,-123 4804,-123 4642,-123 4642,-123 4636,-123 4630,-117 4630,-111 4630,-111 4630,-44 4630,-44 4630,-38 4636,-32 4642,-32"/>
<text text-anchor="middle" x="4723" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4723" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1040" class="cluster">
<title>cluster_system_cpu09</title>
<g id="a_clust1040"><a xlink:title="branchPred=system.cpu09.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=9&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu09.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu09.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu09.interrupts&#10;isa=system.cpu09.isa&#10;itb=system.cpu09.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu09.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu09.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4896,-24C4896,-24 5380,-24 5380,-24 5386,-24 5392,-30 5392,-36 5392,-36 5392,-334 5392,-334 5392,-340 5386,-346 5380,-346 5380,-346 4896,-346 4896,-346 4890,-346 4884,-340 4884,-334 4884,-334 4884,-36 4884,-36 4884,-30 4890,-24 4896,-24"/>
<text text-anchor="middle" x="5138" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu09 </text>
<text text-anchor="middle" x="5138" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust1125" class="cluster">
<title>cluster_system_cpu09_dtb</title>
<g id="a_clust1125"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu09.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M5256,-155C5256,-155 5372,-155 5372,-155 5378,-155 5384,-161 5384,-167 5384,-167 5384,-288 5384,-288 5384,-294 5378,-300 5372,-300 5372,-300 5256,-300 5256,-300 5250,-300 5244,-294 5244,-288 5244,-288 5244,-167 5244,-167 5244,-161 5250,-155 5256,-155"/>
<text text-anchor="middle" x="5314" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5314" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust1130" class="cluster">
<title>cluster_system_cpu09_dtb_walker</title>
<g id="a_clust1130"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu09.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M5264,-163C5264,-163 5364,-163 5364,-163 5370,-163 5376,-169 5376,-175 5376,-175 5376,-242 5376,-242 5376,-248 5370,-254 5364,-254 5364,-254 5264,-254 5264,-254 5258,-254 5252,-248 5252,-242 5252,-242 5252,-175 5252,-175 5252,-169 5258,-163 5264,-163"/>
<text text-anchor="middle" x="5314" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5314" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust1132" class="cluster">
<title>cluster_system_cpu09_itb</title>
<g id="a_clust1132"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu09.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M5108,-155C5108,-155 5224,-155 5224,-155 5230,-155 5236,-161 5236,-167 5236,-167 5236,-288 5236,-288 5236,-294 5230,-300 5224,-300 5224,-300 5108,-300 5108,-300 5102,-300 5096,-294 5096,-288 5096,-288 5096,-167 5096,-167 5096,-161 5102,-155 5108,-155"/>
<text text-anchor="middle" x="5166" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5166" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust1137" class="cluster">
<title>cluster_system_cpu09_itb_walker</title>
<g id="a_clust1137"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu09.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M5116,-163C5116,-163 5216,-163 5216,-163 5222,-163 5228,-169 5228,-175 5228,-175 5228,-242 5228,-242 5228,-248 5222,-254 5216,-254 5216,-254 5116,-254 5116,-254 5110,-254 5104,-248 5104,-242 5104,-242 5104,-175 5104,-175 5104,-169 5110,-163 5116,-163"/>
<text text-anchor="middle" x="5166" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5166" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust1142" class="cluster">
<title>cluster_system_cpu09_icache</title>
<g id="a_clust1142"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu09.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu09.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4960,-32C4960,-32 5122,-32 5122,-32 5128,-32 5134,-38 5134,-44 5134,-44 5134,-111 5134,-111 5134,-117 5128,-123 5122,-123 5122,-123 4960,-123 4960,-123 4954,-123 4948,-117 4948,-111 4948,-111 4948,-44 4948,-44 4948,-38 4954,-32 4960,-32"/>
<text text-anchor="middle" x="5041" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5041" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1148" class="cluster">
<title>cluster_system_cpu09_dcache</title>
<g id="a_clust1148"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu09.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu09.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5182,-32C5182,-32 5344,-32 5344,-32 5350,-32 5356,-38 5356,-44 5356,-44 5356,-111 5356,-111 5356,-117 5350,-123 5344,-123 5344,-123 5182,-123 5182,-123 5176,-123 5170,-117 5170,-111 5170,-111 5170,-44 5170,-44 5170,-38 5176,-32 5182,-32"/>
<text text-anchor="middle" x="5263" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5263" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1155" class="cluster">
<title>cluster_system_cpu10</title>
<g id="a_clust1155"><a xlink:title="branchPred=system.cpu10.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=10&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu10.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu10.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu10.interrupts&#10;isa=system.cpu10.isa&#10;itb=system.cpu10.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu10.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu10.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5436,-24C5436,-24 5920,-24 5920,-24 5926,-24 5932,-30 5932,-36 5932,-36 5932,-334 5932,-334 5932,-340 5926,-346 5920,-346 5920,-346 5436,-346 5436,-346 5430,-346 5424,-340 5424,-334 5424,-334 5424,-36 5424,-36 5424,-30 5430,-24 5436,-24"/>
<text text-anchor="middle" x="5678" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu10 </text>
<text text-anchor="middle" x="5678" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust1240" class="cluster">
<title>cluster_system_cpu10_dtb</title>
<g id="a_clust1240"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu10.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M5796,-155C5796,-155 5912,-155 5912,-155 5918,-155 5924,-161 5924,-167 5924,-167 5924,-288 5924,-288 5924,-294 5918,-300 5912,-300 5912,-300 5796,-300 5796,-300 5790,-300 5784,-294 5784,-288 5784,-288 5784,-167 5784,-167 5784,-161 5790,-155 5796,-155"/>
<text text-anchor="middle" x="5854" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5854" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust1245" class="cluster">
<title>cluster_system_cpu10_dtb_walker</title>
<g id="a_clust1245"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu10.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M5804,-163C5804,-163 5904,-163 5904,-163 5910,-163 5916,-169 5916,-175 5916,-175 5916,-242 5916,-242 5916,-248 5910,-254 5904,-254 5904,-254 5804,-254 5804,-254 5798,-254 5792,-248 5792,-242 5792,-242 5792,-175 5792,-175 5792,-169 5798,-163 5804,-163"/>
<text text-anchor="middle" x="5854" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5854" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust1247" class="cluster">
<title>cluster_system_cpu10_itb</title>
<g id="a_clust1247"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu10.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M5648,-155C5648,-155 5764,-155 5764,-155 5770,-155 5776,-161 5776,-167 5776,-167 5776,-288 5776,-288 5776,-294 5770,-300 5764,-300 5764,-300 5648,-300 5648,-300 5642,-300 5636,-294 5636,-288 5636,-288 5636,-167 5636,-167 5636,-161 5642,-155 5648,-155"/>
<text text-anchor="middle" x="5706" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5706" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust1252" class="cluster">
<title>cluster_system_cpu10_itb_walker</title>
<g id="a_clust1252"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu10.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M5656,-163C5656,-163 5756,-163 5756,-163 5762,-163 5768,-169 5768,-175 5768,-175 5768,-242 5768,-242 5768,-248 5762,-254 5756,-254 5756,-254 5656,-254 5656,-254 5650,-254 5644,-248 5644,-242 5644,-242 5644,-175 5644,-175 5644,-169 5650,-163 5656,-163"/>
<text text-anchor="middle" x="5706" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5706" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust1257" class="cluster">
<title>cluster_system_cpu10_icache</title>
<g id="a_clust1257"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu10.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu10.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5500,-32C5500,-32 5662,-32 5662,-32 5668,-32 5674,-38 5674,-44 5674,-44 5674,-111 5674,-111 5674,-117 5668,-123 5662,-123 5662,-123 5500,-123 5500,-123 5494,-123 5488,-117 5488,-111 5488,-111 5488,-44 5488,-44 5488,-38 5494,-32 5500,-32"/>
<text text-anchor="middle" x="5581" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5581" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1263" class="cluster">
<title>cluster_system_cpu10_dcache</title>
<g id="a_clust1263"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu10.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu10.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5722,-32C5722,-32 5884,-32 5884,-32 5890,-32 5896,-38 5896,-44 5896,-44 5896,-111 5896,-111 5896,-117 5890,-123 5884,-123 5884,-123 5722,-123 5722,-123 5716,-123 5710,-117 5710,-111 5710,-111 5710,-44 5710,-44 5710,-38 5716,-32 5722,-32"/>
<text text-anchor="middle" x="5803" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5803" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1270" class="cluster">
<title>cluster_system_cpu11</title>
<g id="a_clust1270"><a xlink:title="branchPred=system.cpu11.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=11&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu11.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu11.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu11.interrupts&#10;isa=system.cpu11.isa&#10;itb=system.cpu11.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu11.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu11.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5976,-24C5976,-24 6460,-24 6460,-24 6466,-24 6472,-30 6472,-36 6472,-36 6472,-334 6472,-334 6472,-340 6466,-346 6460,-346 6460,-346 5976,-346 5976,-346 5970,-346 5964,-340 5964,-334 5964,-334 5964,-36 5964,-36 5964,-30 5970,-24 5976,-24"/>
<text text-anchor="middle" x="6218" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu11 </text>
<text text-anchor="middle" x="6218" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust1355" class="cluster">
<title>cluster_system_cpu11_dtb</title>
<g id="a_clust1355"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu11.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M6336,-155C6336,-155 6452,-155 6452,-155 6458,-155 6464,-161 6464,-167 6464,-167 6464,-288 6464,-288 6464,-294 6458,-300 6452,-300 6452,-300 6336,-300 6336,-300 6330,-300 6324,-294 6324,-288 6324,-288 6324,-167 6324,-167 6324,-161 6330,-155 6336,-155"/>
<text text-anchor="middle" x="6394" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6394" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust1360" class="cluster">
<title>cluster_system_cpu11_dtb_walker</title>
<g id="a_clust1360"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu11.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M6344,-163C6344,-163 6444,-163 6444,-163 6450,-163 6456,-169 6456,-175 6456,-175 6456,-242 6456,-242 6456,-248 6450,-254 6444,-254 6444,-254 6344,-254 6344,-254 6338,-254 6332,-248 6332,-242 6332,-242 6332,-175 6332,-175 6332,-169 6338,-163 6344,-163"/>
<text text-anchor="middle" x="6394" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6394" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust1362" class="cluster">
<title>cluster_system_cpu11_itb</title>
<g id="a_clust1362"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu11.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M6188,-155C6188,-155 6304,-155 6304,-155 6310,-155 6316,-161 6316,-167 6316,-167 6316,-288 6316,-288 6316,-294 6310,-300 6304,-300 6304,-300 6188,-300 6188,-300 6182,-300 6176,-294 6176,-288 6176,-288 6176,-167 6176,-167 6176,-161 6182,-155 6188,-155"/>
<text text-anchor="middle" x="6246" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6246" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust1367" class="cluster">
<title>cluster_system_cpu11_itb_walker</title>
<g id="a_clust1367"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu11.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M6196,-163C6196,-163 6296,-163 6296,-163 6302,-163 6308,-169 6308,-175 6308,-175 6308,-242 6308,-242 6308,-248 6302,-254 6296,-254 6296,-254 6196,-254 6196,-254 6190,-254 6184,-248 6184,-242 6184,-242 6184,-175 6184,-175 6184,-169 6190,-163 6196,-163"/>
<text text-anchor="middle" x="6246" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6246" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust1372" class="cluster">
<title>cluster_system_cpu11_icache</title>
<g id="a_clust1372"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu11.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu11.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6040,-32C6040,-32 6202,-32 6202,-32 6208,-32 6214,-38 6214,-44 6214,-44 6214,-111 6214,-111 6214,-117 6208,-123 6202,-123 6202,-123 6040,-123 6040,-123 6034,-123 6028,-117 6028,-111 6028,-111 6028,-44 6028,-44 6028,-38 6034,-32 6040,-32"/>
<text text-anchor="middle" x="6121" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6121" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1378" class="cluster">
<title>cluster_system_cpu11_dcache</title>
<g id="a_clust1378"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu11.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu11.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6262,-32C6262,-32 6424,-32 6424,-32 6430,-32 6436,-38 6436,-44 6436,-44 6436,-111 6436,-111 6436,-117 6430,-123 6424,-123 6424,-123 6262,-123 6262,-123 6256,-123 6250,-117 6250,-111 6250,-111 6250,-44 6250,-44 6250,-38 6256,-32 6262,-32"/>
<text text-anchor="middle" x="6343" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6343" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1389" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust1389"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M3496,-354C3496,-354 3732,-354 3732,-354 3738,-354 3744,-360 3744,-366 3744,-366 3744,-433 3744,-433 3744,-439 3738,-445 3732,-445 3732,-445 3496,-445 3496,-445 3490,-445 3484,-439 3484,-433 3484,-433 3484,-366 3484,-366 3484,-360 3490,-354 3496,-354"/>
<text text-anchor="middle" x="3614" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="3614" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust1392" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust1392"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;&#10;vm=Null&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M6514,-163C6514,-163 6574,-163 6574,-163 6580,-163 6586,-169 6586,-175 6586,-175 6586,-242 6586,-242 6586,-248 6580,-254 6574,-254 6574,-254 6514,-254 6514,-254 6508,-254 6502,-248 6502,-242 6502,-242 6502,-175 6502,-175 6502,-169 6508,-163 6514,-163"/>
<text text-anchor="middle" x="6544" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="6544" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M3512.5,-493.5C3512.5,-493.5 3579.5,-493.5 3579.5,-493.5 3585.5,-493.5 3591.5,-499.5 3591.5,-505.5 3591.5,-505.5 3591.5,-517.5 3591.5,-517.5 3591.5,-523.5 3585.5,-529.5 3579.5,-529.5 3579.5,-529.5 3512.5,-529.5 3512.5,-529.5 3506.5,-529.5 3500.5,-523.5 3500.5,-517.5 3500.5,-517.5 3500.5,-505.5 3500.5,-505.5 3500.5,-499.5 3506.5,-493.5 3512.5,-493.5"/>
<text text-anchor="middle" x="3546" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node98" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3504,-362.5C3504,-362.5 3588,-362.5 3588,-362.5 3594,-362.5 3600,-368.5 3600,-374.5 3600,-374.5 3600,-386.5 3600,-386.5 3600,-392.5 3594,-398.5 3588,-398.5 3588,-398.5 3504,-398.5 3504,-398.5 3498,-398.5 3492,-392.5 3492,-386.5 3492,-386.5 3492,-374.5 3492,-374.5 3492,-368.5 3498,-362.5 3504,-362.5"/>
<text text-anchor="middle" x="3546" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3546,-493.37C3546,-471.78 3546,-434.41 3546,-408.85"/>
<polygon fill="black" stroke="black" points="3549.5,-408.7 3546,-398.7 3542.5,-408.7 3549.5,-408.7"/>
</g>
<!-- system_cpu00_icache_port -->
<g id="node2" class="node">
<title>system_cpu00_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-171.5C44,-171.5 106,-171.5 106,-171.5 112,-171.5 118,-177.5 118,-183.5 118,-183.5 118,-195.5 118,-195.5 118,-201.5 112,-207.5 106,-207.5 106,-207.5 44,-207.5 44,-207.5 38,-207.5 32,-201.5 32,-195.5 32,-195.5 32,-183.5 32,-183.5 32,-177.5 38,-171.5 44,-171.5"/>
<text text-anchor="middle" x="75" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu00_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu00_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M108.5,-40.5C108.5,-40.5 155.5,-40.5 155.5,-40.5 161.5,-40.5 167.5,-46.5 167.5,-52.5 167.5,-52.5 167.5,-64.5 167.5,-64.5 167.5,-70.5 161.5,-76.5 155.5,-76.5 155.5,-76.5 108.5,-76.5 108.5,-76.5 102.5,-76.5 96.5,-70.5 96.5,-64.5 96.5,-64.5 96.5,-52.5 96.5,-52.5 96.5,-46.5 102.5,-40.5 108.5,-40.5"/>
<text text-anchor="middle" x="132" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_icache_port&#45;&gt;system_cpu00_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu00_icache_port&#45;&gt;system_cpu00_icache_cpu_side</title>
<path fill="none" stroke="black" d="M82.57,-171.37C92.19,-149.59 108.92,-111.74 120.22,-86.17"/>
<polygon fill="black" stroke="black" points="123.56,-87.26 124.4,-76.7 117.16,-84.43 123.56,-87.26"/>
</g>
<!-- system_cpu00_dcache_port -->
<g id="node3" class="node">
<title>system_cpu00_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M148.5,-171.5C148.5,-171.5 215.5,-171.5 215.5,-171.5 221.5,-171.5 227.5,-177.5 227.5,-183.5 227.5,-183.5 227.5,-195.5 227.5,-195.5 227.5,-201.5 221.5,-207.5 215.5,-207.5 215.5,-207.5 148.5,-207.5 148.5,-207.5 142.5,-207.5 136.5,-201.5 136.5,-195.5 136.5,-195.5 136.5,-183.5 136.5,-183.5 136.5,-177.5 142.5,-171.5 148.5,-171.5"/>
<text text-anchor="middle" x="182" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu00_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu00_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M330.5,-40.5C330.5,-40.5 377.5,-40.5 377.5,-40.5 383.5,-40.5 389.5,-46.5 389.5,-52.5 389.5,-52.5 389.5,-64.5 389.5,-64.5 389.5,-70.5 383.5,-76.5 377.5,-76.5 377.5,-76.5 330.5,-76.5 330.5,-76.5 324.5,-76.5 318.5,-70.5 318.5,-64.5 318.5,-64.5 318.5,-52.5 318.5,-52.5 318.5,-46.5 324.5,-40.5 330.5,-40.5"/>
<text text-anchor="middle" x="354" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_dcache_port&#45;&gt;system_cpu00_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu00_dcache_port&#45;&gt;system_cpu00_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M208.56,-171.38C228.11,-158.54 255.15,-140.28 278,-123 294.51,-110.52 312.3,-95.73 326.51,-83.57"/>
<polygon fill="black" stroke="black" points="329.14,-85.93 334.43,-76.75 324.57,-80.63 329.14,-85.93"/>
</g>
<!-- system_cpu00_dtb_walker_port -->
<g id="node4" class="node">
<title>system_cpu00_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M466,-171.5C466,-171.5 496,-171.5 496,-171.5 502,-171.5 508,-177.5 508,-183.5 508,-183.5 508,-195.5 508,-195.5 508,-201.5 502,-207.5 496,-207.5 496,-207.5 466,-207.5 466,-207.5 460,-207.5 454,-201.5 454,-195.5 454,-195.5 454,-183.5 454,-183.5 454,-177.5 460,-171.5 466,-171.5"/>
<text text-anchor="middle" x="481" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu00_itb_walker_port -->
<g id="node5" class="node">
<title>system_cpu00_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M318,-171.5C318,-171.5 348,-171.5 348,-171.5 354,-171.5 360,-177.5 360,-183.5 360,-183.5 360,-195.5 360,-195.5 360,-201.5 354,-207.5 348,-207.5 348,-207.5 318,-207.5 318,-207.5 312,-207.5 306,-201.5 306,-195.5 306,-195.5 306,-183.5 306,-183.5 306,-177.5 312,-171.5 318,-171.5"/>
<text text-anchor="middle" x="333" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu00_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu00_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M198,-40.5C198,-40.5 254,-40.5 254,-40.5 260,-40.5 266,-46.5 266,-52.5 266,-52.5 266,-64.5 266,-64.5 266,-70.5 260,-76.5 254,-76.5 254,-76.5 198,-76.5 198,-76.5 192,-76.5 186,-70.5 186,-64.5 186,-64.5 186,-52.5 186,-52.5 186,-46.5 192,-40.5 198,-40.5"/>
<text text-anchor="middle" x="226" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu00_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M420,-40.5C420,-40.5 476,-40.5 476,-40.5 482,-40.5 488,-46.5 488,-52.5 488,-52.5 488,-64.5 488,-64.5 488,-70.5 482,-76.5 476,-76.5 476,-76.5 420,-76.5 420,-76.5 414,-76.5 408,-70.5 408,-64.5 408,-64.5 408,-52.5 408,-52.5 408,-46.5 414,-40.5 420,-40.5"/>
<text text-anchor="middle" x="448" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_icache_port -->
<g id="node10" class="node">
<title>system_cpu01_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M584,-171.5C584,-171.5 646,-171.5 646,-171.5 652,-171.5 658,-177.5 658,-183.5 658,-183.5 658,-195.5 658,-195.5 658,-201.5 652,-207.5 646,-207.5 646,-207.5 584,-207.5 584,-207.5 578,-207.5 572,-201.5 572,-195.5 572,-195.5 572,-183.5 572,-183.5 572,-177.5 578,-171.5 584,-171.5"/>
<text text-anchor="middle" x="615" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu01_icache_cpu_side -->
<g id="node14" class="node">
<title>system_cpu01_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M648.5,-40.5C648.5,-40.5 695.5,-40.5 695.5,-40.5 701.5,-40.5 707.5,-46.5 707.5,-52.5 707.5,-52.5 707.5,-64.5 707.5,-64.5 707.5,-70.5 701.5,-76.5 695.5,-76.5 695.5,-76.5 648.5,-76.5 648.5,-76.5 642.5,-76.5 636.5,-70.5 636.5,-64.5 636.5,-64.5 636.5,-52.5 636.5,-52.5 636.5,-46.5 642.5,-40.5 648.5,-40.5"/>
<text text-anchor="middle" x="672" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_icache_port&#45;&gt;system_cpu01_icache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu01_icache_port&#45;&gt;system_cpu01_icache_cpu_side</title>
<path fill="none" stroke="black" d="M622.57,-171.37C632.19,-149.59 648.92,-111.74 660.22,-86.17"/>
<polygon fill="black" stroke="black" points="663.56,-87.26 664.4,-76.7 657.16,-84.43 663.56,-87.26"/>
</g>
<!-- system_cpu01_dcache_port -->
<g id="node11" class="node">
<title>system_cpu01_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M688.5,-171.5C688.5,-171.5 755.5,-171.5 755.5,-171.5 761.5,-171.5 767.5,-177.5 767.5,-183.5 767.5,-183.5 767.5,-195.5 767.5,-195.5 767.5,-201.5 761.5,-207.5 755.5,-207.5 755.5,-207.5 688.5,-207.5 688.5,-207.5 682.5,-207.5 676.5,-201.5 676.5,-195.5 676.5,-195.5 676.5,-183.5 676.5,-183.5 676.5,-177.5 682.5,-171.5 688.5,-171.5"/>
<text text-anchor="middle" x="722" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu01_dcache_cpu_side -->
<g id="node16" class="node">
<title>system_cpu01_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M870.5,-40.5C870.5,-40.5 917.5,-40.5 917.5,-40.5 923.5,-40.5 929.5,-46.5 929.5,-52.5 929.5,-52.5 929.5,-64.5 929.5,-64.5 929.5,-70.5 923.5,-76.5 917.5,-76.5 917.5,-76.5 870.5,-76.5 870.5,-76.5 864.5,-76.5 858.5,-70.5 858.5,-64.5 858.5,-64.5 858.5,-52.5 858.5,-52.5 858.5,-46.5 864.5,-40.5 870.5,-40.5"/>
<text text-anchor="middle" x="894" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_dcache_port&#45;&gt;system_cpu01_dcache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu01_dcache_port&#45;&gt;system_cpu01_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M748.56,-171.38C768.11,-158.54 795.15,-140.28 818,-123 834.51,-110.52 852.3,-95.73 866.51,-83.57"/>
<polygon fill="black" stroke="black" points="869.14,-85.93 874.43,-76.75 864.57,-80.63 869.14,-85.93"/>
</g>
<!-- system_cpu01_dtb_walker_port -->
<g id="node12" class="node">
<title>system_cpu01_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1006,-171.5C1006,-171.5 1036,-171.5 1036,-171.5 1042,-171.5 1048,-177.5 1048,-183.5 1048,-183.5 1048,-195.5 1048,-195.5 1048,-201.5 1042,-207.5 1036,-207.5 1036,-207.5 1006,-207.5 1006,-207.5 1000,-207.5 994,-201.5 994,-195.5 994,-195.5 994,-183.5 994,-183.5 994,-177.5 1000,-171.5 1006,-171.5"/>
<text text-anchor="middle" x="1021" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu01_itb_walker_port -->
<g id="node13" class="node">
<title>system_cpu01_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M858,-171.5C858,-171.5 888,-171.5 888,-171.5 894,-171.5 900,-177.5 900,-183.5 900,-183.5 900,-195.5 900,-195.5 900,-201.5 894,-207.5 888,-207.5 888,-207.5 858,-207.5 858,-207.5 852,-207.5 846,-201.5 846,-195.5 846,-195.5 846,-183.5 846,-183.5 846,-177.5 852,-171.5 858,-171.5"/>
<text text-anchor="middle" x="873" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu01_icache_mem_side -->
<g id="node15" class="node">
<title>system_cpu01_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M738,-40.5C738,-40.5 794,-40.5 794,-40.5 800,-40.5 806,-46.5 806,-52.5 806,-52.5 806,-64.5 806,-64.5 806,-70.5 800,-76.5 794,-76.5 794,-76.5 738,-76.5 738,-76.5 732,-76.5 726,-70.5 726,-64.5 726,-64.5 726,-52.5 726,-52.5 726,-46.5 732,-40.5 738,-40.5"/>
<text text-anchor="middle" x="766" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_dcache_mem_side -->
<g id="node17" class="node">
<title>system_cpu01_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M960,-40.5C960,-40.5 1016,-40.5 1016,-40.5 1022,-40.5 1028,-46.5 1028,-52.5 1028,-52.5 1028,-64.5 1028,-64.5 1028,-70.5 1022,-76.5 1016,-76.5 1016,-76.5 960,-76.5 960,-76.5 954,-76.5 948,-70.5 948,-64.5 948,-64.5 948,-52.5 948,-52.5 948,-46.5 954,-40.5 960,-40.5"/>
<text text-anchor="middle" x="988" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_icache_port -->
<g id="node18" class="node">
<title>system_cpu02_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1124,-171.5C1124,-171.5 1186,-171.5 1186,-171.5 1192,-171.5 1198,-177.5 1198,-183.5 1198,-183.5 1198,-195.5 1198,-195.5 1198,-201.5 1192,-207.5 1186,-207.5 1186,-207.5 1124,-207.5 1124,-207.5 1118,-207.5 1112,-201.5 1112,-195.5 1112,-195.5 1112,-183.5 1112,-183.5 1112,-177.5 1118,-171.5 1124,-171.5"/>
<text text-anchor="middle" x="1155" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu02_icache_cpu_side -->
<g id="node22" class="node">
<title>system_cpu02_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1188.5,-40.5C1188.5,-40.5 1235.5,-40.5 1235.5,-40.5 1241.5,-40.5 1247.5,-46.5 1247.5,-52.5 1247.5,-52.5 1247.5,-64.5 1247.5,-64.5 1247.5,-70.5 1241.5,-76.5 1235.5,-76.5 1235.5,-76.5 1188.5,-76.5 1188.5,-76.5 1182.5,-76.5 1176.5,-70.5 1176.5,-64.5 1176.5,-64.5 1176.5,-52.5 1176.5,-52.5 1176.5,-46.5 1182.5,-40.5 1188.5,-40.5"/>
<text text-anchor="middle" x="1212" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_icache_port&#45;&gt;system_cpu02_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu02_icache_port&#45;&gt;system_cpu02_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1162.57,-171.37C1172.19,-149.59 1188.92,-111.74 1200.22,-86.17"/>
<polygon fill="black" stroke="black" points="1203.56,-87.26 1204.4,-76.7 1197.16,-84.43 1203.56,-87.26"/>
</g>
<!-- system_cpu02_dcache_port -->
<g id="node19" class="node">
<title>system_cpu02_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1228.5,-171.5C1228.5,-171.5 1295.5,-171.5 1295.5,-171.5 1301.5,-171.5 1307.5,-177.5 1307.5,-183.5 1307.5,-183.5 1307.5,-195.5 1307.5,-195.5 1307.5,-201.5 1301.5,-207.5 1295.5,-207.5 1295.5,-207.5 1228.5,-207.5 1228.5,-207.5 1222.5,-207.5 1216.5,-201.5 1216.5,-195.5 1216.5,-195.5 1216.5,-183.5 1216.5,-183.5 1216.5,-177.5 1222.5,-171.5 1228.5,-171.5"/>
<text text-anchor="middle" x="1262" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu02_dcache_cpu_side -->
<g id="node24" class="node">
<title>system_cpu02_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1410.5,-40.5C1410.5,-40.5 1457.5,-40.5 1457.5,-40.5 1463.5,-40.5 1469.5,-46.5 1469.5,-52.5 1469.5,-52.5 1469.5,-64.5 1469.5,-64.5 1469.5,-70.5 1463.5,-76.5 1457.5,-76.5 1457.5,-76.5 1410.5,-76.5 1410.5,-76.5 1404.5,-76.5 1398.5,-70.5 1398.5,-64.5 1398.5,-64.5 1398.5,-52.5 1398.5,-52.5 1398.5,-46.5 1404.5,-40.5 1410.5,-40.5"/>
<text text-anchor="middle" x="1434" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_dcache_port&#45;&gt;system_cpu02_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu02_dcache_port&#45;&gt;system_cpu02_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1288.56,-171.38C1308.11,-158.54 1335.15,-140.28 1358,-123 1374.51,-110.52 1392.3,-95.73 1406.51,-83.57"/>
<polygon fill="black" stroke="black" points="1409.14,-85.93 1414.43,-76.75 1404.57,-80.63 1409.14,-85.93"/>
</g>
<!-- system_cpu02_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu02_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1546,-171.5C1546,-171.5 1576,-171.5 1576,-171.5 1582,-171.5 1588,-177.5 1588,-183.5 1588,-183.5 1588,-195.5 1588,-195.5 1588,-201.5 1582,-207.5 1576,-207.5 1576,-207.5 1546,-207.5 1546,-207.5 1540,-207.5 1534,-201.5 1534,-195.5 1534,-195.5 1534,-183.5 1534,-183.5 1534,-177.5 1540,-171.5 1546,-171.5"/>
<text text-anchor="middle" x="1561" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu02_itb_walker_port -->
<g id="node21" class="node">
<title>system_cpu02_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1398,-171.5C1398,-171.5 1428,-171.5 1428,-171.5 1434,-171.5 1440,-177.5 1440,-183.5 1440,-183.5 1440,-195.5 1440,-195.5 1440,-201.5 1434,-207.5 1428,-207.5 1428,-207.5 1398,-207.5 1398,-207.5 1392,-207.5 1386,-201.5 1386,-195.5 1386,-195.5 1386,-183.5 1386,-183.5 1386,-177.5 1392,-171.5 1398,-171.5"/>
<text text-anchor="middle" x="1413" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu02_icache_mem_side -->
<g id="node23" class="node">
<title>system_cpu02_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1278,-40.5C1278,-40.5 1334,-40.5 1334,-40.5 1340,-40.5 1346,-46.5 1346,-52.5 1346,-52.5 1346,-64.5 1346,-64.5 1346,-70.5 1340,-76.5 1334,-76.5 1334,-76.5 1278,-76.5 1278,-76.5 1272,-76.5 1266,-70.5 1266,-64.5 1266,-64.5 1266,-52.5 1266,-52.5 1266,-46.5 1272,-40.5 1278,-40.5"/>
<text text-anchor="middle" x="1306" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_dcache_mem_side -->
<g id="node25" class="node">
<title>system_cpu02_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1500,-40.5C1500,-40.5 1556,-40.5 1556,-40.5 1562,-40.5 1568,-46.5 1568,-52.5 1568,-52.5 1568,-64.5 1568,-64.5 1568,-70.5 1562,-76.5 1556,-76.5 1556,-76.5 1500,-76.5 1500,-76.5 1494,-76.5 1488,-70.5 1488,-64.5 1488,-64.5 1488,-52.5 1488,-52.5 1488,-46.5 1494,-40.5 1500,-40.5"/>
<text text-anchor="middle" x="1528" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_icache_port -->
<g id="node26" class="node">
<title>system_cpu03_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1664,-171.5C1664,-171.5 1726,-171.5 1726,-171.5 1732,-171.5 1738,-177.5 1738,-183.5 1738,-183.5 1738,-195.5 1738,-195.5 1738,-201.5 1732,-207.5 1726,-207.5 1726,-207.5 1664,-207.5 1664,-207.5 1658,-207.5 1652,-201.5 1652,-195.5 1652,-195.5 1652,-183.5 1652,-183.5 1652,-177.5 1658,-171.5 1664,-171.5"/>
<text text-anchor="middle" x="1695" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu03_icache_cpu_side -->
<g id="node30" class="node">
<title>system_cpu03_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1728.5,-40.5C1728.5,-40.5 1775.5,-40.5 1775.5,-40.5 1781.5,-40.5 1787.5,-46.5 1787.5,-52.5 1787.5,-52.5 1787.5,-64.5 1787.5,-64.5 1787.5,-70.5 1781.5,-76.5 1775.5,-76.5 1775.5,-76.5 1728.5,-76.5 1728.5,-76.5 1722.5,-76.5 1716.5,-70.5 1716.5,-64.5 1716.5,-64.5 1716.5,-52.5 1716.5,-52.5 1716.5,-46.5 1722.5,-40.5 1728.5,-40.5"/>
<text text-anchor="middle" x="1752" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_icache_port&#45;&gt;system_cpu03_icache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu03_icache_port&#45;&gt;system_cpu03_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1702.57,-171.37C1712.19,-149.59 1728.92,-111.74 1740.22,-86.17"/>
<polygon fill="black" stroke="black" points="1743.56,-87.26 1744.4,-76.7 1737.16,-84.43 1743.56,-87.26"/>
</g>
<!-- system_cpu03_dcache_port -->
<g id="node27" class="node">
<title>system_cpu03_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1768.5,-171.5C1768.5,-171.5 1835.5,-171.5 1835.5,-171.5 1841.5,-171.5 1847.5,-177.5 1847.5,-183.5 1847.5,-183.5 1847.5,-195.5 1847.5,-195.5 1847.5,-201.5 1841.5,-207.5 1835.5,-207.5 1835.5,-207.5 1768.5,-207.5 1768.5,-207.5 1762.5,-207.5 1756.5,-201.5 1756.5,-195.5 1756.5,-195.5 1756.5,-183.5 1756.5,-183.5 1756.5,-177.5 1762.5,-171.5 1768.5,-171.5"/>
<text text-anchor="middle" x="1802" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu03_dcache_cpu_side -->
<g id="node32" class="node">
<title>system_cpu03_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1950.5,-40.5C1950.5,-40.5 1997.5,-40.5 1997.5,-40.5 2003.5,-40.5 2009.5,-46.5 2009.5,-52.5 2009.5,-52.5 2009.5,-64.5 2009.5,-64.5 2009.5,-70.5 2003.5,-76.5 1997.5,-76.5 1997.5,-76.5 1950.5,-76.5 1950.5,-76.5 1944.5,-76.5 1938.5,-70.5 1938.5,-64.5 1938.5,-64.5 1938.5,-52.5 1938.5,-52.5 1938.5,-46.5 1944.5,-40.5 1950.5,-40.5"/>
<text text-anchor="middle" x="1974" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_dcache_port&#45;&gt;system_cpu03_dcache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu03_dcache_port&#45;&gt;system_cpu03_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1828.56,-171.38C1848.11,-158.54 1875.15,-140.28 1898,-123 1914.51,-110.52 1932.3,-95.73 1946.51,-83.57"/>
<polygon fill="black" stroke="black" points="1949.14,-85.93 1954.43,-76.75 1944.57,-80.63 1949.14,-85.93"/>
</g>
<!-- system_cpu03_dtb_walker_port -->
<g id="node28" class="node">
<title>system_cpu03_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2086,-171.5C2086,-171.5 2116,-171.5 2116,-171.5 2122,-171.5 2128,-177.5 2128,-183.5 2128,-183.5 2128,-195.5 2128,-195.5 2128,-201.5 2122,-207.5 2116,-207.5 2116,-207.5 2086,-207.5 2086,-207.5 2080,-207.5 2074,-201.5 2074,-195.5 2074,-195.5 2074,-183.5 2074,-183.5 2074,-177.5 2080,-171.5 2086,-171.5"/>
<text text-anchor="middle" x="2101" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu03_itb_walker_port -->
<g id="node29" class="node">
<title>system_cpu03_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1938,-171.5C1938,-171.5 1968,-171.5 1968,-171.5 1974,-171.5 1980,-177.5 1980,-183.5 1980,-183.5 1980,-195.5 1980,-195.5 1980,-201.5 1974,-207.5 1968,-207.5 1968,-207.5 1938,-207.5 1938,-207.5 1932,-207.5 1926,-201.5 1926,-195.5 1926,-195.5 1926,-183.5 1926,-183.5 1926,-177.5 1932,-171.5 1938,-171.5"/>
<text text-anchor="middle" x="1953" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu03_icache_mem_side -->
<g id="node31" class="node">
<title>system_cpu03_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1818,-40.5C1818,-40.5 1874,-40.5 1874,-40.5 1880,-40.5 1886,-46.5 1886,-52.5 1886,-52.5 1886,-64.5 1886,-64.5 1886,-70.5 1880,-76.5 1874,-76.5 1874,-76.5 1818,-76.5 1818,-76.5 1812,-76.5 1806,-70.5 1806,-64.5 1806,-64.5 1806,-52.5 1806,-52.5 1806,-46.5 1812,-40.5 1818,-40.5"/>
<text text-anchor="middle" x="1846" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_dcache_mem_side -->
<g id="node33" class="node">
<title>system_cpu03_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2040,-40.5C2040,-40.5 2096,-40.5 2096,-40.5 2102,-40.5 2108,-46.5 2108,-52.5 2108,-52.5 2108,-64.5 2108,-64.5 2108,-70.5 2102,-76.5 2096,-76.5 2096,-76.5 2040,-76.5 2040,-76.5 2034,-76.5 2028,-70.5 2028,-64.5 2028,-64.5 2028,-52.5 2028,-52.5 2028,-46.5 2034,-40.5 2040,-40.5"/>
<text text-anchor="middle" x="2068" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_icache_port -->
<g id="node34" class="node">
<title>system_cpu04_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2204,-171.5C2204,-171.5 2266,-171.5 2266,-171.5 2272,-171.5 2278,-177.5 2278,-183.5 2278,-183.5 2278,-195.5 2278,-195.5 2278,-201.5 2272,-207.5 2266,-207.5 2266,-207.5 2204,-207.5 2204,-207.5 2198,-207.5 2192,-201.5 2192,-195.5 2192,-195.5 2192,-183.5 2192,-183.5 2192,-177.5 2198,-171.5 2204,-171.5"/>
<text text-anchor="middle" x="2235" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu04_icache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu04_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2268.5,-40.5C2268.5,-40.5 2315.5,-40.5 2315.5,-40.5 2321.5,-40.5 2327.5,-46.5 2327.5,-52.5 2327.5,-52.5 2327.5,-64.5 2327.5,-64.5 2327.5,-70.5 2321.5,-76.5 2315.5,-76.5 2315.5,-76.5 2268.5,-76.5 2268.5,-76.5 2262.5,-76.5 2256.5,-70.5 2256.5,-64.5 2256.5,-64.5 2256.5,-52.5 2256.5,-52.5 2256.5,-46.5 2262.5,-40.5 2268.5,-40.5"/>
<text text-anchor="middle" x="2292" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_icache_port&#45;&gt;system_cpu04_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu04_icache_port&#45;&gt;system_cpu04_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2242.57,-171.37C2252.19,-149.59 2268.92,-111.74 2280.22,-86.17"/>
<polygon fill="black" stroke="black" points="2283.56,-87.26 2284.4,-76.7 2277.16,-84.43 2283.56,-87.26"/>
</g>
<!-- system_cpu04_dcache_port -->
<g id="node35" class="node">
<title>system_cpu04_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2308.5,-171.5C2308.5,-171.5 2375.5,-171.5 2375.5,-171.5 2381.5,-171.5 2387.5,-177.5 2387.5,-183.5 2387.5,-183.5 2387.5,-195.5 2387.5,-195.5 2387.5,-201.5 2381.5,-207.5 2375.5,-207.5 2375.5,-207.5 2308.5,-207.5 2308.5,-207.5 2302.5,-207.5 2296.5,-201.5 2296.5,-195.5 2296.5,-195.5 2296.5,-183.5 2296.5,-183.5 2296.5,-177.5 2302.5,-171.5 2308.5,-171.5"/>
<text text-anchor="middle" x="2342" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu04_dcache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu04_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2490.5,-40.5C2490.5,-40.5 2537.5,-40.5 2537.5,-40.5 2543.5,-40.5 2549.5,-46.5 2549.5,-52.5 2549.5,-52.5 2549.5,-64.5 2549.5,-64.5 2549.5,-70.5 2543.5,-76.5 2537.5,-76.5 2537.5,-76.5 2490.5,-76.5 2490.5,-76.5 2484.5,-76.5 2478.5,-70.5 2478.5,-64.5 2478.5,-64.5 2478.5,-52.5 2478.5,-52.5 2478.5,-46.5 2484.5,-40.5 2490.5,-40.5"/>
<text text-anchor="middle" x="2514" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_dcache_port&#45;&gt;system_cpu04_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu04_dcache_port&#45;&gt;system_cpu04_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2368.56,-171.38C2388.11,-158.54 2415.15,-140.28 2438,-123 2454.51,-110.52 2472.3,-95.73 2486.51,-83.57"/>
<polygon fill="black" stroke="black" points="2489.14,-85.93 2494.43,-76.75 2484.57,-80.63 2489.14,-85.93"/>
</g>
<!-- system_cpu04_dtb_walker_port -->
<g id="node36" class="node">
<title>system_cpu04_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2626,-171.5C2626,-171.5 2656,-171.5 2656,-171.5 2662,-171.5 2668,-177.5 2668,-183.5 2668,-183.5 2668,-195.5 2668,-195.5 2668,-201.5 2662,-207.5 2656,-207.5 2656,-207.5 2626,-207.5 2626,-207.5 2620,-207.5 2614,-201.5 2614,-195.5 2614,-195.5 2614,-183.5 2614,-183.5 2614,-177.5 2620,-171.5 2626,-171.5"/>
<text text-anchor="middle" x="2641" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu04_itb_walker_port -->
<g id="node37" class="node">
<title>system_cpu04_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2478,-171.5C2478,-171.5 2508,-171.5 2508,-171.5 2514,-171.5 2520,-177.5 2520,-183.5 2520,-183.5 2520,-195.5 2520,-195.5 2520,-201.5 2514,-207.5 2508,-207.5 2508,-207.5 2478,-207.5 2478,-207.5 2472,-207.5 2466,-201.5 2466,-195.5 2466,-195.5 2466,-183.5 2466,-183.5 2466,-177.5 2472,-171.5 2478,-171.5"/>
<text text-anchor="middle" x="2493" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu04_icache_mem_side -->
<g id="node39" class="node">
<title>system_cpu04_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2358,-40.5C2358,-40.5 2414,-40.5 2414,-40.5 2420,-40.5 2426,-46.5 2426,-52.5 2426,-52.5 2426,-64.5 2426,-64.5 2426,-70.5 2420,-76.5 2414,-76.5 2414,-76.5 2358,-76.5 2358,-76.5 2352,-76.5 2346,-70.5 2346,-64.5 2346,-64.5 2346,-52.5 2346,-52.5 2346,-46.5 2352,-40.5 2358,-40.5"/>
<text text-anchor="middle" x="2386" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_dcache_mem_side -->
<g id="node41" class="node">
<title>system_cpu04_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2580,-40.5C2580,-40.5 2636,-40.5 2636,-40.5 2642,-40.5 2648,-46.5 2648,-52.5 2648,-52.5 2648,-64.5 2648,-64.5 2648,-70.5 2642,-76.5 2636,-76.5 2636,-76.5 2580,-76.5 2580,-76.5 2574,-76.5 2568,-70.5 2568,-64.5 2568,-64.5 2568,-52.5 2568,-52.5 2568,-46.5 2574,-40.5 2580,-40.5"/>
<text text-anchor="middle" x="2608" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_icache_port -->
<g id="node42" class="node">
<title>system_cpu05_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2744,-171.5C2744,-171.5 2806,-171.5 2806,-171.5 2812,-171.5 2818,-177.5 2818,-183.5 2818,-183.5 2818,-195.5 2818,-195.5 2818,-201.5 2812,-207.5 2806,-207.5 2806,-207.5 2744,-207.5 2744,-207.5 2738,-207.5 2732,-201.5 2732,-195.5 2732,-195.5 2732,-183.5 2732,-183.5 2732,-177.5 2738,-171.5 2744,-171.5"/>
<text text-anchor="middle" x="2775" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu05_icache_cpu_side -->
<g id="node46" class="node">
<title>system_cpu05_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2808.5,-40.5C2808.5,-40.5 2855.5,-40.5 2855.5,-40.5 2861.5,-40.5 2867.5,-46.5 2867.5,-52.5 2867.5,-52.5 2867.5,-64.5 2867.5,-64.5 2867.5,-70.5 2861.5,-76.5 2855.5,-76.5 2855.5,-76.5 2808.5,-76.5 2808.5,-76.5 2802.5,-76.5 2796.5,-70.5 2796.5,-64.5 2796.5,-64.5 2796.5,-52.5 2796.5,-52.5 2796.5,-46.5 2802.5,-40.5 2808.5,-40.5"/>
<text text-anchor="middle" x="2832" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_icache_port&#45;&gt;system_cpu05_icache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu05_icache_port&#45;&gt;system_cpu05_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2782.57,-171.37C2792.19,-149.59 2808.92,-111.74 2820.22,-86.17"/>
<polygon fill="black" stroke="black" points="2823.56,-87.26 2824.4,-76.7 2817.16,-84.43 2823.56,-87.26"/>
</g>
<!-- system_cpu05_dcache_port -->
<g id="node43" class="node">
<title>system_cpu05_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2848.5,-171.5C2848.5,-171.5 2915.5,-171.5 2915.5,-171.5 2921.5,-171.5 2927.5,-177.5 2927.5,-183.5 2927.5,-183.5 2927.5,-195.5 2927.5,-195.5 2927.5,-201.5 2921.5,-207.5 2915.5,-207.5 2915.5,-207.5 2848.5,-207.5 2848.5,-207.5 2842.5,-207.5 2836.5,-201.5 2836.5,-195.5 2836.5,-195.5 2836.5,-183.5 2836.5,-183.5 2836.5,-177.5 2842.5,-171.5 2848.5,-171.5"/>
<text text-anchor="middle" x="2882" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu05_dcache_cpu_side -->
<g id="node48" class="node">
<title>system_cpu05_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3030.5,-40.5C3030.5,-40.5 3077.5,-40.5 3077.5,-40.5 3083.5,-40.5 3089.5,-46.5 3089.5,-52.5 3089.5,-52.5 3089.5,-64.5 3089.5,-64.5 3089.5,-70.5 3083.5,-76.5 3077.5,-76.5 3077.5,-76.5 3030.5,-76.5 3030.5,-76.5 3024.5,-76.5 3018.5,-70.5 3018.5,-64.5 3018.5,-64.5 3018.5,-52.5 3018.5,-52.5 3018.5,-46.5 3024.5,-40.5 3030.5,-40.5"/>
<text text-anchor="middle" x="3054" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_dcache_port&#45;&gt;system_cpu05_dcache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu05_dcache_port&#45;&gt;system_cpu05_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2908.56,-171.38C2928.11,-158.54 2955.15,-140.28 2978,-123 2994.51,-110.52 3012.3,-95.73 3026.51,-83.57"/>
<polygon fill="black" stroke="black" points="3029.14,-85.93 3034.43,-76.75 3024.57,-80.63 3029.14,-85.93"/>
</g>
<!-- system_cpu05_dtb_walker_port -->
<g id="node44" class="node">
<title>system_cpu05_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3166,-171.5C3166,-171.5 3196,-171.5 3196,-171.5 3202,-171.5 3208,-177.5 3208,-183.5 3208,-183.5 3208,-195.5 3208,-195.5 3208,-201.5 3202,-207.5 3196,-207.5 3196,-207.5 3166,-207.5 3166,-207.5 3160,-207.5 3154,-201.5 3154,-195.5 3154,-195.5 3154,-183.5 3154,-183.5 3154,-177.5 3160,-171.5 3166,-171.5"/>
<text text-anchor="middle" x="3181" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu05_itb_walker_port -->
<g id="node45" class="node">
<title>system_cpu05_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3018,-171.5C3018,-171.5 3048,-171.5 3048,-171.5 3054,-171.5 3060,-177.5 3060,-183.5 3060,-183.5 3060,-195.5 3060,-195.5 3060,-201.5 3054,-207.5 3048,-207.5 3048,-207.5 3018,-207.5 3018,-207.5 3012,-207.5 3006,-201.5 3006,-195.5 3006,-195.5 3006,-183.5 3006,-183.5 3006,-177.5 3012,-171.5 3018,-171.5"/>
<text text-anchor="middle" x="3033" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu05_icache_mem_side -->
<g id="node47" class="node">
<title>system_cpu05_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2898,-40.5C2898,-40.5 2954,-40.5 2954,-40.5 2960,-40.5 2966,-46.5 2966,-52.5 2966,-52.5 2966,-64.5 2966,-64.5 2966,-70.5 2960,-76.5 2954,-76.5 2954,-76.5 2898,-76.5 2898,-76.5 2892,-76.5 2886,-70.5 2886,-64.5 2886,-64.5 2886,-52.5 2886,-52.5 2886,-46.5 2892,-40.5 2898,-40.5"/>
<text text-anchor="middle" x="2926" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_dcache_mem_side -->
<g id="node49" class="node">
<title>system_cpu05_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3120,-40.5C3120,-40.5 3176,-40.5 3176,-40.5 3182,-40.5 3188,-46.5 3188,-52.5 3188,-52.5 3188,-64.5 3188,-64.5 3188,-70.5 3182,-76.5 3176,-76.5 3176,-76.5 3120,-76.5 3120,-76.5 3114,-76.5 3108,-70.5 3108,-64.5 3108,-64.5 3108,-52.5 3108,-52.5 3108,-46.5 3114,-40.5 3120,-40.5"/>
<text text-anchor="middle" x="3148" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_icache_port -->
<g id="node50" class="node">
<title>system_cpu06_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3284,-171.5C3284,-171.5 3346,-171.5 3346,-171.5 3352,-171.5 3358,-177.5 3358,-183.5 3358,-183.5 3358,-195.5 3358,-195.5 3358,-201.5 3352,-207.5 3346,-207.5 3346,-207.5 3284,-207.5 3284,-207.5 3278,-207.5 3272,-201.5 3272,-195.5 3272,-195.5 3272,-183.5 3272,-183.5 3272,-177.5 3278,-171.5 3284,-171.5"/>
<text text-anchor="middle" x="3315" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu06_icache_cpu_side -->
<g id="node54" class="node">
<title>system_cpu06_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3348.5,-40.5C3348.5,-40.5 3395.5,-40.5 3395.5,-40.5 3401.5,-40.5 3407.5,-46.5 3407.5,-52.5 3407.5,-52.5 3407.5,-64.5 3407.5,-64.5 3407.5,-70.5 3401.5,-76.5 3395.5,-76.5 3395.5,-76.5 3348.5,-76.5 3348.5,-76.5 3342.5,-76.5 3336.5,-70.5 3336.5,-64.5 3336.5,-64.5 3336.5,-52.5 3336.5,-52.5 3336.5,-46.5 3342.5,-40.5 3348.5,-40.5"/>
<text text-anchor="middle" x="3372" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_icache_port&#45;&gt;system_cpu06_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu06_icache_port&#45;&gt;system_cpu06_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3322.57,-171.37C3332.19,-149.59 3348.92,-111.74 3360.22,-86.17"/>
<polygon fill="black" stroke="black" points="3363.56,-87.26 3364.4,-76.7 3357.16,-84.43 3363.56,-87.26"/>
</g>
<!-- system_cpu06_dcache_port -->
<g id="node51" class="node">
<title>system_cpu06_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3388.5,-171.5C3388.5,-171.5 3455.5,-171.5 3455.5,-171.5 3461.5,-171.5 3467.5,-177.5 3467.5,-183.5 3467.5,-183.5 3467.5,-195.5 3467.5,-195.5 3467.5,-201.5 3461.5,-207.5 3455.5,-207.5 3455.5,-207.5 3388.5,-207.5 3388.5,-207.5 3382.5,-207.5 3376.5,-201.5 3376.5,-195.5 3376.5,-195.5 3376.5,-183.5 3376.5,-183.5 3376.5,-177.5 3382.5,-171.5 3388.5,-171.5"/>
<text text-anchor="middle" x="3422" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu06_dcache_cpu_side -->
<g id="node56" class="node">
<title>system_cpu06_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3570.5,-40.5C3570.5,-40.5 3617.5,-40.5 3617.5,-40.5 3623.5,-40.5 3629.5,-46.5 3629.5,-52.5 3629.5,-52.5 3629.5,-64.5 3629.5,-64.5 3629.5,-70.5 3623.5,-76.5 3617.5,-76.5 3617.5,-76.5 3570.5,-76.5 3570.5,-76.5 3564.5,-76.5 3558.5,-70.5 3558.5,-64.5 3558.5,-64.5 3558.5,-52.5 3558.5,-52.5 3558.5,-46.5 3564.5,-40.5 3570.5,-40.5"/>
<text text-anchor="middle" x="3594" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_dcache_port&#45;&gt;system_cpu06_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu06_dcache_port&#45;&gt;system_cpu06_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3448.56,-171.38C3468.11,-158.54 3495.15,-140.28 3518,-123 3534.51,-110.52 3552.3,-95.73 3566.51,-83.57"/>
<polygon fill="black" stroke="black" points="3569.14,-85.93 3574.43,-76.75 3564.57,-80.63 3569.14,-85.93"/>
</g>
<!-- system_cpu06_dtb_walker_port -->
<g id="node52" class="node">
<title>system_cpu06_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3652,-171.5C3652,-171.5 3682,-171.5 3682,-171.5 3688,-171.5 3694,-177.5 3694,-183.5 3694,-183.5 3694,-195.5 3694,-195.5 3694,-201.5 3688,-207.5 3682,-207.5 3682,-207.5 3652,-207.5 3652,-207.5 3646,-207.5 3640,-201.5 3640,-195.5 3640,-195.5 3640,-183.5 3640,-183.5 3640,-177.5 3646,-171.5 3652,-171.5"/>
<text text-anchor="middle" x="3667" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu06_itb_walker_port -->
<g id="node53" class="node">
<title>system_cpu06_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3531,-171.5C3531,-171.5 3561,-171.5 3561,-171.5 3567,-171.5 3573,-177.5 3573,-183.5 3573,-183.5 3573,-195.5 3573,-195.5 3573,-201.5 3567,-207.5 3561,-207.5 3561,-207.5 3531,-207.5 3531,-207.5 3525,-207.5 3519,-201.5 3519,-195.5 3519,-195.5 3519,-183.5 3519,-183.5 3519,-177.5 3525,-171.5 3531,-171.5"/>
<text text-anchor="middle" x="3546" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu06_icache_mem_side -->
<g id="node55" class="node">
<title>system_cpu06_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3438,-40.5C3438,-40.5 3494,-40.5 3494,-40.5 3500,-40.5 3506,-46.5 3506,-52.5 3506,-52.5 3506,-64.5 3506,-64.5 3506,-70.5 3500,-76.5 3494,-76.5 3494,-76.5 3438,-76.5 3438,-76.5 3432,-76.5 3426,-70.5 3426,-64.5 3426,-64.5 3426,-52.5 3426,-52.5 3426,-46.5 3432,-40.5 3438,-40.5"/>
<text text-anchor="middle" x="3466" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_dcache_mem_side -->
<g id="node57" class="node">
<title>system_cpu06_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3660,-40.5C3660,-40.5 3716,-40.5 3716,-40.5 3722,-40.5 3728,-46.5 3728,-52.5 3728,-52.5 3728,-64.5 3728,-64.5 3728,-70.5 3722,-76.5 3716,-76.5 3716,-76.5 3660,-76.5 3660,-76.5 3654,-76.5 3648,-70.5 3648,-64.5 3648,-64.5 3648,-52.5 3648,-52.5 3648,-46.5 3654,-40.5 3660,-40.5"/>
<text text-anchor="middle" x="3688" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_icache_port -->
<g id="node58" class="node">
<title>system_cpu07_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3824,-171.5C3824,-171.5 3886,-171.5 3886,-171.5 3892,-171.5 3898,-177.5 3898,-183.5 3898,-183.5 3898,-195.5 3898,-195.5 3898,-201.5 3892,-207.5 3886,-207.5 3886,-207.5 3824,-207.5 3824,-207.5 3818,-207.5 3812,-201.5 3812,-195.5 3812,-195.5 3812,-183.5 3812,-183.5 3812,-177.5 3818,-171.5 3824,-171.5"/>
<text text-anchor="middle" x="3855" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu07_icache_cpu_side -->
<g id="node62" class="node">
<title>system_cpu07_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3888.5,-40.5C3888.5,-40.5 3935.5,-40.5 3935.5,-40.5 3941.5,-40.5 3947.5,-46.5 3947.5,-52.5 3947.5,-52.5 3947.5,-64.5 3947.5,-64.5 3947.5,-70.5 3941.5,-76.5 3935.5,-76.5 3935.5,-76.5 3888.5,-76.5 3888.5,-76.5 3882.5,-76.5 3876.5,-70.5 3876.5,-64.5 3876.5,-64.5 3876.5,-52.5 3876.5,-52.5 3876.5,-46.5 3882.5,-40.5 3888.5,-40.5"/>
<text text-anchor="middle" x="3912" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_icache_port&#45;&gt;system_cpu07_icache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu07_icache_port&#45;&gt;system_cpu07_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3862.57,-171.37C3872.19,-149.59 3888.92,-111.74 3900.22,-86.17"/>
<polygon fill="black" stroke="black" points="3903.56,-87.26 3904.4,-76.7 3897.16,-84.43 3903.56,-87.26"/>
</g>
<!-- system_cpu07_dcache_port -->
<g id="node59" class="node">
<title>system_cpu07_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3928.5,-171.5C3928.5,-171.5 3995.5,-171.5 3995.5,-171.5 4001.5,-171.5 4007.5,-177.5 4007.5,-183.5 4007.5,-183.5 4007.5,-195.5 4007.5,-195.5 4007.5,-201.5 4001.5,-207.5 3995.5,-207.5 3995.5,-207.5 3928.5,-207.5 3928.5,-207.5 3922.5,-207.5 3916.5,-201.5 3916.5,-195.5 3916.5,-195.5 3916.5,-183.5 3916.5,-183.5 3916.5,-177.5 3922.5,-171.5 3928.5,-171.5"/>
<text text-anchor="middle" x="3962" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu07_dcache_cpu_side -->
<g id="node64" class="node">
<title>system_cpu07_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4110.5,-40.5C4110.5,-40.5 4157.5,-40.5 4157.5,-40.5 4163.5,-40.5 4169.5,-46.5 4169.5,-52.5 4169.5,-52.5 4169.5,-64.5 4169.5,-64.5 4169.5,-70.5 4163.5,-76.5 4157.5,-76.5 4157.5,-76.5 4110.5,-76.5 4110.5,-76.5 4104.5,-76.5 4098.5,-70.5 4098.5,-64.5 4098.5,-64.5 4098.5,-52.5 4098.5,-52.5 4098.5,-46.5 4104.5,-40.5 4110.5,-40.5"/>
<text text-anchor="middle" x="4134" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_dcache_port&#45;&gt;system_cpu07_dcache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu07_dcache_port&#45;&gt;system_cpu07_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3988.56,-171.38C4008.11,-158.54 4035.15,-140.28 4058,-123 4074.51,-110.52 4092.3,-95.73 4106.51,-83.57"/>
<polygon fill="black" stroke="black" points="4109.14,-85.93 4114.43,-76.75 4104.57,-80.63 4109.14,-85.93"/>
</g>
<!-- system_cpu07_dtb_walker_port -->
<g id="node60" class="node">
<title>system_cpu07_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4192,-171.5C4192,-171.5 4222,-171.5 4222,-171.5 4228,-171.5 4234,-177.5 4234,-183.5 4234,-183.5 4234,-195.5 4234,-195.5 4234,-201.5 4228,-207.5 4222,-207.5 4222,-207.5 4192,-207.5 4192,-207.5 4186,-207.5 4180,-201.5 4180,-195.5 4180,-195.5 4180,-183.5 4180,-183.5 4180,-177.5 4186,-171.5 4192,-171.5"/>
<text text-anchor="middle" x="4207" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu07_itb_walker_port -->
<g id="node61" class="node">
<title>system_cpu07_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4044,-171.5C4044,-171.5 4074,-171.5 4074,-171.5 4080,-171.5 4086,-177.5 4086,-183.5 4086,-183.5 4086,-195.5 4086,-195.5 4086,-201.5 4080,-207.5 4074,-207.5 4074,-207.5 4044,-207.5 4044,-207.5 4038,-207.5 4032,-201.5 4032,-195.5 4032,-195.5 4032,-183.5 4032,-183.5 4032,-177.5 4038,-171.5 4044,-171.5"/>
<text text-anchor="middle" x="4059" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu07_icache_mem_side -->
<g id="node63" class="node">
<title>system_cpu07_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3978,-40.5C3978,-40.5 4034,-40.5 4034,-40.5 4040,-40.5 4046,-46.5 4046,-52.5 4046,-52.5 4046,-64.5 4046,-64.5 4046,-70.5 4040,-76.5 4034,-76.5 4034,-76.5 3978,-76.5 3978,-76.5 3972,-76.5 3966,-70.5 3966,-64.5 3966,-64.5 3966,-52.5 3966,-52.5 3966,-46.5 3972,-40.5 3978,-40.5"/>
<text text-anchor="middle" x="4006" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_dcache_mem_side -->
<g id="node65" class="node">
<title>system_cpu07_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4200,-40.5C4200,-40.5 4256,-40.5 4256,-40.5 4262,-40.5 4268,-46.5 4268,-52.5 4268,-52.5 4268,-64.5 4268,-64.5 4268,-70.5 4262,-76.5 4256,-76.5 4256,-76.5 4200,-76.5 4200,-76.5 4194,-76.5 4188,-70.5 4188,-64.5 4188,-64.5 4188,-52.5 4188,-52.5 4188,-46.5 4194,-40.5 4200,-40.5"/>
<text text-anchor="middle" x="4228" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_icache_port -->
<g id="node66" class="node">
<title>system_cpu08_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4364,-171.5C4364,-171.5 4426,-171.5 4426,-171.5 4432,-171.5 4438,-177.5 4438,-183.5 4438,-183.5 4438,-195.5 4438,-195.5 4438,-201.5 4432,-207.5 4426,-207.5 4426,-207.5 4364,-207.5 4364,-207.5 4358,-207.5 4352,-201.5 4352,-195.5 4352,-195.5 4352,-183.5 4352,-183.5 4352,-177.5 4358,-171.5 4364,-171.5"/>
<text text-anchor="middle" x="4395" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu08_icache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu08_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4428.5,-40.5C4428.5,-40.5 4475.5,-40.5 4475.5,-40.5 4481.5,-40.5 4487.5,-46.5 4487.5,-52.5 4487.5,-52.5 4487.5,-64.5 4487.5,-64.5 4487.5,-70.5 4481.5,-76.5 4475.5,-76.5 4475.5,-76.5 4428.5,-76.5 4428.5,-76.5 4422.5,-76.5 4416.5,-70.5 4416.5,-64.5 4416.5,-64.5 4416.5,-52.5 4416.5,-52.5 4416.5,-46.5 4422.5,-40.5 4428.5,-40.5"/>
<text text-anchor="middle" x="4452" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_icache_port&#45;&gt;system_cpu08_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu08_icache_port&#45;&gt;system_cpu08_icache_cpu_side</title>
<path fill="none" stroke="black" d="M4402.57,-171.37C4412.19,-149.59 4428.92,-111.74 4440.22,-86.17"/>
<polygon fill="black" stroke="black" points="4443.56,-87.26 4444.4,-76.7 4437.16,-84.43 4443.56,-87.26"/>
</g>
<!-- system_cpu08_dcache_port -->
<g id="node67" class="node">
<title>system_cpu08_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4468.5,-171.5C4468.5,-171.5 4535.5,-171.5 4535.5,-171.5 4541.5,-171.5 4547.5,-177.5 4547.5,-183.5 4547.5,-183.5 4547.5,-195.5 4547.5,-195.5 4547.5,-201.5 4541.5,-207.5 4535.5,-207.5 4535.5,-207.5 4468.5,-207.5 4468.5,-207.5 4462.5,-207.5 4456.5,-201.5 4456.5,-195.5 4456.5,-195.5 4456.5,-183.5 4456.5,-183.5 4456.5,-177.5 4462.5,-171.5 4468.5,-171.5"/>
<text text-anchor="middle" x="4502" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu08_dcache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu08_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4650.5,-40.5C4650.5,-40.5 4697.5,-40.5 4697.5,-40.5 4703.5,-40.5 4709.5,-46.5 4709.5,-52.5 4709.5,-52.5 4709.5,-64.5 4709.5,-64.5 4709.5,-70.5 4703.5,-76.5 4697.5,-76.5 4697.5,-76.5 4650.5,-76.5 4650.5,-76.5 4644.5,-76.5 4638.5,-70.5 4638.5,-64.5 4638.5,-64.5 4638.5,-52.5 4638.5,-52.5 4638.5,-46.5 4644.5,-40.5 4650.5,-40.5"/>
<text text-anchor="middle" x="4674" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_dcache_port&#45;&gt;system_cpu08_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu08_dcache_port&#45;&gt;system_cpu08_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4528.56,-171.38C4548.11,-158.54 4575.15,-140.28 4598,-123 4614.51,-110.52 4632.3,-95.73 4646.51,-83.57"/>
<polygon fill="black" stroke="black" points="4649.14,-85.93 4654.43,-76.75 4644.57,-80.63 4649.14,-85.93"/>
</g>
<!-- system_cpu08_dtb_walker_port -->
<g id="node68" class="node">
<title>system_cpu08_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4732,-171.5C4732,-171.5 4762,-171.5 4762,-171.5 4768,-171.5 4774,-177.5 4774,-183.5 4774,-183.5 4774,-195.5 4774,-195.5 4774,-201.5 4768,-207.5 4762,-207.5 4762,-207.5 4732,-207.5 4732,-207.5 4726,-207.5 4720,-201.5 4720,-195.5 4720,-195.5 4720,-183.5 4720,-183.5 4720,-177.5 4726,-171.5 4732,-171.5"/>
<text text-anchor="middle" x="4747" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu08_itb_walker_port -->
<g id="node69" class="node">
<title>system_cpu08_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4584,-171.5C4584,-171.5 4614,-171.5 4614,-171.5 4620,-171.5 4626,-177.5 4626,-183.5 4626,-183.5 4626,-195.5 4626,-195.5 4626,-201.5 4620,-207.5 4614,-207.5 4614,-207.5 4584,-207.5 4584,-207.5 4578,-207.5 4572,-201.5 4572,-195.5 4572,-195.5 4572,-183.5 4572,-183.5 4572,-177.5 4578,-171.5 4584,-171.5"/>
<text text-anchor="middle" x="4599" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu08_icache_mem_side -->
<g id="node71" class="node">
<title>system_cpu08_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4518,-40.5C4518,-40.5 4574,-40.5 4574,-40.5 4580,-40.5 4586,-46.5 4586,-52.5 4586,-52.5 4586,-64.5 4586,-64.5 4586,-70.5 4580,-76.5 4574,-76.5 4574,-76.5 4518,-76.5 4518,-76.5 4512,-76.5 4506,-70.5 4506,-64.5 4506,-64.5 4506,-52.5 4506,-52.5 4506,-46.5 4512,-40.5 4518,-40.5"/>
<text text-anchor="middle" x="4546" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_dcache_mem_side -->
<g id="node73" class="node">
<title>system_cpu08_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4740,-40.5C4740,-40.5 4796,-40.5 4796,-40.5 4802,-40.5 4808,-46.5 4808,-52.5 4808,-52.5 4808,-64.5 4808,-64.5 4808,-70.5 4802,-76.5 4796,-76.5 4796,-76.5 4740,-76.5 4740,-76.5 4734,-76.5 4728,-70.5 4728,-64.5 4728,-64.5 4728,-52.5 4728,-52.5 4728,-46.5 4734,-40.5 4740,-40.5"/>
<text text-anchor="middle" x="4768" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_icache_port -->
<g id="node74" class="node">
<title>system_cpu09_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4904,-171.5C4904,-171.5 4966,-171.5 4966,-171.5 4972,-171.5 4978,-177.5 4978,-183.5 4978,-183.5 4978,-195.5 4978,-195.5 4978,-201.5 4972,-207.5 4966,-207.5 4966,-207.5 4904,-207.5 4904,-207.5 4898,-207.5 4892,-201.5 4892,-195.5 4892,-195.5 4892,-183.5 4892,-183.5 4892,-177.5 4898,-171.5 4904,-171.5"/>
<text text-anchor="middle" x="4935" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu09_icache_cpu_side -->
<g id="node78" class="node">
<title>system_cpu09_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4968.5,-40.5C4968.5,-40.5 5015.5,-40.5 5015.5,-40.5 5021.5,-40.5 5027.5,-46.5 5027.5,-52.5 5027.5,-52.5 5027.5,-64.5 5027.5,-64.5 5027.5,-70.5 5021.5,-76.5 5015.5,-76.5 5015.5,-76.5 4968.5,-76.5 4968.5,-76.5 4962.5,-76.5 4956.5,-70.5 4956.5,-64.5 4956.5,-64.5 4956.5,-52.5 4956.5,-52.5 4956.5,-46.5 4962.5,-40.5 4968.5,-40.5"/>
<text text-anchor="middle" x="4992" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_icache_port&#45;&gt;system_cpu09_icache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu09_icache_port&#45;&gt;system_cpu09_icache_cpu_side</title>
<path fill="none" stroke="black" d="M4942.57,-171.37C4952.19,-149.59 4968.92,-111.74 4980.22,-86.17"/>
<polygon fill="black" stroke="black" points="4983.56,-87.26 4984.4,-76.7 4977.16,-84.43 4983.56,-87.26"/>
</g>
<!-- system_cpu09_dcache_port -->
<g id="node75" class="node">
<title>system_cpu09_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5008.5,-171.5C5008.5,-171.5 5075.5,-171.5 5075.5,-171.5 5081.5,-171.5 5087.5,-177.5 5087.5,-183.5 5087.5,-183.5 5087.5,-195.5 5087.5,-195.5 5087.5,-201.5 5081.5,-207.5 5075.5,-207.5 5075.5,-207.5 5008.5,-207.5 5008.5,-207.5 5002.5,-207.5 4996.5,-201.5 4996.5,-195.5 4996.5,-195.5 4996.5,-183.5 4996.5,-183.5 4996.5,-177.5 5002.5,-171.5 5008.5,-171.5"/>
<text text-anchor="middle" x="5042" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu09_dcache_cpu_side -->
<g id="node80" class="node">
<title>system_cpu09_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5190.5,-40.5C5190.5,-40.5 5237.5,-40.5 5237.5,-40.5 5243.5,-40.5 5249.5,-46.5 5249.5,-52.5 5249.5,-52.5 5249.5,-64.5 5249.5,-64.5 5249.5,-70.5 5243.5,-76.5 5237.5,-76.5 5237.5,-76.5 5190.5,-76.5 5190.5,-76.5 5184.5,-76.5 5178.5,-70.5 5178.5,-64.5 5178.5,-64.5 5178.5,-52.5 5178.5,-52.5 5178.5,-46.5 5184.5,-40.5 5190.5,-40.5"/>
<text text-anchor="middle" x="5214" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_dcache_port&#45;&gt;system_cpu09_dcache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu09_dcache_port&#45;&gt;system_cpu09_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M5068.56,-171.38C5088.11,-158.54 5115.15,-140.28 5138,-123 5154.51,-110.52 5172.3,-95.73 5186.51,-83.57"/>
<polygon fill="black" stroke="black" points="5189.14,-85.93 5194.43,-76.75 5184.57,-80.63 5189.14,-85.93"/>
</g>
<!-- system_cpu09_dtb_walker_port -->
<g id="node76" class="node">
<title>system_cpu09_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M5272,-171.5C5272,-171.5 5302,-171.5 5302,-171.5 5308,-171.5 5314,-177.5 5314,-183.5 5314,-183.5 5314,-195.5 5314,-195.5 5314,-201.5 5308,-207.5 5302,-207.5 5302,-207.5 5272,-207.5 5272,-207.5 5266,-207.5 5260,-201.5 5260,-195.5 5260,-195.5 5260,-183.5 5260,-183.5 5260,-177.5 5266,-171.5 5272,-171.5"/>
<text text-anchor="middle" x="5287" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu09_itb_walker_port -->
<g id="node77" class="node">
<title>system_cpu09_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M5124,-171.5C5124,-171.5 5154,-171.5 5154,-171.5 5160,-171.5 5166,-177.5 5166,-183.5 5166,-183.5 5166,-195.5 5166,-195.5 5166,-201.5 5160,-207.5 5154,-207.5 5154,-207.5 5124,-207.5 5124,-207.5 5118,-207.5 5112,-201.5 5112,-195.5 5112,-195.5 5112,-183.5 5112,-183.5 5112,-177.5 5118,-171.5 5124,-171.5"/>
<text text-anchor="middle" x="5139" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu09_icache_mem_side -->
<g id="node79" class="node">
<title>system_cpu09_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5058,-40.5C5058,-40.5 5114,-40.5 5114,-40.5 5120,-40.5 5126,-46.5 5126,-52.5 5126,-52.5 5126,-64.5 5126,-64.5 5126,-70.5 5120,-76.5 5114,-76.5 5114,-76.5 5058,-76.5 5058,-76.5 5052,-76.5 5046,-70.5 5046,-64.5 5046,-64.5 5046,-52.5 5046,-52.5 5046,-46.5 5052,-40.5 5058,-40.5"/>
<text text-anchor="middle" x="5086" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_dcache_mem_side -->
<g id="node81" class="node">
<title>system_cpu09_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5280,-40.5C5280,-40.5 5336,-40.5 5336,-40.5 5342,-40.5 5348,-46.5 5348,-52.5 5348,-52.5 5348,-64.5 5348,-64.5 5348,-70.5 5342,-76.5 5336,-76.5 5336,-76.5 5280,-76.5 5280,-76.5 5274,-76.5 5268,-70.5 5268,-64.5 5268,-64.5 5268,-52.5 5268,-52.5 5268,-46.5 5274,-40.5 5280,-40.5"/>
<text text-anchor="middle" x="5308" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_icache_port -->
<g id="node82" class="node">
<title>system_cpu10_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5444,-171.5C5444,-171.5 5506,-171.5 5506,-171.5 5512,-171.5 5518,-177.5 5518,-183.5 5518,-183.5 5518,-195.5 5518,-195.5 5518,-201.5 5512,-207.5 5506,-207.5 5506,-207.5 5444,-207.5 5444,-207.5 5438,-207.5 5432,-201.5 5432,-195.5 5432,-195.5 5432,-183.5 5432,-183.5 5432,-177.5 5438,-171.5 5444,-171.5"/>
<text text-anchor="middle" x="5475" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu10_icache_cpu_side -->
<g id="node86" class="node">
<title>system_cpu10_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5508.5,-40.5C5508.5,-40.5 5555.5,-40.5 5555.5,-40.5 5561.5,-40.5 5567.5,-46.5 5567.5,-52.5 5567.5,-52.5 5567.5,-64.5 5567.5,-64.5 5567.5,-70.5 5561.5,-76.5 5555.5,-76.5 5555.5,-76.5 5508.5,-76.5 5508.5,-76.5 5502.5,-76.5 5496.5,-70.5 5496.5,-64.5 5496.5,-64.5 5496.5,-52.5 5496.5,-52.5 5496.5,-46.5 5502.5,-40.5 5508.5,-40.5"/>
<text text-anchor="middle" x="5532" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_icache_port&#45;&gt;system_cpu10_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu10_icache_port&#45;&gt;system_cpu10_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5482.57,-171.37C5492.19,-149.59 5508.92,-111.74 5520.22,-86.17"/>
<polygon fill="black" stroke="black" points="5523.56,-87.26 5524.4,-76.7 5517.16,-84.43 5523.56,-87.26"/>
</g>
<!-- system_cpu10_dcache_port -->
<g id="node83" class="node">
<title>system_cpu10_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5548.5,-171.5C5548.5,-171.5 5615.5,-171.5 5615.5,-171.5 5621.5,-171.5 5627.5,-177.5 5627.5,-183.5 5627.5,-183.5 5627.5,-195.5 5627.5,-195.5 5627.5,-201.5 5621.5,-207.5 5615.5,-207.5 5615.5,-207.5 5548.5,-207.5 5548.5,-207.5 5542.5,-207.5 5536.5,-201.5 5536.5,-195.5 5536.5,-195.5 5536.5,-183.5 5536.5,-183.5 5536.5,-177.5 5542.5,-171.5 5548.5,-171.5"/>
<text text-anchor="middle" x="5582" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu10_dcache_cpu_side -->
<g id="node88" class="node">
<title>system_cpu10_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5730.5,-40.5C5730.5,-40.5 5777.5,-40.5 5777.5,-40.5 5783.5,-40.5 5789.5,-46.5 5789.5,-52.5 5789.5,-52.5 5789.5,-64.5 5789.5,-64.5 5789.5,-70.5 5783.5,-76.5 5777.5,-76.5 5777.5,-76.5 5730.5,-76.5 5730.5,-76.5 5724.5,-76.5 5718.5,-70.5 5718.5,-64.5 5718.5,-64.5 5718.5,-52.5 5718.5,-52.5 5718.5,-46.5 5724.5,-40.5 5730.5,-40.5"/>
<text text-anchor="middle" x="5754" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_dcache_port&#45;&gt;system_cpu10_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu10_dcache_port&#45;&gt;system_cpu10_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M5608.56,-171.38C5628.11,-158.54 5655.15,-140.28 5678,-123 5694.51,-110.52 5712.3,-95.73 5726.51,-83.57"/>
<polygon fill="black" stroke="black" points="5729.14,-85.93 5734.43,-76.75 5724.57,-80.63 5729.14,-85.93"/>
</g>
<!-- system_cpu10_dtb_walker_port -->
<g id="node84" class="node">
<title>system_cpu10_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M5812,-171.5C5812,-171.5 5842,-171.5 5842,-171.5 5848,-171.5 5854,-177.5 5854,-183.5 5854,-183.5 5854,-195.5 5854,-195.5 5854,-201.5 5848,-207.5 5842,-207.5 5842,-207.5 5812,-207.5 5812,-207.5 5806,-207.5 5800,-201.5 5800,-195.5 5800,-195.5 5800,-183.5 5800,-183.5 5800,-177.5 5806,-171.5 5812,-171.5"/>
<text text-anchor="middle" x="5827" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu10_itb_walker_port -->
<g id="node85" class="node">
<title>system_cpu10_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M5664,-171.5C5664,-171.5 5694,-171.5 5694,-171.5 5700,-171.5 5706,-177.5 5706,-183.5 5706,-183.5 5706,-195.5 5706,-195.5 5706,-201.5 5700,-207.5 5694,-207.5 5694,-207.5 5664,-207.5 5664,-207.5 5658,-207.5 5652,-201.5 5652,-195.5 5652,-195.5 5652,-183.5 5652,-183.5 5652,-177.5 5658,-171.5 5664,-171.5"/>
<text text-anchor="middle" x="5679" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu10_icache_mem_side -->
<g id="node87" class="node">
<title>system_cpu10_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5598,-40.5C5598,-40.5 5654,-40.5 5654,-40.5 5660,-40.5 5666,-46.5 5666,-52.5 5666,-52.5 5666,-64.5 5666,-64.5 5666,-70.5 5660,-76.5 5654,-76.5 5654,-76.5 5598,-76.5 5598,-76.5 5592,-76.5 5586,-70.5 5586,-64.5 5586,-64.5 5586,-52.5 5586,-52.5 5586,-46.5 5592,-40.5 5598,-40.5"/>
<text text-anchor="middle" x="5626" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_dcache_mem_side -->
<g id="node89" class="node">
<title>system_cpu10_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5820,-40.5C5820,-40.5 5876,-40.5 5876,-40.5 5882,-40.5 5888,-46.5 5888,-52.5 5888,-52.5 5888,-64.5 5888,-64.5 5888,-70.5 5882,-76.5 5876,-76.5 5876,-76.5 5820,-76.5 5820,-76.5 5814,-76.5 5808,-70.5 5808,-64.5 5808,-64.5 5808,-52.5 5808,-52.5 5808,-46.5 5814,-40.5 5820,-40.5"/>
<text text-anchor="middle" x="5848" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_icache_port -->
<g id="node90" class="node">
<title>system_cpu11_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5984,-171.5C5984,-171.5 6046,-171.5 6046,-171.5 6052,-171.5 6058,-177.5 6058,-183.5 6058,-183.5 6058,-195.5 6058,-195.5 6058,-201.5 6052,-207.5 6046,-207.5 6046,-207.5 5984,-207.5 5984,-207.5 5978,-207.5 5972,-201.5 5972,-195.5 5972,-195.5 5972,-183.5 5972,-183.5 5972,-177.5 5978,-171.5 5984,-171.5"/>
<text text-anchor="middle" x="6015" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu11_icache_cpu_side -->
<g id="node94" class="node">
<title>system_cpu11_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6048.5,-40.5C6048.5,-40.5 6095.5,-40.5 6095.5,-40.5 6101.5,-40.5 6107.5,-46.5 6107.5,-52.5 6107.5,-52.5 6107.5,-64.5 6107.5,-64.5 6107.5,-70.5 6101.5,-76.5 6095.5,-76.5 6095.5,-76.5 6048.5,-76.5 6048.5,-76.5 6042.5,-76.5 6036.5,-70.5 6036.5,-64.5 6036.5,-64.5 6036.5,-52.5 6036.5,-52.5 6036.5,-46.5 6042.5,-40.5 6048.5,-40.5"/>
<text text-anchor="middle" x="6072" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_icache_port&#45;&gt;system_cpu11_icache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu11_icache_port&#45;&gt;system_cpu11_icache_cpu_side</title>
<path fill="none" stroke="black" d="M6022.57,-171.37C6032.19,-149.59 6048.92,-111.74 6060.22,-86.17"/>
<polygon fill="black" stroke="black" points="6063.56,-87.26 6064.4,-76.7 6057.16,-84.43 6063.56,-87.26"/>
</g>
<!-- system_cpu11_dcache_port -->
<g id="node91" class="node">
<title>system_cpu11_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6088.5,-171.5C6088.5,-171.5 6155.5,-171.5 6155.5,-171.5 6161.5,-171.5 6167.5,-177.5 6167.5,-183.5 6167.5,-183.5 6167.5,-195.5 6167.5,-195.5 6167.5,-201.5 6161.5,-207.5 6155.5,-207.5 6155.5,-207.5 6088.5,-207.5 6088.5,-207.5 6082.5,-207.5 6076.5,-201.5 6076.5,-195.5 6076.5,-195.5 6076.5,-183.5 6076.5,-183.5 6076.5,-177.5 6082.5,-171.5 6088.5,-171.5"/>
<text text-anchor="middle" x="6122" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu11_dcache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu11_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6270.5,-40.5C6270.5,-40.5 6317.5,-40.5 6317.5,-40.5 6323.5,-40.5 6329.5,-46.5 6329.5,-52.5 6329.5,-52.5 6329.5,-64.5 6329.5,-64.5 6329.5,-70.5 6323.5,-76.5 6317.5,-76.5 6317.5,-76.5 6270.5,-76.5 6270.5,-76.5 6264.5,-76.5 6258.5,-70.5 6258.5,-64.5 6258.5,-64.5 6258.5,-52.5 6258.5,-52.5 6258.5,-46.5 6264.5,-40.5 6270.5,-40.5"/>
<text text-anchor="middle" x="6294" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_dcache_port&#45;&gt;system_cpu11_dcache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu11_dcache_port&#45;&gt;system_cpu11_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M6148.56,-171.38C6168.11,-158.54 6195.15,-140.28 6218,-123 6234.51,-110.52 6252.3,-95.73 6266.51,-83.57"/>
<polygon fill="black" stroke="black" points="6269.14,-85.93 6274.43,-76.75 6264.57,-80.63 6269.14,-85.93"/>
</g>
<!-- system_cpu11_dtb_walker_port -->
<g id="node92" class="node">
<title>system_cpu11_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M6352,-171.5C6352,-171.5 6382,-171.5 6382,-171.5 6388,-171.5 6394,-177.5 6394,-183.5 6394,-183.5 6394,-195.5 6394,-195.5 6394,-201.5 6388,-207.5 6382,-207.5 6382,-207.5 6352,-207.5 6352,-207.5 6346,-207.5 6340,-201.5 6340,-195.5 6340,-195.5 6340,-183.5 6340,-183.5 6340,-177.5 6346,-171.5 6352,-171.5"/>
<text text-anchor="middle" x="6367" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu11_itb_walker_port -->
<g id="node93" class="node">
<title>system_cpu11_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M6204,-171.5C6204,-171.5 6234,-171.5 6234,-171.5 6240,-171.5 6246,-177.5 6246,-183.5 6246,-183.5 6246,-195.5 6246,-195.5 6246,-201.5 6240,-207.5 6234,-207.5 6234,-207.5 6204,-207.5 6204,-207.5 6198,-207.5 6192,-201.5 6192,-195.5 6192,-195.5 6192,-183.5 6192,-183.5 6192,-177.5 6198,-171.5 6204,-171.5"/>
<text text-anchor="middle" x="6219" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu11_icache_mem_side -->
<g id="node95" class="node">
<title>system_cpu11_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6138,-40.5C6138,-40.5 6194,-40.5 6194,-40.5 6200,-40.5 6206,-46.5 6206,-52.5 6206,-52.5 6206,-64.5 6206,-64.5 6206,-70.5 6200,-76.5 6194,-76.5 6194,-76.5 6138,-76.5 6138,-76.5 6132,-76.5 6126,-70.5 6126,-64.5 6126,-64.5 6126,-52.5 6126,-52.5 6126,-46.5 6132,-40.5 6138,-40.5"/>
<text text-anchor="middle" x="6166" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_dcache_mem_side -->
<g id="node97" class="node">
<title>system_cpu11_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6360,-40.5C6360,-40.5 6416,-40.5 6416,-40.5 6422,-40.5 6428,-46.5 6428,-52.5 6428,-52.5 6428,-64.5 6428,-64.5 6428,-70.5 6422,-76.5 6416,-76.5 6416,-76.5 6360,-76.5 6360,-76.5 6354,-76.5 6348,-70.5 6348,-64.5 6348,-64.5 6348,-52.5 6348,-52.5 6348,-46.5 6354,-40.5 6360,-40.5"/>
<text text-anchor="middle" x="6388" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu00_dtb_walker_port -->
<g id="edge29" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu00_dtb_walker_port</title>
<path fill="none" stroke="black" d="M3481.79,-379.3C3047.69,-377.92 558.59,-368.98 528,-346 484.25,-313.14 479.82,-240.78 480.24,-207.66"/>
<polygon fill="black" stroke="black" points="3481.94,-382.8 3491.96,-379.34 3481.97,-375.8 3481.94,-382.8"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu00_itb_walker_port -->
<g id="edge28" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu00_itb_walker_port</title>
<path fill="none" stroke="black" d="M3481.66,-379.32C3035.64,-378.01 420.64,-369.34 388,-346 342.69,-313.61 334.48,-240.67 333.15,-207.5"/>
<polygon fill="black" stroke="black" points="3481.78,-382.82 3491.79,-379.35 3481.8,-375.82 3481.78,-382.82"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu00_icache_mem_side -->
<g id="edge26" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu00_icache_mem_side</title>
<path fill="none" stroke="black" d="M3481.6,-379.37C3047.6,-378.41 566.05,-371.82 538,-346 506.63,-317.13 549.31,-185.96 520,-155 453.88,-85.17 394.21,-161.31 306,-123 280.95,-112.12 257.09,-91.35 242.05,-76.53"/>
<polygon fill="black" stroke="black" points="3481.76,-382.87 3491.77,-379.39 3481.77,-375.87 3481.76,-382.87"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu00_dcache_mem_side -->
<g id="edge27" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu00_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3481.73,-379.36C3049.98,-378.33 588.1,-371.34 560,-346 528.27,-317.39 556.01,-193.74 538,-155 522.92,-122.57 492.49,-94 471.2,-76.75"/>
<polygon fill="black" stroke="black" points="3481.84,-382.86 3491.85,-379.38 3481.86,-375.86 3481.84,-382.86"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu01_dtb_walker_port -->
<g id="edge33" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu01_dtb_walker_port</title>
<path fill="none" stroke="black" d="M3481.85,-379.67C3097.79,-380.57 1117.65,-383.39 1068,-346 1024.29,-313.09 1019.84,-240.76 1020.24,-207.65"/>
<polygon fill="black" stroke="black" points="3481.96,-383.17 3491.96,-379.65 3481.95,-376.17 3481.96,-383.17"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu01_itb_walker_port -->
<g id="edge32" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu01_itb_walker_port</title>
<path fill="none" stroke="black" d="M3481.77,-379.69C3084.9,-380.72 981.53,-384.36 928,-346 882.85,-313.64 874.54,-241.03 873.17,-207.75"/>
<polygon fill="black" stroke="black" points="3481.93,-383.19 3491.93,-379.66 3481.92,-376.19 3481.93,-383.19"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu01_icache_mem_side -->
<g id="edge30" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu01_icache_mem_side</title>
<path fill="none" stroke="black" d="M3481.67,-379.21C3095.48,-377.39 1100.75,-367 1078,-346 1046.67,-317.09 1089.31,-185.96 1060,-155 993.88,-85.17 934.21,-161.31 846,-123 820.95,-112.12 797.09,-91.35 782.05,-76.53"/>
<polygon fill="black" stroke="black" points="3481.81,-382.71 3491.83,-379.26 3481.84,-375.71 3481.81,-382.71"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu01_dcache_mem_side -->
<g id="edge31" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu01_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3481.63,-379.19C3097.42,-377.3 1122.75,-366.56 1100,-346 1068.3,-317.35 1096.01,-193.74 1078,-155 1062.92,-122.57 1032.49,-94 1011.2,-76.75"/>
<polygon fill="black" stroke="black" points="3481.72,-382.69 3491.74,-379.24 3481.76,-375.69 3481.72,-382.69"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu02_dtb_walker_port -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu02_dtb_walker_port</title>
<path fill="none" stroke="black" d="M3481.38,-379.42C3149.03,-378.89 1646.19,-374.87 1608,-346 1564.35,-313.01 1559.87,-240.72 1560.25,-207.64"/>
<polygon fill="black" stroke="black" points="3481.78,-382.92 3491.79,-379.44 3481.8,-375.92 3481.78,-382.92"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu02_itb_walker_port -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu02_itb_walker_port</title>
<path fill="none" stroke="black" d="M3481.8,-379.47C3136.07,-379.16 1509.88,-376.12 1468,-346 1422.9,-313.56 1414.57,-240.99 1413.18,-207.74"/>
<polygon fill="black" stroke="black" points="3481.89,-382.97 3491.89,-379.47 3481.89,-375.97 3481.89,-382.97"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu02_icache_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu02_icache_mem_side</title>
<path fill="none" stroke="black" d="M3481.6,-379.55C3150.4,-379.66 1652.95,-378.37 1618,-346 1586.72,-317.03 1629.31,-185.96 1600,-155 1533.88,-85.17 1474.21,-161.31 1386,-123 1360.95,-112.12 1337.09,-91.35 1322.05,-76.53"/>
<polygon fill="black" stroke="black" points="3481.98,-383.05 3491.97,-379.55 3481.97,-376.05 3481.98,-383.05"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu02_dcache_mem_side -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu02_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3481.55,-379.52C3152.58,-379.5 1674.85,-377.62 1640,-346 1608.36,-317.29 1636.01,-193.74 1618,-155 1602.92,-122.57 1572.49,-94 1551.2,-76.75"/>
<polygon fill="black" stroke="black" points="3481.85,-383.02 3491.85,-379.52 3481.85,-376.02 3481.85,-383.02"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu03_dtb_walker_port -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu03_dtb_walker_port</title>
<path fill="none" stroke="black" d="M3481.88,-378.98C3211.22,-376.66 2174.87,-366.45 2148,-346 2104.46,-312.86 2099.92,-240.65 2100.27,-207.61"/>
<polygon fill="black" stroke="black" points="3481.9,-382.48 3491.93,-379.07 3481.96,-375.48 3481.9,-382.48"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu03_itb_walker_port -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu03_itb_walker_port</title>
<path fill="none" stroke="black" d="M3481.74,-379.09C3194.19,-377.14 2038.31,-367.93 2008,-346 1962.99,-313.44 1954.61,-240.93 1953.2,-207.71"/>
<polygon fill="black" stroke="black" points="3481.98,-382.59 3492,-379.16 3482.02,-375.59 3481.98,-382.59"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu03_icache_mem_side -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu03_icache_mem_side</title>
<path fill="none" stroke="black" d="M3481.78,-379.1C3211.9,-377.28 2182.5,-368.85 2158,-346 2126.82,-316.93 2169.31,-185.96 2140,-155 2073.88,-85.17 2014.21,-161.31 1926,-123 1900.95,-112.12 1877.09,-91.35 1862.05,-76.53"/>
<polygon fill="black" stroke="black" points="3481.78,-382.6 3491.81,-379.17 3481.83,-375.6 3481.78,-382.6"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu03_dcache_mem_side -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu03_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3481.52,-379.06C3214.01,-377.09 2204.3,-368.21 2180,-346 2148.46,-317.18 2176.01,-193.74 2158,-155 2142.92,-122.57 2112.49,-94 2091.2,-76.75"/>
<polygon fill="black" stroke="black" points="3481.82,-382.56 3491.84,-379.14 3481.87,-375.56 3481.82,-382.56"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu04_dtb_walker_port -->
<g id="edge45" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu04_dtb_walker_port</title>
<path fill="none" stroke="black" d="M3481.66,-379.01C3287.58,-377.29 2719.26,-370.17 2688,-346 2644.71,-312.53 2640.04,-240.49 2640.32,-207.56"/>
<polygon fill="black" stroke="black" points="3481.69,-382.51 3491.72,-379.1 3481.75,-375.52 3481.69,-382.51"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu04_itb_walker_port -->
<g id="edge44" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu04_itb_walker_port</title>
<path fill="none" stroke="black" d="M3481.71,-379.32C3266.94,-378.47 2585.67,-373.59 2548,-346 2503.18,-313.17 2494.71,-240.8 2493.23,-207.67"/>
<polygon fill="black" stroke="black" points="3481.87,-382.82 3491.88,-379.36 3481.9,-375.82 3481.87,-382.82"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu04_icache_mem_side -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu04_icache_mem_side</title>
<path fill="none" stroke="black" d="M3481.57,-379.25C3288.51,-378.19 2726.33,-372.83 2698,-346 2667.04,-316.69 2709.31,-185.96 2680,-155 2613.88,-85.17 2554.21,-161.31 2466,-123 2440.95,-112.12 2417.09,-91.35 2402.05,-76.53"/>
<polygon fill="black" stroke="black" points="3481.83,-382.75 3491.84,-379.3 3481.86,-375.75 3481.83,-382.75"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu04_dcache_mem_side -->
<g id="edge43" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu04_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3481.62,-379.15C3292.11,-377.83 2747.77,-371.79 2720,-346 2688.69,-316.93 2716.01,-193.74 2698,-155 2682.92,-122.57 2652.49,-94 2631.2,-76.75"/>
<polygon fill="black" stroke="black" points="3481.69,-382.65 3491.71,-379.22 3481.74,-375.65 3481.69,-382.65"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu05_dtb_walker_port -->
<g id="edge49" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu05_dtb_walker_port</title>
<path fill="none" stroke="black" d="M3481.72,-376.5C3394.45,-371.87 3247.11,-361.81 3228,-346 3185.95,-311.22 3180.62,-240.17 3180.52,-207.56"/>
<polygon fill="black" stroke="black" points="3481.62,-380 3491.79,-377.03 3481.99,-373.01 3481.62,-380"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu05_itb_walker_port -->
<g id="edge48" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu05_itb_walker_port</title>
<path fill="none" stroke="black" d="M3481.77,-378.65C3363.06,-376.52 3118.56,-369.32 3088,-346 3043.84,-312.3 3035.02,-240.37 3033.34,-207.51"/>
<polygon fill="black" stroke="black" points="3481.76,-382.15 3491.82,-378.82 3481.88,-375.15 3481.76,-382.15"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu05_icache_mem_side -->
<g id="edge46" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu05_icache_mem_side</title>
<path fill="none" stroke="black" d="M3481.65,-376.78C3396.4,-372.53 3254.76,-363 3238,-346 3208.07,-315.64 3249.31,-185.96 3220,-155 3153.88,-85.17 3094.21,-161.31 3006,-123 2980.95,-112.12 2957.09,-91.35 2942.05,-76.53"/>
<polygon fill="black" stroke="black" points="3481.6,-380.28 3491.76,-377.27 3481.94,-373.29 3481.6,-380.28"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu05_dcache_mem_side -->
<g id="edge47" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu05_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3481.41,-376.12C3401.88,-371.33 3275.36,-361.39 3260,-346 3229.82,-315.76 3256.01,-193.74 3238,-155 3222.92,-122.57 3192.49,-94 3171.2,-76.75"/>
<polygon fill="black" stroke="black" points="3481.64,-379.64 3491.83,-376.74 3482.05,-372.65 3481.64,-379.64"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu06_dtb_walker_port -->
<g id="edge53" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu06_dtb_walker_port</title>
<path fill="none" stroke="black" d="M3599.63,-357.03C3604.17,-353.77 3608.4,-350.1 3612,-346 3648.09,-304.9 3660.94,-238.57 3665.14,-207.53"/>
<polygon fill="black" stroke="black" points="3597.7,-354.11 3591.18,-362.46 3601.48,-360 3597.7,-354.11"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu06_itb_walker_port -->
<g id="edge52" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu06_itb_walker_port</title>
<path fill="none" stroke="black" d="M3546,-352.16C3546,-312.61 3546,-240.59 3546,-207.7"/>
<polygon fill="black" stroke="black" points="3542.5,-352.39 3546,-362.39 3549.5,-352.39 3542.5,-352.39"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu06_icache_mem_side -->
<g id="edge50" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu06_icache_mem_side</title>
<path fill="none" stroke="black" d="M3591.77,-358.95C3597.49,-356.99 3603.32,-355.26 3609,-354 3625.4,-350.35 3748.44,-358.19 3760,-346 3789.21,-315.2 3787.7,-187.16 3760,-155 3728.61,-118.57 3590.11,-142.15 3546,-123 3520.95,-112.12 3497.09,-91.35 3482.05,-76.53"/>
<polygon fill="black" stroke="black" points="3590.5,-355.69 3582.32,-362.43 3592.91,-362.26 3590.5,-355.69"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu06_dcache_mem_side -->
<g id="edge51" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu06_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3591.77,-358.92C3597.48,-356.96 3603.32,-355.25 3609,-354 3627.04,-350.04 3762.26,-359.37 3775,-346 3804.28,-315.27 3790.33,-194.58 3775,-155 3762.29,-122.16 3732.44,-93.68 3711.27,-76.57"/>
<polygon fill="black" stroke="black" points="3590.49,-355.66 3582.31,-362.39 3592.91,-362.23 3590.49,-355.66"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu07_dtb_walker_port -->
<g id="edge57" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu07_dtb_walker_port</title>
<path fill="none" stroke="black" d="M3591.28,-358.88C3597.15,-356.9 3603.15,-355.18 3609,-354 3623.79,-351.01 4139.75,-354.8 4152,-346 4197.12,-313.6 4205.44,-241 4206.82,-207.74"/>
<polygon fill="black" stroke="black" points="3589.78,-355.71 3581.6,-362.44 3592.2,-362.28 3589.78,-355.71"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu07_itb_walker_port -->
<g id="edge56" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu07_itb_walker_port</title>
<path fill="none" stroke="black" d="M3591.29,-358.91C3597.15,-356.92 3603.15,-355.2 3609,-354 3631.81,-349.33 4010.14,-360.94 4028,-346 4068.86,-311.83 4065.66,-240.47 4061.67,-207.67"/>
<polygon fill="black" stroke="black" points="3589.79,-355.73 3581.61,-362.47 3592.2,-362.3 3589.79,-355.73"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu07_icache_mem_side -->
<g id="edge54" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu07_icache_mem_side</title>
<path fill="none" stroke="black" d="M3591.28,-358.87C3597.14,-356.88 3603.15,-355.18 3609,-354 3627.82,-350.22 4286.51,-359.65 4300,-346 4329.84,-315.81 4327.7,-187.16 4300,-155 4268.61,-118.57 4130.11,-142.15 4086,-123 4060.95,-112.12 4037.09,-91.35 4022.05,-76.53"/>
<polygon fill="black" stroke="black" points="3589.78,-355.69 3581.6,-362.42 3592.19,-362.26 3589.78,-355.69"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu07_dcache_mem_side -->
<g id="edge55" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu07_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3591.28,-358.86C3597.14,-356.88 3603.14,-355.17 3609,-354 3628.23,-350.14 4301.21,-359.95 4315,-346 4344.84,-315.82 4330.33,-194.58 4315,-155 4302.29,-122.16 4272.44,-93.68 4251.27,-76.57"/>
<polygon fill="black" stroke="black" points="3589.78,-355.69 3581.6,-362.42 3592.19,-362.26 3589.78,-355.69"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu08_dtb_walker_port -->
<g id="edge61" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu08_dtb_walker_port</title>
<path fill="none" stroke="black" d="M3591.28,-358.84C3597.14,-356.86 3603.14,-355.16 3609,-354 3623.75,-351.07 4679.75,-354.73 4692,-346 4737.36,-313.68 4745.54,-240.71 4746.86,-207.52"/>
<polygon fill="black" stroke="black" points="3589.78,-355.66 3581.59,-362.39 3592.19,-362.24 3589.78,-355.66"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu08_itb_walker_port -->
<g id="edge60" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu08_itb_walker_port</title>
<path fill="none" stroke="black" d="M3591.28,-358.85C3597.14,-356.87 3603.14,-355.17 3609,-354 3622.06,-351.4 4557.74,-354.49 4568,-346 4609.04,-312.05 4605.75,-240.58 4601.7,-207.71"/>
<polygon fill="black" stroke="black" points="3589.78,-355.67 3581.59,-362.4 3592.19,-362.24 3589.78,-355.67"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu08_icache_mem_side -->
<g id="edge58" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu08_icache_mem_side</title>
<path fill="none" stroke="black" d="M3591.27,-358.84C3597.14,-356.86 3603.14,-355.16 3609,-354 3625.77,-350.68 4827.95,-358.13 4840,-346 4869.92,-315.89 4867.7,-187.16 4840,-155 4808.61,-118.57 4670.11,-142.15 4626,-123 4600.95,-112.12 4577.09,-91.35 4562.05,-76.53"/>
<polygon fill="black" stroke="black" points="3589.78,-355.66 3581.59,-362.38 3592.18,-362.23 3589.78,-355.66"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu08_dcache_mem_side -->
<g id="edge59" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu08_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3591.27,-358.84C3597.14,-356.86 3603.14,-355.16 3609,-354 3625.98,-350.64 4842.8,-358.28 4855,-346 4884.92,-315.89 4870.33,-194.58 4855,-155 4842.29,-122.16 4812.44,-93.68 4791.27,-76.57"/>
<polygon fill="black" stroke="black" points="3589.78,-355.66 3581.59,-362.38 3592.18,-362.23 3589.78,-355.66"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu09_dtb_walker_port -->
<g id="edge65" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu09_dtb_walker_port</title>
<path fill="none" stroke="black" d="M3591.27,-358.83C3597.14,-356.85 3603.14,-355.16 3609,-354 3631.12,-349.64 5213.63,-359.06 5232,-346 5277.4,-313.73 5285.56,-240.74 5286.86,-207.52"/>
<polygon fill="black" stroke="black" points="3589.78,-355.65 3581.59,-362.37 3592.18,-362.22 3589.78,-355.65"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu09_itb_walker_port -->
<g id="edge64" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu09_itb_walker_port</title>
<path fill="none" stroke="black" d="M3591.27,-358.83C3597.14,-356.85 3603.14,-355.16 3609,-354 3629.43,-349.97 5091.94,-359.25 5108,-346 5149.09,-312.11 5145.78,-240.61 5141.71,-207.72"/>
<polygon fill="black" stroke="black" points="3589.78,-355.65 3581.59,-362.38 3592.18,-362.22 3589.78,-355.65"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu09_icache_mem_side -->
<g id="edge62" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu09_icache_mem_side</title>
<path fill="none" stroke="black" d="M3591.27,-358.83C3597.14,-356.85 3603.14,-355.15 3609,-354 3621.07,-351.62 5371.32,-354.72 5380,-346 5409.94,-315.92 5407.7,-187.16 5380,-155 5348.61,-118.57 5210.11,-142.15 5166,-123 5140.95,-112.12 5117.09,-91.35 5102.05,-76.53"/>
<polygon fill="black" stroke="black" points="3589.78,-355.65 3581.59,-362.37 3592.18,-362.22 3589.78,-355.65"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu09_dcache_mem_side -->
<g id="edge63" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu09_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3591.27,-358.83C3597.14,-356.85 3603.14,-355.15 3609,-354 3621.17,-351.6 5386.25,-354.79 5395,-346 5424.95,-315.92 5410.33,-194.58 5395,-155 5382.29,-122.16 5352.44,-93.68 5331.27,-76.57"/>
<polygon fill="black" stroke="black" points="3589.78,-355.65 3581.59,-362.37 3592.18,-362.22 3589.78,-355.65"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu10_dtb_walker_port -->
<g id="edge69" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu10_dtb_walker_port</title>
<path fill="none" stroke="black" d="M3591.05,-358.9C3596.98,-356.89 3603.07,-355.17 3609,-354 3623.74,-351.1 5759.75,-354.69 5772,-346 5817.42,-313.76 5825.57,-240.75 5826.87,-207.53"/>
<polygon fill="black" stroke="black" points="3589.43,-355.76 3581.25,-362.5 3591.85,-362.33 3589.43,-355.76"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu10_itb_walker_port -->
<g id="edge68" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu10_itb_walker_port</title>
<path fill="none" stroke="black" d="M3591.05,-358.9C3596.98,-356.89 3603.07,-355.17 3609,-354 3622.89,-351.27 5637.07,-355 5648,-346 5689.12,-312.14 5685.79,-240.62 5681.71,-207.72"/>
<polygon fill="black" stroke="black" points="3589.43,-355.76 3581.25,-362.5 3591.85,-362.33 3589.43,-355.76"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu10_icache_mem_side -->
<g id="edge66" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu10_icache_mem_side</title>
<path fill="none" stroke="black" d="M3591.05,-358.89C3596.98,-356.89 3603.07,-355.17 3609,-354 3624.75,-350.91 5908.67,-357.37 5920,-346 5949.96,-315.94 5947.7,-187.16 5920,-155 5888.61,-118.57 5750.11,-142.15 5706,-123 5680.95,-112.12 5657.09,-91.35 5642.05,-76.53"/>
<polygon fill="black" stroke="black" points="3589.43,-355.76 3581.25,-362.5 3591.85,-362.33 3589.43,-355.76"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu10_dcache_mem_side -->
<g id="edge67" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu10_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3591.05,-358.89C3596.98,-356.89 3603.07,-355.17 3609,-354 3624.85,-350.89 5923.6,-357.44 5935,-346 5964.96,-315.94 5950.33,-194.58 5935,-155 5922.29,-122.16 5892.44,-93.68 5871.27,-76.57"/>
<polygon fill="black" stroke="black" points="3589.43,-355.76 3581.25,-362.5 3591.85,-362.33 3589.43,-355.76"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu11_dtb_walker_port -->
<g id="edge73" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu11_dtb_walker_port</title>
<path fill="none" stroke="black" d="M3591.05,-358.89C3596.98,-356.88 3603.07,-355.16 3609,-354 3627.42,-350.39 6296.69,-356.86 6312,-346 6357.43,-313.78 6365.58,-240.76 6366.87,-207.53"/>
<polygon fill="black" stroke="black" points="3589.43,-355.76 3581.25,-362.49 3591.85,-362.33 3589.43,-355.76"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu11_itb_walker_port -->
<g id="edge72" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu11_itb_walker_port</title>
<path fill="none" stroke="black" d="M3591.05,-358.89C3596.98,-356.89 3603.07,-355.16 3609,-354 3626.57,-350.55 6174.17,-357.38 6188,-346 6229.13,-312.15 6225.79,-240.63 6221.71,-207.73"/>
<polygon fill="black" stroke="black" points="3589.43,-355.76 3581.25,-362.49 3591.85,-362.33 3589.43,-355.76"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu11_icache_mem_side -->
<g id="edge70" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu11_icache_mem_side</title>
<path fill="none" stroke="black" d="M3591.05,-358.89C3596.98,-356.88 3603.07,-355.16 3609,-354 3628.43,-350.19 6446.02,-360.02 6460,-346 6489.97,-315.95 6487.7,-187.16 6460,-155 6428.61,-118.57 6290.11,-142.15 6246,-123 6220.95,-112.12 6197.09,-91.35 6182.05,-76.53"/>
<polygon fill="black" stroke="black" points="3589.43,-355.76 3581.25,-362.49 3591.85,-362.33 3589.43,-355.76"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu11_dcache_mem_side -->
<g id="edge71" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu11_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3591.05,-358.89C3596.98,-356.88 3603.07,-355.16 3609,-354 3628.53,-350.17 6460.95,-360.09 6475,-346 6504.97,-315.95 6490.33,-194.58 6475,-155 6462.29,-122.16 6432.44,-93.68 6411.27,-76.57"/>
<polygon fill="black" stroke="black" points="3589.43,-355.76 3581.25,-362.49 3591.85,-362.33 3589.43,-355.76"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node99" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3630,-362.5C3630,-362.5 3724,-362.5 3724,-362.5 3730,-362.5 3736,-368.5 3736,-374.5 3736,-374.5 3736,-386.5 3736,-386.5 3736,-392.5 3730,-398.5 3724,-398.5 3724,-398.5 3630,-398.5 3630,-398.5 3624,-398.5 3618,-392.5 3618,-386.5 3618,-386.5 3618,-374.5 3618,-374.5 3618,-368.5 3624,-362.5 3630,-362.5"/>
<text text-anchor="middle" x="3677" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node100" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M6524,-171.5C6524,-171.5 6554,-171.5 6554,-171.5 6560,-171.5 6566,-177.5 6566,-183.5 6566,-183.5 6566,-195.5 6566,-195.5 6566,-201.5 6560,-207.5 6554,-207.5 6554,-207.5 6524,-207.5 6524,-207.5 6518,-207.5 6512,-201.5 6512,-195.5 6512,-195.5 6512,-183.5 6512,-183.5 6512,-177.5 6518,-171.5 6524,-171.5"/>
<text text-anchor="middle" x="6539" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge74" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M3736.26,-379.28C4139.91,-377.76 6469.78,-368.01 6498,-346 6536.7,-315.81 6541.58,-253.75 6540.84,-217.83"/>
<polygon fill="black" stroke="black" points="6544.33,-217.45 6540.47,-207.58 6537.34,-217.71 6544.33,-217.45"/>
</g>
</g>
</svg>
