0.7
2020.2
Jun 10 2021
19:45:28
/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v,1749639499,verilog,,,,Compute;Controller;Counter;Counter_0;Datapath;IntegralImage;Memory;Regn;Regn_1;Regn_2;Regn_3;glbl,,,,,,,,
/home/hieu/workspace/vhdl_pj_end/tb.vhd,1749639108,vhdl,,,,tb_integralimage,,,,,,,,
