<stg><name>applyMixer_hls<3>_Pipeline_VITIS_LOOP_61_1</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="66" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="66" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="66" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
newFuncRoot:4 %sext_ln61_read = read i65 @_ssdm_op_Read.ap_auto.i65, i65 %sext_ln61

]]></Node>
<StgValue><ssdm name="sext_ln61_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="66" op_0_bw="65">
<![CDATA[
newFuncRoot:5 %sext_ln61_cast = sext i65 %sext_ln61_read

]]></Node>
<StgValue><ssdm name="sext_ln61_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln61 = store i7 0, i7 %n

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="66" op_1_bw="66">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i66 0, i66 %empty_56

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="66" op_1_bw="66">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i66 5600919740058903545, i66 %empty_55

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="66" op_1_bw="66">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i66 %sext_ln61_cast, i66 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="66" op_0_bw="66" op_1_bw="0">
<![CDATA[
for.body.i.i:0 %p_load6 = load i66 %empty_55

]]></Node>
<StgValue><ssdm name="p_load6"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="66" op_0_bw="66" op_1_bw="0">
<![CDATA[
for.body.i.i:1 %p_load = load i66 %empty_56

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body.i.i:2 %n_1 = load i7 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="65" op_0_bw="66">
<![CDATA[
for.body.i.i:3 %trunc_ln61 = trunc i66 %p_load6

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="65" op_0_bw="66">
<![CDATA[
for.body.i.i:4 %trunc_ln61_1 = trunc i66 %p_load

]]></Node>
<StgValue><ssdm name="trunc_ln61_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i.i:5 %icmp_ln61 = icmp_eq  i7 %n_1, i7 66

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i.i:6 %add_ln61 = add i7 %n_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i:7 %br_ln61 = br i1 %icmp_ln61, void %for.body.i.split_ifconv.i, void %generic_sincos<64, 24>.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="7">
<![CDATA[
for.body.i.split_ifconv.i:1 %zext_ln61 = zext i7 %n_1

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="66" op_0_bw="7">
<![CDATA[
for.body.i.split_ifconv.i:6 %zext_ln71 = zext i7 %n_1

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
for.body.i.split_ifconv.i:7 %x_s = ashr i66 %p_load6, i66 %zext_ln71

]]></Node>
<StgValue><ssdm name="x_s"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
for.body.i.split_ifconv.i:8 %y_s = ashr i66 %p_load, i66 %zext_ln71

]]></Node>
<StgValue><ssdm name="y_s"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="126" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv.i:9 %circ_table_arctan_1289_addr = getelementptr i126 %circ_table_arctan_1289, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="circ_table_arctan_1289_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="126" op_0_bw="7">
<![CDATA[
for.body.i.split_ifconv.i:10 %circ_table_arctan_1289_load = load i7 %circ_table_arctan_1289_addr

]]></Node>
<StgValue><ssdm name="circ_table_arctan_1289_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split_ifconv.i:22 %store_ln61 = store i7 %add_ln61, i7 %n

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="65">
<![CDATA[
generic_sincos<64, 24>.exit.exitStub:0 %write_ln61 = write void @_ssdm_op_Write.ap_auto.i65P0A, i65 %p_out, i65 %trunc_ln61_1

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="65">
<![CDATA[
generic_sincos<64, 24>.exit.exitStub:1 %write_ln61 = write void @_ssdm_op_Write.ap_auto.i65P0A, i65 %p_out1, i65 %trunc_ln61

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
generic_sincos<64, 24>.exit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="66" op_0_bw="66" op_1_bw="0">
<![CDATA[
for.body.i.split_ifconv.i:0 %p_load7 = load i66 %empty

]]></Node>
<StgValue><ssdm name="p_load7"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv.i:5 %d = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %p_load7, i32 65

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="126" op_0_bw="7">
<![CDATA[
for.body.i.split_ifconv.i:10 %circ_table_arctan_1289_load = load i7 %circ_table_arctan_1289_addr

]]></Node>
<StgValue><ssdm name="circ_table_arctan_1289_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="63" op_0_bw="63" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split_ifconv.i:11 %tmp_s = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %circ_table_arctan_1289_load, i32 63, i32 125

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
for.body.i.split_ifconv.i:13 %add_ln76 = add i66 %p_load6, i66 %y_s

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
for.body.i.split_ifconv.i:14 %sub_ln77 = sub i66 %p_load, i66 %x_s

]]></Node>
<StgValue><ssdm name="sub_ln77"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
for.body.i.split_ifconv.i:16 %sub_ln81 = sub i66 %p_load6, i66 %y_s

]]></Node>
<StgValue><ssdm name="sub_ln81"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
for.body.i.split_ifconv.i:17 %add_ln82 = add i66 %x_s, i66 %p_load

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="66" op_0_bw="1" op_1_bw="66" op_2_bw="66">
<![CDATA[
for.body.i.split_ifconv.i:19 %tx = select i1 %d, i66 %add_ln76, i66 %sub_ln81

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="66" op_0_bw="1" op_1_bw="66" op_2_bw="66">
<![CDATA[
for.body.i.split_ifconv.i:20 %ty = select i1 %d, i66 %sub_ln77, i66 %add_ln82

]]></Node>
<StgValue><ssdm name="ty"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="66" op_1_bw="66" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split_ifconv.i:23 %store_ln68 = store i66 %ty, i66 %empty_56

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="66" op_1_bw="66" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split_ifconv.i:24 %store_ln68 = store i66 %tx, i66 %empty_55

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split_ifconv.i:2 %specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.split_ifconv.i:3 %speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 66, i64 66, i64 66

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln61"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split_ifconv.i:4 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="66" op_0_bw="63">
<![CDATA[
for.body.i.split_ifconv.i:12 %zext_ln73 = zext i63 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
for.body.i.split_ifconv.i:15 %add_ln78 = add i66 %zext_ln73, i66 %p_load7

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
for.body.i.split_ifconv.i:18 %sub_ln83 = sub i66 %p_load7, i66 %zext_ln73

]]></Node>
<StgValue><ssdm name="sub_ln83"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="66" op_0_bw="1" op_1_bw="66" op_2_bw="66">
<![CDATA[
for.body.i.split_ifconv.i:21 %tz = select i1 %d, i66 %add_ln78, i66 %sub_ln83

]]></Node>
<StgValue><ssdm name="tz"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="66" op_1_bw="66" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split_ifconv.i:25 %store_ln68 = store i66 %tz, i66 %empty

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.split_ifconv.i:26 %br_ln61 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
