{
  "Top": "flashattn",
  "RtlTop": "flashattn",
  "RtlPrefix": "",
  "RtlSubPrefix": "flashattn_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Q_tile_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "Q_tile_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "K_tile_in": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "K_tile_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "V_tile_in": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "V_tile_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "O_tile_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<hls::axis<float, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "O_tile_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none",
      "config_interface -s_axilite_data64=1"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "flashattn"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "6530",
    "Latency": "6529"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "flashattn",
    "Version": "1.0",
    "DisplayName": "Flashattn",
    "Revision": "2114035711",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_flashattn_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/flashattn.h.cpp",
      "..\/..\/flashattn.cpp"
    ],
    "TestBench": [
      "..\/..\/flashattn.h",
      "..\/..\/flashattn_tb.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/flashattn_exp_sum_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/flashattn_fexp_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.vhd",
      "impl\/vhdl\/flashattn_flashattn_Pipeline_Init_Accumulators.vhd",
      "impl\/vhdl\/flashattn_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8.vhd",
      "impl\/vhdl\/flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_45_2.vhd",
      "impl\/vhdl\/flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_34_1.vhd",
      "impl\/vhdl\/flashattn_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/flashattn_Q_tile_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/flashattn_sparsemux_129_6_32_1_1.vhd",
      "impl\/vhdl\/flashattn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/flashattn_exp_sum_RAM_AUTO_1R1W.v",
      "impl\/verilog\/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/flashattn_fexp_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v",
      "impl\/verilog\/flashattn_flashattn_Pipeline_Init_Accumulators.v",
      "impl\/verilog\/flashattn_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8.v",
      "impl\/verilog\/flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_45_2.v",
      "impl\/verilog\/flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_34_1.v",
      "impl\/verilog\/flashattn_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/flashattn_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/flashattn_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/flashattn_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/flashattn_Q_tile_RAM_AUTO_1R1W.v",
      "impl\/verilog\/flashattn_sparsemux_129_6_32_1_1.v",
      "impl\/verilog\/flashattn.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl",
      "impl\/misc\/flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/flashattn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "Q_tile_in:K_tile_in:V_tile_in:O_tile_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "Q_tile_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "Q_tile_in_",
      "ports": [
        "Q_tile_in_TDATA",
        "Q_tile_in_TKEEP",
        "Q_tile_in_TLAST",
        "Q_tile_in_TREADY",
        "Q_tile_in_TSTRB",
        "Q_tile_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "off",
          "argName": "Q_tile_in"
        }]
    },
    "K_tile_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "K_tile_in_",
      "ports": [
        "K_tile_in_TDATA",
        "K_tile_in_TKEEP",
        "K_tile_in_TLAST",
        "K_tile_in_TREADY",
        "K_tile_in_TSTRB",
        "K_tile_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "off",
          "argName": "K_tile_in"
        }]
    },
    "V_tile_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "V_tile_in_",
      "ports": [
        "V_tile_in_TDATA",
        "V_tile_in_TKEEP",
        "V_tile_in_TLAST",
        "V_tile_in_TREADY",
        "V_tile_in_TSTRB",
        "V_tile_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "off",
          "argName": "V_tile_in"
        }]
    },
    "O_tile_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "O_tile_out_",
      "ports": [
        "O_tile_out_TDATA",
        "O_tile_out_TKEEP",
        "O_tile_out_TLAST",
        "O_tile_out_TREADY",
        "O_tile_out_TSTRB",
        "O_tile_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "off",
          "argName": "O_tile_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "Q_tile_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "Q_tile_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "Q_tile_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "Q_tile_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "Q_tile_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "Q_tile_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "K_tile_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "K_tile_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "K_tile_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "K_tile_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "K_tile_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "K_tile_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "V_tile_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "V_tile_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "V_tile_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "V_tile_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "V_tile_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "V_tile_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "O_tile_out_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "O_tile_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "O_tile_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "O_tile_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "O_tile_out_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "O_tile_out_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "flashattn",
      "BindInstances": "Q_tile_U Q_tile_1_U Q_tile_2_U Q_tile_3_U Q_tile_4_U Q_tile_5_U Q_tile_6_U Q_tile_7_U Q_tile_8_U Q_tile_9_U Q_tile_10_U Q_tile_11_U Q_tile_12_U Q_tile_13_U Q_tile_14_U Q_tile_15_U Q_tile_16_U Q_tile_17_U Q_tile_18_U Q_tile_19_U Q_tile_20_U Q_tile_21_U Q_tile_22_U Q_tile_23_U Q_tile_24_U Q_tile_25_U Q_tile_26_U Q_tile_27_U Q_tile_28_U Q_tile_29_U Q_tile_30_U Q_tile_31_U Q_tile_32_U Q_tile_33_U Q_tile_34_U Q_tile_35_U Q_tile_36_U Q_tile_37_U Q_tile_38_U Q_tile_39_U Q_tile_40_U Q_tile_41_U Q_tile_42_U Q_tile_43_U Q_tile_44_U Q_tile_45_U Q_tile_46_U Q_tile_47_U Q_tile_48_U Q_tile_49_U Q_tile_50_U Q_tile_51_U Q_tile_52_U Q_tile_53_U Q_tile_54_U Q_tile_55_U Q_tile_56_U Q_tile_57_U Q_tile_58_U Q_tile_59_U Q_tile_60_U Q_tile_61_U Q_tile_62_U Q_tile_63_U K_tile_U K_tile_1_U K_tile_2_U K_tile_3_U K_tile_4_U K_tile_5_U K_tile_6_U K_tile_7_U K_tile_8_U K_tile_9_U K_tile_10_U K_tile_11_U K_tile_12_U K_tile_13_U K_tile_14_U K_tile_15_U K_tile_16_U K_tile_17_U K_tile_18_U K_tile_19_U K_tile_20_U K_tile_21_U K_tile_22_U K_tile_23_U K_tile_24_U K_tile_25_U K_tile_26_U K_tile_27_U K_tile_28_U K_tile_29_U K_tile_30_U K_tile_31_U K_tile_32_U K_tile_33_U K_tile_34_U K_tile_35_U K_tile_36_U K_tile_37_U K_tile_38_U K_tile_39_U K_tile_40_U K_tile_41_U K_tile_42_U K_tile_43_U K_tile_44_U K_tile_45_U K_tile_46_U K_tile_47_U K_tile_48_U K_tile_49_U K_tile_50_U K_tile_51_U K_tile_52_U K_tile_53_U K_tile_54_U K_tile_55_U K_tile_56_U K_tile_57_U K_tile_58_U K_tile_59_U K_tile_60_U K_tile_61_U K_tile_62_U K_tile_63_U V_tile_U V_tile_1_U V_tile_2_U V_tile_3_U V_tile_4_U V_tile_5_U V_tile_6_U V_tile_7_U V_tile_8_U V_tile_9_U V_tile_10_U V_tile_11_U V_tile_12_U V_tile_13_U V_tile_14_U V_tile_15_U V_tile_16_U V_tile_17_U V_tile_18_U V_tile_19_U V_tile_20_U V_tile_21_U V_tile_22_U V_tile_23_U V_tile_24_U V_tile_25_U V_tile_26_U V_tile_27_U V_tile_28_U V_tile_29_U V_tile_30_U V_tile_31_U V_tile_32_U V_tile_33_U V_tile_34_U V_tile_35_U V_tile_36_U V_tile_37_U V_tile_38_U V_tile_39_U V_tile_40_U V_tile_41_U V_tile_42_U V_tile_43_U V_tile_44_U V_tile_45_U V_tile_46_U V_tile_47_U V_tile_48_U V_tile_49_U V_tile_50_U V_tile_51_U V_tile_52_U V_tile_53_U V_tile_54_U V_tile_55_U V_tile_56_U V_tile_57_U V_tile_58_U V_tile_59_U V_tile_60_U V_tile_61_U V_tile_62_U V_tile_63_U row_max_U exp_sum_U output_accum_U output_accum_1_U output_accum_2_U output_accum_3_U output_accum_4_U output_accum_5_U output_accum_6_U output_accum_7_U output_accum_8_U output_accum_9_U output_accum_10_U output_accum_11_U output_accum_12_U output_accum_13_U output_accum_14_U output_accum_15_U output_accum_16_U output_accum_17_U output_accum_18_U output_accum_19_U output_accum_20_U output_accum_21_U output_accum_22_U output_accum_23_U output_accum_24_U output_accum_25_U output_accum_26_U output_accum_27_U output_accum_28_U output_accum_29_U output_accum_30_U output_accum_31_U output_accum_32_U output_accum_33_U output_accum_34_U output_accum_35_U output_accum_36_U output_accum_37_U output_accum_38_U output_accum_39_U output_accum_40_U output_accum_41_U output_accum_42_U output_accum_43_U output_accum_44_U output_accum_45_U output_accum_46_U output_accum_47_U output_accum_48_U output_accum_49_U output_accum_50_U output_accum_51_U output_accum_52_U output_accum_53_U output_accum_54_U output_accum_55_U output_accum_56_U output_accum_57_U output_accum_58_U output_accum_59_U output_accum_60_U output_accum_61_U output_accum_62_U output_accum_63_U",
      "Instances": [
        {
          "ModuleName": "flashattn_Pipeline_Read_Q_VITIS_LOOP_34_1",
          "InstanceName": "grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_34_1_fu_1106",
          "BindInstances": "icmp_ln32_fu_1180_p2 add_ln32_fu_1186_p2 icmp_ln34_fu_1200_p2 select_ln32_fu_1206_p3 add_ln32_1_fu_1232_p2 select_ln32_1_fu_1238_p3 add_ln34_fu_1218_p2"
        },
        {
          "ModuleName": "flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_45_2",
          "InstanceName": "grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_45_2_fu_1246",
          "BindInstances": "icmp_ln43_fu_2162_p2 add_ln43_fu_2168_p2 icmp_ln45_fu_2182_p2 select_ln43_fu_2188_p3 add_ln43_1_fu_2214_p2 select_ln43_1_fu_2220_p3 add_ln45_fu_2200_p2"
        },
        {
          "ModuleName": "flashattn_Pipeline_Init_Accumulators",
          "InstanceName": "grp_flashattn_Pipeline_Init_Accumulators_fu_1522",
          "BindInstances": "icmp_ln58_fu_1098_p2 add_ln58_fu_1104_p2"
        },
        {
          "ModuleName": "flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4",
          "InstanceName": "grp_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4_fu_1658",
          "BindInstances": "icmp_ln70_fu_5378_p2 add_ln70_fu_5384_p2 icmp_ln72_fu_5401_p2 select_ln70_fu_5407_p3 add_ln70_1_fu_5415_p2 select_ln70_1_fu_5421_p3 first_iter_2_fu_5429_p2 fmul_32ns_32ns_32_4_max_dsp_1_U337 fadd_32ns_32ns_32_5_full_dsp_1_U271 fmul_32ns_32ns_32_4_max_dsp_1_U338 fadd_32ns_32ns_32_5_full_dsp_1_U271 fmul_32ns_32ns_32_4_max_dsp_1_U339 fadd_32ns_32ns_32_5_full_dsp_1_U272 fmul_32ns_32ns_32_4_max_dsp_1_U340 fadd_32ns_32ns_32_5_full_dsp_1_U272 fmul_32ns_32ns_32_4_max_dsp_1_U341 fadd_32ns_32ns_32_5_full_dsp_1_U273 fmul_32ns_32ns_32_4_max_dsp_1_U342 fadd_32ns_32ns_32_5_full_dsp_1_U273 fmul_32ns_32ns_32_4_max_dsp_1_U343 fadd_32ns_32ns_32_5_full_dsp_1_U274 fmul_32ns_32ns_32_4_max_dsp_1_U344 fadd_32ns_32ns_32_5_full_dsp_1_U274 fmul_32ns_32ns_32_4_max_dsp_1_U345 fadd_32ns_32ns_32_5_full_dsp_1_U275 fmul_32ns_32ns_32_4_max_dsp_1_U346 fadd_32ns_32ns_32_5_full_dsp_1_U275 fmul_32ns_32ns_32_4_max_dsp_1_U347 fadd_32ns_32ns_32_5_full_dsp_1_U276 fmul_32ns_32ns_32_4_max_dsp_1_U348 fadd_32ns_32ns_32_5_full_dsp_1_U276 fmul_32ns_32ns_32_4_max_dsp_1_U349 fadd_32ns_32ns_32_5_full_dsp_1_U277 fmul_32ns_32ns_32_4_max_dsp_1_U350 fadd_32ns_32ns_32_5_full_dsp_1_U277 fmul_32ns_32ns_32_4_max_dsp_1_U351 fadd_32ns_32ns_32_5_full_dsp_1_U278 fmul_32ns_32ns_32_4_max_dsp_1_U352 fadd_32ns_32ns_32_5_full_dsp_1_U278 fmul_32ns_32ns_32_4_max_dsp_1_U353 fadd_32ns_32ns_32_5_full_dsp_1_U279 fmul_32ns_32ns_32_4_max_dsp_1_U354 fadd_32ns_32ns_32_5_full_dsp_1_U279 fmul_32ns_32ns_32_4_max_dsp_1_U355 fadd_32ns_32ns_32_5_full_dsp_1_U280 fmul_32ns_32ns_32_4_max_dsp_1_U356 fadd_32ns_32ns_32_5_full_dsp_1_U280 fmul_32ns_32ns_32_4_max_dsp_1_U357 fadd_32ns_32ns_32_5_full_dsp_1_U281 fmul_32ns_32ns_32_4_max_dsp_1_U358 fadd_32ns_32ns_32_5_full_dsp_1_U281 fmul_32ns_32ns_32_4_max_dsp_1_U359 fadd_32ns_32ns_32_5_full_dsp_1_U282 fmul_32ns_32ns_32_4_max_dsp_1_U360 fadd_32ns_32ns_32_5_full_dsp_1_U282 fmul_32ns_32ns_32_4_max_dsp_1_U361 fadd_32ns_32ns_32_5_full_dsp_1_U283 fmul_32ns_32ns_32_4_max_dsp_1_U362 fadd_32ns_32ns_32_5_full_dsp_1_U283 fmul_32ns_32ns_32_4_max_dsp_1_U363 fadd_32ns_32ns_32_5_full_dsp_1_U284 fmul_32ns_32ns_32_4_max_dsp_1_U364 fadd_32ns_32ns_32_5_full_dsp_1_U284 fmul_32ns_32ns_32_4_max_dsp_1_U365 fadd_32ns_32ns_32_5_full_dsp_1_U285 fmul_32ns_32ns_32_4_max_dsp_1_U366 fadd_32ns_32ns_32_5_full_dsp_1_U285 fmul_32ns_32ns_32_4_max_dsp_1_U367 fadd_32ns_32ns_32_5_full_dsp_1_U286 fmul_32ns_32ns_32_4_max_dsp_1_U368 fadd_32ns_32ns_32_5_full_dsp_1_U286 fmul_32ns_32ns_32_4_max_dsp_1_U369 fadd_32ns_32ns_32_5_full_dsp_1_U287 fmul_32ns_32ns_32_4_max_dsp_1_U370 fadd_32ns_32ns_32_5_full_dsp_1_U287 fmul_32ns_32ns_32_4_max_dsp_1_U371 fadd_32ns_32ns_32_5_full_dsp_1_U288 fmul_32ns_32ns_32_4_max_dsp_1_U372 fadd_32ns_32ns_32_5_full_dsp_1_U288 fmul_32ns_32ns_32_4_max_dsp_1_U373 fadd_32ns_32ns_32_5_full_dsp_1_U289 fmul_32ns_32ns_32_4_max_dsp_1_U374 fadd_32ns_32ns_32_5_full_dsp_1_U289 fmul_32ns_32ns_32_4_max_dsp_1_U375 fadd_32ns_32ns_32_5_full_dsp_1_U290 fmul_32ns_32ns_32_4_max_dsp_1_U376 fadd_32ns_32ns_32_5_full_dsp_1_U290 fmul_32ns_32ns_32_4_max_dsp_1_U377 fadd_32ns_32ns_32_5_full_dsp_1_U291 fmul_32ns_32ns_32_4_max_dsp_1_U378 fadd_32ns_32ns_32_5_full_dsp_1_U291 fmul_32ns_32ns_32_4_max_dsp_1_U379 fadd_32ns_32ns_32_5_full_dsp_1_U292 fmul_32ns_32ns_32_4_max_dsp_1_U380 fadd_32ns_32ns_32_5_full_dsp_1_U292 fmul_32ns_32ns_32_4_max_dsp_1_U381 fadd_32ns_32ns_32_5_full_dsp_1_U293 fmul_32ns_32ns_32_4_max_dsp_1_U382 fadd_32ns_32ns_32_5_full_dsp_1_U293 fmul_32ns_32ns_32_4_max_dsp_1_U383 fadd_32ns_32ns_32_5_full_dsp_1_U294 fmul_32ns_32ns_32_4_max_dsp_1_U384 fadd_32ns_32ns_32_5_full_dsp_1_U294 fmul_32ns_32ns_32_4_max_dsp_1_U385 fadd_32ns_32ns_32_5_full_dsp_1_U295 fmul_32ns_32ns_32_4_max_dsp_1_U386 fadd_32ns_32ns_32_5_full_dsp_1_U295 fmul_32ns_32ns_32_4_max_dsp_1_U387 fadd_32ns_32ns_32_5_full_dsp_1_U296 fmul_32ns_32ns_32_4_max_dsp_1_U388 fadd_32ns_32ns_32_5_full_dsp_1_U296 fmul_32ns_32ns_32_4_max_dsp_1_U389 fadd_32ns_32ns_32_5_full_dsp_1_U297 fmul_32ns_32ns_32_4_max_dsp_1_U390 fadd_32ns_32ns_32_5_full_dsp_1_U297 fmul_32ns_32ns_32_4_max_dsp_1_U391 fadd_32ns_32ns_32_5_full_dsp_1_U298 fmul_32ns_32ns_32_4_max_dsp_1_U392 fadd_32ns_32ns_32_5_full_dsp_1_U298 fmul_32ns_32ns_32_4_max_dsp_1_U393 fadd_32ns_32ns_32_5_full_dsp_1_U299 fmul_32ns_32ns_32_4_max_dsp_1_U394 fadd_32ns_32ns_32_5_full_dsp_1_U299 fmul_32ns_32ns_32_4_max_dsp_1_U395 fadd_32ns_32ns_32_5_full_dsp_1_U300 fmul_32ns_32ns_32_4_max_dsp_1_U396 fadd_32ns_32ns_32_5_full_dsp_1_U300 fmul_32ns_32ns_32_4_max_dsp_1_U397 fadd_32ns_32ns_32_5_full_dsp_1_U301 fmul_32ns_32ns_32_4_max_dsp_1_U398 fadd_32ns_32ns_32_5_full_dsp_1_U301 fmul_32ns_32ns_32_4_max_dsp_1_U399 fadd_32ns_32ns_32_5_full_dsp_1_U302 fmul_32ns_32ns_32_4_max_dsp_1_U400 fadd_32ns_32ns_32_5_full_dsp_1_U302 icmp_ln87_fu_6197_p2 icmp_ln87_1_fu_6203_p2 or_ln87_fu_6209_p2 icmp_ln87_2_fu_6215_p2 icmp_ln87_3_fu_6221_p2 or_ln87_1_fu_6227_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U434 and_ln87_fu_6233_p2 max_updated_fu_6239_p2 new_max_1_fu_6245_p3 faddfsub_32ns_32ns_32_5_full_dsp_1_U303 fexp_32ns_32ns_32_10_full_dsp_1_U435 faddfsub_32ns_32ns_32_5_full_dsp_1_U304 fexp_32ns_32ns_32_10_full_dsp_1_U435 fmul_32ns_32ns_32_4_max_dsp_1_U337 fmul_32ns_32ns_32_4_max_dsp_1_U338 fmul_32ns_32ns_32_4_max_dsp_1_U339 fmul_32ns_32ns_32_4_max_dsp_1_U340 fmul_32ns_32ns_32_4_max_dsp_1_U341 fmul_32ns_32ns_32_4_max_dsp_1_U342 fmul_32ns_32ns_32_4_max_dsp_1_U343 fmul_32ns_32ns_32_4_max_dsp_1_U344 fmul_32ns_32ns_32_4_max_dsp_1_U345 fmul_32ns_32ns_32_4_max_dsp_1_U346 fmul_32ns_32ns_32_4_max_dsp_1_U347 fmul_32ns_32ns_32_4_max_dsp_1_U348 fmul_32ns_32ns_32_4_max_dsp_1_U349 fmul_32ns_32ns_32_4_max_dsp_1_U350 fmul_32ns_32ns_32_4_max_dsp_1_U351 fmul_32ns_32ns_32_4_max_dsp_1_U352 fmul_32ns_32ns_32_4_max_dsp_1_U353 fmul_32ns_32ns_32_4_max_dsp_1_U354 fmul_32ns_32ns_32_4_max_dsp_1_U355 fmul_32ns_32ns_32_4_max_dsp_1_U356 fmul_32ns_32ns_32_4_max_dsp_1_U357 fmul_32ns_32ns_32_4_max_dsp_1_U358 fmul_32ns_32ns_32_4_max_dsp_1_U359 fmul_32ns_32ns_32_4_max_dsp_1_U360 fmul_32ns_32ns_32_4_max_dsp_1_U361 fmul_32ns_32ns_32_4_max_dsp_1_U362 fmul_32ns_32ns_32_4_max_dsp_1_U363 fmul_32ns_32ns_32_4_max_dsp_1_U364 fmul_32ns_32ns_32_4_max_dsp_1_U365 fmul_32ns_32ns_32_4_max_dsp_1_U366 fmul_32ns_32ns_32_4_max_dsp_1_U367 fmul_32ns_32ns_32_4_max_dsp_1_U368 fmul_32ns_32ns_32_4_max_dsp_1_U369 fmul_32ns_32ns_32_4_max_dsp_1_U370 fmul_32ns_32ns_32_4_max_dsp_1_U371 fmul_32ns_32ns_32_4_max_dsp_1_U372 fmul_32ns_32ns_32_4_max_dsp_1_U373 fmul_32ns_32ns_32_4_max_dsp_1_U374 fmul_32ns_32ns_32_4_max_dsp_1_U375 fmul_32ns_32ns_32_4_max_dsp_1_U376 fmul_32ns_32ns_32_4_max_dsp_1_U377 fmul_32ns_32ns_32_4_max_dsp_1_U378 fmul_32ns_32ns_32_4_max_dsp_1_U379 fmul_32ns_32ns_32_4_max_dsp_1_U380 fmul_32ns_32ns_32_4_max_dsp_1_U381 fmul_32ns_32ns_32_4_max_dsp_1_U382 fmul_32ns_32ns_32_4_max_dsp_1_U383 fmul_32ns_32ns_32_4_max_dsp_1_U384 fmul_32ns_32ns_32_4_max_dsp_1_U385 fmul_32ns_32ns_32_4_max_dsp_1_U386 fmul_32ns_32ns_32_4_max_dsp_1_U387 fmul_32ns_32ns_32_4_max_dsp_1_U388 fmul_32ns_32ns_32_4_max_dsp_1_U389 fmul_32ns_32ns_32_4_max_dsp_1_U390 fmul_32ns_32ns_32_4_max_dsp_1_U391 fmul_32ns_32ns_32_4_max_dsp_1_U392 fmul_32ns_32ns_32_4_max_dsp_1_U393 fmul_32ns_32ns_32_4_max_dsp_1_U394 fmul_32ns_32ns_32_4_max_dsp_1_U395 fmul_32ns_32ns_32_4_max_dsp_1_U396 fmul_32ns_32ns_32_4_max_dsp_1_U397 fmul_32ns_32ns_32_4_max_dsp_1_U398 fmul_32ns_32ns_32_4_max_dsp_1_U399 fmul_32ns_32ns_32_4_max_dsp_1_U400 fmul_32ns_32ns_32_4_max_dsp_1_U401 fadd_32ns_32ns_32_5_full_dsp_1_U305 fmul_32ns_32ns_32_4_max_dsp_1_U401 fadd_32ns_32ns_32_5_full_dsp_1_U306 fmul_32ns_32ns_32_4_max_dsp_1_U402 fmul_32ns_32ns_32_4_max_dsp_1_U403 fmul_32ns_32ns_32_4_max_dsp_1_U404 fmul_32ns_32ns_32_4_max_dsp_1_U405 fmul_32ns_32ns_32_4_max_dsp_1_U406 fmul_32ns_32ns_32_4_max_dsp_1_U407 fmul_32ns_32ns_32_4_max_dsp_1_U408 fmul_32ns_32ns_32_4_max_dsp_1_U409 fmul_32ns_32ns_32_4_max_dsp_1_U410 fmul_32ns_32ns_32_4_max_dsp_1_U411 fmul_32ns_32ns_32_4_max_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fmul_32ns_32ns_32_4_max_dsp_1_U414 fmul_32ns_32ns_32_4_max_dsp_1_U415 fmul_32ns_32ns_32_4_max_dsp_1_U416 fmul_32ns_32ns_32_4_max_dsp_1_U417 fmul_32ns_32ns_32_4_max_dsp_1_U418 fmul_32ns_32ns_32_4_max_dsp_1_U419 fmul_32ns_32ns_32_4_max_dsp_1_U420 fmul_32ns_32ns_32_4_max_dsp_1_U421 fmul_32ns_32ns_32_4_max_dsp_1_U422 fmul_32ns_32ns_32_4_max_dsp_1_U423 fmul_32ns_32ns_32_4_max_dsp_1_U424 fmul_32ns_32ns_32_4_max_dsp_1_U425 fmul_32ns_32ns_32_4_max_dsp_1_U426 fmul_32ns_32ns_32_4_max_dsp_1_U427 fmul_32ns_32ns_32_4_max_dsp_1_U428 fmul_32ns_32ns_32_4_max_dsp_1_U429 fmul_32ns_32ns_32_4_max_dsp_1_U430 fmul_32ns_32ns_32_4_max_dsp_1_U431 fmul_32ns_32ns_32_4_max_dsp_1_U432 fmul_32ns_32ns_32_4_max_dsp_1_U433 fmul_32ns_32ns_32_4_max_dsp_1_U402 fmul_32ns_32ns_32_4_max_dsp_1_U403 fmul_32ns_32ns_32_4_max_dsp_1_U404 fmul_32ns_32ns_32_4_max_dsp_1_U405 fmul_32ns_32ns_32_4_max_dsp_1_U406 fmul_32ns_32ns_32_4_max_dsp_1_U407 fmul_32ns_32ns_32_4_max_dsp_1_U408 fmul_32ns_32ns_32_4_max_dsp_1_U409 fmul_32ns_32ns_32_4_max_dsp_1_U410 fmul_32ns_32ns_32_4_max_dsp_1_U411 fmul_32ns_32ns_32_4_max_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fmul_32ns_32ns_32_4_max_dsp_1_U414 fmul_32ns_32ns_32_4_max_dsp_1_U415 fmul_32ns_32ns_32_4_max_dsp_1_U416 fmul_32ns_32ns_32_4_max_dsp_1_U417 fmul_32ns_32ns_32_4_max_dsp_1_U418 fmul_32ns_32ns_32_4_max_dsp_1_U419 fmul_32ns_32ns_32_4_max_dsp_1_U420 fmul_32ns_32ns_32_4_max_dsp_1_U421 fmul_32ns_32ns_32_4_max_dsp_1_U422 fmul_32ns_32ns_32_4_max_dsp_1_U423 fmul_32ns_32ns_32_4_max_dsp_1_U424 fmul_32ns_32ns_32_4_max_dsp_1_U425 fmul_32ns_32ns_32_4_max_dsp_1_U426 fmul_32ns_32ns_32_4_max_dsp_1_U427 fmul_32ns_32ns_32_4_max_dsp_1_U428 fmul_32ns_32ns_32_4_max_dsp_1_U429 fmul_32ns_32ns_32_4_max_dsp_1_U430 fmul_32ns_32ns_32_4_max_dsp_1_U431 fmul_32ns_32ns_32_4_max_dsp_1_U432 fadd_32ns_32ns_32_5_full_dsp_1_U307 fadd_32ns_32ns_32_5_full_dsp_1_U308 fadd_32ns_32ns_32_5_full_dsp_1_U309 fadd_32ns_32ns_32_5_full_dsp_1_U310 fadd_32ns_32ns_32_5_full_dsp_1_U311 fadd_32ns_32ns_32_5_full_dsp_1_U312 fadd_32ns_32ns_32_5_full_dsp_1_U313 fadd_32ns_32ns_32_5_full_dsp_1_U314 fadd_32ns_32ns_32_5_full_dsp_1_U315 fadd_32ns_32ns_32_5_full_dsp_1_U316 fadd_32ns_32ns_32_5_full_dsp_1_U317 fadd_32ns_32ns_32_5_full_dsp_1_U318 fadd_32ns_32ns_32_5_full_dsp_1_U319 fadd_32ns_32ns_32_5_full_dsp_1_U320 fadd_32ns_32ns_32_5_full_dsp_1_U321 fadd_32ns_32ns_32_5_full_dsp_1_U322 fadd_32ns_32ns_32_5_full_dsp_1_U323 fadd_32ns_32ns_32_5_full_dsp_1_U324 fadd_32ns_32ns_32_5_full_dsp_1_U325 fadd_32ns_32ns_32_5_full_dsp_1_U326 fadd_32ns_32ns_32_5_full_dsp_1_U327 fadd_32ns_32ns_32_5_full_dsp_1_U328 fadd_32ns_32ns_32_5_full_dsp_1_U329 fadd_32ns_32ns_32_5_full_dsp_1_U330 fadd_32ns_32ns_32_5_full_dsp_1_U331 fadd_32ns_32ns_32_5_full_dsp_1_U332 fadd_32ns_32ns_32_5_full_dsp_1_U333 fadd_32ns_32ns_32_5_full_dsp_1_U334 fadd_32ns_32ns_32_5_full_dsp_1_U335 fadd_32ns_32ns_32_5_full_dsp_1_U336 faddfsub_32ns_32ns_32_5_full_dsp_1_U303 faddfsub_32ns_32ns_32_5_full_dsp_1_U304 fadd_32ns_32ns_32_5_full_dsp_1_U305 fadd_32ns_32ns_32_5_full_dsp_1_U306 fadd_32ns_32ns_32_5_full_dsp_1_U307 fadd_32ns_32ns_32_5_full_dsp_1_U308 fadd_32ns_32ns_32_5_full_dsp_1_U309 fadd_32ns_32ns_32_5_full_dsp_1_U310 fadd_32ns_32ns_32_5_full_dsp_1_U311 fadd_32ns_32ns_32_5_full_dsp_1_U312 fadd_32ns_32ns_32_5_full_dsp_1_U313 fadd_32ns_32ns_32_5_full_dsp_1_U314 fadd_32ns_32ns_32_5_full_dsp_1_U315 fadd_32ns_32ns_32_5_full_dsp_1_U316 fadd_32ns_32ns_32_5_full_dsp_1_U317 fadd_32ns_32ns_32_5_full_dsp_1_U318 fadd_32ns_32ns_32_5_full_dsp_1_U319 fadd_32ns_32ns_32_5_full_dsp_1_U320 fadd_32ns_32ns_32_5_full_dsp_1_U321 fadd_32ns_32ns_32_5_full_dsp_1_U322 fadd_32ns_32ns_32_5_full_dsp_1_U323 fadd_32ns_32ns_32_5_full_dsp_1_U324 fadd_32ns_32ns_32_5_full_dsp_1_U325 fadd_32ns_32ns_32_5_full_dsp_1_U326 fadd_32ns_32ns_32_5_full_dsp_1_U327 fadd_32ns_32ns_32_5_full_dsp_1_U328 fadd_32ns_32ns_32_5_full_dsp_1_U329 fadd_32ns_32ns_32_5_full_dsp_1_U330 fadd_32ns_32ns_32_5_full_dsp_1_U331 fadd_32ns_32ns_32_5_full_dsp_1_U332 fadd_32ns_32ns_32_5_full_dsp_1_U333 fadd_32ns_32ns_32_5_full_dsp_1_U334 fadd_32ns_32ns_32_5_full_dsp_1_U335 add_ln72_fu_5571_p2"
        },
        {
          "ModuleName": "flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8",
          "InstanceName": "grp_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8_fu_1920",
          "BindInstances": "icmp_ln118_fu_1473_p2 add_ln118_fu_1479_p2 icmp_ln120_fu_1496_p2 select_ln118_fu_1502_p3 add_ln118_1_fu_1510_p2 select_ln118_1_fu_1516_p3 first_iter_3_fu_1524_p2 cmp169_fu_1598_p2 sparsemux_129_6_32_1_1_U700 fdiv_32ns_32ns_32_16_no_dsp_1_U699 icmp_ln125_fu_1608_p2 O_out_last_fu_1614_p2 add_ln120_fu_1620_p2"
        }
      ]
    },
    "Info": {
      "flashattn_Pipeline_Read_Q_VITIS_LOOP_34_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_45_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flashattn_Pipeline_Init_Accumulators": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flashattn": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "flashattn_Pipeline_Read_Q_VITIS_LOOP_34_1": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.321"
        },
        "Loops": [{
            "Name": "Read_Q_VITIS_LOOP_34_1",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "37",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_45_2": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.321"
        },
        "Loops": [{
            "Name": "Read_K_and_V_VITIS_LOOP_45_2",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "37",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "160",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "flashattn_Pipeline_Init_Accumulators": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.667"
        },
        "Loops": [{
            "Name": "Init_Accumulators",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "55",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4": {
        "Latency": {
          "LatencyBest": "2405",
          "LatencyAvg": "2405",
          "LatencyWorst": "2405",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "Compute_Online_Softmax_VITIS_LOOP_72_4",
            "TripCount": "1024",
            "Latency": "2403",
            "PipelineII": "2",
            "PipelineDepth": "358"
          }],
        "Area": {
          "DSP": "430",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "195",
          "FF": "62045",
          "AVAIL_FF": "106400",
          "UTIL_FF": "58",
          "LUT": "71356",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "134",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8": {
        "Latency": {
          "LatencyBest": "2068",
          "LatencyAvg": "2068",
          "LatencyWorst": "2068",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.321"
        },
        "Loops": [{
            "Name": "Normalize_And_Stream_Output_VITIS_LOOP_120_8",
            "TripCount": "2048",
            "Latency": "2066",
            "PipelineII": "1",
            "PipelineDepth": "20"
          }],
        "Area": {
          "FF": "2260",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "498",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "flashattn": {
        "Latency": {
          "LatencyBest": "6529",
          "LatencyAvg": "6529",
          "LatencyWorst": "6529",
          "PipelineII": "6530",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Area": {
          "BRAM_18K": "323",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "115",
          "DSP": "430",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "195",
          "FF": "64439",
          "AVAIL_FF": "106400",
          "UTIL_FF": "60",
          "LUT": "84487",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "158",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-11 19:31:52 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
