<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[31]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[30]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[29]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[28]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[27]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[26]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[25]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[24]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[23]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[22]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[21]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[20]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[19]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[18]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[17]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[16]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[15]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[14]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[13]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[12]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[11]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[10]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[9]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[8]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[7]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[6]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[5]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[4]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[3]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[2]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[1]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="31"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_m00_bram_rddata[30]"/>
        <net name="u_ila_0_m00_bram_rddata[29]"/>
        <net name="u_ila_0_m00_bram_rddata[28]"/>
        <net name="u_ila_0_m00_bram_rddata[27]"/>
        <net name="u_ila_0_m00_bram_rddata[26]"/>
        <net name="u_ila_0_m00_bram_rddata[25]"/>
        <net name="u_ila_0_m00_bram_rddata[24]"/>
        <net name="u_ila_0_m00_bram_rddata[23]"/>
        <net name="u_ila_0_m00_bram_rddata[22]"/>
        <net name="u_ila_0_m00_bram_rddata[21]"/>
        <net name="u_ila_0_m00_bram_rddata[20]"/>
        <net name="u_ila_0_m00_bram_rddata[19]"/>
        <net name="u_ila_0_m00_bram_rddata[18]"/>
        <net name="u_ila_0_m00_bram_rddata[17]"/>
        <net name="u_ila_0_m00_bram_rddata[16]"/>
        <net name="u_ila_0_m00_bram_rddata[15]"/>
        <net name="u_ila_0_m00_bram_rddata[14]"/>
        <net name="u_ila_0_m00_bram_rddata[13]"/>
        <net name="u_ila_0_m00_bram_rddata[12]"/>
        <net name="u_ila_0_m00_bram_rddata[11]"/>
        <net name="u_ila_0_m00_bram_rddata[10]"/>
        <net name="u_ila_0_m00_bram_rddata[9]"/>
        <net name="u_ila_0_m00_bram_rddata[8]"/>
        <net name="u_ila_0_m00_bram_rddata[7]"/>
        <net name="u_ila_0_m00_bram_rddata[6]"/>
        <net name="u_ila_0_m00_bram_rddata[5]"/>
        <net name="u_ila_0_m00_bram_rddata[4]"/>
        <net name="u_ila_0_m00_bram_rddata[3]"/>
        <net name="u_ila_0_m00_bram_rddata[2]"/>
        <net name="u_ila_0_m00_bram_rddata[1]"/>
        <net name="u_ila_0_m00_bram_rddata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/bram_state[1]"/>
        <net name="design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/bram_state[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
