set_max_delay 30 -from [get_ports clk*] -rise_from [get_clocks {core_clk}] -through [get_ports clk1] -rise_through * -fall_through xor1 -to [get_ports {clk0}] -fall_to [get_pins flop_Q] -ignore_clock_latency
