Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 20 14:37:44 2025
| Host         : DESKTOP-FEGLDB1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file memory_5x8_timing_summary_routed.rpt -pb memory_5x8_timing_summary_routed.pb -rpx memory_5x8_timing_summary_routed.rpx -warn_on_violation
| Design       : memory_5x8
| Device       : 7z010i-clg400
| Speed File   : -1L  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  272         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (272)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (560)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (272)
--------------------------
 There are 272 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (560)
--------------------------------------------------
 There are 560 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  576          inf        0.000                      0                  576           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           576 Endpoints
Min Delay           576 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            data_e[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 3.740ns (49.881%)  route 3.758ns (50.119%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    V17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  sel_IBUF_inst/O
                         net (fo=4, routed)           1.378     2.339    sel_IBUF
    SLICE_X43Y12         LUT3 (Prop_lut3_I2_O)        0.124     2.463 f  data_e_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.379     4.842    data_e_IOBUF[7]_inst/T
    W20                  OBUFT (TriStatE_obuft_T_O)
                                                      2.655     7.497 r  data_e_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.497    data_e[7]
    W20                                                               r  data_e[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            data_e[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.364ns  (logic 3.746ns (50.874%)  route 3.617ns (49.126%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    V17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  sel_IBUF_inst/O
                         net (fo=4, routed)           1.378     2.339    sel_IBUF
    SLICE_X43Y12         LUT3 (Prop_lut3_I2_O)        0.124     2.463 f  data_e_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.239     4.702    data_e_IOBUF[6]_inst/T
    Y18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.661     7.364 r  data_e_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.364    data_e[6]
    Y18                                                               r  data_e[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            data_e[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.207ns  (logic 3.739ns (51.886%)  route 3.468ns (48.114%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    V17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  sel_IBUF_inst/O
                         net (fo=4, routed)           1.378     2.339    sel_IBUF
    SLICE_X43Y12         LUT3 (Prop_lut3_I2_O)        0.124     2.463 f  data_e_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.089     4.552    data_e_IOBUF[5]_inst/T
    Y19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.655     7.207 r  data_e_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.207    data_e[5]
    Y19                                                               r  data_e[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            read_data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.067ns  (logic 1.573ns (22.264%)  route 5.494ns (77.736%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  address_IBUF[1]_inst/O
                         net (fo=96, routed)          3.314     4.253    address_IBUF[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.124     4.377 r  data_out[4]_i_13/O
                         net (fo=1, routed)           0.000     4.377    data_out[4]_i_13_n_0
    SLICE_X34Y10         MUXF7 (Prop_muxf7_I1_O)      0.214     4.591 r  data_out_reg[4]_i_5/O
                         net (fo=1, routed)           1.194     5.785    data_out_reg[4]_i_5_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I5_O)        0.297     6.082 r  data_out[4]_i_1/O
                         net (fo=2, routed)           0.985     7.067    data_out[4]_i_1_n_0
    SLICE_X43Y12         FDCE                                         r  read_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            data_e[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.037ns  (logic 3.719ns (52.851%)  route 3.318ns (47.149%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    V17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  sel_IBUF_inst/O
                         net (fo=4, routed)           1.378     2.339    sel_IBUF
    SLICE_X43Y12         LUT3 (Prop_lut3_I2_O)        0.124     2.463 f  data_e_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.939     4.402    data_e_IOBUF[4]_inst/T
    V16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.634     7.037 r  data_e_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.037    data_e[4]
    V16                                                               r  data_e[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            data_e[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.706ns (52.836%)  route 3.308ns (47.164%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    V17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  sel_IBUF_inst/O
                         net (fo=4, routed)           1.378     2.339    sel_IBUF
    SLICE_X43Y12         LUT3 (Prop_lut3_I2_O)        0.124     2.463 f  data_e_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.929     4.392    data_e_IOBUF[0]_inst/T
    T17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.621     7.013 r  data_e_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.013    data_e[0]
    T17                                                               r  data_e[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 1.617ns (23.427%)  route 5.285ns (76.573%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  address_IBUF[0]_inst/O
                         net (fo=96, routed)          3.408     4.358    address_IBUF[0]
    SLICE_X35Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.482 r  data_out[5]_i_9/O
                         net (fo=1, routed)           0.000     4.482    data_out[5]_i_9_n_0
    SLICE_X35Y7          MUXF7 (Prop_muxf7_I1_O)      0.245     4.727 r  data_out_reg[5]_i_3/O
                         net (fo=1, routed)           1.247     5.973    data_out_reg[5]_i_3_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I1_O)        0.298     6.271 r  data_out[5]_i_1/O
                         net (fo=2, routed)           0.630     6.902    data_out[5]_i_1_n_0
    SLICE_X43Y13         FDCE                                         r  data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            data_e[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.892ns  (logic 3.724ns (54.035%)  route 3.168ns (45.965%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    V17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  sel_IBUF_inst/O
                         net (fo=4, routed)           1.378     2.339    sel_IBUF
    SLICE_X43Y12         LUT3 (Prop_lut3_I2_O)        0.124     2.463 f  data_e_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.789     4.252    data_e_IOBUF[3]_inst/T
    W16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.639     6.892 r  data_e_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.892    data_e[3]
    W16                                                               r  data_e[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 1.585ns (23.004%)  route 5.305ns (76.996%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  address_IBUF[0]_inst/O
                         net (fo=96, routed)          3.219     4.169    address_IBUF[0]
    SLICE_X35Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  data_out[0]_i_8/O
                         net (fo=1, routed)           0.000     4.293    data_out[0]_i_8_n_0
    SLICE_X35Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     4.505 r  data_out_reg[0]_i_3/O
                         net (fo=1, routed)           1.062     5.567    data_out_reg[0]_i_3_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.299     5.866 r  data_out[0]_i_1/O
                         net (fo=2, routed)           1.023     6.889    data_out[0]_i_1_n_0
    SLICE_X42Y13         FDCE                                         r  data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            data_e[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.862ns  (logic 3.695ns (53.840%)  route 3.168ns (46.160%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    V17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  sel_IBUF_inst/O
                         net (fo=4, routed)           1.378     2.339    sel_IBUF
    SLICE_X43Y12         LUT3 (Prop_lut3_I2_O)        0.124     2.463 f  data_e_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.789     4.252    data_e_IOBUF[1]_inst/T
    R17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.610     6.862 r  data_e_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.862    data_e[1]
    R17                                                               r  data_e[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_e[0]
                            (input port)
  Destination:            mem_reg[12][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.172ns (31.430%)  route 0.375ns (68.570%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  data_e[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_e_IOBUF[0]_inst/IO
    T17                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  data_e_IOBUF[0]_inst/IBUF/O
                         net (fo=32, routed)          0.375     0.546    data_e_IBUF[0]
    SLICE_X40Y10         FDRE                                         r  mem_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_e[1]
                            (input port)
  Destination:            mem_reg[12][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.161ns (28.039%)  route 0.413ns (71.961%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data_e[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_e_IOBUF[1]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  data_e_IOBUF[1]_inst/IBUF/O
                         net (fo=32, routed)          0.413     0.574    data_e_IBUF[1]
    SLICE_X40Y10         FDRE                                         r  mem_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_e[1]
                            (input port)
  Destination:            mem_reg[14][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.161ns (27.521%)  route 0.424ns (72.479%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data_e[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_e_IOBUF[1]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  data_e_IOBUF[1]_inst/IBUF/O
                         net (fo=32, routed)          0.424     0.585    data_e_IBUF[1]
    SLICE_X39Y10         FDRE                                         r  mem_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_e[4]
                            (input port)
  Destination:            mem_reg[13][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.185ns (31.521%)  route 0.402ns (68.479%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data_e[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_e_IOBUF[4]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  data_e_IOBUF[4]_inst/IBUF/O
                         net (fo=32, routed)          0.402     0.587    data_e_IBUF[4]
    SLICE_X42Y9          FDRE                                         r  mem_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_e[4]
                            (input port)
  Destination:            mem_reg[12][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.185ns (30.813%)  route 0.415ns (69.187%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data_e[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_e_IOBUF[4]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  data_e_IOBUF[4]_inst/IBUF/O
                         net (fo=32, routed)          0.415     0.600    data_e_IBUF[4]
    SLICE_X40Y10         FDRE                                         r  mem_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_e[2]
                            (input port)
  Destination:            mem_reg[12][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.165ns (27.337%)  route 0.439ns (72.663%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  data_e[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_e_IOBUF[2]_inst/IO
    R16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  data_e_IOBUF[2]_inst/IBUF/O
                         net (fo=32, routed)          0.439     0.604    data_e_IBUF[2]
    SLICE_X40Y10         FDRE                                         r  mem_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_e[6]
                            (input port)
  Destination:            mem_reg[8][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.212ns (33.492%)  route 0.421ns (66.508%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  data_e[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_e_IOBUF[6]_inst/IO
    Y18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  data_e_IOBUF[6]_inst/IBUF/O
                         net (fo=32, routed)          0.421     0.633    data_e_IBUF[6]
    SLICE_X41Y11         FDRE                                         r  mem_reg[8][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_e[6]
                            (input port)
  Destination:            mem_reg[10][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.212ns (33.076%)  route 0.429ns (66.924%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  data_e[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_e_IOBUF[6]_inst/IO
    Y18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  data_e_IOBUF[6]_inst/IBUF/O
                         net (fo=32, routed)          0.429     0.641    data_e_IBUF[6]
    SLICE_X42Y10         FDRE                                         r  mem_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_out_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.186ns (28.681%)  route 0.463ns (71.319%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V18                  IBUF (Prop_ibuf_I_O)         0.186     0.186 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.463     0.649    rst_IBUF
    SLICE_X42Y13         FDCE                                         f  data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_out_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.186ns (28.681%)  route 0.463ns (71.319%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V18                  IBUF (Prop_ibuf_I_O)         0.186     0.186 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.463     0.649    rst_IBUF
    SLICE_X42Y13         FDCE                                         f  data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





