============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jul  5 17:02:30 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/cal_gain.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/calculator.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/successive.v
RUN-1001 : Project manager successfully analyzed 47 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.605840s wall, 1.375000s user + 0.093750s system = 1.468750s CPU (91.5%)

RUN-1004 : used memory is 311 MB, reserved memory is 289 MB, peak memory is 318 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 130850473639936"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 130850473639936"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 120156005072896"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/IRQ[31] will be merged to another kept net IRQ[31]
SYN-5055 WARNING: The kept net IRQ[31] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net u_logic/IRQ[30] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net IRQ[30] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net u_logic/IRQ[29] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net IRQ[29] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net u_logic/IRQ[28] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net IRQ[28] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net u_logic/IRQ[27] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net IRQ[27] will be merged to another kept net IRQ[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 14818/58 useful/useless nets, 12652/27 useful/useless insts
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 12652 instances
RUN-0007 : 7554 luts, 3537 seqs, 934 mslices, 493 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 14818 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 9478 nets have 2 pins
RUN-1001 : 3698 nets have [3 - 5] pins
RUN-1001 : 872 nets have [6 - 10] pins
RUN-1001 : 508 nets have [11 - 20] pins
RUN-1001 : 244 nets have [21 - 99] pins
RUN-1001 : 17 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     377     
RUN-1001 :   No   |  No   |  Yes  |    1336     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     894     
RUN-1001 :   Yes  |  No   |  Yes  |     898     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  75   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 95
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12650 instances, 7554 luts, 3537 seqs, 1427 slices, 201 macros(1427 instances: 934 mslices 493 lslices)
PHY-0007 : Cell area utilization is 53%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 61455, tnet num: 14816, tinst num: 12650, tnode num: 73351, tedge num: 103511.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.274017s wall, 0.921875s user + 0.109375s system = 1.031250s CPU (80.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.42092e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12650.
PHY-3001 : Level 1 #clusters 1903.
PHY-3001 : End clustering;  0.102817s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (60.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 53%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.16941e+06, overlap = 458.156
PHY-3002 : Step(2): len = 995605, overlap = 535.656
PHY-3002 : Step(3): len = 716484, overlap = 613.188
PHY-3002 : Step(4): len = 640425, overlap = 647.281
PHY-3002 : Step(5): len = 524467, overlap = 735.031
PHY-3002 : Step(6): len = 440798, overlap = 815
PHY-3002 : Step(7): len = 354687, overlap = 883.656
PHY-3002 : Step(8): len = 311524, overlap = 912
PHY-3002 : Step(9): len = 272553, overlap = 1001.12
PHY-3002 : Step(10): len = 249918, overlap = 1029.81
PHY-3002 : Step(11): len = 222331, overlap = 1107.16
PHY-3002 : Step(12): len = 205204, overlap = 1137.69
PHY-3002 : Step(13): len = 192524, overlap = 1139.31
PHY-3002 : Step(14): len = 180739, overlap = 1162.81
PHY-3002 : Step(15): len = 165168, overlap = 1196.28
PHY-3002 : Step(16): len = 149016, overlap = 1252.84
PHY-3002 : Step(17): len = 141615, overlap = 1279.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.92977e-06
PHY-3002 : Step(18): len = 155443, overlap = 1223.84
PHY-3002 : Step(19): len = 217459, overlap = 1107.84
PHY-3002 : Step(20): len = 234931, overlap = 991.625
PHY-3002 : Step(21): len = 245677, overlap = 965.531
PHY-3002 : Step(22): len = 241775, overlap = 943.031
PHY-3002 : Step(23): len = 239901, overlap = 874.75
PHY-3002 : Step(24): len = 229232, overlap = 871.625
PHY-3002 : Step(25): len = 224863, overlap = 883.656
PHY-3002 : Step(26): len = 217708, overlap = 902.875
PHY-3002 : Step(27): len = 216750, overlap = 915.938
PHY-3002 : Step(28): len = 212094, overlap = 938.25
PHY-3002 : Step(29): len = 210964, overlap = 967
PHY-3002 : Step(30): len = 208135, overlap = 961.625
PHY-3002 : Step(31): len = 206774, overlap = 944.812
PHY-3002 : Step(32): len = 204817, overlap = 956.312
PHY-3002 : Step(33): len = 204041, overlap = 955.219
PHY-3002 : Step(34): len = 202825, overlap = 955.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.85954e-06
PHY-3002 : Step(35): len = 215322, overlap = 919.75
PHY-3002 : Step(36): len = 232428, overlap = 904.375
PHY-3002 : Step(37): len = 239041, overlap = 889.031
PHY-3002 : Step(38): len = 241430, overlap = 870.188
PHY-3002 : Step(39): len = 240420, overlap = 870.219
PHY-3002 : Step(40): len = 240372, overlap = 875.812
PHY-3002 : Step(41): len = 240456, overlap = 887.25
PHY-3002 : Step(42): len = 240780, overlap = 865.969
PHY-3002 : Step(43): len = 238438, overlap = 860.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.71908e-06
PHY-3002 : Step(44): len = 254381, overlap = 835.469
PHY-3002 : Step(45): len = 271042, overlap = 809.156
PHY-3002 : Step(46): len = 280413, overlap = 775.531
PHY-3002 : Step(47): len = 283971, overlap = 734.594
PHY-3002 : Step(48): len = 283757, overlap = 729.844
PHY-3002 : Step(49): len = 285015, overlap = 749.219
PHY-3002 : Step(50): len = 284452, overlap = 744.219
PHY-3002 : Step(51): len = 284877, overlap = 691.406
PHY-3002 : Step(52): len = 284362, overlap = 698.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.54382e-05
PHY-3002 : Step(53): len = 303884, overlap = 647.562
PHY-3002 : Step(54): len = 324466, overlap = 550.469
PHY-3002 : Step(55): len = 335319, overlap = 519.125
PHY-3002 : Step(56): len = 338859, overlap = 525.844
PHY-3002 : Step(57): len = 339590, overlap = 513.344
PHY-3002 : Step(58): len = 341443, overlap = 521.25
PHY-3002 : Step(59): len = 340046, overlap = 543.875
PHY-3002 : Step(60): len = 340423, overlap = 553.938
PHY-3002 : Step(61): len = 338874, overlap = 573.406
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.08763e-05
PHY-3002 : Step(62): len = 365698, overlap = 534.406
PHY-3002 : Step(63): len = 379278, overlap = 490.781
PHY-3002 : Step(64): len = 383164, overlap = 480.875
PHY-3002 : Step(65): len = 385006, overlap = 451.75
PHY-3002 : Step(66): len = 386825, overlap = 419
PHY-3002 : Step(67): len = 387888, overlap = 405.375
PHY-3002 : Step(68): len = 386234, overlap = 408.188
PHY-3002 : Step(69): len = 385256, overlap = 421.125
PHY-3002 : Step(70): len = 384649, overlap = 424.938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.17527e-05
PHY-3002 : Step(71): len = 405841, overlap = 389.375
PHY-3002 : Step(72): len = 419566, overlap = 364
PHY-3002 : Step(73): len = 421802, overlap = 335.5
PHY-3002 : Step(74): len = 424498, overlap = 331.906
PHY-3002 : Step(75): len = 426027, overlap = 324.969
PHY-3002 : Step(76): len = 428280, overlap = 322.531
PHY-3002 : Step(77): len = 427853, overlap = 304.25
PHY-3002 : Step(78): len = 427935, overlap = 302.531
PHY-3002 : Step(79): len = 427853, overlap = 305.594
PHY-3002 : Step(80): len = 428863, overlap = 299.656
PHY-3002 : Step(81): len = 428199, overlap = 308.094
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000123505
PHY-3002 : Step(82): len = 443770, overlap = 302.094
PHY-3002 : Step(83): len = 453750, overlap = 299.531
PHY-3002 : Step(84): len = 457506, overlap = 284.406
PHY-3002 : Step(85): len = 460829, overlap = 266.531
PHY-3002 : Step(86): len = 464109, overlap = 268.625
PHY-3002 : Step(87): len = 466073, overlap = 270.781
PHY-3002 : Step(88): len = 465530, overlap = 263.438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000247011
PHY-3002 : Step(89): len = 475636, overlap = 272.344
PHY-3002 : Step(90): len = 484116, overlap = 258.656
PHY-3002 : Step(91): len = 486406, overlap = 252.219
PHY-3002 : Step(92): len = 489426, overlap = 243.719
PHY-3002 : Step(93): len = 494033, overlap = 216.281
PHY-3002 : Step(94): len = 496756, overlap = 209.719
PHY-3002 : Step(95): len = 495747, overlap = 202.5
PHY-3002 : Step(96): len = 495743, overlap = 213.5
PHY-3002 : Step(97): len = 496611, overlap = 213.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000494021
PHY-3002 : Step(98): len = 504842, overlap = 187.531
PHY-3002 : Step(99): len = 511370, overlap = 186.25
PHY-3002 : Step(100): len = 512908, overlap = 177.688
PHY-3002 : Step(101): len = 514899, overlap = 179.906
PHY-3002 : Step(102): len = 516980, overlap = 181.438
PHY-3002 : Step(103): len = 517783, overlap = 177.906
PHY-3002 : Step(104): len = 516958, overlap = 181.031
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000873137
PHY-3002 : Step(105): len = 521624, overlap = 185.125
PHY-3002 : Step(106): len = 524835, overlap = 182.375
PHY-3002 : Step(107): len = 525207, overlap = 176.906
PHY-3002 : Step(108): len = 526233, overlap = 165.469
PHY-3002 : Step(109): len = 528311, overlap = 167.094
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14818.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 681048, over cnt = 1729(4%), over = 10043, worst = 52
PHY-1001 : End global iterations;  0.373044s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (54.5%)

PHY-1001 : Congestion index: top1 = 102.52, top5 = 76.28, top10 = 62.79, top15 = 54.97.
PHY-3001 : End congestion estimation;  0.554824s wall, 0.343750s user + 0.093750s system = 0.437500s CPU (78.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.534356s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (79.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000164759
PHY-3002 : Step(110): len = 582546, overlap = 79.0312
PHY-3002 : Step(111): len = 587968, overlap = 66.2188
PHY-3002 : Step(112): len = 585630, overlap = 63.4688
PHY-3002 : Step(113): len = 582934, overlap = 56.7188
PHY-3002 : Step(114): len = 582712, overlap = 61.0938
PHY-3002 : Step(115): len = 582358, overlap = 62.4688
PHY-3002 : Step(116): len = 581314, overlap = 70.2812
PHY-3002 : Step(117): len = 582562, overlap = 74.4375
PHY-3002 : Step(118): len = 582163, overlap = 76.0625
PHY-3002 : Step(119): len = 579478, overlap = 77.2812
PHY-3002 : Step(120): len = 576057, overlap = 80.9688
PHY-3002 : Step(121): len = 572845, overlap = 82.0625
PHY-3002 : Step(122): len = 569735, overlap = 83.375
PHY-3002 : Step(123): len = 566653, overlap = 86.4062
PHY-3002 : Step(124): len = 565324, overlap = 82.4062
PHY-3002 : Step(125): len = 563187, overlap = 81.3438
PHY-3002 : Step(126): len = 560434, overlap = 82.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000329518
PHY-3002 : Step(127): len = 564288, overlap = 85.9062
PHY-3002 : Step(128): len = 571210, overlap = 86.6875
PHY-3002 : Step(129): len = 572605, overlap = 88.1562
PHY-3002 : Step(130): len = 574318, overlap = 89.125
PHY-3002 : Step(131): len = 575458, overlap = 79.6562
PHY-3002 : Step(132): len = 576697, overlap = 78.2188
PHY-3002 : Step(133): len = 578038, overlap = 74.4688
PHY-3002 : Step(134): len = 578904, overlap = 73.2812
PHY-3002 : Step(135): len = 580939, overlap = 73.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000659037
PHY-3002 : Step(136): len = 582673, overlap = 73.3438
PHY-3002 : Step(137): len = 586843, overlap = 73.375
PHY-3002 : Step(138): len = 587507, overlap = 72.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00128184
PHY-3002 : Step(139): len = 597279, overlap = 66.5625
PHY-3002 : Step(140): len = 613695, overlap = 54.3125
PHY-3002 : Step(141): len = 614188, overlap = 45.1875
PHY-3002 : Step(142): len = 613089, overlap = 43.0625
PHY-3002 : Step(143): len = 611460, overlap = 40.0625
PHY-3002 : Step(144): len = 610444, overlap = 41.875
PHY-3002 : Step(145): len = 609993, overlap = 38.7812
PHY-3002 : Step(146): len = 609160, overlap = 33.0625
PHY-3002 : Step(147): len = 608694, overlap = 36.25
PHY-3002 : Step(148): len = 607705, overlap = 35.5625
PHY-3002 : Step(149): len = 605292, overlap = 33.4688
PHY-3002 : Step(150): len = 603196, overlap = 29.625
PHY-3002 : Step(151): len = 601685, overlap = 34.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00231706
PHY-3002 : Step(152): len = 603033, overlap = 31.2188
PHY-3002 : Step(153): len = 604262, overlap = 31.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.003749
PHY-3002 : Step(154): len = 604775, overlap = 31.4375
PHY-3002 : Step(155): len = 605834, overlap = 31
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 96/14818.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 728696, over cnt = 2409(6%), over = 11179, worst = 44
PHY-1001 : End global iterations;  0.524414s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (47.7%)

PHY-1001 : Congestion index: top1 = 92.84, top5 = 69.58, top10 = 59.82, top15 = 53.88.
PHY-3001 : End congestion estimation;  0.703559s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (55.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.558669s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (64.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000144185
PHY-3002 : Step(156): len = 605234, overlap = 140.781
PHY-3002 : Step(157): len = 600795, overlap = 121.875
PHY-3002 : Step(158): len = 592621, overlap = 107.188
PHY-3002 : Step(159): len = 583824, overlap = 109.344
PHY-3002 : Step(160): len = 577860, overlap = 123.406
PHY-3002 : Step(161): len = 571748, overlap = 123.812
PHY-3002 : Step(162): len = 566160, overlap = 118.719
PHY-3002 : Step(163): len = 560724, overlap = 120.812
PHY-3002 : Step(164): len = 556817, overlap = 110.812
PHY-3002 : Step(165): len = 552531, overlap = 117.5
PHY-3002 : Step(166): len = 549021, overlap = 120.469
PHY-3002 : Step(167): len = 545420, overlap = 123.219
PHY-3002 : Step(168): len = 541515, overlap = 125.688
PHY-3002 : Step(169): len = 539299, overlap = 127.344
PHY-3002 : Step(170): len = 536378, overlap = 135.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000288369
PHY-3002 : Step(171): len = 541036, overlap = 128.875
PHY-3002 : Step(172): len = 547563, overlap = 124
PHY-3002 : Step(173): len = 548021, overlap = 117.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000550106
PHY-3002 : Step(174): len = 559901, overlap = 98.25
PHY-3002 : Step(175): len = 575866, overlap = 85.625
PHY-3002 : Step(176): len = 578930, overlap = 87.625
PHY-3002 : Step(177): len = 579134, overlap = 88.6562
PHY-3002 : Step(178): len = 580026, overlap = 82.4375
PHY-3002 : Step(179): len = 580706, overlap = 80
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0010167
PHY-3002 : Step(180): len = 587703, overlap = 74.6875
PHY-3002 : Step(181): len = 591464, overlap = 73.7812
PHY-3002 : Step(182): len = 595626, overlap = 70.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0020334
PHY-3002 : Step(183): len = 598450, overlap = 66.5312
PHY-3002 : Step(184): len = 602898, overlap = 64.0625
PHY-3002 : Step(185): len = 607155, overlap = 63.9062
PHY-3002 : Step(186): len = 609986, overlap = 62.125
PHY-3002 : Step(187): len = 612762, overlap = 60.875
PHY-3002 : Step(188): len = 614650, overlap = 61.1562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 61455, tnet num: 14816, tinst num: 12650, tnode num: 73351, tedge num: 103511.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 348.41 peak overflow 3.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 406/14818.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 770088, over cnt = 2826(8%), over = 10721, worst = 30
PHY-1001 : End global iterations;  0.528075s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (41.4%)

PHY-1001 : Congestion index: top1 = 76.77, top5 = 63.14, top10 = 56.03, top15 = 51.45.
PHY-1001 : End incremental global routing;  0.693383s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (45.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.525094s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (23.8%)

OPT-1001 : 13 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12533 has valid locations, 104 needs to be replaced
PHY-3001 : design contains 12741 instances, 7603 luts, 3579 seqs, 1427 slices, 201 macros(1427 instances: 934 mslices 493 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 622302
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12554/14909.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 777152, over cnt = 2828(8%), over = 10759, worst = 30
PHY-1001 : End global iterations;  0.104266s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (45.0%)

PHY-1001 : Congestion index: top1 = 76.81, top5 = 63.33, top10 = 56.16, top15 = 51.61.
PHY-3001 : End congestion estimation;  0.352761s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (70.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 61781, tnet num: 14907, tinst num: 12741, tnode num: 73803, tedge num: 103981.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14907 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.474750s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (65.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(189): len = 621770, overlap = 0
PHY-3002 : Step(190): len = 621580, overlap = 0
PHY-3002 : Step(191): len = 621676, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12574/14909.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 775432, over cnt = 2837(8%), over = 10791, worst = 30
PHY-1001 : End global iterations;  0.106260s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (44.1%)

PHY-1001 : Congestion index: top1 = 77.00, top5 = 63.38, top10 = 56.21, top15 = 51.67.
PHY-3001 : End congestion estimation;  0.303659s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (77.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14907 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.595367s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (60.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000974671
PHY-3002 : Step(192): len = 621631, overlap = 61.4062
PHY-3002 : Step(193): len = 621731, overlap = 61.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00194934
PHY-3002 : Step(194): len = 621797, overlap = 61.3125
PHY-3002 : Step(195): len = 621868, overlap = 61.2812
PHY-3001 : Final: Len = 621868, Over = 61.2812
PHY-3001 : End incremental placement;  3.187911s wall, 1.734375s user + 0.125000s system = 1.859375s CPU (58.3%)

OPT-1001 : Total overflow 349.66 peak overflow 3.91
OPT-1001 : End high-fanout net optimization;  4.708587s wall, 2.421875s user + 0.125000s system = 2.546875s CPU (54.1%)

OPT-1001 : Current memory(MB): used = 606, reserve = 596, peak = 619.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12581/14909.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 776160, over cnt = 2816(8%), over = 10580, worst = 30
PHY-1002 : len = 821504, over cnt = 2005(5%), over = 5993, worst = 30
PHY-1002 : len = 860808, over cnt = 952(2%), over = 2524, worst = 20
PHY-1002 : len = 881400, over cnt = 323(0%), over = 833, worst = 20
PHY-1002 : len = 889160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.018393s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (67.5%)

PHY-1001 : Congestion index: top1 = 58.04, top5 = 51.73, top10 = 48.35, top15 = 46.02.
OPT-1001 : End congestion update;  1.216756s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (66.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14907 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.477424s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (65.5%)

OPT-0007 : Start: WNS -2361 TNS -521352 NUM_FEPS 421
OPT-0007 : Iter 1: improved WNS -2361 TNS -374736 NUM_FEPS 421 with 52 cells processed and 2266 slack improved
OPT-0007 : Iter 2: improved WNS -2361 TNS -374436 NUM_FEPS 421 with 7 cells processed and 350 slack improved
OPT-0007 : Iter 3: improved WNS -2361 TNS -374286 NUM_FEPS 421 with 3 cells processed and 150 slack improved
OPT-1001 : End global optimization;  1.720423s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (65.4%)

OPT-1001 : Current memory(MB): used = 586, reserve = 574, peak = 619.
OPT-1001 : End physical optimization;  7.735719s wall, 4.187500s user + 0.140625s system = 4.328125s CPU (55.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7603 LUT to BLE ...
SYN-4008 : Packed 7603 LUT and 1505 SEQ to BLE.
SYN-4003 : Packing 2074 remaining SEQ's ...
SYN-4005 : Packed 1647 SEQ with LUT/SLICE
SYN-4006 : 4583 single LUT's are left
SYN-4006 : 427 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8030/10065 primitive instances ...
PHY-3001 : End packing;  0.569073s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (54.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5936 instances
RUN-1001 : 2901 mslices, 2901 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 13643 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7875 nets have 2 pins
RUN-1001 : 3937 nets have [3 - 5] pins
RUN-1001 : 962 nets have [6 - 10] pins
RUN-1001 : 564 nets have [11 - 20] pins
RUN-1001 : 297 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 5934 instances, 5802 slices, 201 macros(1427 instances: 934 mslices 493 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : After packing: Len = 634763, Over = 160.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7272/13643.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 847160, over cnt = 1827(5%), over = 2929, worst = 9
PHY-1002 : len = 854968, over cnt = 1180(3%), over = 1600, worst = 9
PHY-1002 : len = 866936, over cnt = 445(1%), over = 587, worst = 5
PHY-1002 : len = 873712, over cnt = 115(0%), over = 132, worst = 3
PHY-1002 : len = 876920, over cnt = 1(0%), over = 2, worst = 2
PHY-1001 : End global iterations;  1.043451s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (79.4%)

PHY-1001 : Congestion index: top1 = 58.81, top5 = 52.28, top10 = 48.40, top15 = 45.87.
PHY-3001 : End congestion estimation;  1.288730s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (75.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 58062, tnet num: 13641, tinst num: 5934, tnode num: 67440, tedge num: 100951.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.052986s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (69.7%)

RUN-1004 : used memory is 551 MB, reserved memory is 543 MB, peak memory is 619 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13641 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.599080s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (67.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.63854e-05
PHY-3002 : Step(196): len = 618524, overlap = 156.5
PHY-3002 : Step(197): len = 605146, overlap = 171.5
PHY-3002 : Step(198): len = 597182, overlap = 179
PHY-3002 : Step(199): len = 590564, overlap = 183.25
PHY-3002 : Step(200): len = 584816, overlap = 194.25
PHY-3002 : Step(201): len = 581676, overlap = 201.25
PHY-3002 : Step(202): len = 579249, overlap = 205.5
PHY-3002 : Step(203): len = 577603, overlap = 201.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000132771
PHY-3002 : Step(204): len = 588320, overlap = 179
PHY-3002 : Step(205): len = 596906, overlap = 161.25
PHY-3002 : Step(206): len = 598098, overlap = 156.5
PHY-3002 : Step(207): len = 599087, overlap = 155.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000265541
PHY-3002 : Step(208): len = 608045, overlap = 149.5
PHY-3002 : Step(209): len = 616411, overlap = 144.25
PHY-3002 : Step(210): len = 621079, overlap = 143
PHY-3002 : Step(211): len = 622946, overlap = 144.25
PHY-3002 : Step(212): len = 624600, overlap = 143
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.837437s wall, 0.000000s user + 0.093750s system = 0.093750s CPU (11.2%)

PHY-3001 : Trial Legalized: Len = 671833
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 693/13643.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 836056, over cnt = 2399(6%), over = 4310, worst = 8
PHY-1002 : len = 856392, over cnt = 1370(3%), over = 1992, worst = 7
PHY-1002 : len = 877104, over cnt = 296(0%), over = 391, worst = 7
PHY-1002 : len = 881688, over cnt = 52(0%), over = 72, worst = 7
PHY-1002 : len = 883320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.433714s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (68.7%)

PHY-1001 : Congestion index: top1 = 57.54, top5 = 51.86, top10 = 48.52, top15 = 46.27.
PHY-3001 : End congestion estimation;  1.753949s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (72.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13641 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.592263s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (73.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000158743
PHY-3002 : Step(213): len = 653187, overlap = 22.5
PHY-3002 : Step(214): len = 641545, overlap = 36.75
PHY-3002 : Step(215): len = 631557, overlap = 58
PHY-3002 : Step(216): len = 625052, overlap = 71.75
PHY-3002 : Step(217): len = 620444, overlap = 81.25
PHY-3002 : Step(218): len = 618338, overlap = 92
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000317486
PHY-3002 : Step(219): len = 628077, overlap = 78.75
PHY-3002 : Step(220): len = 632399, overlap = 76.75
PHY-3002 : Step(221): len = 633265, overlap = 78
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000603059
PHY-3002 : Step(222): len = 639917, overlap = 77.25
PHY-3002 : Step(223): len = 649851, overlap = 72.75
PHY-3002 : Step(224): len = 650263, overlap = 74
PHY-3002 : Step(225): len = 650460, overlap = 75.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012408s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 667679, Over = 0
PHY-3001 : Spreading special nets. 41 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.036797s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.5%)

PHY-3001 : 62 instances has been re-located, deltaX = 12, deltaY = 47, maxDist = 1.
PHY-3001 : Final: Len = 668299, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 58062, tnet num: 13641, tinst num: 5934, tnode num: 67440, tedge num: 100951.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.213233s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (83.7%)

RUN-1004 : used memory is 556 MB, reserved memory is 557 MB, peak memory is 632 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4212/13643.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 851968, over cnt = 2177(6%), over = 3470, worst = 7
PHY-1002 : len = 863848, over cnt = 1227(3%), over = 1676, worst = 5
PHY-1002 : len = 876832, over cnt = 433(1%), over = 576, worst = 5
PHY-1002 : len = 880712, over cnt = 236(0%), over = 309, worst = 4
PHY-1002 : len = 885360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.202211s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (71.5%)

PHY-1001 : Congestion index: top1 = 57.22, top5 = 51.32, top10 = 47.82, top15 = 45.51.
PHY-1001 : End incremental global routing;  1.471086s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (70.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13641 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.557364s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (50.5%)

OPT-1001 : 4 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5826 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 5949 instances, 5817 slices, 201 macros(1427 instances: 934 mslices 493 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 671745
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12418/13661.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 889680, over cnt = 66(0%), over = 75, worst = 2
PHY-1002 : len = 889760, over cnt = 39(0%), over = 44, worst = 2
PHY-1002 : len = 890056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.390015s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (64.1%)

PHY-1001 : Congestion index: top1 = 57.22, top5 = 51.36, top10 = 47.92, top15 = 45.62.
PHY-3001 : End congestion estimation;  0.674754s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (71.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 58223, tnet num: 13659, tinst num: 5949, tnode num: 67646, tedge num: 101196.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.213482s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (43.8%)

RUN-1004 : used memory is 589 MB, reserved memory is 586 MB, peak memory is 644 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.774206s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (49.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(226): len = 670202, overlap = 0
PHY-3002 : Step(227): len = 670070, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12405/13661.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 887296, over cnt = 66(0%), over = 93, worst = 4
PHY-1002 : len = 887512, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 887752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.372184s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (58.8%)

PHY-1001 : Congestion index: top1 = 57.35, top5 = 51.38, top10 = 47.91, top15 = 45.61.
PHY-3001 : End congestion estimation;  0.622173s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (57.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.597188s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (52.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.63018e-05
PHY-3002 : Step(228): len = 669957, overlap = 2
PHY-3002 : Step(229): len = 669957, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 670056, Over = 0
PHY-3001 : End spreading;  0.030575s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 670056, Over = 0
PHY-3001 : End incremental placement;  4.044382s wall, 2.062500s user + 0.125000s system = 2.187500s CPU (54.1%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  6.419464s wall, 3.562500s user + 0.156250s system = 3.718750s CPU (57.9%)

OPT-1001 : Current memory(MB): used = 651, reserve = 650, peak = 653.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12408/13661.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 887760, over cnt = 55(0%), over = 64, worst = 5
PHY-1002 : len = 887864, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 888048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.348825s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (49.3%)

PHY-1001 : Congestion index: top1 = 57.26, top5 = 51.39, top10 = 47.89, top15 = 45.60.
OPT-1001 : End congestion update;  0.602367s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (51.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.458266s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.1%)

OPT-0007 : Start: WNS -2327 TNS -208357 NUM_FEPS 295
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5845 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5949 instances, 5817 slices, 201 macros(1427 instances: 934 mslices 493 lslices)
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Initial: Len = 684030, Over = 0
PHY-3001 : Spreading special nets. 16 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031466s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (99.3%)

PHY-3001 : 20 instances has been re-located, deltaX = 9, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 684362, Over = 0
PHY-3001 : End incremental legalization;  0.265728s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (47.0%)

OPT-0007 : Iter 1: improved WNS -2177 TNS -154263 NUM_FEPS 294 with 165 cells processed and 26857 slack improved
OPT-0007 : Iter 2: improved WNS -2177 TNS -154263 NUM_FEPS 294 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.535325s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (56.0%)

OPT-1001 : Current memory(MB): used = 650, reserve = 649, peak = 653.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.458772s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (57.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11825/13661.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 900784, over cnt = 186(0%), over = 314, worst = 6
PHY-1002 : len = 902384, over cnt = 68(0%), over = 89, worst = 3
PHY-1002 : len = 903160, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 903328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.568209s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (60.5%)

PHY-1001 : Congestion index: top1 = 57.37, top5 = 51.67, top10 = 48.25, top15 = 45.92.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.469187s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (23.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2177 TNS -156747 NUM_FEPS 294
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.896552
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2177ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 13661 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 13661 nets
OPT-1001 : End physical optimization;  11.180789s wall, 6.312500s user + 0.171875s system = 6.484375s CPU (58.0%)

RUN-1003 : finish command "place" in  36.564734s wall, 19.000000s user + 1.718750s system = 20.718750s CPU (56.7%)

RUN-1004 : used memory is 533 MB, reserved memory is 522 MB, peak memory is 653 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.373600s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (89.9%)

RUN-1004 : used memory is 535 MB, reserved memory is 525 MB, peak memory is 653 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5951 instances
RUN-1001 : 2901 mslices, 2916 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 13661 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7871 nets have 2 pins
RUN-1001 : 3942 nets have [3 - 5] pins
RUN-1001 : 971 nets have [6 - 10] pins
RUN-1001 : 566 nets have [11 - 20] pins
RUN-1001 : 303 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 58223, tnet num: 13659, tinst num: 5949, tnode num: 67646, tedge num: 101196.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.066732s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (30.8%)

RUN-1004 : used memory is 557 MB, reserved memory is 564 MB, peak memory is 653 MB
PHY-1001 : 2901 mslices, 2916 lslices, 102 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 840384, over cnt = 2371(6%), over = 4182, worst = 9
PHY-1002 : len = 860864, over cnt = 1244(3%), over = 1826, worst = 7
PHY-1002 : len = 879112, over cnt = 308(0%), over = 438, worst = 7
PHY-1002 : len = 885696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.067843s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (45.4%)

PHY-1001 : Congestion index: top1 = 56.03, top5 = 50.40, top10 = 47.36, top15 = 45.19.
PHY-1001 : End global routing;  1.306384s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (41.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 650, reserve = 648, peak = 653.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 908, reserve = 907, peak = 908.
PHY-1001 : End build detailed router design. 3.368119s wall, 1.359375s user + 0.281250s system = 1.640625s CPU (48.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 133496, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.404503s wall, 0.640625s user + 0.109375s system = 0.750000s CPU (53.4%)

PHY-1001 : Current memory(MB): used = 943, reserve = 943, peak = 943.
PHY-1001 : End phase 1; 1.411183s wall, 0.640625s user + 0.109375s system = 0.750000s CPU (53.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 2.1229e+06, over cnt = 1727(0%), over = 1731, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 947, reserve = 946, peak = 948.
PHY-1001 : End initial routed; 27.513774s wall, 10.953125s user + 0.218750s system = 11.171875s CPU (40.6%)

PHY-1001 : Update timing.....
PHY-1001 : 217/12385(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.144   |  -973.117  |  357  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.087579s wall, 0.671875s user + 0.078125s system = 0.750000s CPU (35.9%)

PHY-1001 : Current memory(MB): used = 958, reserve = 957, peak = 958.
PHY-1001 : End phase 2; 29.601421s wall, 11.625000s user + 0.296875s system = 11.921875s CPU (40.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -4.006ns STNS -958.525ns FEP 357.
PHY-1001 : End OPT Iter 1; 0.199999s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (31.3%)

PHY-1022 : len = 2.12319e+06, over cnt = 1745(0%), over = 1749, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.369961s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (33.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.07544e+06, over cnt = 600(0%), over = 600, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.139590s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (68.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.07021e+06, over cnt = 152(0%), over = 152, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.544558s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (51.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.0699e+06, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.289019s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (59.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.07031e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.194728s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (88.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.07046e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.165274s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (28.4%)

PHY-1001 : Update timing.....
PHY-1001 : 237/12385(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.006   |  -958.652  |  360  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.053379s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (31.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 460 feed throughs used by 336 nets
PHY-1001 : End commit to database; 1.745320s wall, 0.640625s user + 0.218750s system = 0.859375s CPU (49.2%)

PHY-1001 : Current memory(MB): used = 1042, reserve = 1044, peak = 1042.
PHY-1001 : End phase 3; 6.714403s wall, 2.921875s user + 0.234375s system = 3.156250s CPU (47.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -4.006ns STNS -958.015ns FEP 360.
PHY-1001 : End OPT Iter 1; 0.223031s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (49.0%)

PHY-1022 : len = 2.07054e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.389478s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (40.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.006ns, -958.015ns, 360}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.07045e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.131569s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (71.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.07042e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.116615s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (80.4%)

PHY-1001 : Update timing.....
PHY-1001 : 237/12385(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.006   |  -960.606  |  360  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.045738s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (62.6%)

PHY-1001 : Current memory(MB): used = 1050, reserve = 1052, peak = 1050.
PHY-1001 : End phase 4; 2.719181s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (62.6%)

PHY-1003 : Routed, final wirelength = 2.07042e+06
PHY-1001 : Current memory(MB): used = 1050, reserve = 1052, peak = 1050.
PHY-1001 : End export database. 0.075887s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.6%)

PHY-1001 : End detail routing;  44.186123s wall, 18.453125s user + 0.968750s system = 19.421875s CPU (44.0%)

RUN-1003 : finish command "route" in  47.236622s wall, 19.500000s user + 0.984375s system = 20.484375s CPU (43.4%)

RUN-1004 : used memory is 981 MB, reserved memory is 978 MB, peak memory is 1050 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                    10910   out of  19600   55.66%
#reg                     3815   out of  19600   19.46%
#le                     11334
  #lut only              7519   out of  11334   66.34%
  #reg only               424   out of  11334    3.74%
  #lut&reg               3391   out of  11334   29.92%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  2021
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    257
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    254
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 79
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    58


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |11334  |9483    |1427    |3829    |25      |3       |
|  ISP                       |AHBISP                                          |3834   |2500    |1025    |1343    |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |590    |304     |142     |319     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |71     |30      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |2       |0       |6       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |66     |32      |18      |37      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |71     |28      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |5       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |68     |43      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |9      |6       |0       |9       |2       |0       |
|    u_CC                    |CC                                              |171    |139     |32      |89      |0       |0       |
|    u_bypass                |bypass                                          |124    |84      |40      |33      |0       |0       |
|    u_cal_gain              |cal_gain                                        |2252   |1501    |658     |455     |0       |0       |
|      u_calculator          |calculator                                      |2136   |1392    |652     |388     |0       |0       |
|        u_b_successive      |successive                                      |618    |399     |206     |106     |0       |0       |
|        u_g_successive      |successive                                      |648    |439     |207     |76      |0       |0       |
|        u_r_successive      |successive                                      |650    |434     |206     |82      |0       |0       |
|    u_demosaic              |demosaic                                        |419    |212     |148     |276     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |106    |44      |31      |75      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |74     |38      |30      |48      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |77     |42      |30      |52      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |87     |47      |33      |66      |0       |0       |
|    u_gamma                 |gamma                                           |25     |25      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |15     |15      |0       |7       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |14     |7       |7       |4       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |14     |7       |7       |4       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |12     |12      |0       |10      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |31     |31      |0       |16      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |8      |8       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |4      |4       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |36     |21      |0       |31      |0       |0       |
|  U_APB_UART                |APB_UART                                        |17     |17      |0       |11      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |2      |2       |0       |0       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |14     |14      |0       |9       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                             |2      |2       |0       |1       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |144    |85      |30      |104     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |6      |6       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |35     |17      |0       |35      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |39     |29      |0       |39      |0       |0       |
|  kb                        |Keyboard                                        |109    |93      |16      |50      |0       |0       |
|  sd_reader                 |sd_reader                                       |801    |701     |100     |332     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |347    |313     |34      |146     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |756    |579     |119     |406     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |411    |285     |73      |273     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |141    |87      |21      |114     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |18     |14      |0       |18      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |36     |23      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |30     |23      |0       |30      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |160    |110     |30      |122     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |27     |12      |0       |26      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |34     |29      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |35     |35      |0       |34      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |345    |294     |46      |133     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |60     |48      |12      |24      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |67     |67      |0       |17      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |42     |33      |4       |31      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |109    |91      |18      |34      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |67     |55      |12      |27      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5219   |5157    |51      |1379    |0       |3       |
|  u_rs232                   |rs232                                           |94     |85      |8       |54      |0       |0       |
|    uart_rx_inst            |uart_rx                                         |56     |51      |4       |40      |0       |0       |
|    uart_tx_inst            |uart_tx                                         |38     |34      |4       |14      |0       |0       |
|  vga_ctrl_inst             |vga_ctrl                                        |156    |91      |65      |29      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7824  
    #2          2       2516  
    #3          3       770   
    #4          4       655   
    #5        5-10      1054  
    #6        11-50     769   
    #7       51-100      15   
    #8       101-500     2    
  Average     3.08            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.693195s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (103.4%)

RUN-1004 : used memory is 983 MB, reserved memory is 981 MB, peak memory is 1050 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 58223, tnet num: 13659, tinst num: 5949, tnode num: 67646, tedge num: 101196.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.056024s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (48.8%)

RUN-1004 : used memory is 987 MB, reserved memory is 985 MB, peak memory is 1050 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5949
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 13661, pip num: 148604
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 460
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3179 valid insts, and 417543 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  22.726066s wall, 131.578125s user + 2.078125s system = 133.656250s CPU (588.1%)

RUN-1004 : used memory is 1067 MB, reserved memory is 1075 MB, peak memory is 1243 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_170230.log"
RUN-1001 : Backing up run's log file succeed.
