[{"DBLP title": "IoT Based Occupancy Detection System with Data Stream Processing and Artificial Neural Networks.", "DBLP authors": ["Dusan Markovic", "Dejan Vujicic", "Zoran Stamenkovic", "Sinisa Randic"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095715", "OA papers": [{"PaperId": "https://openalex.org/W3027447311", "PaperTitle": "IoT Based Occupancy Detection System with Data Stream Processing and Artificial Neural Networks", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Kragujevac": 3.0, "Innovations for High Performance Microelectronics": 1.0}, "Authors": ["Du\u0161an Markovi\u0107", "Dejan Vujicic", "Zoran Stamenkovic", "Sinisa Randic"]}]}, {"DBLP title": "Cross Layer Fault Simulations for Analyzing the Robustness of RTL Designs in Airborne Systems.", "DBLP authors": ["Julie Roux", "Vincent Beroulle", "Katell Morin-Allory", "R\u00e9gis Leveugle", "Lilian Bossuet", "Fr\u00e9d\u00e9ric C\u00e9zilly", "Fr\u00e9d\u00e9ric Berthoz", "Gilles Gen\u00e9vrier", "Fran\u00e7ois Cerisier"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095559", "OA papers": [{"PaperId": "https://openalex.org/W3028059183", "PaperTitle": "Cross Layer Fault Simulations for Analyzing the Robustness of RTL Designs in Airborne Systems", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Julie Roux", "Vincent Beroulle", "Katell Morin-Allory", "Regis Leveugle", "Lilian Bossuet", "Frederic Cezilly", "Frederic Berthoz", "Gilles Genevrier", "Fran\u00e7ois Cerisier"]}]}, {"DBLP title": "On the Pole-Placement Technique for the Design of a DC-DC Buck Converter Discrete PID Control.", "DBLP authors": ["Vasilica-Daniela Andries", "Liviu Goras", "Emilian David", "Andi Buzo", "Georg Pelz"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095562", "OA papers": [{"PaperId": "https://openalex.org/W3026451065", "PaperTitle": "On the Pole-Placement Technique for the Design of a DC-DC Buck Converter Discrete PID Control", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Gheorghe Asachi Technical University of Ia\u0219i": 2.0, "Center of Technology and Engineering for Nuclear Projects": 1.0, "Infineon Technologies (Germany)": 2.0}, "Authors": ["Vasilica-Daniela Andries", "Liviu Goras", "Emilian David", "Andi Buzo", "Georg Pelz"]}]}, {"DBLP title": "Standard Cell Tuning Enables Data-Independent Static Power Consumption.", "DBLP authors": ["Jan Belohoubek", "Petr Fiser", "Jan Schmidt"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095656", "OA papers": [{"PaperId": "https://openalex.org/W3028241940", "PaperTitle": "Standard Cell Tuning Enables Data-Independent Static Power Consumption", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Czech Technical University in Prague": 3.0}, "Authors": ["Jan Belohoubek", "Petr Fiser", "Jan Schmidt"]}]}, {"DBLP title": "A temperature compensated MOSFET-C band-pass filter in 0.35 um CMOS technology.", "DBLP authors": ["Miodrag Brkic", "Jelena B. Radic", "Kristina Nikolic", "Mirjana S. Damnjanovic"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095661", "OA papers": [{"PaperId": "https://openalex.org/W3027289812", "PaperTitle": "A temperature compensated MOSFET-C band-pass filter in 0.35 um CMOS technology", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Novi Sad": 4.0}, "Authors": ["Brkic Miodrag", "Jelena Radic", "Kristina Nikolic", "Mirjana Damnjanovic"]}]}, {"DBLP title": "Resistive switching and synaptic behavior in zirconium doped thin film metal-oxide-metal devices.", "DBLP authors": ["Dajana Milicevic", "Kristina Nikolic", "Jelena Vukmirovic", "Natasa Samardzic", "Vladimir V. Srdic", "Goran Stojanovic"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095643", "OA papers": [{"PaperId": "https://openalex.org/W3028533376", "PaperTitle": "Resistive switching and synaptic behavior in zirconium doped thin film metal-oxide-metal devices", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Novi Sad": 6.0}, "Authors": ["Dajana Milicevic", "Kristina Nikolic", "Jelena Vukmirovic", "Natasa Samardzic", "Vladimir V. Srdi\u0107", "Goran Stojanovic"]}]}, {"DBLP title": "New Solutions for the Support Region Calculation of Logarithmic Quantizers for the Laplacian Source.", "DBLP authors": ["Zoran H. Peric", "Milan R. Dincic", "Milan Z. Tancic", "Zoran Stamenkovic"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095582", "OA papers": [{"PaperId": "https://openalex.org/W3026371449", "PaperTitle": "New Solutions for the Support Region Calculation of Logarithmic Quantizers for the Laplacian Source", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Nis": 3.0, "Innovations for High Performance Microelectronics": 1.0}, "Authors": ["Frank Lehmkuhl", "Milan R. Dincic", "Milan Tancic", "Zoran Stamenkovic"]}]}, {"DBLP title": "Towards Generation of a Programmable Power Management Unit at the Electronic System Level.", "DBLP authors": ["David Lemma", "Mehran Goli", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095712", "OA papers": [{"PaperId": "https://openalex.org/W3026978868", "PaperTitle": "Towards Generation of a Programmable Power Management Unit at the Electronic System Level", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bremen": 3.0, "DFKI GmbH,Cyber-Physical Systems,Bremen,Germany,28359": 1.0}, "Authors": ["David Lemma", "Mehran Goli", "Grose, Daniel, ca.", "Rolf Drechsler"]}]}, {"DBLP title": "KL-cuts influence on optimization of polymorphic circuits based on PAIG rewriting.", "DBLP authors": ["Adam Crha", "V\u00e1clav Simek", "Richard Ruzicka"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095557", "OA papers": [{"PaperId": "https://openalex.org/W3027506131", "PaperTitle": "KL-cuts influence on optimization of polymorphic circuits based on PAIG rewriting", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Adam Crha", "Vaclav Simek", "Richard Ruzicka"]}]}, {"DBLP title": "Automatic Design of Reliable Systems Based on the Multiple-choice Knapsack Problem.", "DBLP authors": ["Jakub Lojda", "Jakub Podivinsky", "Ondrej Cekan", "Richard Panek", "Martin Krcma", "Zdenek Kot\u00e1sek"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095576", "OA papers": [{"PaperId": "https://openalex.org/W3028270024", "PaperTitle": "Automatic Design of Reliable Systems Based on the Multiple-choice Knapsack Problem", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Brno University of Technology": 6.0}, "Authors": ["Jakub Lojda", "Jakub Podivinsky", "Ondrej Cekan", "Richard Panek", "Martin Krcma", "Zdenek Kotasek"]}]}, {"DBLP title": "Automatically Generated Nonlinear Analog Circuit Models Enclosing Variations with Intervals and Affine Forms for Reachability Analysis.", "DBLP authors": ["Malgorzata Rechmal-Lesse", "Gerald Alexander Koroa", "Yeremia Gunawan Adhisantoso", "Markus Olbrich"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095655", "OA papers": [{"PaperId": "https://openalex.org/W3027659056", "PaperTitle": "Automatically Generated Nonlinear Analog Circuit Models Enclosing Variations with Intervals and Affine Forms for Reachability Analysis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Leibniz University Hannover": 4.0}, "Authors": ["Malgorzata Rechmal-Lesse", "Gerald Alexander Koroa", "Yeremia Gunawan Adhisantoso", "Markus Olbrich"]}]}, {"DBLP title": "Applicative System Level Test introduction to Increase Confidence on Screening Quality.", "DBLP authors": ["Paolo Bernardi", "Marco Restifo", "Matteo Sonza Reorda", "Davide Appello", "Claudia Bertani", "D. Petrali"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095569", "OA papers": [{"PaperId": "https://openalex.org/W3026412660", "PaperTitle": "Applicative System Level Test introduction to Increase Confidence on Screening Quality", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnic University of Turin": 3.0, "STMicroelectronics Srl, Automotive Product Group, Agrate Brianza, Italy": 3.0}, "Authors": ["Paolo Bernardi", "M. Restifo", "M. Sonza Reorda", "D. Appello", "C. Bertani", "D. Petrali"]}]}, {"DBLP title": "Using Control Logic Drivers for Automated Generation of System-level Portable Models.", "DBLP authors": ["Petr Bardonek", "Marcela Zachari\u00e1sov\u00e1"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095708", "OA papers": [{"PaperId": "https://openalex.org/W3026112087", "PaperTitle": "Using Control Logic Drivers for Automated Generation of System-level Portable Models", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Petr Bardonek", "Marcela Zachariasova"]}]}, {"DBLP title": "Efficient Patch Module for Single-bank or Dual-bank Firmware Updates for Embedded Devices.", "DBLP authors": ["Ondrej Kachman", "Marcel Bal\u00e1z"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095744", "OA papers": [{"PaperId": "https://openalex.org/W3026606863", "PaperTitle": "Efficient Patch Module for Single-bank or Dual-bank Firmware Updates for Embedded Devices", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute of Informatics": 0.5, "Slovak Academy of Sciences": 0.5, "Research - Development Application Services (Slovakia)": 1.0}, "Authors": ["Ondrej Kachman", "Marcel Balaz"]}]}, {"DBLP title": "Dynamic Properties Of Ultra Low-Voltage Rail-to-Rail Comparator Designed In 130 nm CMOS Technology.", "DBLP authors": ["Luk\u00e1s Nagy", "Daniel Arbet", "Martin Kov\u00e1c", "Miroslav Potocn\u00fd", "Michal Sovcik", "Viera Stopjakov\u00e1"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095746", "OA papers": [{"PaperId": "https://openalex.org/W3026531981", "PaperTitle": "Dynamic Properties Of Ultra Low-Voltage Rail-to-Rail Comparator Designed In 130 nm CMOS Technology", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Slovak University of Technology in Bratislava": 6.0}, "Authors": ["Lukas Nagy", "Daniel Arbet", "Martin Kovac", "Miroslav Potocny", "Michal Sovcik", "Viera Stopjakova"]}]}, {"DBLP title": "Novel Dummy Rounds Schemes as a DPA Countermeasure in PRESENT Cipher.", "DBLP authors": ["Petr Moucha", "Stanislav Jer\u00e1bek", "Martin Novotn\u00fd"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095720", "OA papers": [{"PaperId": "https://openalex.org/W3027477108", "PaperTitle": "Novel Dummy Rounds Schemes as a DPA Countermeasure in PRESENT Cipher", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Czech Technical University in Prague": 3.0}, "Authors": ["P. Moucha", "Stanislav Jerabek", "Martin Novotny"]}]}, {"DBLP title": "CMOS Differential Amplifier as a Physically Unclonable Function.", "DBLP authors": ["Szymon Reszewicz", "Krzysztof Siwiec", "Witold A. Pleskacz"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095749", "OA papers": [{"PaperId": "https://openalex.org/W3027303983", "PaperTitle": "CMOS Differential Amplifier as a Physically Unclonable Function", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Warsaw University of Technology": 3.0}, "Authors": ["Szymon Reszewicz", "Krzysztof Siwiec", "Witold A. Pleskacz"]}]}, {"DBLP title": "Capacitive-sensing module with dynamic gesture recognition for automotive applications.", "DBLP authors": ["Juan Borrego-Carazo", "David Castells-Rufas", "Jordi Carrabina", "Ernesto Biempica"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095748", "OA papers": [{"PaperId": "https://openalex.org/W3026302545", "PaperTitle": "Capacitive-sensing module with dynamic gesture recognition for automotive applications", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Kostal El\u00e9ctrica, S. A.,R+D Department,Poliny\u00e0,Spain": 2.0, "Autonomous University of Barcelona": 2.0}, "Authors": ["Juan Borrego-Carazo", "David Castells-Rufas", "Jordi Carrabina", "Ernesto Biempica"]}]}, {"DBLP title": "On the test of single via related defects in digital VLSI designs.", "DBLP authors": ["Nunzio Mirabella", "Maurizio Ricci", "Michelangelo Grosso"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095717", "OA papers": [{"PaperId": "https://openalex.org/W3028401437", "PaperTitle": "On the test of single via related defects in digital VLSI designs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"STMicroelectronics (Italy)": 3.0}, "Authors": ["Nunzio Mirabella", "Maurizio Ricci", "Michelangelo Grosso"]}]}, {"DBLP title": "An Overview of Oxide Materials for Gas Sensors.", "DBLP authors": ["Maria Vesna Nikolic"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095743", "OA papers": [{"PaperId": "https://openalex.org/W3026399619", "PaperTitle": "An Overview of Oxide Materials for Gas Sensors", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Belgrade": 1.0}, "Authors": ["Maria Vesna Nikoli\u0107"]}]}, {"DBLP title": "A Security Verification Template to Assess Cache Architecture Vulnerabilities.", "DBLP authors": ["Tara Ghasempouri", "Jaan Raik", "Kolin Paul", "Cezar Reinbrecht", "Said Hamdioui", "Mottaqiallah Taouil"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095707", "OA papers": [{"PaperId": "https://openalex.org/W3026235329", "PaperTitle": "A Security Verification Template to Assess Cache Architecture Vulnerabilities", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tallinn University of Technology": 3.0, "Delft University of Technology": 3.0}, "Authors": ["Tara Ghasempouri", "Jaan Raik", "Kolin Paul", "Cezar Reinbrecht", "Said Hamdioui", "Mottaqiallah Taouil"]}]}, {"DBLP title": "Scheduling of Distributed Applications in HHPCaaS Clouds for Internet of Things.", "DBLP authors": ["Stanislaw Deniziak", "Slawomir Bak"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095713", "OA papers": [{"PaperId": "https://openalex.org/W3026323401", "PaperTitle": "Scheduling of Distributed Applications in HHPCaaS Clouds for Internet of Things", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Kielce University of Technology": 1.0, "Cracow University of Technology": 1.0}, "Authors": ["Stanislaw Deniziak", "Slawomir Bak"]}]}, {"DBLP title": "Sensitivity Analysis and Compression Opportunities in DNNs Using Weight Sharing.", "DBLP authors": ["Etienne Dupuis", "David Novo", "Ian O'Connor", "Alberto Bosio"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095658", "OA papers": [{"PaperId": "https://openalex.org/W3028027935", "PaperTitle": "Sensitivity Analysis and Compression Opportunities in DNNs Using Weight Sharing", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Institut des Nanotechnologies de Lyon": 1.5, "\u00c9cole Centrale de Lyon": 1.5, "University of Montpellier": 0.5, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 0.5}, "Authors": ["Etienne Dupuis", "David Novo", "Ian O'Connor", "Alberto Bosio"]}]}, {"DBLP title": "Characterization of Printed Humidity Sensor Based on Nanoparticle Copper Oxide.", "DBLP authors": ["C. Zlebic", "Ljiljana Zivanov", "Nelu Blaz", "Milica Kisic", "Miloljub Lukovic"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095702", "OA papers": [{"PaperId": "https://openalex.org/W3026561477", "PaperTitle": "Characterization of Printed Humidity Sensor Based on Nanoparticle Copper Oxide", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Novi Sad": 4.0, "Institute for Multidisciplinary Research,Dept. of Materials Science,Belgrade,Serbia": 1.0}, "Authors": ["Cedo Zlebic", "L. Zivanov", "Nelu Blaz", "Milica Kisic", "Mladena Lukovi\u0107"]}]}, {"DBLP title": "Synthesis of Self-Adaptable Software for Multicore Embedded Systems.", "DBLP authors": ["Stanislaw Deniziak", "Leszek Ciopinski"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095745", "OA papers": [{"PaperId": "https://openalex.org/W3026873257", "PaperTitle": "Synthesis of Self-Adaptable Software for Multicore Embedded Systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kielce University of Technology": 2.0}, "Authors": ["Stanislaw Deniziak", "Leszek Ciopinski"]}]}, {"DBLP title": "Merging Redundant Crystal Oscillators into a Fault-Tolerant Clock.", "DBLP authors": ["Wolfgang Duer", "Andreas Steininger"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095577", "OA papers": [{"PaperId": "https://openalex.org/W3027342155", "PaperTitle": "Merging Redundant Crystal Oscillators into a Fault-Tolerant Clock", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Wien": 2.0}, "Authors": ["Wolfgang Duer", "Andreas Steininger"]}]}, {"DBLP title": "Reconfiguration of Embedded Accelerators by Microprogramming for Intensive Loop Computations.", "DBLP authors": ["Saba Yousefzadeh", "Katayoon Basharkhah", "Nooshin Nosrati", "Maryam Rajabalipanah", "Seyedeh Maryam Ghasemi", "Zainalabedin Navabi"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095688", "OA papers": [{"PaperId": "https://openalex.org/W3026584289", "PaperTitle": "Reconfiguration of Embedded Accelerators by Microprogramming for Intensive Loop Computations", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 6.0}, "Authors": ["Saba Yousefzadeh", "Katayoon Basharkhah", "Nooshin Nosrati", "Maryam Rajabalipanah", "Seyedeh Sara Ghasemi", "Zainalabedin Navabi"]}]}, {"DBLP title": "Quadruple voltage mixed quenching and active resetting circuit in 150 nm CMOS for an external SPAD.", "DBLP authors": ["Alija Dervic", "Bernhard Goll", "Horst Zimmermann"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095565", "OA papers": [{"PaperId": "https://openalex.org/W3026681158", "PaperTitle": "Quadruple voltage mixed quenching and active resetting circuit in 150 nm CMOS for an external SPAD", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"[Institute of Electrodynamics, Mircowave and Circuit Engineering - Technical University of Vienna, Vienna, Austria]": 3.0}, "Authors": ["Alija Dervic", "Bernhard Goll", "Horst Zimmermann"]}]}, {"DBLP title": "Power Consumption Analysis of New Generation of Polymorphic Gates.", "DBLP authors": ["Jan Nevoral", "V\u00e1clav Simek", "Richard Ruzicka"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095579", "OA papers": [{"PaperId": "https://openalex.org/W3028373727", "PaperTitle": "Power Consumption Analysis of New Generation of Polymorphic Gates", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Jan Nevoral", "Vaclav Simek", "Richard Ruzicka"]}]}, {"DBLP title": "A dynamic hardware redundancy mechanism for the in-field fault detection in cores of GPGPUs.", "DBLP authors": ["Josie E. Rodriguez Condia", "Pierpaolo Narducci", "Matteo Sonza Reorda", "Luca Sterpone"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095665", "OA papers": [{"PaperId": "https://openalex.org/W3027715927", "PaperTitle": "A dynamic hardware redundancy mechanism for the in-field fault detection in cores of GPGPUs", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Josie E. Rodriguez Condia", "Pierpaolo Narducci", "M. Sonza Reorda", "Luca Sterpone"]}]}, {"DBLP title": "SHiLA: Synthesizing High-Level Assertions for High-Speed Validation of High-Level Designs.", "DBLP authors": ["Mohammad Riazati", "Masoud Daneshtalab", "Mikael Sj\u00f6din", "Bj\u00f6rn Lisper"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095728", "OA papers": [{"PaperId": "https://openalex.org/W3026169138", "PaperTitle": "SHiLA: Synthesizing High-Level Assertions for High-Speed Validation of High-Level Designs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"M\u00e4lardalen University": 4.0}, "Authors": ["Mohammad Riazati", "Masoud Daneshtalab", "Mikael Sj\u00f6din", "Bj\u00f6rn Lisper"]}]}, {"DBLP title": "DiBA: n-Dimensional Bitslice Architecture for LSTM Implementation.", "DBLP authors": ["Mahboobe Sadeghipour Roodsari", "Mohamad Ali Saber", "Zainalabedin Navabi"], "year": 2020, "doi": "https://doi.org/10.1109/DDECS50862.2020.9095614", "OA papers": [{"PaperId": "https://openalex.org/W3026699014", "PaperTitle": "DiBA: n-Dimensional Bitslice Architecture for LSTM Implementation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Mahboobe Sadeghipour Roodsari", "Mohamad Saber", "Zainalabedin Navabi"]}]}]