Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Sat Sep 19 20:57:06 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file test_led_ip_control_sets_placed.rpt
| Design       : test_led_ip
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    28 |
| Minimum Number of register sites lost to control set restrictions |    96 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           12 |
| Yes          | No                    | No                     |             215 |           99 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             124 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                          Enable Signal                          |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/SPI_COMP/current_state_reg[88]        | OLED_ip_inst/inst/Example/SPI_COMP/current_state_reg[43]    |                2 |              4 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/temp_spi_data[5]_i_1__0_n_0           |                                                             |                3 |              4 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/temp_spi_data[5]_i_1__0_n_0           | OLED_ip_inst/inst/Example/temp_spi_data[7]_i_1__0_n_0       |                3 |              4 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/temp_char                             | OLED_ip_inst/inst/Example/temp_index[3]_i_1_n_0             |                1 |              4 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Init/E[0]                                     | RST_IBUF                                                    |                1 |              4 |
|  CLK_IBUF_BUFG |                                                                 | OLED_ip_inst/inst/Example/SPI_COMP/counter[4]_i_1_n_0       |                1 |              5 |
|  CLK_IBUF_BUFG |                                                                 | OLED_ip_inst/inst/Init/SPI_COMP/counter[4]_i_1__0_n_0       |                1 |              5 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/SPI_COMP/temp_sdo                     | OLED_ip_inst/inst/Example/SPI_COMP/shift_counter[3]_i_1_n_0 |                2 |              5 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/DELAY_COMP/current_state[27]_i_1_n_0  | RST_IBUF                                                    |                2 |              5 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Init/SPI_COMP/temp_sdo                        | OLED_ip_inst/inst/Init/SPI_COMP/shift_counter[3]_i_1__0_n_0 |                2 |              5 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Init/DELAY_COMP/current_state_reg[27]_i_1_n_0 | RST_IBUF                                                    |                2 |              5 |
|  CLK_IBUF_BUFG |                                                                 | RST_IBUF                                                    |                3 |              6 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/SPI_COMP/shift_register[7]_i_1_n_0    |                                                             |                3 |              8 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Init/SPI_COMP/shift_register[7]_i_1__0_n_0    |                                                             |                3 |              8 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/current_screen[1][2][7]_i_1_n_0       |                                                             |                3 |              8 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Init/temp_spi_data[7]_i_1_n_0                 |                                                             |                2 |              8 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/temp_char                             |                                                             |                4 |             10 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/after_page_state[94]_i_1_n_0          |                                                             |                3 |             10 |
|  CLK_IBUF_BUFG |                                                                 |                                                             |                9 |             11 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/temp_addr[10]_i_1_n_0                 |                                                             |                6 |             11 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/DELAY_COMP/ms_counter[0]_i_1_n_0      | OLED_ip_inst/inst/Example/DELAY_COMP/p_1_in[27]             |                3 |             12 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Init/DELAY_COMP/ms_counter[0]_i_1__0_n_0      | OLED_ip_inst/inst/Init/DELAY_COMP/p_1_in[27]                |                3 |             12 |
|  CLK_IBUF_BUFG |                                                                 | OLED_ip_inst/inst/Example/DELAY_COMP/p_1_in[27]             |                4 |             17 |
|  CLK_IBUF_BUFG |                                                                 | OLED_ip_inst/inst/Init/DELAY_COMP/p_1_in[27]                |                3 |             17 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/after_state[88]_i_1_n_0               |                                                             |               14 |             41 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Example/SPI_COMP/current_state_reg[88]        |                                                             |               25 |             53 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0                  |                                                             |               33 |             54 |
|  CLK_IBUF_BUFG | OLED_ip_inst/inst/Init/SPI_COMP/E[0]                            | RST_IBUF                                                    |               22 |             64 |
+----------------+-----------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+


