verilog xil_defaultlib --include "../../../../Module_11_Alt.srcs/sources_1/bd/AXI_Test/ipshared/ec67/hdl" --include "../../../../Module_11_Alt.srcs/sources_1/bd/AXI_Test/ipshared/5bb9/hdl/verilog" --include "../../../../Module_11_Alt.srcs/sources_1/bd/AXI_Test/ipshared/70fd/hdl" \
"../../../bd/AXI_Test/ip/AXI_Test_processing_system7_0_0/sim/AXI_Test_processing_system7_0_0.v" \
"../../../bd/AXI_Test/ip/AXI_Test_auto_pc_0/sim/AXI_Test_auto_pc_0.v" \
"../../../bd/AXI_Test/sim/AXI_Test.v" \

verilog xil_defaultlib "glbl.v"

nosort
