# agallay_ccece_2021
VHDL and Chisel implementation of the MIN presented at the CCECE 2021 Conference
