INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sim_1/new/shift_reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_tb
