Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/torben/sync/FHDW/BES2-U2/vhdl/asalu/asalu_tb_isim_beh.exe" -prj "/home/torben/sync/FHDW/BES2-U2/vhdl/asalu/asalu_tb_beh.prj" "work.asalu_tb" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "/home/torben/sync/FHDW/BES2-U2/vhdl/asalu/asalu.vhd" into library work
Parsing VHDL file "/home/torben/sync/FHDW/BES2-U2/vhdl/asalu/asalu_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98288 KB
Fuse CPU Usage: 490 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture architecture1 of entity asalu [asalu_default]
Compiling architecture behavior of entity asalu_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable /home/torben/sync/FHDW/BES2-U2/vhdl/asalu/asalu_tb_isim_beh.exe
Fuse Memory Usage: 2249280 KB
Fuse CPU Usage: 600 ms
GCC CPU Usage: 130 ms
