<root><simulation><result_generated_time />2023-11-08 03:19:22<layer><layer_spec />{'B': 1, 'K': 64, 'C': 64, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />12845056<total_data_size_element />{'W': 4096, 'I': 200704, 'O': 200704}<total_data_reuse />{'W': 3136, 'I': 64.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 24, 'OX': 24, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4), ('C', 4)], [('C', 16), ('K', 4), ('OX', 2), ('OY', 2)], []]<I />[[('K', 4), ('K', 4), ('C', 4), ('C', 16), ('K', 4)], [('OX', 2), ('OY', 2)], []]<O />[[('K', 4), ('K', 4), ('C', 4), ('C', 16)], [('K', 4), ('OX', 2), ('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 1, 4, 1], 'I': [1.0, 64.0, 1.0, 1.0], 'O': [1.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 32768, 32768], 'I': [512, 1605632, 1605632], 'O': [128, 1605632, 1605632], 'O_partial': [128, 0, 0], 'O_final': [0, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [1.0, 0.0, 0.0], 'I': [1.0, 0.06, 0.0], 'O': [0.25, 0.06, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.13, 0.0], 'I': [1.0, 0.13, 0.0], 'O': [0.25, 0.13, 0.0]}<effective_mem_size_bit />{'W': [128, 32768, 32768], 'I': [512, 1605632, 1605632], 'O': [128, 401408, 1605632], 'O_partial': [128, 0, 0], 'O_final': [0, 401408, 1605632]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[16384, 16384], [16384, 4096], [4096, 0]]<I />[[802816, 200704], [262144, 200704], [200704, 0]]<O />[[(12644352, 12845056), (200704, 0)], [(0, 262144), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(12644352, 12845056), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 262144), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2048, 2048], [256, 64], [16, 0]]<I />[[100352, 25088], [4096, 3136], [784, 0]]<O />[[(1580544, 1605632), (25088, 0)], [(0, 4096), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([1580544, 1605632], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 4096], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />12845056<idle />3932160</mac_count></basic_info><energy><total_energy />28280645.4<mem_energy_breakdown><W />[1.4, 32.9, 21.3]<I />[42.9, 722.6, 1044.2]<O />[1124.9, 710.7, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />28079292.4<idle_MAC />196608.0<total />28275900.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6104<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.7972<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />20552<latency_cycle_without_data_loading />16384<ideal_computing_cycle />16384<data_loading><load_cycle_total />4168<load_cycle_individual />{'W': [8, 64, 0], 'I': [1024, 4096, 0]}<load_cycle_combined />{'W': 64, 'I': 4096}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-16383], [-14280, -16065], [-16384, -16384]], 'I': [[-16383], [-3048, 0], [-16384, -16384]], 'O': [[-16384], [-16352, -12288], [-12288, -15360]]}<mem_stall_cycle_shared />{'W': [[-16383], [-14280, 0], [0, 0]], 'I': [[-16383], [-3048, 0], [0, 0]], 'O': [[-16384], [-16352, -12288], [-12288, -15360]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 32768, 32768], 'I': [512, 1605632, 1605632], 'O': [128, 1605632, 1605632], 'O_partial': [128, 0, 0], 'O_final': [0, 1605632, 1605632]}<data_size_each_level_total />{'W': [512, 32768, 32768], 'I': [524288, 1605632, 1605632], 'O': [131072, 1605632, 1605632]}<loop_cycles_each_level />{'W': [64, 16384, 16384], 'I': [4096, 16384, 16384], 'O': [1024, 16384, 16384]}<top_ir_loop_size />{'W': [1, 4, 1], 'I': [4, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 0.1], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 0.1], [128.0, 128.0], [128.0, 128.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 2.0]], 'I': [[8.0, 0.5], [512.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [8192.0, 128.0], [128.0, 128.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 0]], 'I': [[8.0, 0.5], [512.0, 128.0], [128.0, 0]], 'O': [[8.0, 0.1], [128.0, 128.0], [128.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [648.0, 258.0], [130.0, 128.0]], 'I': [[8.0, 0.5], [648.0, 258.0], [130.0, 128.0]], 'O': [[8.0, 0.1], [648.0, 258.0], [130.0, 128.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 16384], [64, 64, 256], [16384, 16384, 1]], 'I': [[1, 1, 16384], [1024, 4096, 4], [16384, 16384, 1]], 'O': [[1, 1, 16384], [1024, 1024, 16], [16384, 16384, 1]]}<trans_time_real />{'W': [[0, 1, 16384], [[8, 64, 256], [1, 64, 256]], [[64, 16384, 1], [16, 16384, 1]]], 'I': [[0, 1, 16384], [[8, 4096, 4], [1024, 4096, 4]], [[4096, 16384, 1], [1024, 16384, 1]]], 'O': [[0, 1, 16384], [[2, 1024, 16], [256, 1024, 16]], [[4096, 16384, 1], [1024, 16384, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -63], [-16320, -16368]], 'I': [[-1], [-1016, 0], [-12288, -15360]], 'O': [[-1], [-1022, -768], [-12288, -15360]]}<single_stall_count />{'W': [16383, 255, 0], 'I': [16383, 3, 0], 'O': [16384, 16, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [4096, 0]}, 1: {'W': [2040, 0], 'I': [3072, 0], 'O': [4096, 4096]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-16384, -16384], [-12288, -16384]], 1: [[-11272, -16384], [-12288, -12288]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />122.2<mem_area />121.7<mem_area_percentage />99.6 %</area></results><elapsed_time_second />0</simulation></root>