module d_ff_s(q, q_n, clk, d)
	output q;
	req q;
	output q_n;
	input clk, d;
	
always @(posedge clk)
	begin
		q <= d;
	end
endmodule 