Active-HDL 13.0.375.8320 2024-06-17 23:31:42

Elaboration top modules:
Architecture                  tb(tb_test_conv_std_logic)


---------------------------------------------------------------------------------------------------------
Entity                 | Architecture | Library | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------------------
tb_test_conv_std_logic | tb           | q2      |      | 13.0.375.8320 (Windows64) | -dbg
test_conv_std_logic    | rtl          | q2      |      | 13.0.375.8320 (Windows64) | -dbg
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
VHDL Package                          | Library | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------------------
standard                              | std     |      |                           | <unavailable>
TEXTIO                                | std     |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164                        | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
NUMERIC_STD                           | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Library                               | Comment
---------------------------------------------------------------------------------------------------------
ieee                                  | Standard IEEE packages library
q2                                    | None
std                                   | Standard VHDL library
---------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+tb_test_conv_std_logic tb_test_conv_std_logic tb

