-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

-- DATE "06/02/2018 05:22:48"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK3_50	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ENET0_INT_N	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_LINK100	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ENET0_MDIO	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_CLK	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_COL	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_CRS	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DATA[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DATA[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DATA[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DATA[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DV	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_ER	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_TX_CLK	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_INT_N	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_LINK100	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ENET1_MDIO	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_CLK	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_COL	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_CRS	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DATA[0]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DATA[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DATA[2]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DATA[3]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DV	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_ER	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_TX_CLK	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENETCLK_25	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- FL_RY	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- HSMC_CLKIN0	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IRDA_RXD	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_INT	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SD_WP_N	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SMA_CLKIN	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_CLK27	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[0]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[4]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[5]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[6]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_HS	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_VS	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- UART_RTS	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \AUD_ADCDAT~padout\ : std_logic;
SIGNAL \CLOCK2_50~padout\ : std_logic;
SIGNAL \CLOCK3_50~padout\ : std_logic;
SIGNAL \ENET0_INT_N~padout\ : std_logic;
SIGNAL \ENET0_LINK100~padout\ : std_logic;
SIGNAL \ENET0_MDIO~padout\ : std_logic;
SIGNAL \ENET0_RX_CLK~padout\ : std_logic;
SIGNAL \ENET0_RX_COL~padout\ : std_logic;
SIGNAL \ENET0_RX_CRS~padout\ : std_logic;
SIGNAL \ENET0_RX_DATA[0]~padout\ : std_logic;
SIGNAL \ENET0_RX_DATA[1]~padout\ : std_logic;
SIGNAL \ENET0_RX_DATA[2]~padout\ : std_logic;
SIGNAL \ENET0_RX_DATA[3]~padout\ : std_logic;
SIGNAL \ENET0_RX_DV~padout\ : std_logic;
SIGNAL \ENET0_RX_ER~padout\ : std_logic;
SIGNAL \ENET0_TX_CLK~padout\ : std_logic;
SIGNAL \ENET1_INT_N~padout\ : std_logic;
SIGNAL \ENET1_LINK100~padout\ : std_logic;
SIGNAL \ENET1_MDIO~padout\ : std_logic;
SIGNAL \ENET1_RX_CLK~padout\ : std_logic;
SIGNAL \ENET1_RX_COL~padout\ : std_logic;
SIGNAL \ENET1_RX_CRS~padout\ : std_logic;
SIGNAL \ENET1_RX_DATA[0]~padout\ : std_logic;
SIGNAL \ENET1_RX_DATA[1]~padout\ : std_logic;
SIGNAL \ENET1_RX_DATA[2]~padout\ : std_logic;
SIGNAL \ENET1_RX_DATA[3]~padout\ : std_logic;
SIGNAL \ENET1_RX_DV~padout\ : std_logic;
SIGNAL \ENET1_RX_ER~padout\ : std_logic;
SIGNAL \ENET1_TX_CLK~padout\ : std_logic;
SIGNAL \ENETCLK_25~padout\ : std_logic;
SIGNAL \FL_RY~padout\ : std_logic;
SIGNAL \HSMC_CLKIN0~padout\ : std_logic;
SIGNAL \IRDA_RXD~padout\ : std_logic;
SIGNAL \OTG_INT~padout\ : std_logic;
SIGNAL \SD_WP_N~padout\ : std_logic;
SIGNAL \SMA_CLKIN~padout\ : std_logic;
SIGNAL \TD_CLK27~padout\ : std_logic;
SIGNAL \TD_DATA[0]~padout\ : std_logic;
SIGNAL \TD_DATA[1]~padout\ : std_logic;
SIGNAL \TD_DATA[2]~padout\ : std_logic;
SIGNAL \TD_DATA[3]~padout\ : std_logic;
SIGNAL \TD_DATA[4]~padout\ : std_logic;
SIGNAL \TD_DATA[5]~padout\ : std_logic;
SIGNAL \TD_DATA[6]~padout\ : std_logic;
SIGNAL \TD_DATA[7]~padout\ : std_logic;
SIGNAL \TD_HS~padout\ : std_logic;
SIGNAL \TD_VS~padout\ : std_logic;
SIGNAL \UART_RTS~padout\ : std_logic;
SIGNAL \UART_RXD~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \AUD_ADCDAT~ibuf_o\ : std_logic;
SIGNAL \CLOCK2_50~ibuf_o\ : std_logic;
SIGNAL \CLOCK3_50~ibuf_o\ : std_logic;
SIGNAL \ENET0_INT_N~ibuf_o\ : std_logic;
SIGNAL \ENET0_LINK100~ibuf_o\ : std_logic;
SIGNAL \ENET0_MDIO~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_CLK~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_COL~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_CRS~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_DATA[0]~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_DATA[1]~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_DATA[2]~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_DATA[3]~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_DV~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_ER~ibuf_o\ : std_logic;
SIGNAL \ENET0_TX_CLK~ibuf_o\ : std_logic;
SIGNAL \ENET1_INT_N~ibuf_o\ : std_logic;
SIGNAL \ENET1_LINK100~ibuf_o\ : std_logic;
SIGNAL \ENET1_MDIO~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_CLK~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_COL~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_CRS~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_DATA[0]~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_DATA[1]~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_DATA[2]~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_DATA[3]~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_DV~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_ER~ibuf_o\ : std_logic;
SIGNAL \ENET1_TX_CLK~ibuf_o\ : std_logic;
SIGNAL \ENETCLK_25~ibuf_o\ : std_logic;
SIGNAL \FL_RY~ibuf_o\ : std_logic;
SIGNAL \HSMC_CLKIN0~ibuf_o\ : std_logic;
SIGNAL \IRDA_RXD~ibuf_o\ : std_logic;
SIGNAL \KEY[3]~ibuf_o\ : std_logic;
SIGNAL \OTG_INT~ibuf_o\ : std_logic;
SIGNAL \SD_WP_N~ibuf_o\ : std_logic;
SIGNAL \SMA_CLKIN~ibuf_o\ : std_logic;
SIGNAL \SW[10]~ibuf_o\ : std_logic;
SIGNAL \SW[11]~ibuf_o\ : std_logic;
SIGNAL \SW[12]~ibuf_o\ : std_logic;
SIGNAL \SW[13]~ibuf_o\ : std_logic;
SIGNAL \SW[14]~ibuf_o\ : std_logic;
SIGNAL \SW[15]~ibuf_o\ : std_logic;
SIGNAL \SW[16]~ibuf_o\ : std_logic;
SIGNAL \SW[17]~ibuf_o\ : std_logic;
SIGNAL \TD_CLK27~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[0]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[1]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[2]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[3]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[4]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[5]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[6]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[7]~ibuf_o\ : std_logic;
SIGNAL \TD_HS~ibuf_o\ : std_logic;
SIGNAL \TD_VS~ibuf_o\ : std_logic;
SIGNAL \UART_RTS~ibuf_o\ : std_logic;
SIGNAL \UART_RXD~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL SW : std_logic_vector(9 DOWNTO 0);
SIGNAL KEY : std_logic_vector(2 DOWNTO 0);

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Control_Data IS
    PORT (
	clk : IN std_logic;
	KEY : IN std_logic_vector(2 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	CLOCK_50 : IN std_logic;
	LEDG : BUFFER std_logic_vector(0 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(3 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0)
	);
END Control_Data;

-- Design Ports Information
-- clk	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Control_Data IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_KEY : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_LEDG : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clockDiv|clkOut~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ControlPath|pState.Valid_2~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ControlPath|pState.Valid_1~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \clockDiv|s_divCounter[0]~22_combout\ : std_logic;
SIGNAL \clockDiv|clkOut~2_combout\ : std_logic;
SIGNAL \clockDiv|LessThan0~2_combout\ : std_logic;
SIGNAL \clockDiv|LessThan0~3_combout\ : std_logic;
SIGNAL \clockDiv|LessThan0~4_combout\ : std_logic;
SIGNAL \clockDiv|LessThan0~5_combout\ : std_logic;
SIGNAL \clockDiv|LessThan0~6_combout\ : std_logic;
SIGNAL \clockDiv|LessThan0~7_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[0]~23\ : std_logic;
SIGNAL \clockDiv|s_divCounter[1]~24_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[1]~25\ : std_logic;
SIGNAL \clockDiv|s_divCounter[2]~26_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[2]~27\ : std_logic;
SIGNAL \clockDiv|s_divCounter[3]~28_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[3]~29\ : std_logic;
SIGNAL \clockDiv|s_divCounter[4]~30_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[4]~31\ : std_logic;
SIGNAL \clockDiv|s_divCounter[5]~32_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[5]~33\ : std_logic;
SIGNAL \clockDiv|s_divCounter[6]~34_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[6]~35\ : std_logic;
SIGNAL \clockDiv|s_divCounter[7]~36_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[7]~37\ : std_logic;
SIGNAL \clockDiv|s_divCounter[8]~38_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[8]~39\ : std_logic;
SIGNAL \clockDiv|s_divCounter[9]~40_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[9]~41\ : std_logic;
SIGNAL \clockDiv|s_divCounter[10]~42_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[10]~43\ : std_logic;
SIGNAL \clockDiv|s_divCounter[11]~44_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[11]~45\ : std_logic;
SIGNAL \clockDiv|s_divCounter[12]~46_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[12]~47\ : std_logic;
SIGNAL \clockDiv|s_divCounter[13]~48_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[13]~49\ : std_logic;
SIGNAL \clockDiv|s_divCounter[14]~50_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[14]~51\ : std_logic;
SIGNAL \clockDiv|s_divCounter[15]~52_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[15]~53\ : std_logic;
SIGNAL \clockDiv|s_divCounter[16]~54_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[16]~55\ : std_logic;
SIGNAL \clockDiv|s_divCounter[17]~56_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[17]~57\ : std_logic;
SIGNAL \clockDiv|s_divCounter[18]~58_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[18]~59\ : std_logic;
SIGNAL \clockDiv|s_divCounter[19]~60_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[19]~61\ : std_logic;
SIGNAL \clockDiv|s_divCounter[20]~62_combout\ : std_logic;
SIGNAL \clockDiv|s_divCounter[20]~63\ : std_logic;
SIGNAL \clockDiv|s_divCounter[21]~64_combout\ : std_logic;
SIGNAL \clockDiv|clkOut~3_combout\ : std_logic;
SIGNAL \clockDiv|clkOut~6_combout\ : std_logic;
SIGNAL \clockDiv|clkOut~5_combout\ : std_logic;
SIGNAL \clockDiv|clkOut~4_combout\ : std_logic;
SIGNAL \clockDiv|clkOut~7_combout\ : std_logic;
SIGNAL \clockDiv|clkOut~8_combout\ : std_logic;
SIGNAL \clockDiv|clkOut~10_combout\ : std_logic;
SIGNAL \clockDiv|clkOut~9_combout\ : std_logic;
SIGNAL \clockDiv|clkOut~feeder_combout\ : std_logic;
SIGNAL \clockDiv|clkOut~q\ : std_logic;
SIGNAL \clockDiv|clkOut~clkctrl_outclk\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \ControlPath|pState~13_combout\ : std_logic;
SIGNAL \ControlPath|pState~14_combout\ : std_logic;
SIGNAL \ControlPath|pState.Ins_Val1~q\ : std_logic;
SIGNAL \ControlPath|Selector1~0_combout\ : std_logic;
SIGNAL \ControlPath|pState.Valid_1~q\ : std_logic;
SIGNAL \ControlPath|pState.Valid_1~clkctrl_outclk\ : std_logic;
SIGNAL \ControlPath|Selector2~0_combout\ : std_logic;
SIGNAL \ControlPath|pState.Ins_Val2~q\ : std_logic;
SIGNAL \ControlPath|pState~15_combout\ : std_logic;
SIGNAL \ControlPath|pState.Valid_2~q\ : std_logic;
SIGNAL \ControlPath|Selector3~0_combout\ : std_logic;
SIGNAL \ControlPath|pState.StandBy~q\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \ControlPath|pState.Valid_2~clkctrl_outclk\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan0~1_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan0~3_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan0~5_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan0~7_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan0~9_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan0~11_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan0~13_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan0~15_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan0~17_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan0~18_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~1_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~38_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~39_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|s_finish[9]~0_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|s_finish[8]~1_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|s_finish[7]~2_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|s_finish[6]~3_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|s_finish[5]~4_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|s_finish[4]~5_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|s_finish[3]~6_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|s_finish[2]~7_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|s_finish[1]~8_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|s_finish[0]~9_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan1~1_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan1~3_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan1~5_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan1~7_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan1~9_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan1~11_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan1~13_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan1~15_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan1~17_cout\ : std_logic;
SIGNAL \DataPath|Counter_1|LessThan1~18_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|s_counterValue[2]~0_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~2\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~3_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~36_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~37_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~4\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~5_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~34_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~35_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~6\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~7_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~32_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~33_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~8\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~9_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~30_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~31_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~10\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~11_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~28_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~29_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~12\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~13_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~26_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~27_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~14\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~15_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~24_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~25_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~16\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~17_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~22_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~23_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~18\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~19_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~0_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|Add0~21_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_counterValue~0_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_start[0]~20_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_counterValue~1_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_counterValue~2_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_counterValue~3_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_counterValue~4_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_counterValue~5_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_counterValue~6_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_counterValue~7_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~0_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_start~31_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_start[0]~24_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_start[0]~21_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_counterValue~8_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|LessThan1~1_cout\ : std_logic;
SIGNAL \DataPath|Counter_2|LessThan1~3_cout\ : std_logic;
SIGNAL \DataPath|Counter_2|LessThan1~5_cout\ : std_logic;
SIGNAL \DataPath|Counter_2|LessThan1~7_cout\ : std_logic;
SIGNAL \DataPath|Counter_2|LessThan1~9_cout\ : std_logic;
SIGNAL \DataPath|Counter_2|LessThan1~11_cout\ : std_logic;
SIGNAL \DataPath|Counter_2|LessThan1~13_cout\ : std_logic;
SIGNAL \DataPath|Counter_2|LessThan1~15_cout\ : std_logic;
SIGNAL \DataPath|Counter_2|LessThan1~16_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_numberGo~4_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~1\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~2_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_start~22_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~3\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~4_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_start~30_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~5\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~6_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_start~29_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~7\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~8_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_start~28_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~9\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~10_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_start~27_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~11\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~12_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_start~26_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~13\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~14_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_start~25_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~15\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~16_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_start~23_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~17\ : std_logic;
SIGNAL \DataPath|Counter_2|Add0~18_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_start~32_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_numberGo~3_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|s_numberGo~q\ : std_logic;
SIGNAL \DataPath|Counter_2|s_numberGo~2_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|done~3_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|done~2_combout\ : std_logic;
SIGNAL \DataPath|Counter_2|done~q\ : std_logic;
SIGNAL \DataPath|Resto|Equal0~1_combout\ : std_logic;
SIGNAL \DataPath|Resto|Equal0~0_combout\ : std_logic;
SIGNAL \DataPath|Resto|Equal0~2_combout\ : std_logic;
SIGNAL \DataPath|Resto|done~q\ : std_logic;
SIGNAL \ControlPath|Selector6~0_combout\ : std_logic;
SIGNAL \ControlPath|Selector6~1_combout\ : std_logic;
SIGNAL \ControlPath|pState.Calc_Res~q\ : std_logic;
SIGNAL \ControlPath|pState~16_combout\ : std_logic;
SIGNAL \ControlPath|pState.Comp~q\ : std_logic;
SIGNAL \DataPath|Resto|s_output[4]~0_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~2_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~4_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~49_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~5_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~6_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~50_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[20]~9_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[31]~12_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[43]~15_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[42]~16_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[41]~17_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[40]~18_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[55]~19_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[53]~21_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[51]~23_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[50]~24_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[65]~27_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[63]~29_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[77]~34_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[75]~36_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[73]~38_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[71]~32_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[88]~43_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[87]~44_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[86]~45_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[85]~46_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[84]~47_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[83]~48_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[82]~40_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[81]~41_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[80]~42_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \DataPath|Resto|s_output~11_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \DataPath|Resto|s_output~3_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \DataPath|Resto|s_output~2_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \DataPath|Resto|s_output~4_combout\ : std_logic;
SIGNAL \DataPath|Resto|s_output~5_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \DataPath|Resto|s_output~1_combout\ : std_logic;
SIGNAL \DataPath|Comp|Equal0~0_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \DataPath|Resto|s_output~7_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \DataPath|Resto|s_output~6_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \DataPath|Resto|s_output~9_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \DataPath|Resto|s_output~8_combout\ : std_logic;
SIGNAL \DataPath|Comp|Equal0~1_combout\ : std_logic;
SIGNAL \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ : std_logic;
SIGNAL \DataPath|Resto|s_output~10_combout\ : std_logic;
SIGNAL \DataPath|Comp|Equal0~2_combout\ : std_logic;
SIGNAL \DataPath|Comp|equals~q\ : std_logic;
SIGNAL \ControlPath|Selector5~0_combout\ : std_logic;
SIGNAL \ControlPath|Selector5~1_combout\ : std_logic;
SIGNAL \ControlPath|pState.Cont2~q\ : std_logic;
SIGNAL \DataPath|Ram|done~feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|done~q\ : std_logic;
SIGNAL \ControlPath|Selector8~0_combout\ : std_logic;
SIGNAL \ControlPath|Selector8~1_combout\ : std_logic;
SIGNAL \ControlPath|pState.Ram~q\ : std_logic;
SIGNAL \ControlPath|Selector4~1_combout\ : std_logic;
SIGNAL \ControlPath|Selector4~2_combout\ : std_logic;
SIGNAL \ControlPath|Selector4~0_combout\ : std_logic;
SIGNAL \ControlPath|Selector4~3_combout\ : std_logic;
SIGNAL \ControlPath|pState.Cont1~q\ : std_logic;
SIGNAL \DataPath|Counter_1|s_numberGo~3_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|s_numberGo~q\ : std_logic;
SIGNAL \DataPath|Counter_1|s_numberGo~2_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|done~4_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|done~1_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|done~2_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|done~3_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|done~5_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|done~0_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|done~6_combout\ : std_logic;
SIGNAL \DataPath|Counter_1|done~7_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \DataPath|Counter_1|done~q\ : std_logic;
SIGNAL \ControlPath|stOut~0_combout\ : std_logic;
SIGNAL \ControlPath|En_intro~combout\ : std_logic;
SIGNAL \ControlPath|Selector9~0_combout\ : std_logic;
SIGNAL \ControlPath|pState.Visor~q\ : std_logic;
SIGNAL \DataPath|visor|s_addr[0]~8_combout\ : std_logic;
SIGNAL \DataPath|visor|s_addr[0]~9\ : std_logic;
SIGNAL \DataPath|visor|s_addr[1]~10_combout\ : std_logic;
SIGNAL \DataPath|visor|s_addr[1]~11\ : std_logic;
SIGNAL \DataPath|visor|s_addr[2]~12_combout\ : std_logic;
SIGNAL \DataPath|visor|s_addr[2]~13\ : std_logic;
SIGNAL \DataPath|visor|s_addr[3]~14_combout\ : std_logic;
SIGNAL \DataPath|visor|s_addr[3]~15\ : std_logic;
SIGNAL \DataPath|visor|s_addr[4]~17_combout\ : std_logic;
SIGNAL \DataPath|visor|s_addr[4]~18\ : std_logic;
SIGNAL \DataPath|visor|s_addr[5]~19_combout\ : std_logic;
SIGNAL \DataPath|visor|s_addr[5]~20\ : std_logic;
SIGNAL \DataPath|visor|s_addr[6]~21_combout\ : std_logic;
SIGNAL \DataPath|visor|s_addr[6]~22\ : std_logic;
SIGNAL \DataPath|visor|s_addr[7]~23_combout\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[0]~8_combout\ : std_logic;
SIGNAL \DataPath|Counter_Ram|LessThan0~0_combout\ : std_logic;
SIGNAL \DataPath|Counter_Ram|LessThan0~1_combout\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_wait~0_combout\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_wait~q\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[7]~16_combout\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[7]~17_combout\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[0]~9\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[1]~10_combout\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[1]~11\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[2]~12_combout\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[2]~13\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[3]~14_combout\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[3]~15\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[4]~18_combout\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[4]~19\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[5]~20_combout\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[5]~21\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[6]~22_combout\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[6]~23\ : std_logic;
SIGNAL \DataPath|Counter_Ram|s_counterValue[7]~24_combout\ : std_logic;
SIGNAL \DataPath|visor|Add0~1\ : std_logic;
SIGNAL \DataPath|visor|Add0~3\ : std_logic;
SIGNAL \DataPath|visor|Add0~5\ : std_logic;
SIGNAL \DataPath|visor|Add0~7\ : std_logic;
SIGNAL \DataPath|visor|Add0~9\ : std_logic;
SIGNAL \DataPath|visor|Add0~11\ : std_logic;
SIGNAL \DataPath|visor|Add0~13\ : std_logic;
SIGNAL \DataPath|visor|Add0~14_combout\ : std_logic;
SIGNAL \DataPath|visor|Add0~12_combout\ : std_logic;
SIGNAL \DataPath|visor|Add0~10_combout\ : std_logic;
SIGNAL \DataPath|visor|Add0~8_combout\ : std_logic;
SIGNAL \DataPath|visor|Add0~6_combout\ : std_logic;
SIGNAL \DataPath|visor|Add0~4_combout\ : std_logic;
SIGNAL \DataPath|visor|Add0~2_combout\ : std_logic;
SIGNAL \DataPath|visor|Add0~0_combout\ : std_logic;
SIGNAL \DataPath|visor|LessThan0~1_cout\ : std_logic;
SIGNAL \DataPath|visor|LessThan0~3_cout\ : std_logic;
SIGNAL \DataPath|visor|LessThan0~5_cout\ : std_logic;
SIGNAL \DataPath|visor|LessThan0~7_cout\ : std_logic;
SIGNAL \DataPath|visor|LessThan0~9_cout\ : std_logic;
SIGNAL \DataPath|visor|LessThan0~11_cout\ : std_logic;
SIGNAL \DataPath|visor|LessThan0~13_cout\ : std_logic;
SIGNAL \DataPath|visor|LessThan0~14_combout\ : std_logic;
SIGNAL \DataPath|visor|count[0]~26_combout\ : std_logic;
SIGNAL \DataPath|visor|count[0]~38_combout\ : std_logic;
SIGNAL \DataPath|visor|count[0]~39_combout\ : std_logic;
SIGNAL \DataPath|visor|count[0]~27\ : std_logic;
SIGNAL \DataPath|visor|count[1]~28_combout\ : std_logic;
SIGNAL \DataPath|visor|count[1]~29\ : std_logic;
SIGNAL \DataPath|visor|count[2]~30_combout\ : std_logic;
SIGNAL \DataPath|visor|count[2]~31\ : std_logic;
SIGNAL \DataPath|visor|count[3]~32_combout\ : std_logic;
SIGNAL \DataPath|visor|LessThan1~2_combout\ : std_logic;
SIGNAL \DataPath|visor|count[3]~33\ : std_logic;
SIGNAL \DataPath|visor|count[4]~34_combout\ : std_logic;
SIGNAL \DataPath|visor|count[4]~35\ : std_logic;
SIGNAL \DataPath|visor|count[5]~36_combout\ : std_logic;
SIGNAL \DataPath|visor|count[5]~37\ : std_logic;
SIGNAL \DataPath|visor|count[6]~40_combout\ : std_logic;
SIGNAL \DataPath|visor|count[6]~41\ : std_logic;
SIGNAL \DataPath|visor|count[7]~42_combout\ : std_logic;
SIGNAL \DataPath|visor|count[7]~43\ : std_logic;
SIGNAL \DataPath|visor|count[8]~44_combout\ : std_logic;
SIGNAL \DataPath|visor|LessThan1~0_combout\ : std_logic;
SIGNAL \DataPath|visor|count[8]~45\ : std_logic;
SIGNAL \DataPath|visor|count[9]~46_combout\ : std_logic;
SIGNAL \DataPath|visor|count[9]~47\ : std_logic;
SIGNAL \DataPath|visor|count[10]~48_combout\ : std_logic;
SIGNAL \DataPath|visor|count[10]~49\ : std_logic;
SIGNAL \DataPath|visor|count[11]~50_combout\ : std_logic;
SIGNAL \DataPath|visor|count[11]~51\ : std_logic;
SIGNAL \DataPath|visor|count[12]~52_combout\ : std_logic;
SIGNAL \DataPath|visor|LessThan1~1_combout\ : std_logic;
SIGNAL \DataPath|visor|LessThan1~3_combout\ : std_logic;
SIGNAL \DataPath|visor|count[12]~53\ : std_logic;
SIGNAL \DataPath|visor|count[13]~54_combout\ : std_logic;
SIGNAL \DataPath|visor|count[13]~55\ : std_logic;
SIGNAL \DataPath|visor|count[14]~56_combout\ : std_logic;
SIGNAL \DataPath|visor|count[14]~57\ : std_logic;
SIGNAL \DataPath|visor|count[15]~58_combout\ : std_logic;
SIGNAL \DataPath|visor|count[15]~59\ : std_logic;
SIGNAL \DataPath|visor|count[16]~60_combout\ : std_logic;
SIGNAL \DataPath|visor|LessThan1~4_combout\ : std_logic;
SIGNAL \DataPath|visor|count[16]~61\ : std_logic;
SIGNAL \DataPath|visor|count[17]~62_combout\ : std_logic;
SIGNAL \DataPath|visor|count[17]~63\ : std_logic;
SIGNAL \DataPath|visor|count[18]~64_combout\ : std_logic;
SIGNAL \DataPath|visor|count[18]~65\ : std_logic;
SIGNAL \DataPath|visor|count[19]~66_combout\ : std_logic;
SIGNAL \DataPath|visor|count[19]~67\ : std_logic;
SIGNAL \DataPath|visor|count[20]~68_combout\ : std_logic;
SIGNAL \DataPath|visor|count[20]~69\ : std_logic;
SIGNAL \DataPath|visor|count[21]~70_combout\ : std_logic;
SIGNAL \DataPath|visor|count[21]~71\ : std_logic;
SIGNAL \DataPath|visor|count[22]~72_combout\ : std_logic;
SIGNAL \DataPath|visor|LessThan1~6_combout\ : std_logic;
SIGNAL \DataPath|visor|count[22]~73\ : std_logic;
SIGNAL \DataPath|visor|count[23]~74_combout\ : std_logic;
SIGNAL \DataPath|visor|count[23]~75\ : std_logic;
SIGNAL \DataPath|visor|count[24]~76_combout\ : std_logic;
SIGNAL \DataPath|visor|count[24]~77\ : std_logic;
SIGNAL \DataPath|visor|count[25]~78_combout\ : std_logic;
SIGNAL \DataPath|visor|LessThan1~7_combout\ : std_logic;
SIGNAL \DataPath|visor|LessThan1~5_combout\ : std_logic;
SIGNAL \DataPath|visor|LessThan1~8_combout\ : std_logic;
SIGNAL \DataPath|visor|s_addr[7]~16_combout\ : std_logic;
SIGNAL \DataPath|s_ramAddress[0]~3_combout\ : std_logic;
SIGNAL \DataPath|s_ramAddress[1]~2_combout\ : std_logic;
SIGNAL \DataPath|s_ramAddress[5]~5_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2148feeder_combout\ : std_logic;
SIGNAL \DataPath|s_ramAddress[6]~7_combout\ : std_logic;
SIGNAL \DataPath|s_ramAddress[7]~6_combout\ : std_logic;
SIGNAL \DataPath|s_ramAddress[4]~4_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4499_combout\ : std_logic;
SIGNAL \DataPath|s_ramAddress[2]~1_combout\ : std_logic;
SIGNAL \DataPath|s_ramAddress[3]~0_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4298_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4538_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2148_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4503_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4539_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1988_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2726_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2308feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4501_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4537_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2308_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4505_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4540_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2468_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2727_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2228feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4302_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4550_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2228_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4551_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2068_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2733_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4552_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2548_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2388feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4549_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2388_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2734_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2108feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4300_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4545_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2108_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4548_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2428_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4547_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1948_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2268feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4546_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2268_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2730_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2731_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4296_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4542_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2348_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4543_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2028_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2728_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4544_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2508_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4541_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2188_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2729_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2732_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2735_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4282_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4520_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2168_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4284_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4521_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2128_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2716_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4286_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4522_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2248_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2208feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4280_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4519_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2208_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2717_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4532_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2488_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4533_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2448_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2723_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4534_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4535_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4536_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2568_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4531_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2528_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2724_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4527_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2008_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2048feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4528_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2048_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4529_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1968_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2720_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4530_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2088_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2721_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4523_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2328_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4526_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2408_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4525_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2288_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4524_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2368_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2718_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2719_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2722_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2725_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2736_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2118feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4292_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4511_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2118_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4514_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2438_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2278feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4512_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2278_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4513_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1958_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2710_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2711_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2158feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4288_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4508_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2158_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4509_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1998_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2708_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4510_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2478_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2318feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4507_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2318_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2709_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2712_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4290_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4504_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2038_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4502_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2358_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2706_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4506_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2518_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4500_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2198_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2707_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4294_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4517_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2078_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4516_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2238_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2713_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4518_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2558_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2398feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4515_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2398_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2714_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2715_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4304_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4555_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2018_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4554_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2338_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2737_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4556_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2498_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4553_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2178_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2738_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4310_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4567_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2098_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4566_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2418_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2744_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4568_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2578_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4565_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2258_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2745_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2218feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4306_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4558_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2218_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4559_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2058_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2739_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2378feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4557_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2378_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4560_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2538_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2740_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4308_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4561_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2298_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4564_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2458_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2138feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4562_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2138_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4563_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1978_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2741_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2742_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2743_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2746_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2747_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4346_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4349_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1868_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4348_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1878_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2610_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4350_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1898_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1888feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4347_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1888_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2611_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1928feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4360_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1928_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4361_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1908_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2617_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4362_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1938_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1918feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4359_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1918_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2618_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4355_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1808_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4358_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1818_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4356_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1798_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4357_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1788_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2614_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2615_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4351_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1838_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4353_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1828_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1848feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4352_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1848_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2612_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4354_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1858_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2613_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2616_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2619_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4329_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4330_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1358_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4333_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1438_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4332_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1318_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4331_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1398_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2599_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2600_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4335_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1368_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4336_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1328_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2601_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1408feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4334_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1408_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4337_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1448_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2602_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4338_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1388_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4341_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1428_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4340_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1308_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4339_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1348_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2603_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2604_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2605_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4344_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1338_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4343_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1418_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2606_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4342_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1378_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4345_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1458_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2607_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2608_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4312_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4327_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1658_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4326_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1738_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2596_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4328_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1778_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4325_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1698_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2597_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4315_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1638_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4314_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1718_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2589_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4313_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1678_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4316_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1758_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2590_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4323_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1628_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4322_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1668_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2593_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4324_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1748_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4321_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1708_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2594_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4317_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1728_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4320_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1768_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4319_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1648_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4318_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1688_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2591_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2592_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2595_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2598_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2609_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4279_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4285_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1488_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1528feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4283_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1528_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2579_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4287_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1608_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1568feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4281_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1568_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2580_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4309_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1498_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4307_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1578_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2586_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4311_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1618_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4305_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1538_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2587_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4297_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1548_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4303_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1588_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4301_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1468_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1508feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4299_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1508_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2583_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2584_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1518feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4289_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1518_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4295_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1598_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4291_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1558_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4293_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1478_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2581_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2582_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2585_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2588_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2620_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~158feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4465_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4478_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~158_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4481_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~178_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4480_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~148_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4479_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~168_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2690_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2691_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~128feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4466_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~128_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4468_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~108_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4467_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~118_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2683_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4469_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~138_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2684_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4472_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~68_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4471_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~88_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2685_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4473_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~98_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~78feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4470_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~78_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2686_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4476_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~28_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~38feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4475_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~38_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2687_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4477_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~58_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~48feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4474_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~48_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2688_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2689_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2692_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4448_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4451_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~228_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~248feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4450_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~248_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2673_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4452_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~258_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~238feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4449_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~238_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2674_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~318feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4461_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~318_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4464_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~338_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4462_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~328_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4463_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~308_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2680_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2681_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~288feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4453_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~288_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4456_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~298_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4454_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~278_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4455_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~268_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2675_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2676_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4459_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~188_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4458_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~198_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2677_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4460_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~218_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~208feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4457_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~208_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2678_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2679_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2682_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2693_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~488feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4431_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4445_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~488_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4446_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~468_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2670_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4447_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~498_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4444_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~478_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2671_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4434_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~428_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4433_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~438_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2663_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~448feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4432_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~448_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4435_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~458_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2664_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4438_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~388_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~408feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4437_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~408_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2665_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~398feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4436_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~398_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4439_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~418_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2666_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4442_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~348_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~358feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4441_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~358_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2667_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4443_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~378_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~368feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4440_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~368_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2668_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2669_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2672_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~598feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4482_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4488_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~598_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4489_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~588_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2696_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4490_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~618_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~608feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4487_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~608_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2697_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4493_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~508_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~518feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4492_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~518_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2698_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4494_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~538_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4491_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~528_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2699_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2700_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4483_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~558_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4486_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~578_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4485_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~548_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~568feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4484_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~568_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2694_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2695_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~648feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4496_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~648_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4497_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~628_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2701_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4498_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~658_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~638feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4495_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~638_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2702_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2703_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2704_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4378_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4379_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1238_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4382_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1258_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1248feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4380_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1248_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4381_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1228_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2628_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2629_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4363_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4364_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1088_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4366_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1068_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1078feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4365_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1078_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2621_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4367_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1098_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2622_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~758feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4373_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4375_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~758_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4376_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~748_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2625_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4377_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~778_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4374_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~768_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2626_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4368_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4371_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~908_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~928feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4370_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~928_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2623_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4372_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~938_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4369_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~918_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2624_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2627_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2630_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4409_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~668_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4408_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~828_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2645_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4410_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1148_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4407_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~988_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2646_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4405_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~678_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4404_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~998_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2643_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4406_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1158_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4403_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~838_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2644_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2647_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4411_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~858_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4414_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1178_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4413_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~698_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4412_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1018_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2648_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2649_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4401_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~688_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4400_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~848_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2641_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4402_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1168_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4399_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1008_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2642_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2650_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4393_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~708_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4392_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~868_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2635_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4394_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1188_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4391_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1028_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2636_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4389_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~728_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4388_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~888_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2633_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1048feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4387_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1048_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4390_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1208_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2634_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2637_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4385_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~718_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4384_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1038_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2631_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4386_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1198_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4383_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~878_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2632_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4395_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~898_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4398_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1218_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4396_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1058_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4397_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~738_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2638_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2639_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2640_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2651_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4417_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~808_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1128feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4416_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1128_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2652_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4415_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~968_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4418_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1288_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2653_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4419_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1118_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4422_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1278_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4421_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~798_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~958feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4420_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~958_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2654_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2655_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4423_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~948_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4426_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1268_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4425_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~788_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4424_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1108_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2656_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2657_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2658_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4427_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1138_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4430_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1298_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4429_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~818_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4428_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~978_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2659_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2660_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2661_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2662_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2705_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2748_combout\ : std_logic;
SIGNAL \DataPath|s_data[9]~0_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1857feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1857_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1817_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2909_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1937_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1897_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2910_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~537_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~577feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~577_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2911_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~617feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~617_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~657_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2912_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2913_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1177_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1257feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1257_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2907_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1297_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1217_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2908_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2537feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2537_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2457_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2914_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2577_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2497_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2915_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2916_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1337_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1377_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2896_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1457_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1417_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2897_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2017_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2097_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1977_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2057_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2903_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2904_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~777_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~697_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2898_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~817_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~737feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~737_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2899_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~137_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~177_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~97feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~97_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~57_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2900_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2901_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2902_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2905_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~457_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~497_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~377_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~417_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2890_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2891_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1097feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1097_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1017_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2888_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1057feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1057_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1137_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2889_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2892_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2337_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2417_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2297_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2377_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2893_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2894_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1737_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1777_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1657_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1697_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2886_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2887_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2895_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2906_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~217_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~257_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2880_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~337_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~297_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2881_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1497_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1537_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2878_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1617_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1577_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2879_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2882_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2137_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2217_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2883_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2257_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2177_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2884_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~897_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~977_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~937feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~937_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~857_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2876_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2877_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2885_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2917_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1567feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1567_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2207_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~287_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~927feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~927_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2749_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2750_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1887feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1887_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2527_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~607_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1247_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2756_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2757_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~127_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1407_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2753_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2047_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~767feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~767_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2754_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~447_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1727_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2751_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2367_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1087_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2752_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2755_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2758_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1167_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2447_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1807_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~527_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2776_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2777_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~47_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~687_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2773_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1967_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1327feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1327_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2774_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1487_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~207_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2771_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2127_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~847_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2772_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2775_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1647feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1647_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2287_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~367_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1007_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2769_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2770_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2778_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2327_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2007_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2167feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2167_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2766_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2487_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2767_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~87_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~407feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~407_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2763_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~567_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~247_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2764_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~727_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~887_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2761_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1207_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1047feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1047_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2762_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2765_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1367_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1687feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1687_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2759_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1847_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1527feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1527_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2760_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2768_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2779_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~967feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~967_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1287_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~807_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1127_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2780_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2781_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2087_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2407_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2787_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2567_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2247feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2247_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2788_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1767_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1927_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1447_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1607_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2782_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2783_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~487feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~487_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~167_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~327_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2784_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~647_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2785_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2786_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2789_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2790_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~987_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~347_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2853_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2267_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1627feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1627_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2854_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~507_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1787feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1787_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2860_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1147_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2427_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2861_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1467_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~187_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2855_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~827feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~827_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2107_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2856_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1307_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~667feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~667_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~27_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2857_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1947_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2858_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2859_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2862_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~267_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1547_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2845_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2187_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~907feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~907_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2846_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1387_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~747feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~747_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~107_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2847_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2027_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2848_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2849_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1227feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1227_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2507_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1867feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1867_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~587_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2850_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2851_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1707_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2347_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~427_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1067feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1067_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2843_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2844_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2852_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2863_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~307_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1587_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2864_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2227_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~947feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~947_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2865_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~467_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1107feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1107_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2866_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2387_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1747feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1747_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2867_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~147_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~787feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~787_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2868_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2067_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1427_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2869_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2870_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1267_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2547_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1907_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~627_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2871_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2872_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2873_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1507_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~227_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2833_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2147_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~867_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2834_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~547_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1827_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2840_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2467_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1187_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2841_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1347_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~67_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~707feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~707_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2837_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1987_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2838_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~387_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1027feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1027_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2835_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2307_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1667_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2836_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2839_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2842_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2874_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1917_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~637_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2829_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2557_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1277_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2830_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1877_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2517_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~597_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1237_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2824_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2825_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1157_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~517_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2826_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2437_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1797feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1797_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2827_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2828_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1837_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~557_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2822_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1197_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2477_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2823_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2831_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1077_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~437_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2791_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2357_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1717_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2792_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~357_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~997_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2795_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2277_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1637_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2796_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1677_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~397_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2793_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2317_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1037_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2794_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2797_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1757_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~477_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2798_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2397_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1117_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2799_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2800_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1357feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1357_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~77_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2813_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~717_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1997_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2814_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~37_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~677feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~677_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2815_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1957_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1317feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1317_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2816_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2817_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1397feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1397_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2037_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~117_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~757_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2811_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2812_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~157_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1437_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2818_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~797feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~797_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2077_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2819_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2820_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~917_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~277_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2803_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2197_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1557_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2804_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1477feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1477_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2117_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~837feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~837_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~197_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2805_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2806_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2807_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1517feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1517_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~237_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2801_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~877_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2157_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2802_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1597feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1597_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~317_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2808_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2237_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~957feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~957_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2809_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2810_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2821_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2832_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2875_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2918_combout\ : std_logic;
SIGNAL \DataPath|s_data[8]~1_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1846feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1846_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1856_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1836_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1826_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2994_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2995_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~546_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~556_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2996_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~576_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~566_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2997_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2998_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1196feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1196_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1216_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1186_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1206_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2992_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2993_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2476feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2476_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2496_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2486_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2466_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2999_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3000_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3001_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2306_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2326_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2978_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2336_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2316_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2979_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1666_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1676feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1676_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2971_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1686feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1686_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1696_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2972_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1026_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1046feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1046_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2973_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1036feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1036_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1056_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2974_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~386_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~396feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~396_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2975_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~416_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~406feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~406_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2976_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2977_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2980_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1986_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2006_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2988_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1996_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2016_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2989_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1346_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1356_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2981_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1366feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1366_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1376_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2982_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~86_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~66_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~76feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~76_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2985_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~96_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2986_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~716feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~716_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~736_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~726_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~706_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2983_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2984_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2987_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2990_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2991_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~876_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~896_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~866_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~886_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2961_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2962_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2146_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2166_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2968_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2176_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2156_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2969_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1516feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1516_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1506_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2963_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1536_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1526_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2964_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~246_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~256_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~226_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~236feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~236_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2965_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2966_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2967_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2970_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3002_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2276feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2276_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2296_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2266_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2286feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2286_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3010_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3011_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1626_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1636feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1636_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3003_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1646feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1646_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1656_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3004_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~366_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~376_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~346_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~356feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~356_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3007_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3008_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~986_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1006_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3005_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~996feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~996_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1016_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3006_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3009_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3012_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1156feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1156_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1146_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1166_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3034_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1176_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3035_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~506_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~516feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~516_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3038_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~536_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~526_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3039_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1806_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1816_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1796feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1796_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1786_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3036_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3037_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3040_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2436_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2426_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2446feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2446_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3041_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2456_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3042_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3043_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1306_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1316_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3023_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1326_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1336_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3024_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1956_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1976_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1946_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1966feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1966_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3030_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3031_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~666_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~686_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3025_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~696_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~676_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3026_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~46_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~26_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~36feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~36_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3027_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~56_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3028_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3029_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3032_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~186_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~196_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3017_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~216_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~206feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~206_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3018_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1466_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1476_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3015_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1496_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1486feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1486_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3016_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3019_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2126feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2126_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2106_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3020_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2136_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2116feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2116_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3021_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~836feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~836_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~856_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~826_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~846_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3013_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3014_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3022_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3033_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3044_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3045_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2416_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2096_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3084_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2576_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2256_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3085_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2406_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2566_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2246_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2086_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3079_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3080_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2386_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2226_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2066_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3081_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2546_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3082_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3083_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2076_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2396_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3077_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2556_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2236_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3078_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3086_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~486_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~646_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~166_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~326_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3066_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3067_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~336_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~656_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~496feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~496_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~176_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3073_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3074_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~156_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~476feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~476_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3068_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~316feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~316_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~636_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3069_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~306_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~146_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3070_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~626_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~466feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~466_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3071_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3072_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3075_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1446_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1606_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3056_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1926_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1766_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3057_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1586feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1586_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1426_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3060_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1906_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1746feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1746_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3061_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1596feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1596_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1916_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1436_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1756feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1756_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3058_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3059_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3062_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1616_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1936_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1456_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1776_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3063_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3064_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3065_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3076_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~816_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1136_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3053_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1296_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~976_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3054_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~806_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~966feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~966_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3048_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1286_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1126_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3049_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1106_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1266_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~786_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~946feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~946_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3050_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3051_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3052_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~796_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1116_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3046_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1276_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~956_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3047_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3055_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3087_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~126_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~766_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2939_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2046_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1406_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2940_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~746_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~106_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2943_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2026_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1386_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2944_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~116_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1396_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2941_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2036_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~756_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2942_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2945_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~776_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2056_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1416feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1416_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~136_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2946_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2947_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2948_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2206feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2206_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2186_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2196_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2936_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2216_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2937_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1546_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1566feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1566_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2929_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1576_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1556feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1556_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2930_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~926_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~906_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~916feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~916_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2931_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~936_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2932_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~266_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~286_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2933_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~296_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~276feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~276_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2934_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2935_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2938_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2949_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2516_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2536_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2506_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2526_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2957_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2958_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1246_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1226_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2950_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1256_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1236feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1236_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2951_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~606_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~616_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~586_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~596feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~596_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2954_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2955_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1866_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1876_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2952_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1896_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1886_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2953_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2956_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2959_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1096_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~456_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2926_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2376_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1736_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2927_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1076_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~436_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2919_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2356_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1716feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1716_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2920_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1066_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~426_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1706feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1706_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2923_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2346_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2924_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~446_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1726_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2921_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2366_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1086_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2922_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2925_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2928_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2960_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3088_combout\ : std_logic;
SIGNAL \DataPath|s_data[7]~2_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~565_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1845_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3228_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2485_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1205_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3229_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1805_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2445_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~525_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1165_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3230_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3231_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3232_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~645_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1925_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3233_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2565_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1285feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1285_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3234_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1885_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2525_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~605_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1245_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3226_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3227_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3235_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1265_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~625_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1905_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3243_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2545_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3244_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1185_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2465_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~545_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1825_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3238_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3239_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~505_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1145_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3240_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2425_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1785_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3241_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3242_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1225_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~585_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3236_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2505_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1865_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3237_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3245_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3246_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1875_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~595_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1235_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3218_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2515_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3219_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1795_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2435_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1155_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~515_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3220_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3221_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3222_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1915_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~635_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3223_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2555_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1275_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3224_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1835_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~555_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3216_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2475_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1195_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3217_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3225_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1295_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2575_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~655_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1935_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3254_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3255_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~575_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1855_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3247_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2495_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1215_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3248_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~535_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1175_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3251_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2455_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1815feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1815_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3252_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~615_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1255_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3249_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2535_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1895_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3250_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3253_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3256_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3257_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1375_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1455_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1335_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1415_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3180_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3181_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1385feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1385_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1425_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1305_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1345_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3177_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3178_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1315_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1395_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3175_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1435_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1355_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3176_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3179_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1405_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1445_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1365_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1325_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3173_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3174_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3182_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1995_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2075_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1955_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2035feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2035_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3204_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3205_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2015_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2095_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1975_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2055_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3211_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3212_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1985_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1945_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3208_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2025_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2065_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3209_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1965_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2005_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3206_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2085_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2045_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3207_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3210_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3213_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~125_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~165_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~45_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~85feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~85_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3193_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3194_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~35_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~115_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3195_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~155_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~75_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3196_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~105feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~105_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~145_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~65_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~25_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3197_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3198_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3199_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~95_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~175_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~135_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~55_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3200_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3201_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3202_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~775feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~775_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~695_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3190_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~815_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~735_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3191_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~715_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~675_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~755_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3183_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~795_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3184_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~665_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~705_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3187_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~785_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~745_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3188_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~765_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~805_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~725feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~725_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~685_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3185_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3186_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3189_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3192_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3203_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3214_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1615feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1615_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~335_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3169_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2255_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~975_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3170_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~895_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2175_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~255_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1535_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3162_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3163_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1575_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2215_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~935feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~935_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~295_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3164_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3165_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~855_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~215_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3166_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1495_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2135_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3167_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3168_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3171_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~265_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~305_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~225_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~185_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3155_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3156_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~825_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~905feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~905_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3153_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~945_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~865_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3154_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3157_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2145_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2225_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2105_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2185feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2185_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3158_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3159_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1545_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1585_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1465_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1505feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1505_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3151_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3152_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3160_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~835feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~835_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2115_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1475feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1475_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~195_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3145_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3146_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~235_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~875_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3143_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2155_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1515_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3144_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3147_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~915_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2195_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1555_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~275_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3141_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3142_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~955feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~955_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~315_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3148_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2235_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1595feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1595_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3149_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3150_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3161_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~205_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~285feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~285_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3135_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~325_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~245feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~245_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3136_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1525feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1525_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1605_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1485_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1565feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1565_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3133_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3134_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3137_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2205_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2245_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2165feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2165_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2125_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3138_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3139_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~845_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~885_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3131_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~965_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~925_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3132_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3140_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3172_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3215_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~985_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1065_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3093_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1105_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1025_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3094_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1075feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1075_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1115_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1035_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~995_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3091_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3092_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3095_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1095_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1135_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1055_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1015_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3096_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3097_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1045feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1045_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1125_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1005_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1085_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3089_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3090_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3098_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2345_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2385_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2265_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2305_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3124_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3125_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2365feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2365_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2405_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2285_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2325feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2325_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3122_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3123_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3126_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2335feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2335_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2415_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2295_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2375_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3127_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3128_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2315_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2395_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2275_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2355_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3120_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3121_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3129_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1745_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1755_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3106_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1765feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1765_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1775_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3107_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1685feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1685_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1675feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1675_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1665_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3099_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1695_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3100_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1725feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1725_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1705_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3101_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1735_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1715_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3102_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1625_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1645feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1645_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3103_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1655_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1635_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3104_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3105_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3108_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~445feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~445_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~425_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~435feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~435_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3109_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~455_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3110_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~385_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~405_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3111_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~415_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~395_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3112_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~365feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~365_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~375_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~345_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~355feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~355_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3113_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3114_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3115_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~485feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~485_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~465_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3116_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~495_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~475_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3117_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3118_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3119_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3130_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3258_combout\ : std_logic;
SIGNAL \DataPath|s_data[6]~3_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2034feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2034_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1954_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1994_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3390_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2074_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3391_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2154feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2154_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2234_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2194_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2114_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3388_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3389_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3392_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2434_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2514_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3393_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2554_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2474_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3394_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2354feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2354_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2394_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2274_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2314feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2314_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3386_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3387_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3395_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2104_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2184_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3406_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2224_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2144_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3407_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2344_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2384_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2264_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2304_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3408_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3409_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2024_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2064_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1984_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1944_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3410_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3411_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3412_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2424_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2504_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3413_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2544_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2464_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3414_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3415_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2164feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2164_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2244_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2204feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2204_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2124_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3396_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3397_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2364_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2404_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2284_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2324_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3398_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3399_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1964_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2004feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2004_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3400_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2084_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2044_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3401_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3402_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2484feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2484_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2444_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2524feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2524_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3403_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2564_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3404_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3405_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3416_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2214feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2214_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2054_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3417_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2534_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2374feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2374_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3418_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2254_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2574_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2094_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2414_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3424_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3425_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2014_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2334_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3419_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2494_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2174_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3420_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2294_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2454_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2134_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1974_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3421_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3422_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3423_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3426_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3427_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1704feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1704_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1864_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1544feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1544_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1384_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3305_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3306_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1554feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1554_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1874_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1394_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1714_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3303_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3304_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3307_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1724feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1724_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1884_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1404_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1564feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1564_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3301_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3302_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1574feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1574_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1894_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1414_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1734_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3308_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3309_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3310_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1744_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1764_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3332_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1774_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1754_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3333_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1924feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1924_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1934_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1904_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1914feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1914_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3339_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3340_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1584_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1594_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3334_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1614_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1604feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1604_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3335_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1444_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1424_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3336_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1454_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1434feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1434_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3337_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3338_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3341_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1844feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1844_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1824_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3318_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1854_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1834feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1834_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3319_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1514feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1514_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1534_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1504_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1524_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3311_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3312_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1364_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1374_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1344_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1354feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1354_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3315_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3316_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1664_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1674_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3313_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1694_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1684feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1684_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3314_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3317_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3320_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1644_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1654_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1624_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1634feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1634_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3321_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3322_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1794_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1814_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1804_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1784_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3328_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3329_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1484feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1484_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1464_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3323_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1494_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1474_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3324_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1324feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1324_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1314_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1304_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3325_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1334_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3326_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3327_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3330_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3331_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3342_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~494feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~494_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~174_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3381_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~654_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~334_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3382_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~314feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~314_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~634_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~154_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~474feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~474_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3374_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3375_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~484feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~484_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~164_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~324_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3376_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~644_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3377_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~304_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~144_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3378_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~624_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~464feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~464_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3379_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3380_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3383_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~134_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~454_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3360_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~614_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~294feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~294_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3361_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~444feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~444_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~604_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~124_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~284feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~284_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3353_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3354_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~104_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~264_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3357_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~424feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~424_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~584_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3358_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~274feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~274_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~594_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~114_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~434_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3355_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3356_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3359_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3362_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~34_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~354_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3365_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~514_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~194feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~194_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3366_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~184_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~24_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3367_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~504_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~344_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3368_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3369_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~214_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~534_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~54_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~374_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3370_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3371_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~204feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~204_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~44_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3363_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~364feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~364_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~524_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3364_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3372_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3373_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~394_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~74_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3343_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~234feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~234_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~554_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3344_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~94_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~414feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~414_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3350_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~574_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~254_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3351_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~244_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~84_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3345_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~404feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~404_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~564_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3346_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~224feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~224_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~64_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3347_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~544_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~384feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~384_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3348_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3349_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3352_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3384_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3385_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1054_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~734_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3290_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1214_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~894_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3291_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1094_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1254_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~934_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~774_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3292_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3293_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~694_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~854_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3294_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1174_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1014_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3295_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3296_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~814_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1134_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3297_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1294_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~974_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3298_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3299_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1064_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~744_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~904_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3279_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1224_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3280_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~944_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1264_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1104_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~784_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3286_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3287_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~824_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~664_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3283_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1144_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~984_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3284_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~864_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~704_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1024_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3281_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1184_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3282_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3285_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3288_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~674_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~834_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3273_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1154_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~994feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~994_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3274_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1074feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1074_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1234_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~914_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~754_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3271_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3272_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3275_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1114_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~794_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3276_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1274_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~954_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3277_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~714_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1034feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1034_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3269_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1194_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~874feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~874_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3270_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3278_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3289_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~804_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1124_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3266_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1284_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~964_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3267_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1004_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1164_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~684_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~844_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3263_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3264_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~884_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1204_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~724_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1044_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3261_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3262_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3265_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~764_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~924_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3259_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1244_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1084_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3260_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3268_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3300_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3428_combout\ : std_logic;
SIGNAL \DataPath|s_data[5]~4_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1573feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1573_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2213_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~293_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~933feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~933_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3566_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3567_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~613_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1253feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1253_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3573_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2533_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1893_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3574_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1733_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~453_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3568_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2373_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1093_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3569_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~773_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2053_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~133_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1413feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1413_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3570_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3571_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3572_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3575_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~53_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~373_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3580_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~213_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~533_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3581_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1333_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1653feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1653_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3578_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1813_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1493_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3579_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3582_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2133_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1973_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3583_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2293_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2453_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3584_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~693_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~853_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3576_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1013feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1013_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1173_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3577_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3585_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3586_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2333feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2333_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2493_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2013_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2173_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3563_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3564_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1693feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1693_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1373_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3556_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1853_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1533feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1533_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3557_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~93_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~413feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~413_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3560_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~573_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~253_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3561_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~893_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~733_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3558_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1053_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1213_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3559_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3562_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3565_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1773_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1933_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1453_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1613_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3589_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3590_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~333_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~173_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3591_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~653_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~493feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~493_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3592_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3593_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2253_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2573_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2093_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2413_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3594_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3595_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~973_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1293_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~813_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1133_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3587_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3588_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3596_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3597_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~233_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1513_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3439_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~873_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2153_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3440_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1673_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2313_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1033_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~393_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3441_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3442_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~73_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~713feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~713_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3443_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1993_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1353_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3444_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3445_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1833_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~553_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3446_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2473_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1193_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3447_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3448_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~833_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1473_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~193_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3451_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2113_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3452_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1313_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1953_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~33_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~673_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3453_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3454_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3455_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~353_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~993_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3449_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2273_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1633_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3450_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1793_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~513_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3456_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2433_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1153_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3457_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3458_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3459_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1753_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~473_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3460_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2393_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1113_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3461_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1913_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2553_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~633_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1273_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3467_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3468_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1593feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1593_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2233_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~953_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~313_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3462_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3463_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~153_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1433_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3464_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2073_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~793feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~793_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3465_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3466_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3469_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1553feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1553_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1393_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3429_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1873_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1713_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3430_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1073feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1073_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~753_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3431_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1233_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~913feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~913_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3432_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~433_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~593_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~113_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~273_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3433_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3434_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3435_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2193feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2193_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2513_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2033_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2353_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3436_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3437_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3438_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3470_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~943feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~943_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2223_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~303_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1583_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3544_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3545_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~463_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1103_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3546_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2383_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1743_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3547_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~143_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~783_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3548_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2063_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1423_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3549_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3550_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1263_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~623_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1903_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3551_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2543_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3552_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3553_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1303feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1303_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1943_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~663feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~663_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~23_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3537_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3538_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~823_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2103_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1463feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1463_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~183_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3535_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3536_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3539_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1623feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1623_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2263_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~983_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~343_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3533_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3534_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1143_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2423_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~503_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1783_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3540_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3541_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3542_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1223_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1863_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~583_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3530_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2503_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3531_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~743_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~103_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3527_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2023_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1383_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3528_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~903_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~263_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1543_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3525_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2183_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3526_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3529_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1063feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1063_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~423_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3523_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2343_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1703feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1703_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3524_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3532_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3543_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~383_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1023feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1023_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3515_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2303_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1663feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1663_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3516_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1343feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1343_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1983_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~63_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~703feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~703_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3517_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3518_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3519_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~543_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1823_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3520_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2463_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1183_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3521_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2143_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~863_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~223_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1503_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3513_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3514_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3522_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3554_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2203_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2243_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2163_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2123_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3478_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3479_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~843_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~883_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3473_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~963_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~923feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~923_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3474_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~203_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~283feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~283_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3475_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~323_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~243_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3476_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3477_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1523_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1603_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1483_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1563feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1563_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3471_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3472_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3480_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~43_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~123_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3495_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~163_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~83_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3496_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1363_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1443_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1403feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1403_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1323_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3493_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3494_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3497_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~763feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~763_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~803_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~723_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~683_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3491_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3492_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1963_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2003_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3498_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2083_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2043_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3499_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3500_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1083_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1123_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1003_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1043_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3481_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3482_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2283_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2323_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3488_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2403_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2363_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3489_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~403feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~403_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~483_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~363_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~443_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3485_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3486_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1643_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1723_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3483_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1763_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1683_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3484_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3487_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3490_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3501_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1163_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1203_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3504_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1283_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1243feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1243_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3505_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~563_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~643_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~523_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~603_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3506_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3507_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3508_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2523_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2563_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2443_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2483_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3509_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3510_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1803_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1883feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1883_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3502_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1923_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1843_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3503_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3511_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3512_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3555_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3598_combout\ : std_logic;
SIGNAL \DataPath|s_data[4]~5_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~232feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~232_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~252_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~222_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~242_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3603_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3604_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1512_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1532_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1522feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1522_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1502_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3601_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3602_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3605_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2142_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2152feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2152_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3606_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2172_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2162_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3607_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~882_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~862_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~872feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~872_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3599_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~892_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3600_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3608_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1982_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1992_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3626_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2012_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2002_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3627_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1342_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1362feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1362_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3619_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1372_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1352feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1352_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3620_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~722feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~722_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~732_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~712_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~702_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3621_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3622_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~82_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~62_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3623_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~72_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~92_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3624_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3625_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3628_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2322feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2322_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2312_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2302_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3616_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2332_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3617_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~392_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~412_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~382_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~402feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~402_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3613_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3614_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1042feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1042_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1022_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1032feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1032_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3611_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1052_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3612_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3615_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1672_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1692_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1662_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1682_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3609_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3610_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3618_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3629_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~552_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~572_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~562_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~542_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3634_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3635_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1832_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1852_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1822_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1842feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1842_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3632_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3633_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3636_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1182_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1192feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1192_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3630_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1212_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1202_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3631_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2472_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2462_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3637_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2492_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2482feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2482_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3638_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3639_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3640_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~792_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2072_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~152_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1432_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3746_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3747_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1422_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2062_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~142_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~782_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3750_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3751_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~802feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~802_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~162_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3748_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2082_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1442feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1442_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3749_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3752_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1452feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1452_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~172_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3753_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2092_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~812feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~812_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3754_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3755_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1612_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~332_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3743_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2252_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~972_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3744_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~322_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~962_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3736_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2242_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1602_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3737_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~942feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~942_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~302_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3740_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2222_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1582_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3741_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1592_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~312_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3738_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2232_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~952feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~952_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3739_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3742_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3745_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3756_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2402feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2402_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2382_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2392feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2392_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3733_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2412_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3734_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1742_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1762_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3726_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1772_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1752_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3727_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~482feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~482_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~462_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3730_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~492_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~472_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3731_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1122feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1122_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1132_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1102_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1112_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3728_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3729_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3732_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3735_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1932_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2572_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~652_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1292feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1292_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3764_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3765_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1912feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1912_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~632_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1272_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3757_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2552_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3758_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1262_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2542_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~622_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1902_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3761_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3762_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~642_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1922_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3759_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2562_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1282_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3760_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3763_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3766_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3767_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1572feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1572_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1412_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3648_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1732_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1892_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3649_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1562feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1562_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1882_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1402_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1722feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1722_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3641_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3642_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1702feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1702_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1382_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3645_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1862_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1542_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3646_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1552_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1392_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3643_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1872_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1712feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1712_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3644_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3647_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3650_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2352feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2352_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2372_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2342_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2362_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3674_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3675_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2032_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2052_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2042_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2022_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3676_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3677_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3678_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2522feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2522_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2532_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2502_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2512feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2512_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3679_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3680_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2182_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2192_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3672_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2212_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2202feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2202_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3673_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3681_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~272_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~592_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~112_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~432_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3661_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3662_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~102_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~262feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~262_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3665_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~422feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~422_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~582_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3666_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~442feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~442_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~602_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~122_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~282feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~282_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3663_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3664_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3667_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~292feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~292_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~612_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~132_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~452_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3668_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3669_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3670_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1232feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1232_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1252_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1222_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1242feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1242_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3658_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3659_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~742_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~752feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~752_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3655_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~772_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~762feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~762_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3656_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~912feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~912_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~932_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~902_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~922feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~922_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3653_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3654_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3657_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1062_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1072_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3651_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1092_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1082feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1082_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3652_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3660_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3671_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3682_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~22_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~42feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~42_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3707_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~32feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~32_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~52_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3708_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~682feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~682_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~692_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~662_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~672_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3705_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3706_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3709_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1962_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1972_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1942_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1952feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1952_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3710_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3711_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1312_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1332_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1302_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1322feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1322_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3703_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3704_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3712_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2102_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2112_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3700_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2132_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2122_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3701_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~822_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~832_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3693_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~852_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~842feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~842_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3694_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~192feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~192_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~212_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~202_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~182_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3697_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3698_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1472_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1492_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1482feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1482_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1462_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3695_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3696_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3699_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3702_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3713_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1802feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1802_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1782_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3716_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1812_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1792_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3717_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~512_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~532_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~502_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~522_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3718_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3719_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3720_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1162_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1172_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1142_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1152_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3714_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3715_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2442feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2442_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2452_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2422_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2432feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2432_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3721_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3722_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3723_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1622_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1642_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3683_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1652_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1632_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3684_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2282_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2292_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2262_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2272_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3690_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3691_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~342_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~362feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~362_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3687_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~372_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~352feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~352_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3688_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1002feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1002_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1012_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~982_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~992_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3685_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3686_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3689_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3692_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3724_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3725_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3768_combout\ : std_logic;
SIGNAL \DataPath|s_data[3]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~14_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~15_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~16_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~17_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~18_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~62_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~99_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~63_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~100_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~64_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~101_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~102_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~65_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~66_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~103_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~32_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~104_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~19_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~67_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~105_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~68_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~69_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~106_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~107_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~70_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~71_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~108_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~109_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~72_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~73_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~110_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~33_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~20_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~111_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~112_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~74_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~75_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~76_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~113_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~114_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~77_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~78_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~115_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~79_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~116_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~117_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~80_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~118_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~81_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~119_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~82_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1221_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1231feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1231_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3896_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1251_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1241feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1241_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3897_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1191feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1191_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1211_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1181_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1201feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1201_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3898_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3899_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1141_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1151feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1151_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3900_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1171_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1161feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1161_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3901_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3902_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1281_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1261_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3903_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1291_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1271feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1271_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3904_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3905_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2561feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2561_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2571_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2551feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2551_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2541_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3934_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3935_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2511feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2511_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2531_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2501_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2521_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3929_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3930_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2421_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2441feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2441_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3931_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2431_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2451_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3932_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3933_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2481feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2481_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2491_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2471feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2471_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2461_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3927_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3928_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3936_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~551_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~571_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~561feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~561_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~541_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3916_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3917_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~521feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~521_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~501_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~511_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3920_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~531_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3921_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~601feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~601_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~591_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~581_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3918_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~611_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3919_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3922_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~641_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~621_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3923_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~651_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~631_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3924_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3925_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1891_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1931_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1851feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1851_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1811_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3913_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3914_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1861_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1781_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3910_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1901_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1821feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1821_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3911_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1791_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1831_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3908_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1911_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1871feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1871_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3909_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3912_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1801_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1881feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1881_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3906_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1921_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1841feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1841_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3907_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3915_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3926_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3937_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~81_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~161_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~121_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~41_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3873_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3874_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~91_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~51_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3880_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~131_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~171_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3881_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~61_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~141_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~21_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~101feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~101_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3877_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3878_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~31_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~71_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3875_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~151_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~111_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3876_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3879_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3882_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1361_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1441_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1401_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1321_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3863_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3864_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1391_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1431_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1311_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1351feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1351_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3865_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3866_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1301_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1381_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3867_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1421_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1341_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3868_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3869_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1331_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1371_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3870_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1451_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1411_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3871_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3872_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3883_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~671_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~711feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~711_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3853_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~791_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~751_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3854_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~731_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~691_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3860_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~811_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~771feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~771_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3861_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~761feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~761_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~681_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3855_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~721_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~801_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3856_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~701_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~781_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~661_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~741feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~741_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3857_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3858_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3859_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3862_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2041feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2041_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1961_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3886_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2001_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2081_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3887_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1981feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1981_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2061_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2021feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2021_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1941_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3888_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3889_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3890_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2051_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2091_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2011_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1971_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3891_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3892_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2031_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1951_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1991_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3884_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2071_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3885_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3893_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3894_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1681feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1681_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~401_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3813_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2321_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1041_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3814_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1641feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1641_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2281_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~361_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1001feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1001_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3815_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3816_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3817_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~441_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1081feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1081_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3811_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2361_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1721feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1721_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3812_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~481_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1761_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3818_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2401_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1121_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3819_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3820_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~411_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~491_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~371_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~451_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3846_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3847_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1091_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1131_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1051feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1051_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1011_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3844_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3845_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3848_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2291_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2331feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2331_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3849_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2411_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2371_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3850_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1651_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1731_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3842_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1691_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1771_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3843_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3851_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1031_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1111_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1071feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1071_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~991_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3821_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3822_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1711_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1751_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1631_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1671_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3823_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3824_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~391_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~351_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3825_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~471_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~431feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~431_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3826_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3827_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2311_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2391_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2271_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2351_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3828_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3829_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3830_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1661_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2301_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~381_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1021_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3831_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3832_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1101_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~461_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3838_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2381_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1741_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3839_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~421_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1701feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1701_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3833_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2341_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1061_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3834_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1621feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1621_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~341_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3835_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~981_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2261_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3836_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3837_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3840_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3841_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3852_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3895_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2191_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2231_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2151_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2111_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3800_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3801_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2131_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2171feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2171_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3807_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2251_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2211_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3808_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2141_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2221_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2101_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2181_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3804_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3805_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2201feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2201_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2121_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3802_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2241_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2161_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3803_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3806_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3809_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1551_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1591_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1511_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1471_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3771_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3772_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1461_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1541_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3773_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1581_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1501feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1501_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3774_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3775_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1481_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1561feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1561_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3769_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1521_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1601_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3770_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1491_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1531_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3776_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1611_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1571_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3777_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3778_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~201_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~281_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3789_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~321_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~241feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~241_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3790_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~271_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~311_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~231_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~191_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3791_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3792_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~221_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~301_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~261feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~261_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~181_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3793_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3794_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3795_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~251_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~211_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3796_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~331_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~291_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3797_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3798_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~821_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~901feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~901_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3783_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~941_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~861_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3784_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~881feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~881_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~961_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~841_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~921_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3781_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3782_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3785_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~911_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~831_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~871_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3779_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~951_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3780_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~891feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~891_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~851_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3786_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~931feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~931_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~971_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3787_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3788_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3799_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3810_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3938_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~22_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~21_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~83_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~120_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~84_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~85_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~86_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~87_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~88_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~121_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~78_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~79_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~122_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~123_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~80_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~124_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~89_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~81_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~124_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~125_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~82_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~126_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~83_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~84_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~127_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~85_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~128_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~125_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~90_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~86_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~129_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~130_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~87_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~131_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~88_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~132_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~89_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~90_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~133_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~134_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~91_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~126_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~91_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~92_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~135_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~136_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~93_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~137_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~94_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~95_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~138_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~139_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~96_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~140_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~141_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~98_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~92_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~127_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~99_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~142_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~143_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~144_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~145_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~146_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~106_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~149_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~128_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~150_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~93_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~107_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[88]~153_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[88]~110_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[87]~111_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[86]~112_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[86]~155_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[85]~113_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[85]~156_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[84]~114_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[84]~157_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[83]~158_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[83]~115_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~116_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~159_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~108_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~151_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~460feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~460_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~140_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4050_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~620_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~300_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4051_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~580feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~580_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~420feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~420_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~100_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~260feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~260_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4043_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4044_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~180_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~20_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4047_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~500_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~340feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~340_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4048_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~220_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~540_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~60_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~380_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4045_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4046_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4049_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4052_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~360_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~520_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~200_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~40_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4037_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4038_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~240_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~560_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~80_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~400_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4035_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4036_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4039_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~440feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~440_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~600_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~120_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~280_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4033_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4034_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~160_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~480_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4040_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~320_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~640_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4041_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4042_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4053_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~310feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~310_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~150_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~470_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4030_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~630_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4031_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~430_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~590_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~110_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~270feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~270_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4025_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4026_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~30_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~190feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~190_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4027_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~510_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~350_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4028_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4029_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~390feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~390_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~70_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4023_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~550_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~230feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~230_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4024_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4032_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~50_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~210_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4058_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~530_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~370_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4059_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~450_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~610_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~130_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~290feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~290_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4056_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4057_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4060_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~330_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~650_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~490_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~170_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4061_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4062_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~90_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~410feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~410_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4054_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~570_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~250_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4055_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4063_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4064_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~890_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1210_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1050_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~730_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4012_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4013_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~690_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~850_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4016_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1010_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1170_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4017_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~930_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~770_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4014_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1250_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1090_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4015_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4018_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~970feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~970_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1290_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~810_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1130_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4019_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4020_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4021_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~800_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1120_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3988_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1280_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~960_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3989_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~680_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~840_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3985_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1160_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1000feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1000_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3986_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~880_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1200_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~720_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1040feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1040_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3983_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3984_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3987_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1080feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1080_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~760_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~920_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3981_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1240_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3982_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3990_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~710_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1030feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1030_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3991_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1190_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~870feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~870_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3992_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1110_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~790_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3998_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1270_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~950_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3999_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1070_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1230_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~910feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~910_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~750_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3993_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3994_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~670_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~830_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3995_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1150_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~990_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3996_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3997_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4000_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~940_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1260_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1100_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~780_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4008_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4009_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~660_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~820_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4005_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1140_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~980_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4006_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~860_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1180_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~700_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1020_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4003_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4004_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4007_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~740_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~900_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4001_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1220_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1060_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4002_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4010_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4011_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4022_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4065_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1500feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1500_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1340_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1660feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1660_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3953_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1820_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3954_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1360_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1680_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3951_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1840_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1520_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3952_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3955_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1670_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1830_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1350_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1510_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3949_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3950_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1530feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1530_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1370_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3956_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1850_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1690_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3957_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3958_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1630feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1630_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1650_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1620_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1640_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3959_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3960_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1800feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1800_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1810_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1790_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1780_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3966_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3967_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1300_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1320_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3963_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1330_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1310_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3964_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1480_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1470_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1460_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3961_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1490_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3962_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3965_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3968_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3969_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1760_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1920_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1440_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1600_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3970_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3971_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1610feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1610_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1930_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1770_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1450_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3977_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3978_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1580feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1580_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1420_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3974_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1900_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1740feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1740_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3975_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1590_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1910_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1430_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1750feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1750_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3972_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3973_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3976_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3979_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1540_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1560_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3939_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1570_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1550feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1550_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3940_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1860_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1880feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1880_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3946_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1890_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1870feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1870_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3947_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1390feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1390_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1380_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3943_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1400_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1410_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3944_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1710feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1710_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1700_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3941_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1730_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1720_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3942_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3945_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3948_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~3980_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2150feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2150_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2230_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2190feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2190_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2110_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4066_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4067_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2430_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2510_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4073_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2550_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2470_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4074_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1990_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1950_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4070_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2070_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2030feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2030_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4071_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2270_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2310_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4068_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2390_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2350_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4069_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4072_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4075_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2000_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2320_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4078_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2480_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2160_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4079_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1960_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2120_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4080_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2440_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2280_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4081_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4082_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2360_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2520_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2040_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2200_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4076_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4077_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2400_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2080_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4083_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2560_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2240feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2240_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4084_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4085_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2340_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2380_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2260_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2300_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4086_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4087_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2460_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2420_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2500_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4093_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2540_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4094_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1980_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1940_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4090_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2020_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2060_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4091_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2140_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2220_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2100_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2180feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2180_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4088_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4089_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4092_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4095_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4096_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2490feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2490_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2450_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4104_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2570_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2530_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4105_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2330_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2410_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2290_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2370_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4097_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4098_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1970_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2050_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4101_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2090_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2010_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4102_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2210_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2250_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2130_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2170_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4099_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4100_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4103_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4106_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4107_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4108_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[91]~24_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[91]~23_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~94_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~129_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~95_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~152_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~96_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~109_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2329_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2489_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2009_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2169_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4243_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4244_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1689feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1689_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1369_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4236_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1849_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1529_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4237_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~889_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~729_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4238_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1049_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1209_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4239_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~249_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~569_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~89_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~409_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4240_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4241_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4242_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4245_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~969_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1289_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~809_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1129_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4267_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4268_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1769_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1929_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1449_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1609_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4269_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4270_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~489_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~649_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~329feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~329_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~169_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4271_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4272_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4273_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2249_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2089_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2409_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4274_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2569_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4275_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4276_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1009_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~689_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~849_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4256_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1169_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4257_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~209_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~529_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~369feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~369_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~49_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4260_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4261_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1649feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1649_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1329_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4258_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1809_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1489feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1489_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4259_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4262_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2289_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2129_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1969_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4263_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2449_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4264_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4265_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1889_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2529_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~609_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1249feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1249_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4253_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4254_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1729feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1729_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~449_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4248_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2369_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1089_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4249_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~769feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~769_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2049_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~129_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1409feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1409_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4250_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4251_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4252_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1569_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2209_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~289_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~929feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~929_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4246_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4247_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4255_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4266_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4277_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1389_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~109_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4155_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2029_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~749_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4156_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1069_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2349_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1709feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1709_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~429_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4153_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4154_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4157_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~909_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~269_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4151_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2189_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1549_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4152_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1229_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~589_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4158_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1869_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2509_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4159_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4160_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~349_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1629feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1629_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4173_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2269_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~989_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4174_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~29_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1309_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4175_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~669_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1949_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4176_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4177_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1149_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~509_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4178_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2429_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1789_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4179_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1469_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2109_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~829_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~189_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4171_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4172_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4180_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~549_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1189feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1189_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4168_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1829_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2469_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4169_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1029feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1029_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2309_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1669_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~389_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4161_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4162_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~709feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~709_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1989_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~69_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1349feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1349_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4165_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4166_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1509_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2149_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~229_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~869_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4163_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4164_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4167_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4170_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4181_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~149_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1429_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4186_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2069_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~789_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4187_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1589_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2229_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~949_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~309_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4184_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4185_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4188_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1109_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2389_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1749_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~469_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4182_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4183_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1909feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1909_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2549_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~629_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1269_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4189_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4190_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4191_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4192_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~499_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1139_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4220_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2419_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1779_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4221_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~979feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~979_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1619feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1619_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~339_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4215_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2259_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4216_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~659feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~659_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1939_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1299_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~19_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4217_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4218_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4219_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~819feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~819_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~179_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4213_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2099_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1459feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1459_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4214_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4222_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1219_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~579_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4210_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2499_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1859_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4211_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1539_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2179_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~259_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~899feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~899_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4203_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4204_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~739feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~739_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1379feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1379_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~99_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4207_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2019_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4208_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1699feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1699_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~419_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4205_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2339_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1059_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4206_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4209_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4212_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4223_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~459_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1739_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4224_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2379_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1099_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4225_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~619_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1259_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4231_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1899_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2539_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4232_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~939feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~939_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~299_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4226_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2219_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1579_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4227_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~139_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1419_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4228_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2059_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~779feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~779_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4229_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4230_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4233_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1019feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1019_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~379_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1659feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1659_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4193_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2299_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4194_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1819_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~539_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1179_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4200_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2459_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4201_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1499_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2139_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~219_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~859feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~859_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4195_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4196_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~59_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1339_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4197_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~699feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~699_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1979_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4198_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4199_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4202_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4234_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4235_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~759_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~799_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~719_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~679_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4129_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4130_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1359_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1439_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1399feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1399_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1319_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4131_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4132_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~79_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~159_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~39_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~119_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4133_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4134_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4135_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2039_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2079_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1959_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1999feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1999_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4136_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4137_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4138_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~359_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~399feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~399_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4123_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~479_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~439_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4124_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~999_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1079feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1079_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4121_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1119_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1039_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4122_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4125_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1719_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1759_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1639_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1679_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4119_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4120_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2319feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2319_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2399_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2279_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2359feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2359_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4126_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4127_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4128_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4139_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~239_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1519_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4109_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2159_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~879_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4110_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~959feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~959_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2239_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~319_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1599_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4116_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4117_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1479_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2119_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~839_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~199_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4113_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4114_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~279_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~919feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~919_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4111_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2199_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1559_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4112_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4115_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4118_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1239_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2519_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~599_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1879_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4140_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4141_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1159_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2439_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~519_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1799_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4144_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4145_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1839_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2479_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~559_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1199feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1199_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4142_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4143_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4146_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~639_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1279_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4147_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~2559_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1919feeder_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~1919_q\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4148_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4149_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4150_combout\ : std_logic;
SIGNAL \DataPath|Ram|s_memory~4278_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[90]~26_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[90]~25_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~98_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~97_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_uni|decOut_n~0_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_uni|decOut_n~1_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_uni|Equal7~0_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_uni|decOut_n~2_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_uni|decOut_n~3_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_uni|decOut_n~4_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_uni|decOut_n~5_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[18]~72_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~73_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~74_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~75_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~77_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[23]~76_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~78_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[28]~80_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~83_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~86_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~87_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[33]~84_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~85_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~65_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~89_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~90_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~66_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~67_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~91_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[38]~88_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[38]~64_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[43]~68_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[43]~92_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[42]~93_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[42]~69_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[41]~94_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[41]~70_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[40]~95_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[40]~71_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_dez|decOut_n~0_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_dez|decOut_n~1_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_dez|Equal7~0_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_dez|decOut_n~2_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_dez|decOut_n~3_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_dez|decOut_n~4_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_dez|decOut_n~5_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[54]~59_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[54]~38_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~39_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~60_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~40_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~61_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~62_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~41_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~63_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~42_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~43_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~64_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[62]~65_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[62]~44_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~66_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~67_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~46_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~47_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~68_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~48_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~69_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~49_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~70_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~50_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~71_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[70]~72_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[70]~51_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[69]~52_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[69]~73_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[68]~53_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[68]~74_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[67]~75_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[67]~54_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[66]~55_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[66]~76_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~56_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[65]~77_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~57_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[65]~58_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_cen|decOut_n~0_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_cen|decOut_n~1_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_cen|Equal7~0_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_cen|decOut_n~2_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_cen|decOut_n~3_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_cen|decOut_n~4_combout\ : std_logic;
SIGNAL \DataPath|Bin7SegDecoder_cen|decOut_n~5_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~1_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~3_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~5_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~7_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~11_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~13_cout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \DataPath|Intervalo2|s_data\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DataPath|visor|s_addr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DataPath|Counter_2|s_counterValue\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DataPath|Counter_Ram|s_counterValue\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DataPath|Counter_1|s_counterValue\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DataPath|visor|count\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \ControlPath|stOut\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \clockDiv|s_divCounter\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \DataPath|Resto|s_output\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DataPath|Counter_2|s_start\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DataPath|Intervalo1|s_data\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ControlPath|ALT_INV_En_intro~combout\ : std_logic;
SIGNAL \ControlPath|ALT_INV_stOut~0_combout\ : std_logic;
SIGNAL \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \ControlPath|ALT_INV_pState.Visor~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_KEY <= KEY;
ww_SW <= SW;
ww_CLOCK_50 <= CLOCK_50;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\clockDiv|clkOut~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clockDiv|clkOut~q\);

\ControlPath|pState.Valid_2~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ControlPath|pState.Valid_2~q\);

\ControlPath|pState.Valid_1~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ControlPath|pState.Valid_1~q\);
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ControlPath|ALT_INV_En_intro~combout\ <= NOT \ControlPath|En_intro~combout\;
\ControlPath|ALT_INV_stOut~0_combout\ <= NOT \ControlPath|stOut~0_combout\;
\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~14_combout\ <= NOT \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\;
\ControlPath|ALT_INV_pState.Visor~q\ <= NOT \ControlPath|pState.Visor~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Counter_1|done~q\,
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ControlPath|stOut\(0),
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ControlPath|ALT_INV_stOut~0_combout\,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ControlPath|ALT_INV_En_intro~combout\,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_uni|decOut_n~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_uni|decOut_n~1_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_uni|Equal7~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_uni|decOut_n~2_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_uni|decOut_n~3_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_uni|decOut_n~4_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_uni|decOut_n~5_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_dez|decOut_n~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_dez|decOut_n~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_dez|Equal7~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_dez|decOut_n~2_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_dez|decOut_n~3_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_dez|decOut_n~4_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_dez|decOut_n~5_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_cen|decOut_n~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_cen|decOut_n~1_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_cen|Equal7~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_cen|decOut_n~2_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_cen|decOut_n~3_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_cen|decOut_n~4_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin7SegDecoder_cen|decOut_n~5_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~14_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~14_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~14_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~14_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X60_Y2_N10
\clockDiv|s_divCounter[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[0]~22_combout\ = \clockDiv|s_divCounter\(0) $ (VCC)
-- \clockDiv|s_divCounter[0]~23\ = CARRY(\clockDiv|s_divCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|s_divCounter\(0),
	datad => VCC,
	combout => \clockDiv|s_divCounter[0]~22_combout\,
	cout => \clockDiv|s_divCounter[0]~23\);

-- Location: LCCOMB_X60_Y2_N0
\clockDiv|clkOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|clkOut~2_combout\ = (\clockDiv|s_divCounter\(1) & (\clockDiv|s_divCounter\(2) & (\clockDiv|s_divCounter\(0) & \clockDiv|s_divCounter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(1),
	datab => \clockDiv|s_divCounter\(2),
	datac => \clockDiv|s_divCounter\(0),
	datad => \clockDiv|s_divCounter\(3),
	combout => \clockDiv|clkOut~2_combout\);

-- Location: LCCOMB_X60_Y2_N2
\clockDiv|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|LessThan0~2_combout\ = (\clockDiv|s_divCounter\(6)) # ((\clockDiv|s_divCounter\(5)) # ((\clockDiv|s_divCounter\(4) & \clockDiv|clkOut~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(6),
	datab => \clockDiv|s_divCounter\(4),
	datac => \clockDiv|s_divCounter\(5),
	datad => \clockDiv|clkOut~2_combout\,
	combout => \clockDiv|LessThan0~2_combout\);

-- Location: LCCOMB_X60_Y2_N8
\clockDiv|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|LessThan0~3_combout\ = (\clockDiv|s_divCounter\(9)) # ((\clockDiv|s_divCounter\(8) & (\clockDiv|s_divCounter\(7) & \clockDiv|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(8),
	datab => \clockDiv|s_divCounter\(9),
	datac => \clockDiv|s_divCounter\(7),
	datad => \clockDiv|LessThan0~2_combout\,
	combout => \clockDiv|LessThan0~3_combout\);

-- Location: LCCOMB_X60_Y1_N30
\clockDiv|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|LessThan0~4_combout\ = (!\clockDiv|s_divCounter\(11) & (!\clockDiv|s_divCounter\(12) & ((!\clockDiv|LessThan0~3_combout\) # (!\clockDiv|s_divCounter\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(10),
	datab => \clockDiv|s_divCounter\(11),
	datac => \clockDiv|s_divCounter\(12),
	datad => \clockDiv|LessThan0~3_combout\,
	combout => \clockDiv|LessThan0~4_combout\);

-- Location: LCCOMB_X60_Y1_N24
\clockDiv|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|LessThan0~5_combout\ = (\clockDiv|s_divCounter\(16)) # ((\clockDiv|s_divCounter\(15)) # ((\clockDiv|s_divCounter\(13) & !\clockDiv|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(16),
	datab => \clockDiv|s_divCounter\(13),
	datac => \clockDiv|LessThan0~4_combout\,
	datad => \clockDiv|s_divCounter\(15),
	combout => \clockDiv|LessThan0~5_combout\);

-- Location: LCCOMB_X60_Y1_N26
\clockDiv|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|LessThan0~6_combout\ = (((!\clockDiv|s_divCounter\(14) & !\clockDiv|LessThan0~5_combout\)) # (!\clockDiv|s_divCounter\(18))) # (!\clockDiv|s_divCounter\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(17),
	datab => \clockDiv|s_divCounter\(14),
	datac => \clockDiv|s_divCounter\(18),
	datad => \clockDiv|LessThan0~5_combout\,
	combout => \clockDiv|LessThan0~6_combout\);

-- Location: LCCOMB_X60_Y1_N22
\clockDiv|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|LessThan0~7_combout\ = (\clockDiv|s_divCounter\(21) & ((\clockDiv|s_divCounter\(20)) # ((\clockDiv|s_divCounter\(19)) # (!\clockDiv|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(20),
	datab => \clockDiv|s_divCounter\(21),
	datac => \clockDiv|LessThan0~6_combout\,
	datad => \clockDiv|s_divCounter\(19),
	combout => \clockDiv|LessThan0~7_combout\);

-- Location: FF_X60_Y2_N11
\clockDiv|s_divCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[0]~22_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(0));

-- Location: LCCOMB_X60_Y2_N12
\clockDiv|s_divCounter[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[1]~24_combout\ = (\clockDiv|s_divCounter\(1) & (!\clockDiv|s_divCounter[0]~23\)) # (!\clockDiv|s_divCounter\(1) & ((\clockDiv|s_divCounter[0]~23\) # (GND)))
-- \clockDiv|s_divCounter[1]~25\ = CARRY((!\clockDiv|s_divCounter[0]~23\) # (!\clockDiv|s_divCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|s_divCounter\(1),
	datad => VCC,
	cin => \clockDiv|s_divCounter[0]~23\,
	combout => \clockDiv|s_divCounter[1]~24_combout\,
	cout => \clockDiv|s_divCounter[1]~25\);

-- Location: FF_X60_Y2_N13
\clockDiv|s_divCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[1]~24_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(1));

-- Location: LCCOMB_X60_Y2_N14
\clockDiv|s_divCounter[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[2]~26_combout\ = (\clockDiv|s_divCounter\(2) & (\clockDiv|s_divCounter[1]~25\ $ (GND))) # (!\clockDiv|s_divCounter\(2) & (!\clockDiv|s_divCounter[1]~25\ & VCC))
-- \clockDiv|s_divCounter[2]~27\ = CARRY((\clockDiv|s_divCounter\(2) & !\clockDiv|s_divCounter[1]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(2),
	datad => VCC,
	cin => \clockDiv|s_divCounter[1]~25\,
	combout => \clockDiv|s_divCounter[2]~26_combout\,
	cout => \clockDiv|s_divCounter[2]~27\);

-- Location: FF_X60_Y2_N15
\clockDiv|s_divCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[2]~26_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(2));

-- Location: LCCOMB_X60_Y2_N16
\clockDiv|s_divCounter[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[3]~28_combout\ = (\clockDiv|s_divCounter\(3) & (!\clockDiv|s_divCounter[2]~27\)) # (!\clockDiv|s_divCounter\(3) & ((\clockDiv|s_divCounter[2]~27\) # (GND)))
-- \clockDiv|s_divCounter[3]~29\ = CARRY((!\clockDiv|s_divCounter[2]~27\) # (!\clockDiv|s_divCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(3),
	datad => VCC,
	cin => \clockDiv|s_divCounter[2]~27\,
	combout => \clockDiv|s_divCounter[3]~28_combout\,
	cout => \clockDiv|s_divCounter[3]~29\);

-- Location: FF_X60_Y2_N17
\clockDiv|s_divCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[3]~28_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(3));

-- Location: LCCOMB_X60_Y2_N18
\clockDiv|s_divCounter[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[4]~30_combout\ = (\clockDiv|s_divCounter\(4) & (\clockDiv|s_divCounter[3]~29\ $ (GND))) # (!\clockDiv|s_divCounter\(4) & (!\clockDiv|s_divCounter[3]~29\ & VCC))
-- \clockDiv|s_divCounter[4]~31\ = CARRY((\clockDiv|s_divCounter\(4) & !\clockDiv|s_divCounter[3]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|s_divCounter\(4),
	datad => VCC,
	cin => \clockDiv|s_divCounter[3]~29\,
	combout => \clockDiv|s_divCounter[4]~30_combout\,
	cout => \clockDiv|s_divCounter[4]~31\);

-- Location: FF_X60_Y2_N19
\clockDiv|s_divCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[4]~30_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(4));

-- Location: LCCOMB_X60_Y2_N20
\clockDiv|s_divCounter[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[5]~32_combout\ = (\clockDiv|s_divCounter\(5) & (!\clockDiv|s_divCounter[4]~31\)) # (!\clockDiv|s_divCounter\(5) & ((\clockDiv|s_divCounter[4]~31\) # (GND)))
-- \clockDiv|s_divCounter[5]~33\ = CARRY((!\clockDiv|s_divCounter[4]~31\) # (!\clockDiv|s_divCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|s_divCounter\(5),
	datad => VCC,
	cin => \clockDiv|s_divCounter[4]~31\,
	combout => \clockDiv|s_divCounter[5]~32_combout\,
	cout => \clockDiv|s_divCounter[5]~33\);

-- Location: FF_X60_Y2_N21
\clockDiv|s_divCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[5]~32_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(5));

-- Location: LCCOMB_X60_Y2_N22
\clockDiv|s_divCounter[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[6]~34_combout\ = (\clockDiv|s_divCounter\(6) & (\clockDiv|s_divCounter[5]~33\ $ (GND))) # (!\clockDiv|s_divCounter\(6) & (!\clockDiv|s_divCounter[5]~33\ & VCC))
-- \clockDiv|s_divCounter[6]~35\ = CARRY((\clockDiv|s_divCounter\(6) & !\clockDiv|s_divCounter[5]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(6),
	datad => VCC,
	cin => \clockDiv|s_divCounter[5]~33\,
	combout => \clockDiv|s_divCounter[6]~34_combout\,
	cout => \clockDiv|s_divCounter[6]~35\);

-- Location: FF_X60_Y2_N23
\clockDiv|s_divCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[6]~34_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(6));

-- Location: LCCOMB_X60_Y2_N24
\clockDiv|s_divCounter[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[7]~36_combout\ = (\clockDiv|s_divCounter\(7) & (!\clockDiv|s_divCounter[6]~35\)) # (!\clockDiv|s_divCounter\(7) & ((\clockDiv|s_divCounter[6]~35\) # (GND)))
-- \clockDiv|s_divCounter[7]~37\ = CARRY((!\clockDiv|s_divCounter[6]~35\) # (!\clockDiv|s_divCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|s_divCounter\(7),
	datad => VCC,
	cin => \clockDiv|s_divCounter[6]~35\,
	combout => \clockDiv|s_divCounter[7]~36_combout\,
	cout => \clockDiv|s_divCounter[7]~37\);

-- Location: FF_X60_Y2_N25
\clockDiv|s_divCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[7]~36_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(7));

-- Location: LCCOMB_X60_Y2_N26
\clockDiv|s_divCounter[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[8]~38_combout\ = (\clockDiv|s_divCounter\(8) & (\clockDiv|s_divCounter[7]~37\ $ (GND))) # (!\clockDiv|s_divCounter\(8) & (!\clockDiv|s_divCounter[7]~37\ & VCC))
-- \clockDiv|s_divCounter[8]~39\ = CARRY((\clockDiv|s_divCounter\(8) & !\clockDiv|s_divCounter[7]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(8),
	datad => VCC,
	cin => \clockDiv|s_divCounter[7]~37\,
	combout => \clockDiv|s_divCounter[8]~38_combout\,
	cout => \clockDiv|s_divCounter[8]~39\);

-- Location: FF_X60_Y2_N27
\clockDiv|s_divCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[8]~38_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(8));

-- Location: LCCOMB_X60_Y2_N28
\clockDiv|s_divCounter[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[9]~40_combout\ = (\clockDiv|s_divCounter\(9) & (!\clockDiv|s_divCounter[8]~39\)) # (!\clockDiv|s_divCounter\(9) & ((\clockDiv|s_divCounter[8]~39\) # (GND)))
-- \clockDiv|s_divCounter[9]~41\ = CARRY((!\clockDiv|s_divCounter[8]~39\) # (!\clockDiv|s_divCounter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|s_divCounter\(9),
	datad => VCC,
	cin => \clockDiv|s_divCounter[8]~39\,
	combout => \clockDiv|s_divCounter[9]~40_combout\,
	cout => \clockDiv|s_divCounter[9]~41\);

-- Location: FF_X60_Y2_N29
\clockDiv|s_divCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[9]~40_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(9));

-- Location: LCCOMB_X60_Y2_N30
\clockDiv|s_divCounter[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[10]~42_combout\ = (\clockDiv|s_divCounter\(10) & (\clockDiv|s_divCounter[9]~41\ $ (GND))) # (!\clockDiv|s_divCounter\(10) & (!\clockDiv|s_divCounter[9]~41\ & VCC))
-- \clockDiv|s_divCounter[10]~43\ = CARRY((\clockDiv|s_divCounter\(10) & !\clockDiv|s_divCounter[9]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(10),
	datad => VCC,
	cin => \clockDiv|s_divCounter[9]~41\,
	combout => \clockDiv|s_divCounter[10]~42_combout\,
	cout => \clockDiv|s_divCounter[10]~43\);

-- Location: FF_X60_Y2_N31
\clockDiv|s_divCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[10]~42_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(10));

-- Location: LCCOMB_X60_Y1_N0
\clockDiv|s_divCounter[11]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[11]~44_combout\ = (\clockDiv|s_divCounter\(11) & (!\clockDiv|s_divCounter[10]~43\)) # (!\clockDiv|s_divCounter\(11) & ((\clockDiv|s_divCounter[10]~43\) # (GND)))
-- \clockDiv|s_divCounter[11]~45\ = CARRY((!\clockDiv|s_divCounter[10]~43\) # (!\clockDiv|s_divCounter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|s_divCounter\(11),
	datad => VCC,
	cin => \clockDiv|s_divCounter[10]~43\,
	combout => \clockDiv|s_divCounter[11]~44_combout\,
	cout => \clockDiv|s_divCounter[11]~45\);

-- Location: FF_X60_Y1_N1
\clockDiv|s_divCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[11]~44_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(11));

-- Location: LCCOMB_X60_Y1_N2
\clockDiv|s_divCounter[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[12]~46_combout\ = (\clockDiv|s_divCounter\(12) & (\clockDiv|s_divCounter[11]~45\ $ (GND))) # (!\clockDiv|s_divCounter\(12) & (!\clockDiv|s_divCounter[11]~45\ & VCC))
-- \clockDiv|s_divCounter[12]~47\ = CARRY((\clockDiv|s_divCounter\(12) & !\clockDiv|s_divCounter[11]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|s_divCounter\(12),
	datad => VCC,
	cin => \clockDiv|s_divCounter[11]~45\,
	combout => \clockDiv|s_divCounter[12]~46_combout\,
	cout => \clockDiv|s_divCounter[12]~47\);

-- Location: FF_X60_Y1_N3
\clockDiv|s_divCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[12]~46_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(12));

-- Location: LCCOMB_X60_Y1_N4
\clockDiv|s_divCounter[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[13]~48_combout\ = (\clockDiv|s_divCounter\(13) & (!\clockDiv|s_divCounter[12]~47\)) # (!\clockDiv|s_divCounter\(13) & ((\clockDiv|s_divCounter[12]~47\) # (GND)))
-- \clockDiv|s_divCounter[13]~49\ = CARRY((!\clockDiv|s_divCounter[12]~47\) # (!\clockDiv|s_divCounter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|s_divCounter\(13),
	datad => VCC,
	cin => \clockDiv|s_divCounter[12]~47\,
	combout => \clockDiv|s_divCounter[13]~48_combout\,
	cout => \clockDiv|s_divCounter[13]~49\);

-- Location: FF_X60_Y1_N5
\clockDiv|s_divCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[13]~48_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(13));

-- Location: LCCOMB_X60_Y1_N6
\clockDiv|s_divCounter[14]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[14]~50_combout\ = (\clockDiv|s_divCounter\(14) & (\clockDiv|s_divCounter[13]~49\ $ (GND))) # (!\clockDiv|s_divCounter\(14) & (!\clockDiv|s_divCounter[13]~49\ & VCC))
-- \clockDiv|s_divCounter[14]~51\ = CARRY((\clockDiv|s_divCounter\(14) & !\clockDiv|s_divCounter[13]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|s_divCounter\(14),
	datad => VCC,
	cin => \clockDiv|s_divCounter[13]~49\,
	combout => \clockDiv|s_divCounter[14]~50_combout\,
	cout => \clockDiv|s_divCounter[14]~51\);

-- Location: FF_X60_Y1_N7
\clockDiv|s_divCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[14]~50_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(14));

-- Location: LCCOMB_X60_Y1_N8
\clockDiv|s_divCounter[15]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[15]~52_combout\ = (\clockDiv|s_divCounter\(15) & (!\clockDiv|s_divCounter[14]~51\)) # (!\clockDiv|s_divCounter\(15) & ((\clockDiv|s_divCounter[14]~51\) # (GND)))
-- \clockDiv|s_divCounter[15]~53\ = CARRY((!\clockDiv|s_divCounter[14]~51\) # (!\clockDiv|s_divCounter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|s_divCounter\(15),
	datad => VCC,
	cin => \clockDiv|s_divCounter[14]~51\,
	combout => \clockDiv|s_divCounter[15]~52_combout\,
	cout => \clockDiv|s_divCounter[15]~53\);

-- Location: FF_X60_Y1_N9
\clockDiv|s_divCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[15]~52_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(15));

-- Location: LCCOMB_X60_Y1_N10
\clockDiv|s_divCounter[16]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[16]~54_combout\ = (\clockDiv|s_divCounter\(16) & (\clockDiv|s_divCounter[15]~53\ $ (GND))) # (!\clockDiv|s_divCounter\(16) & (!\clockDiv|s_divCounter[15]~53\ & VCC))
-- \clockDiv|s_divCounter[16]~55\ = CARRY((\clockDiv|s_divCounter\(16) & !\clockDiv|s_divCounter[15]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(16),
	datad => VCC,
	cin => \clockDiv|s_divCounter[15]~53\,
	combout => \clockDiv|s_divCounter[16]~54_combout\,
	cout => \clockDiv|s_divCounter[16]~55\);

-- Location: FF_X60_Y1_N11
\clockDiv|s_divCounter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[16]~54_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(16));

-- Location: LCCOMB_X60_Y1_N12
\clockDiv|s_divCounter[17]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[17]~56_combout\ = (\clockDiv|s_divCounter\(17) & (!\clockDiv|s_divCounter[16]~55\)) # (!\clockDiv|s_divCounter\(17) & ((\clockDiv|s_divCounter[16]~55\) # (GND)))
-- \clockDiv|s_divCounter[17]~57\ = CARRY((!\clockDiv|s_divCounter[16]~55\) # (!\clockDiv|s_divCounter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(17),
	datad => VCC,
	cin => \clockDiv|s_divCounter[16]~55\,
	combout => \clockDiv|s_divCounter[17]~56_combout\,
	cout => \clockDiv|s_divCounter[17]~57\);

-- Location: FF_X60_Y1_N13
\clockDiv|s_divCounter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[17]~56_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(17));

-- Location: LCCOMB_X60_Y1_N14
\clockDiv|s_divCounter[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[18]~58_combout\ = (\clockDiv|s_divCounter\(18) & (\clockDiv|s_divCounter[17]~57\ $ (GND))) # (!\clockDiv|s_divCounter\(18) & (!\clockDiv|s_divCounter[17]~57\ & VCC))
-- \clockDiv|s_divCounter[18]~59\ = CARRY((\clockDiv|s_divCounter\(18) & !\clockDiv|s_divCounter[17]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|s_divCounter\(18),
	datad => VCC,
	cin => \clockDiv|s_divCounter[17]~57\,
	combout => \clockDiv|s_divCounter[18]~58_combout\,
	cout => \clockDiv|s_divCounter[18]~59\);

-- Location: FF_X60_Y1_N15
\clockDiv|s_divCounter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[18]~58_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(18));

-- Location: LCCOMB_X60_Y1_N16
\clockDiv|s_divCounter[19]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[19]~60_combout\ = (\clockDiv|s_divCounter\(19) & (!\clockDiv|s_divCounter[18]~59\)) # (!\clockDiv|s_divCounter\(19) & ((\clockDiv|s_divCounter[18]~59\) # (GND)))
-- \clockDiv|s_divCounter[19]~61\ = CARRY((!\clockDiv|s_divCounter[18]~59\) # (!\clockDiv|s_divCounter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(19),
	datad => VCC,
	cin => \clockDiv|s_divCounter[18]~59\,
	combout => \clockDiv|s_divCounter[19]~60_combout\,
	cout => \clockDiv|s_divCounter[19]~61\);

-- Location: FF_X60_Y1_N17
\clockDiv|s_divCounter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[19]~60_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(19));

-- Location: LCCOMB_X60_Y1_N18
\clockDiv|s_divCounter[20]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[20]~62_combout\ = (\clockDiv|s_divCounter\(20) & (\clockDiv|s_divCounter[19]~61\ $ (GND))) # (!\clockDiv|s_divCounter\(20) & (!\clockDiv|s_divCounter[19]~61\ & VCC))
-- \clockDiv|s_divCounter[20]~63\ = CARRY((\clockDiv|s_divCounter\(20) & !\clockDiv|s_divCounter[19]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(20),
	datad => VCC,
	cin => \clockDiv|s_divCounter[19]~61\,
	combout => \clockDiv|s_divCounter[20]~62_combout\,
	cout => \clockDiv|s_divCounter[20]~63\);

-- Location: FF_X60_Y1_N19
\clockDiv|s_divCounter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[20]~62_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(20));

-- Location: LCCOMB_X60_Y1_N20
\clockDiv|s_divCounter[21]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|s_divCounter[21]~64_combout\ = \clockDiv|s_divCounter[20]~63\ $ (\clockDiv|s_divCounter\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \clockDiv|s_divCounter\(21),
	cin => \clockDiv|s_divCounter[20]~63\,
	combout => \clockDiv|s_divCounter[21]~64_combout\);

-- Location: FF_X60_Y1_N21
\clockDiv|s_divCounter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|s_divCounter[21]~64_combout\,
	sclr => \clockDiv|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|s_divCounter\(21));

-- Location: LCCOMB_X59_Y1_N20
\clockDiv|clkOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|clkOut~3_combout\ = (!\clockDiv|s_divCounter\(14) & (!\clockDiv|s_divCounter\(4) & (!\clockDiv|s_divCounter\(15) & !\clockDiv|s_divCounter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(14),
	datab => \clockDiv|s_divCounter\(4),
	datac => \clockDiv|s_divCounter\(15),
	datad => \clockDiv|s_divCounter\(5),
	combout => \clockDiv|clkOut~3_combout\);

-- Location: LCCOMB_X59_Y1_N6
\clockDiv|clkOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|clkOut~6_combout\ = (!\clockDiv|s_divCounter\(18) & (\clockDiv|s_divCounter\(17) & (\clockDiv|s_divCounter\(16) & !\clockDiv|s_divCounter\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(18),
	datab => \clockDiv|s_divCounter\(17),
	datac => \clockDiv|s_divCounter\(16),
	datad => \clockDiv|s_divCounter\(19),
	combout => \clockDiv|clkOut~6_combout\);

-- Location: LCCOMB_X60_Y1_N28
\clockDiv|clkOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|clkOut~5_combout\ = (!\clockDiv|s_divCounter\(10) & (\clockDiv|s_divCounter\(12) & (!\clockDiv|s_divCounter\(13) & !\clockDiv|s_divCounter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(10),
	datab => \clockDiv|s_divCounter\(12),
	datac => \clockDiv|s_divCounter\(13),
	datad => \clockDiv|s_divCounter\(11),
	combout => \clockDiv|clkOut~5_combout\);

-- Location: LCCOMB_X60_Y2_N6
\clockDiv|clkOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|clkOut~4_combout\ = (\clockDiv|s_divCounter\(6) & (\clockDiv|s_divCounter\(9) & (!\clockDiv|s_divCounter\(8) & \clockDiv|s_divCounter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(6),
	datab => \clockDiv|s_divCounter\(9),
	datac => \clockDiv|s_divCounter\(8),
	datad => \clockDiv|s_divCounter\(7),
	combout => \clockDiv|clkOut~4_combout\);

-- Location: LCCOMB_X59_Y1_N10
\clockDiv|clkOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|clkOut~7_combout\ = (\clockDiv|clkOut~6_combout\ & (\clockDiv|clkOut~5_combout\ & (\clockDiv|s_divCounter\(20) & \clockDiv|clkOut~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|clkOut~6_combout\,
	datab => \clockDiv|clkOut~5_combout\,
	datac => \clockDiv|s_divCounter\(20),
	datad => \clockDiv|clkOut~4_combout\,
	combout => \clockDiv|clkOut~7_combout\);

-- Location: LCCOMB_X59_Y1_N4
\clockDiv|clkOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|clkOut~8_combout\ = (\clockDiv|clkOut~3_combout\ & (\clockDiv|clkOut~2_combout\ & \clockDiv|clkOut~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|clkOut~3_combout\,
	datac => \clockDiv|clkOut~2_combout\,
	datad => \clockDiv|clkOut~7_combout\,
	combout => \clockDiv|clkOut~8_combout\);

-- Location: LCCOMB_X59_Y1_N12
\clockDiv|clkOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|clkOut~10_combout\ = (!\clockDiv|s_divCounter\(19) & (!\clockDiv|s_divCounter\(20) & \clockDiv|LessThan0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|s_divCounter\(19),
	datac => \clockDiv|s_divCounter\(20),
	datad => \clockDiv|LessThan0~6_combout\,
	combout => \clockDiv|clkOut~10_combout\);

-- Location: LCCOMB_X59_Y1_N24
\clockDiv|clkOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|clkOut~9_combout\ = (\clockDiv|s_divCounter\(21) & (((\clockDiv|clkOut~q\ & \clockDiv|clkOut~10_combout\)))) # (!\clockDiv|s_divCounter\(21) & ((\clockDiv|clkOut~8_combout\) # ((\clockDiv|clkOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDiv|s_divCounter\(21),
	datab => \clockDiv|clkOut~8_combout\,
	datac => \clockDiv|clkOut~q\,
	datad => \clockDiv|clkOut~10_combout\,
	combout => \clockDiv|clkOut~9_combout\);

-- Location: LCCOMB_X59_Y1_N28
\clockDiv|clkOut~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDiv|clkOut~feeder_combout\ = \clockDiv|clkOut~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockDiv|clkOut~9_combout\,
	combout => \clockDiv|clkOut~feeder_combout\);

-- Location: FF_X59_Y1_N29
\clockDiv|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDiv|clkOut~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDiv|clkOut~q\);

-- Location: CLKCTRL_G17
\clockDiv|clkOut~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clockDiv|clkOut~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clockDiv|clkOut~clkctrl_outclk\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X114_Y37_N14
\ControlPath|pState~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|pState~13_combout\ = (\KEY[2]~input_o\ & \KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datac => \KEY[0]~input_o\,
	combout => \ControlPath|pState~13_combout\);

-- Location: LCCOMB_X114_Y37_N18
\ControlPath|pState~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|pState~14_combout\ = (\KEY[0]~input_o\ & ((\ControlPath|pState.Ins_Val1~q\) # (!\KEY[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \ControlPath|pState.Ins_Val1~q\,
	datad => \KEY[1]~input_o\,
	combout => \ControlPath|pState~14_combout\);

-- Location: FF_X114_Y37_N19
\ControlPath|pState.Ins_Val1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \ControlPath|pState~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlPath|pState.Ins_Val1~q\);

-- Location: LCCOMB_X114_Y37_N12
\ControlPath|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector1~0_combout\ = (\KEY[1]~input_o\ & (!\ControlPath|pState~13_combout\ & (\ControlPath|pState.Valid_1~q\))) # (!\KEY[1]~input_o\ & (((\ControlPath|pState.Valid_1~q\) # (!\ControlPath|pState.Ins_Val1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ControlPath|pState~13_combout\,
	datac => \ControlPath|pState.Valid_1~q\,
	datad => \ControlPath|pState.Ins_Val1~q\,
	combout => \ControlPath|Selector1~0_combout\);

-- Location: FF_X114_Y37_N25
\ControlPath|pState.Valid_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \ControlPath|Selector1~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlPath|pState.Valid_1~q\);

-- Location: CLKCTRL_G9
\ControlPath|pState.Valid_1~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ControlPath|pState.Valid_1~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ControlPath|pState.Valid_1~clkctrl_outclk\);

-- Location: LCCOMB_X79_Y36_N22
\DataPath|Intervalo1|s_data[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo1|s_data\(3) = (GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & (\SW[3]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & ((\DataPath|Intervalo1|s_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \DataPath|Intervalo1|s_data\(3),
	datad => \ControlPath|pState.Valid_1~clkctrl_outclk\,
	combout => \DataPath|Intervalo1|s_data\(3));

-- Location: LCCOMB_X114_Y37_N8
\ControlPath|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector2~0_combout\ = (\KEY[1]~input_o\ & ((\ControlPath|pState.Ins_Val2~q\) # ((\ControlPath|pState.Valid_1~q\ & \ControlPath|pState~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Valid_1~q\,
	datab => \ControlPath|pState~13_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ControlPath|pState.Ins_Val2~q\,
	combout => \ControlPath|Selector2~0_combout\);

-- Location: FF_X114_Y37_N17
\ControlPath|pState.Ins_Val2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \ControlPath|Selector2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlPath|pState.Ins_Val2~q\);

-- Location: LCCOMB_X114_Y37_N10
\ControlPath|pState~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|pState~15_combout\ = (!\KEY[1]~input_o\ & (\KEY[0]~input_o\ & \ControlPath|pState.Ins_Val2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datac => \KEY[0]~input_o\,
	datad => \ControlPath|pState.Ins_Val2~q\,
	combout => \ControlPath|pState~15_combout\);

-- Location: FF_X114_Y37_N11
\ControlPath|pState.Valid_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \ControlPath|pState~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlPath|pState.Valid_2~q\);

-- Location: LCCOMB_X114_Y37_N26
\ControlPath|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector3~0_combout\ = (\ControlPath|pState.Valid_2~q\) # ((\KEY[2]~input_o\ & \ControlPath|pState.StandBy~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \ControlPath|pState.Valid_2~q\,
	datad => \ControlPath|pState.StandBy~q\,
	combout => \ControlPath|Selector3~0_combout\);

-- Location: FF_X114_Y37_N23
\ControlPath|pState.StandBy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \ControlPath|Selector3~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlPath|pState.StandBy~q\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LCCOMB_X76_Y36_N18
\DataPath|Intervalo1|s_data[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo1|s_data\(2) = (GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & (\SW[2]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & ((\DataPath|Intervalo1|s_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \DataPath|Intervalo1|s_data\(2),
	datad => \ControlPath|pState.Valid_1~clkctrl_outclk\,
	combout => \DataPath|Intervalo1|s_data\(2));

-- Location: CLKCTRL_G5
\ControlPath|pState.Valid_2~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ControlPath|pState.Valid_2~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ControlPath|pState.Valid_2~clkctrl_outclk\);

-- Location: LCCOMB_X76_Y36_N8
\DataPath|Intervalo2|s_data[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo2|s_data\(2) = (GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & (\SW[2]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & ((\DataPath|Intervalo2|s_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datac => \DataPath|Intervalo2|s_data\(2),
	datad => \ControlPath|pState.Valid_2~clkctrl_outclk\,
	combout => \DataPath|Intervalo2|s_data\(2));

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X76_Y36_N26
\DataPath|Intervalo1|s_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo1|s_data\(1) = (GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & (\SW[1]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & ((\DataPath|Intervalo1|s_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \DataPath|Intervalo1|s_data\(1),
	datad => \ControlPath|pState.Valid_1~clkctrl_outclk\,
	combout => \DataPath|Intervalo1|s_data\(1));

-- Location: LCCOMB_X76_Y36_N28
\DataPath|Intervalo2|s_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo2|s_data\(1) = (GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & (\SW[1]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & ((\DataPath|Intervalo2|s_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \ControlPath|pState.Valid_2~clkctrl_outclk\,
	datad => \DataPath|Intervalo2|s_data\(1),
	combout => \DataPath|Intervalo2|s_data\(1));

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X76_Y36_N6
\DataPath|Intervalo1|s_data[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo1|s_data\(0) = (GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & (\SW[0]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & ((\DataPath|Intervalo1|s_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \DataPath|Intervalo1|s_data\(0),
	datad => \ControlPath|pState.Valid_1~clkctrl_outclk\,
	combout => \DataPath|Intervalo1|s_data\(0));

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LCCOMB_X79_Y36_N8
\DataPath|Intervalo2|s_data[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo2|s_data\(9) = (GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & (\SW[9]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & ((\DataPath|Intervalo2|s_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datac => \DataPath|Intervalo2|s_data\(9),
	datad => \ControlPath|pState.Valid_2~clkctrl_outclk\,
	combout => \DataPath|Intervalo2|s_data\(9));

-- Location: LCCOMB_X79_Y36_N30
\DataPath|Intervalo1|s_data[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo1|s_data\(9) = (GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & (\SW[9]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & ((\DataPath|Intervalo1|s_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datac => \DataPath|Intervalo1|s_data\(9),
	datad => \ControlPath|pState.Valid_1~clkctrl_outclk\,
	combout => \DataPath|Intervalo1|s_data\(9));

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LCCOMB_X77_Y36_N10
\DataPath|Intervalo2|s_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo2|s_data\(8) = (GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & ((\SW[8]~input_o\))) # (!GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & (\DataPath|Intervalo2|s_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(8),
	datab => \SW[8]~input_o\,
	datad => \ControlPath|pState.Valid_2~clkctrl_outclk\,
	combout => \DataPath|Intervalo2|s_data\(8));

-- Location: LCCOMB_X77_Y36_N0
\DataPath|Intervalo1|s_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo1|s_data\(8) = (GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & (\SW[8]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & ((\DataPath|Intervalo1|s_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[8]~input_o\,
	datac => \ControlPath|pState.Valid_1~clkctrl_outclk\,
	datad => \DataPath|Intervalo1|s_data\(8),
	combout => \DataPath|Intervalo1|s_data\(8));

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LCCOMB_X79_Y36_N14
\DataPath|Intervalo2|s_data[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo2|s_data\(7) = (GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & (\SW[7]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & ((\DataPath|Intervalo2|s_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \DataPath|Intervalo2|s_data\(7),
	datad => \ControlPath|pState.Valid_2~clkctrl_outclk\,
	combout => \DataPath|Intervalo2|s_data\(7));

-- Location: LCCOMB_X77_Y36_N2
\DataPath|Intervalo1|s_data[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo1|s_data\(7) = (GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & (\SW[7]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & ((\DataPath|Intervalo1|s_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[7]~input_o\,
	datac => \ControlPath|pState.Valid_1~clkctrl_outclk\,
	datad => \DataPath|Intervalo1|s_data\(7),
	combout => \DataPath|Intervalo1|s_data\(7));

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LCCOMB_X77_Y36_N6
\DataPath|Intervalo1|s_data[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo1|s_data\(6) = (GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & (\SW[6]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & ((\DataPath|Intervalo1|s_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \ControlPath|pState.Valid_1~clkctrl_outclk\,
	datad => \DataPath|Intervalo1|s_data\(6),
	combout => \DataPath|Intervalo1|s_data\(6));

-- Location: LCCOMB_X77_Y36_N8
\DataPath|Intervalo2|s_data[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo2|s_data\(6) = (GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & (\SW[6]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & ((\DataPath|Intervalo2|s_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \DataPath|Intervalo2|s_data\(6),
	datad => \ControlPath|pState.Valid_2~clkctrl_outclk\,
	combout => \DataPath|Intervalo2|s_data\(6));

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LCCOMB_X76_Y36_N2
\DataPath|Intervalo2|s_data[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo2|s_data\(5) = (GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & (\SW[5]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & ((\DataPath|Intervalo2|s_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[5]~input_o\,
	datac => \ControlPath|pState.Valid_2~clkctrl_outclk\,
	datad => \DataPath|Intervalo2|s_data\(5),
	combout => \DataPath|Intervalo2|s_data\(5));

-- Location: LCCOMB_X76_Y36_N4
\DataPath|Intervalo1|s_data[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo1|s_data\(5) = (GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & (\SW[5]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & ((\DataPath|Intervalo1|s_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[5]~input_o\,
	datac => \DataPath|Intervalo1|s_data\(5),
	datad => \ControlPath|pState.Valid_1~clkctrl_outclk\,
	combout => \DataPath|Intervalo1|s_data\(5));

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X73_Y36_N22
\DataPath|Intervalo2|s_data[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo2|s_data\(4) = (GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & (\SW[4]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & ((\DataPath|Intervalo2|s_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \DataPath|Intervalo2|s_data\(4),
	datad => \ControlPath|pState.Valid_2~clkctrl_outclk\,
	combout => \DataPath|Intervalo2|s_data\(4));

-- Location: LCCOMB_X79_Y36_N4
\DataPath|Intervalo1|s_data[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo1|s_data\(4) = (GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & (\SW[4]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_1~clkctrl_outclk\) & ((\DataPath|Intervalo1|s_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \DataPath|Intervalo1|s_data\(4),
	datad => \ControlPath|pState.Valid_1~clkctrl_outclk\,
	combout => \DataPath|Intervalo1|s_data\(4));

-- Location: LCCOMB_X76_Y36_N30
\DataPath|Intervalo2|s_data[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo2|s_data\(3) = (GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & (\SW[3]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & ((\DataPath|Intervalo2|s_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[3]~input_o\,
	datac => \DataPath|Intervalo2|s_data\(3),
	datad => \ControlPath|pState.Valid_2~clkctrl_outclk\,
	combout => \DataPath|Intervalo2|s_data\(3));

-- Location: LCCOMB_X76_Y36_N16
\DataPath|Intervalo2|s_data[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Intervalo2|s_data\(0) = (GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & (\SW[0]~input_o\)) # (!GLOBAL(\ControlPath|pState.Valid_2~clkctrl_outclk\) & ((\DataPath|Intervalo2|s_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \ControlPath|pState.Valid_2~clkctrl_outclk\,
	datad => \DataPath|Intervalo2|s_data\(0),
	combout => \DataPath|Intervalo2|s_data\(0));

-- Location: LCCOMB_X77_Y36_N12
\DataPath|Counter_1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan0~1_cout\ = CARRY((!\DataPath|Intervalo2|s_data\(0) & \DataPath|Intervalo1|s_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(0),
	datab => \DataPath|Intervalo1|s_data\(0),
	datad => VCC,
	cout => \DataPath|Counter_1|LessThan0~1_cout\);

-- Location: LCCOMB_X77_Y36_N14
\DataPath|Counter_1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan0~3_cout\ = CARRY((\DataPath|Intervalo1|s_data\(1) & (\DataPath|Intervalo2|s_data\(1) & !\DataPath|Counter_1|LessThan0~1_cout\)) # (!\DataPath|Intervalo1|s_data\(1) & ((\DataPath|Intervalo2|s_data\(1)) # 
-- (!\DataPath|Counter_1|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo1|s_data\(1),
	datab => \DataPath|Intervalo2|s_data\(1),
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan0~1_cout\,
	cout => \DataPath|Counter_1|LessThan0~3_cout\);

-- Location: LCCOMB_X77_Y36_N16
\DataPath|Counter_1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan0~5_cout\ = CARRY((\DataPath|Intervalo2|s_data\(2) & (\DataPath|Intervalo1|s_data\(2) & !\DataPath|Counter_1|LessThan0~3_cout\)) # (!\DataPath|Intervalo2|s_data\(2) & ((\DataPath|Intervalo1|s_data\(2)) # 
-- (!\DataPath|Counter_1|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(2),
	datab => \DataPath|Intervalo1|s_data\(2),
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan0~3_cout\,
	cout => \DataPath|Counter_1|LessThan0~5_cout\);

-- Location: LCCOMB_X77_Y36_N18
\DataPath|Counter_1|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan0~7_cout\ = CARRY((\DataPath|Intervalo1|s_data\(3) & (\DataPath|Intervalo2|s_data\(3) & !\DataPath|Counter_1|LessThan0~5_cout\)) # (!\DataPath|Intervalo1|s_data\(3) & ((\DataPath|Intervalo2|s_data\(3)) # 
-- (!\DataPath|Counter_1|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo1|s_data\(3),
	datab => \DataPath|Intervalo2|s_data\(3),
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan0~5_cout\,
	cout => \DataPath|Counter_1|LessThan0~7_cout\);

-- Location: LCCOMB_X77_Y36_N20
\DataPath|Counter_1|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan0~9_cout\ = CARRY((\DataPath|Intervalo2|s_data\(4) & (\DataPath|Intervalo1|s_data\(4) & !\DataPath|Counter_1|LessThan0~7_cout\)) # (!\DataPath|Intervalo2|s_data\(4) & ((\DataPath|Intervalo1|s_data\(4)) # 
-- (!\DataPath|Counter_1|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(4),
	datab => \DataPath|Intervalo1|s_data\(4),
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan0~7_cout\,
	cout => \DataPath|Counter_1|LessThan0~9_cout\);

-- Location: LCCOMB_X77_Y36_N22
\DataPath|Counter_1|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan0~11_cout\ = CARRY((\DataPath|Intervalo2|s_data\(5) & ((!\DataPath|Counter_1|LessThan0~9_cout\) # (!\DataPath|Intervalo1|s_data\(5)))) # (!\DataPath|Intervalo2|s_data\(5) & (!\DataPath|Intervalo1|s_data\(5) & 
-- !\DataPath|Counter_1|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(5),
	datab => \DataPath|Intervalo1|s_data\(5),
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan0~9_cout\,
	cout => \DataPath|Counter_1|LessThan0~11_cout\);

-- Location: LCCOMB_X77_Y36_N24
\DataPath|Counter_1|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan0~13_cout\ = CARRY((\DataPath|Intervalo1|s_data\(6) & ((!\DataPath|Counter_1|LessThan0~11_cout\) # (!\DataPath|Intervalo2|s_data\(6)))) # (!\DataPath|Intervalo1|s_data\(6) & (!\DataPath|Intervalo2|s_data\(6) & 
-- !\DataPath|Counter_1|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo1|s_data\(6),
	datab => \DataPath|Intervalo2|s_data\(6),
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan0~11_cout\,
	cout => \DataPath|Counter_1|LessThan0~13_cout\);

-- Location: LCCOMB_X77_Y36_N26
\DataPath|Counter_1|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan0~15_cout\ = CARRY((\DataPath|Intervalo2|s_data\(7) & ((!\DataPath|Counter_1|LessThan0~13_cout\) # (!\DataPath|Intervalo1|s_data\(7)))) # (!\DataPath|Intervalo2|s_data\(7) & (!\DataPath|Intervalo1|s_data\(7) & 
-- !\DataPath|Counter_1|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(7),
	datab => \DataPath|Intervalo1|s_data\(7),
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan0~13_cout\,
	cout => \DataPath|Counter_1|LessThan0~15_cout\);

-- Location: LCCOMB_X77_Y36_N28
\DataPath|Counter_1|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan0~17_cout\ = CARRY((\DataPath|Intervalo2|s_data\(8) & (\DataPath|Intervalo1|s_data\(8) & !\DataPath|Counter_1|LessThan0~15_cout\)) # (!\DataPath|Intervalo2|s_data\(8) & ((\DataPath|Intervalo1|s_data\(8)) # 
-- (!\DataPath|Counter_1|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(8),
	datab => \DataPath|Intervalo1|s_data\(8),
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan0~15_cout\,
	cout => \DataPath|Counter_1|LessThan0~17_cout\);

-- Location: LCCOMB_X77_Y36_N30
\DataPath|Counter_1|LessThan0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan0~18_combout\ = (\DataPath|Intervalo2|s_data\(9) & (\DataPath|Counter_1|LessThan0~17_cout\ & \DataPath|Intervalo1|s_data\(9))) # (!\DataPath|Intervalo2|s_data\(9) & ((\DataPath|Counter_1|LessThan0~17_cout\) # 
-- (\DataPath|Intervalo1|s_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Intervalo2|s_data\(9),
	datad => \DataPath|Intervalo1|s_data\(9),
	cin => \DataPath|Counter_1|LessThan0~17_cout\,
	combout => \DataPath|Counter_1|LessThan0~18_combout\);

-- Location: LCCOMB_X72_Y36_N10
\DataPath|Counter_1|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~1_combout\ = \DataPath|Counter_1|s_counterValue\(0) $ (VCC)
-- \DataPath|Counter_1|Add0~2\ = CARRY(\DataPath|Counter_1|s_counterValue\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(0),
	datad => VCC,
	combout => \DataPath|Counter_1|Add0~1_combout\,
	cout => \DataPath|Counter_1|Add0~2\);

-- Location: LCCOMB_X73_Y36_N8
\DataPath|Counter_1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~38_combout\ = (\ControlPath|pState.StandBy~q\ & ((\DataPath|Intervalo2|s_data\(0)))) # (!\ControlPath|pState.StandBy~q\ & (\DataPath|Counter_1|Add0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|Add0~1_combout\,
	datab => \DataPath|Intervalo2|s_data\(0),
	datac => \ControlPath|pState.StandBy~q\,
	combout => \DataPath|Counter_1|Add0~38_combout\);

-- Location: LCCOMB_X74_Y36_N10
\DataPath|Counter_1|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~39_combout\ = (\DataPath|Counter_1|LessThan0~18_combout\ & (((\DataPath|Counter_1|Add0~38_combout\)))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & ((\ControlPath|pState.StandBy~q\ & (\DataPath|Intervalo1|s_data\(0))) # 
-- (!\ControlPath|pState.StandBy~q\ & ((\DataPath|Counter_1|Add0~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo1|s_data\(0),
	datab => \DataPath|Counter_1|LessThan0~18_combout\,
	datac => \DataPath|Counter_1|Add0~38_combout\,
	datad => \ControlPath|pState.StandBy~q\,
	combout => \DataPath|Counter_1|Add0~39_combout\);

-- Location: LCCOMB_X74_Y36_N20
\DataPath|Counter_1|s_finish[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|s_finish[9]~0_combout\ = (\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo1|s_data\(9)))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo2|s_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(9),
	datab => \DataPath|Intervalo1|s_data\(9),
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|s_finish[9]~0_combout\);

-- Location: LCCOMB_X77_Y36_N4
\DataPath|Counter_1|s_finish[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|s_finish[8]~1_combout\ = (\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo1|s_data\(8))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo2|s_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Intervalo1|s_data\(8),
	datac => \DataPath|Counter_1|LessThan0~18_combout\,
	datad => \DataPath|Intervalo2|s_data\(8),
	combout => \DataPath|Counter_1|s_finish[8]~1_combout\);

-- Location: LCCOMB_X75_Y36_N2
\DataPath|Counter_1|s_finish[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|s_finish[7]~2_combout\ = (\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo1|s_data\(7)))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo2|s_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Intervalo2|s_data\(7),
	datac => \DataPath|Intervalo1|s_data\(7),
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|s_finish[7]~2_combout\);

-- Location: LCCOMB_X74_Y36_N6
\DataPath|Counter_1|s_finish[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|s_finish[6]~3_combout\ = (\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo1|s_data\(6)))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo2|s_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(6),
	datac => \DataPath|Intervalo1|s_data\(6),
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|s_finish[6]~3_combout\);

-- Location: LCCOMB_X76_Y36_N14
\DataPath|Counter_1|s_finish[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|s_finish[5]~4_combout\ = (\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo1|s_data\(5))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo2|s_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Intervalo1|s_data\(5),
	datac => \DataPath|Counter_1|LessThan0~18_combout\,
	datad => \DataPath|Intervalo2|s_data\(5),
	combout => \DataPath|Counter_1|s_finish[5]~4_combout\);

-- Location: LCCOMB_X74_Y36_N16
\DataPath|Counter_1|s_finish[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|s_finish[4]~5_combout\ = (\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo1|s_data\(4)))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo2|s_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Intervalo2|s_data\(4),
	datac => \DataPath|Intervalo1|s_data\(4),
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|s_finish[4]~5_combout\);

-- Location: LCCOMB_X76_Y36_N0
\DataPath|Counter_1|s_finish[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|s_finish[3]~6_combout\ = (\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo1|s_data\(3)))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo2|s_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(3),
	datac => \DataPath|Counter_1|LessThan0~18_combout\,
	datad => \DataPath|Intervalo1|s_data\(3),
	combout => \DataPath|Counter_1|s_finish[3]~6_combout\);

-- Location: LCCOMB_X76_Y36_N10
\DataPath|Counter_1|s_finish[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|s_finish[2]~7_combout\ = (\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo1|s_data\(2)))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo2|s_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Intervalo2|s_data\(2),
	datac => \DataPath|Counter_1|LessThan0~18_combout\,
	datad => \DataPath|Intervalo1|s_data\(2),
	combout => \DataPath|Counter_1|s_finish[2]~7_combout\);

-- Location: LCCOMB_X76_Y36_N20
\DataPath|Counter_1|s_finish[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|s_finish[1]~8_combout\ = (\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo1|s_data\(1))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo2|s_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo1|s_data\(1),
	datac => \DataPath|Counter_1|LessThan0~18_combout\,
	datad => \DataPath|Intervalo2|s_data\(1),
	combout => \DataPath|Counter_1|s_finish[1]~8_combout\);

-- Location: LCCOMB_X75_Y36_N0
\DataPath|Counter_1|s_finish[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|s_finish[0]~9_combout\ = (\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo1|s_data\(0))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo2|s_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo1|s_data\(0),
	datab => \DataPath|Intervalo2|s_data\(0),
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|s_finish[0]~9_combout\);

-- Location: LCCOMB_X75_Y36_N6
\DataPath|Counter_1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan1~1_cout\ = CARRY((!\DataPath|Counter_1|s_counterValue\(0) & \DataPath|Counter_1|s_finish[0]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(0),
	datab => \DataPath|Counter_1|s_finish[0]~9_combout\,
	datad => VCC,
	cout => \DataPath|Counter_1|LessThan1~1_cout\);

-- Location: LCCOMB_X75_Y36_N8
\DataPath|Counter_1|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan1~3_cout\ = CARRY((\DataPath|Counter_1|s_finish[1]~8_combout\ & (\DataPath|Counter_1|s_counterValue\(1) & !\DataPath|Counter_1|LessThan1~1_cout\)) # (!\DataPath|Counter_1|s_finish[1]~8_combout\ & 
-- ((\DataPath|Counter_1|s_counterValue\(1)) # (!\DataPath|Counter_1|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_finish[1]~8_combout\,
	datab => \DataPath|Counter_1|s_counterValue\(1),
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan1~1_cout\,
	cout => \DataPath|Counter_1|LessThan1~3_cout\);

-- Location: LCCOMB_X75_Y36_N10
\DataPath|Counter_1|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan1~5_cout\ = CARRY((\DataPath|Counter_1|s_counterValue\(2) & (\DataPath|Counter_1|s_finish[2]~7_combout\ & !\DataPath|Counter_1|LessThan1~3_cout\)) # (!\DataPath|Counter_1|s_counterValue\(2) & 
-- ((\DataPath|Counter_1|s_finish[2]~7_combout\) # (!\DataPath|Counter_1|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(2),
	datab => \DataPath|Counter_1|s_finish[2]~7_combout\,
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan1~3_cout\,
	cout => \DataPath|Counter_1|LessThan1~5_cout\);

-- Location: LCCOMB_X75_Y36_N12
\DataPath|Counter_1|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan1~7_cout\ = CARRY((\DataPath|Counter_1|s_counterValue\(3) & ((!\DataPath|Counter_1|LessThan1~5_cout\) # (!\DataPath|Counter_1|s_finish[3]~6_combout\))) # (!\DataPath|Counter_1|s_counterValue\(3) & 
-- (!\DataPath|Counter_1|s_finish[3]~6_combout\ & !\DataPath|Counter_1|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(3),
	datab => \DataPath|Counter_1|s_finish[3]~6_combout\,
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan1~5_cout\,
	cout => \DataPath|Counter_1|LessThan1~7_cout\);

-- Location: LCCOMB_X75_Y36_N14
\DataPath|Counter_1|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan1~9_cout\ = CARRY((\DataPath|Counter_1|s_finish[4]~5_combout\ & ((!\DataPath|Counter_1|LessThan1~7_cout\) # (!\DataPath|Counter_1|s_counterValue\(4)))) # (!\DataPath|Counter_1|s_finish[4]~5_combout\ & 
-- (!\DataPath|Counter_1|s_counterValue\(4) & !\DataPath|Counter_1|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_finish[4]~5_combout\,
	datab => \DataPath|Counter_1|s_counterValue\(4),
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan1~7_cout\,
	cout => \DataPath|Counter_1|LessThan1~9_cout\);

-- Location: LCCOMB_X75_Y36_N16
\DataPath|Counter_1|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan1~11_cout\ = CARRY((\DataPath|Counter_1|s_counterValue\(5) & ((!\DataPath|Counter_1|LessThan1~9_cout\) # (!\DataPath|Counter_1|s_finish[5]~4_combout\))) # (!\DataPath|Counter_1|s_counterValue\(5) & 
-- (!\DataPath|Counter_1|s_finish[5]~4_combout\ & !\DataPath|Counter_1|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(5),
	datab => \DataPath|Counter_1|s_finish[5]~4_combout\,
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan1~9_cout\,
	cout => \DataPath|Counter_1|LessThan1~11_cout\);

-- Location: LCCOMB_X75_Y36_N18
\DataPath|Counter_1|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan1~13_cout\ = CARRY((\DataPath|Counter_1|s_counterValue\(6) & (\DataPath|Counter_1|s_finish[6]~3_combout\ & !\DataPath|Counter_1|LessThan1~11_cout\)) # (!\DataPath|Counter_1|s_counterValue\(6) & 
-- ((\DataPath|Counter_1|s_finish[6]~3_combout\) # (!\DataPath|Counter_1|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(6),
	datab => \DataPath|Counter_1|s_finish[6]~3_combout\,
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan1~11_cout\,
	cout => \DataPath|Counter_1|LessThan1~13_cout\);

-- Location: LCCOMB_X75_Y36_N20
\DataPath|Counter_1|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan1~15_cout\ = CARRY((\DataPath|Counter_1|s_counterValue\(7) & ((!\DataPath|Counter_1|LessThan1~13_cout\) # (!\DataPath|Counter_1|s_finish[7]~2_combout\))) # (!\DataPath|Counter_1|s_counterValue\(7) & 
-- (!\DataPath|Counter_1|s_finish[7]~2_combout\ & !\DataPath|Counter_1|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(7),
	datab => \DataPath|Counter_1|s_finish[7]~2_combout\,
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan1~13_cout\,
	cout => \DataPath|Counter_1|LessThan1~15_cout\);

-- Location: LCCOMB_X75_Y36_N22
\DataPath|Counter_1|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan1~17_cout\ = CARRY((\DataPath|Counter_1|s_finish[8]~1_combout\ & ((!\DataPath|Counter_1|LessThan1~15_cout\) # (!\DataPath|Counter_1|s_counterValue\(8)))) # (!\DataPath|Counter_1|s_finish[8]~1_combout\ & 
-- (!\DataPath|Counter_1|s_counterValue\(8) & !\DataPath|Counter_1|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_finish[8]~1_combout\,
	datab => \DataPath|Counter_1|s_counterValue\(8),
	datad => VCC,
	cin => \DataPath|Counter_1|LessThan1~15_cout\,
	cout => \DataPath|Counter_1|LessThan1~17_cout\);

-- Location: LCCOMB_X75_Y36_N24
\DataPath|Counter_1|LessThan1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|LessThan1~18_combout\ = (\DataPath|Counter_1|s_counterValue\(9) & (\DataPath|Counter_1|LessThan1~17_cout\ & \DataPath|Counter_1|s_finish[9]~0_combout\)) # (!\DataPath|Counter_1|s_counterValue\(9) & 
-- ((\DataPath|Counter_1|LessThan1~17_cout\) # (\DataPath|Counter_1|s_finish[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_1|s_counterValue\(9),
	datad => \DataPath|Counter_1|s_finish[9]~0_combout\,
	cin => \DataPath|Counter_1|LessThan1~17_cout\,
	combout => \DataPath|Counter_1|LessThan1~18_combout\);

-- Location: LCCOMB_X75_Y36_N26
\DataPath|Counter_1|s_counterValue[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|s_counterValue[2]~0_combout\ = (\ControlPath|pState.StandBy~q\) # (((\DataPath|Counter_1|s_numberGo~2_combout\ & \DataPath|Counter_1|LessThan1~18_combout\)) # (!\KEY[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.StandBy~q\,
	datab => \KEY[0]~input_o\,
	datac => \DataPath|Counter_1|s_numberGo~2_combout\,
	datad => \DataPath|Counter_1|LessThan1~18_combout\,
	combout => \DataPath|Counter_1|s_counterValue[2]~0_combout\);

-- Location: FF_X74_Y36_N11
\DataPath|Counter_1|s_counterValue[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_1|Add0~39_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_1|s_counterValue[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_1|s_counterValue\(0));

-- Location: LCCOMB_X72_Y36_N12
\DataPath|Counter_1|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~3_combout\ = (\DataPath|Counter_1|s_counterValue\(1) & (!\DataPath|Counter_1|Add0~2\)) # (!\DataPath|Counter_1|s_counterValue\(1) & ((\DataPath|Counter_1|Add0~2\) # (GND)))
-- \DataPath|Counter_1|Add0~4\ = CARRY((!\DataPath|Counter_1|Add0~2\) # (!\DataPath|Counter_1|s_counterValue\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(1),
	datad => VCC,
	cin => \DataPath|Counter_1|Add0~2\,
	combout => \DataPath|Counter_1|Add0~3_combout\,
	cout => \DataPath|Counter_1|Add0~4\);

-- Location: LCCOMB_X73_Y36_N26
\DataPath|Counter_1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~36_combout\ = (\ControlPath|pState.StandBy~q\ & (\DataPath|Intervalo2|s_data\(1))) # (!\ControlPath|pState.StandBy~q\ & ((\DataPath|Counter_1|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(1),
	datac => \ControlPath|pState.StandBy~q\,
	datad => \DataPath|Counter_1|Add0~3_combout\,
	combout => \DataPath|Counter_1|Add0~36_combout\);

-- Location: LCCOMB_X74_Y36_N24
\DataPath|Counter_1|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~37_combout\ = (\ControlPath|pState.StandBy~q\ & ((\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Counter_1|Add0~36_combout\))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo1|s_data\(1))))) # 
-- (!\ControlPath|pState.StandBy~q\ & (((\DataPath|Counter_1|Add0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo1|s_data\(1),
	datab => \ControlPath|pState.StandBy~q\,
	datac => \DataPath|Counter_1|Add0~36_combout\,
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|Add0~37_combout\);

-- Location: FF_X74_Y36_N25
\DataPath|Counter_1|s_counterValue[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_1|Add0~37_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_1|s_counterValue[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_1|s_counterValue\(1));

-- Location: LCCOMB_X72_Y36_N14
\DataPath|Counter_1|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~5_combout\ = (\DataPath|Counter_1|s_counterValue\(2) & (\DataPath|Counter_1|Add0~4\ $ (GND))) # (!\DataPath|Counter_1|s_counterValue\(2) & (!\DataPath|Counter_1|Add0~4\ & VCC))
-- \DataPath|Counter_1|Add0~6\ = CARRY((\DataPath|Counter_1|s_counterValue\(2) & !\DataPath|Counter_1|Add0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_1|s_counterValue\(2),
	datad => VCC,
	cin => \DataPath|Counter_1|Add0~4\,
	combout => \DataPath|Counter_1|Add0~5_combout\,
	cout => \DataPath|Counter_1|Add0~6\);

-- Location: LCCOMB_X73_Y36_N16
\DataPath|Counter_1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~34_combout\ = (\ControlPath|pState.StandBy~q\ & (\DataPath|Intervalo2|s_data\(2))) # (!\ControlPath|pState.StandBy~q\ & ((\DataPath|Counter_1|Add0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(2),
	datac => \ControlPath|pState.StandBy~q\,
	datad => \DataPath|Counter_1|Add0~5_combout\,
	combout => \DataPath|Counter_1|Add0~34_combout\);

-- Location: LCCOMB_X74_Y36_N2
\DataPath|Counter_1|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~35_combout\ = (\ControlPath|pState.StandBy~q\ & ((\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Counter_1|Add0~34_combout\))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo1|s_data\(2))))) # 
-- (!\ControlPath|pState.StandBy~q\ & (((\DataPath|Counter_1|Add0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo1|s_data\(2),
	datab => \ControlPath|pState.StandBy~q\,
	datac => \DataPath|Counter_1|Add0~34_combout\,
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|Add0~35_combout\);

-- Location: FF_X74_Y36_N3
\DataPath|Counter_1|s_counterValue[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_1|Add0~35_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_1|s_counterValue[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_1|s_counterValue\(2));

-- Location: LCCOMB_X72_Y36_N16
\DataPath|Counter_1|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~7_combout\ = (\DataPath|Counter_1|s_counterValue\(3) & (!\DataPath|Counter_1|Add0~6\)) # (!\DataPath|Counter_1|s_counterValue\(3) & ((\DataPath|Counter_1|Add0~6\) # (GND)))
-- \DataPath|Counter_1|Add0~8\ = CARRY((!\DataPath|Counter_1|Add0~6\) # (!\DataPath|Counter_1|s_counterValue\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(3),
	datad => VCC,
	cin => \DataPath|Counter_1|Add0~6\,
	combout => \DataPath|Counter_1|Add0~7_combout\,
	cout => \DataPath|Counter_1|Add0~8\);

-- Location: LCCOMB_X73_Y36_N30
\DataPath|Counter_1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~32_combout\ = (\ControlPath|pState.StandBy~q\ & ((\DataPath|Intervalo2|s_data\(3)))) # (!\ControlPath|pState.StandBy~q\ & (\DataPath|Counter_1|Add0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.StandBy~q\,
	datac => \DataPath|Counter_1|Add0~7_combout\,
	datad => \DataPath|Intervalo2|s_data\(3),
	combout => \DataPath|Counter_1|Add0~32_combout\);

-- Location: LCCOMB_X74_Y36_N12
\DataPath|Counter_1|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~33_combout\ = (\ControlPath|pState.StandBy~q\ & ((\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Counter_1|Add0~32_combout\))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo1|s_data\(3))))) # 
-- (!\ControlPath|pState.StandBy~q\ & (((\DataPath|Counter_1|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo1|s_data\(3),
	datab => \DataPath|Counter_1|Add0~32_combout\,
	datac => \ControlPath|pState.StandBy~q\,
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|Add0~33_combout\);

-- Location: FF_X74_Y36_N13
\DataPath|Counter_1|s_counterValue[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_1|Add0~33_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_1|s_counterValue[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_1|s_counterValue\(3));

-- Location: LCCOMB_X72_Y36_N18
\DataPath|Counter_1|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~9_combout\ = (\DataPath|Counter_1|s_counterValue\(4) & (\DataPath|Counter_1|Add0~8\ $ (GND))) # (!\DataPath|Counter_1|s_counterValue\(4) & (!\DataPath|Counter_1|Add0~8\ & VCC))
-- \DataPath|Counter_1|Add0~10\ = CARRY((\DataPath|Counter_1|s_counterValue\(4) & !\DataPath|Counter_1|Add0~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(4),
	datad => VCC,
	cin => \DataPath|Counter_1|Add0~8\,
	combout => \DataPath|Counter_1|Add0~9_combout\,
	cout => \DataPath|Counter_1|Add0~10\);

-- Location: LCCOMB_X73_Y36_N12
\DataPath|Counter_1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~30_combout\ = (\ControlPath|pState.StandBy~q\ & ((\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo2|s_data\(4))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo1|s_data\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.StandBy~q\,
	datab => \DataPath|Intervalo2|s_data\(4),
	datac => \DataPath|Intervalo1|s_data\(4),
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|Add0~30_combout\);

-- Location: LCCOMB_X74_Y36_N26
\DataPath|Counter_1|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~31_combout\ = (\DataPath|Counter_1|Add0~30_combout\) # ((\DataPath|Counter_1|Add0~9_combout\ & !\ControlPath|pState.StandBy~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_1|Add0~9_combout\,
	datac => \ControlPath|pState.StandBy~q\,
	datad => \DataPath|Counter_1|Add0~30_combout\,
	combout => \DataPath|Counter_1|Add0~31_combout\);

-- Location: FF_X74_Y36_N27
\DataPath|Counter_1|s_counterValue[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_1|Add0~31_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_1|s_counterValue[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_1|s_counterValue\(4));

-- Location: LCCOMB_X72_Y36_N20
\DataPath|Counter_1|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~11_combout\ = (\DataPath|Counter_1|s_counterValue\(5) & (!\DataPath|Counter_1|Add0~10\)) # (!\DataPath|Counter_1|s_counterValue\(5) & ((\DataPath|Counter_1|Add0~10\) # (GND)))
-- \DataPath|Counter_1|Add0~12\ = CARRY((!\DataPath|Counter_1|Add0~10\) # (!\DataPath|Counter_1|s_counterValue\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_1|s_counterValue\(5),
	datad => VCC,
	cin => \DataPath|Counter_1|Add0~10\,
	combout => \DataPath|Counter_1|Add0~11_combout\,
	cout => \DataPath|Counter_1|Add0~12\);

-- Location: LCCOMB_X73_Y36_N6
\DataPath|Counter_1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~28_combout\ = (\ControlPath|pState.StandBy~q\ & ((\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo2|s_data\(5)))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo1|s_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo1|s_data\(5),
	datab => \DataPath|Intervalo2|s_data\(5),
	datac => \ControlPath|pState.StandBy~q\,
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|Add0~28_combout\);

-- Location: LCCOMB_X74_Y36_N0
\DataPath|Counter_1|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~29_combout\ = (\DataPath|Counter_1|Add0~28_combout\) # ((\DataPath|Counter_1|Add0~11_combout\ & !\ControlPath|pState.StandBy~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_1|Add0~11_combout\,
	datac => \ControlPath|pState.StandBy~q\,
	datad => \DataPath|Counter_1|Add0~28_combout\,
	combout => \DataPath|Counter_1|Add0~29_combout\);

-- Location: FF_X74_Y36_N1
\DataPath|Counter_1|s_counterValue[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_1|Add0~29_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_1|s_counterValue[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_1|s_counterValue\(5));

-- Location: LCCOMB_X72_Y36_N22
\DataPath|Counter_1|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~13_combout\ = (\DataPath|Counter_1|s_counterValue\(6) & (\DataPath|Counter_1|Add0~12\ $ (GND))) # (!\DataPath|Counter_1|s_counterValue\(6) & (!\DataPath|Counter_1|Add0~12\ & VCC))
-- \DataPath|Counter_1|Add0~14\ = CARRY((\DataPath|Counter_1|s_counterValue\(6) & !\DataPath|Counter_1|Add0~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_1|s_counterValue\(6),
	datad => VCC,
	cin => \DataPath|Counter_1|Add0~12\,
	combout => \DataPath|Counter_1|Add0~13_combout\,
	cout => \DataPath|Counter_1|Add0~14\);

-- Location: LCCOMB_X73_Y36_N20
\DataPath|Counter_1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~26_combout\ = (\ControlPath|pState.StandBy~q\ & ((\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo2|s_data\(6)))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo1|s_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.StandBy~q\,
	datab => \DataPath|Intervalo1|s_data\(6),
	datac => \DataPath|Intervalo2|s_data\(6),
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|Add0~26_combout\);

-- Location: LCCOMB_X74_Y36_N22
\DataPath|Counter_1|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~27_combout\ = (\DataPath|Counter_1|Add0~26_combout\) # ((\DataPath|Counter_1|Add0~13_combout\ & !\ControlPath|pState.StandBy~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_1|Add0~13_combout\,
	datac => \ControlPath|pState.StandBy~q\,
	datad => \DataPath|Counter_1|Add0~26_combout\,
	combout => \DataPath|Counter_1|Add0~27_combout\);

-- Location: FF_X74_Y36_N23
\DataPath|Counter_1|s_counterValue[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_1|Add0~27_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_1|s_counterValue[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_1|s_counterValue\(6));

-- Location: LCCOMB_X72_Y36_N24
\DataPath|Counter_1|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~15_combout\ = (\DataPath|Counter_1|s_counterValue\(7) & (!\DataPath|Counter_1|Add0~14\)) # (!\DataPath|Counter_1|s_counterValue\(7) & ((\DataPath|Counter_1|Add0~14\) # (GND)))
-- \DataPath|Counter_1|Add0~16\ = CARRY((!\DataPath|Counter_1|Add0~14\) # (!\DataPath|Counter_1|s_counterValue\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_1|s_counterValue\(7),
	datad => VCC,
	cin => \DataPath|Counter_1|Add0~14\,
	combout => \DataPath|Counter_1|Add0~15_combout\,
	cout => \DataPath|Counter_1|Add0~16\);

-- Location: LCCOMB_X73_Y36_N18
\DataPath|Counter_1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~24_combout\ = (\ControlPath|pState.StandBy~q\ & ((\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo2|s_data\(7))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo1|s_data\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.StandBy~q\,
	datab => \DataPath|Intervalo2|s_data\(7),
	datac => \DataPath|Intervalo1|s_data\(7),
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|Add0~24_combout\);

-- Location: LCCOMB_X74_Y36_N8
\DataPath|Counter_1|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~25_combout\ = (\DataPath|Counter_1|Add0~24_combout\) # ((\DataPath|Counter_1|Add0~15_combout\ & !\ControlPath|pState.StandBy~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|Add0~15_combout\,
	datac => \ControlPath|pState.StandBy~q\,
	datad => \DataPath|Counter_1|Add0~24_combout\,
	combout => \DataPath|Counter_1|Add0~25_combout\);

-- Location: FF_X74_Y36_N9
\DataPath|Counter_1|s_counterValue[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_1|Add0~25_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_1|s_counterValue[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_1|s_counterValue\(7));

-- Location: LCCOMB_X72_Y36_N26
\DataPath|Counter_1|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~17_combout\ = (\DataPath|Counter_1|s_counterValue\(8) & (\DataPath|Counter_1|Add0~16\ $ (GND))) # (!\DataPath|Counter_1|s_counterValue\(8) & (!\DataPath|Counter_1|Add0~16\ & VCC))
-- \DataPath|Counter_1|Add0~18\ = CARRY((\DataPath|Counter_1|s_counterValue\(8) & !\DataPath|Counter_1|Add0~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(8),
	datad => VCC,
	cin => \DataPath|Counter_1|Add0~16\,
	combout => \DataPath|Counter_1|Add0~17_combout\,
	cout => \DataPath|Counter_1|Add0~18\);

-- Location: LCCOMB_X73_Y36_N28
\DataPath|Counter_1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~22_combout\ = (\ControlPath|pState.StandBy~q\ & ((\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo2|s_data\(8))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo1|s_data\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(8),
	datab => \DataPath|Intervalo1|s_data\(8),
	datac => \ControlPath|pState.StandBy~q\,
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|Add0~22_combout\);

-- Location: LCCOMB_X74_Y36_N30
\DataPath|Counter_1|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~23_combout\ = (\DataPath|Counter_1|Add0~22_combout\) # ((\DataPath|Counter_1|Add0~17_combout\ & !\ControlPath|pState.StandBy~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|Add0~17_combout\,
	datac => \ControlPath|pState.StandBy~q\,
	datad => \DataPath|Counter_1|Add0~22_combout\,
	combout => \DataPath|Counter_1|Add0~23_combout\);

-- Location: FF_X74_Y36_N31
\DataPath|Counter_1|s_counterValue[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_1|Add0~23_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_1|s_counterValue[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_1|s_counterValue\(8));

-- Location: LCCOMB_X72_Y36_N28
\DataPath|Counter_1|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~19_combout\ = \DataPath|Counter_1|Add0~18\ $ (\DataPath|Counter_1|s_counterValue\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	cin => \DataPath|Counter_1|Add0~18\,
	combout => \DataPath|Counter_1|Add0~19_combout\);

-- Location: LCCOMB_X73_Y36_N14
\DataPath|Counter_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~0_combout\ = (\ControlPath|pState.StandBy~q\ & ((\DataPath|Counter_1|LessThan0~18_combout\ & (\DataPath|Intervalo2|s_data\(9))) # (!\DataPath|Counter_1|LessThan0~18_combout\ & ((\DataPath|Intervalo1|s_data\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Intervalo2|s_data\(9),
	datab => \DataPath|Intervalo1|s_data\(9),
	datac => \ControlPath|pState.StandBy~q\,
	datad => \DataPath|Counter_1|LessThan0~18_combout\,
	combout => \DataPath|Counter_1|Add0~0_combout\);

-- Location: LCCOMB_X74_Y36_N28
\DataPath|Counter_1|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|Add0~21_combout\ = (\DataPath|Counter_1|Add0~0_combout\) # ((\DataPath|Counter_1|Add0~19_combout\ & !\ControlPath|pState.StandBy~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_1|Add0~19_combout\,
	datac => \ControlPath|pState.StandBy~q\,
	datad => \DataPath|Counter_1|Add0~0_combout\,
	combout => \DataPath|Counter_1|Add0~21_combout\);

-- Location: FF_X74_Y36_N29
\DataPath|Counter_1|s_counterValue[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_1|Add0~21_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_1|s_counterValue[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_1|s_counterValue\(9));

-- Location: LCCOMB_X73_Y35_N14
\DataPath|Counter_2|s_counterValue~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_counterValue~0_combout\ = (\DataPath|Counter_1|s_counterValue\(9) & \KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(9),
	datad => \KEY[0]~input_o\,
	combout => \DataPath|Counter_2|s_counterValue~0_combout\);

-- Location: LCCOMB_X73_Y34_N18
\DataPath|Counter_2|s_start[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_start[0]~20_combout\ = (\ControlPath|pState.Cont1~q\) # (!\KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datad => \ControlPath|pState.Cont1~q\,
	combout => \DataPath|Counter_2|s_start[0]~20_combout\);

-- Location: FF_X73_Y35_N15
\DataPath|Counter_2|s_counterValue[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_counterValue~0_combout\,
	ena => \DataPath|Counter_2|s_start[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_counterValue\(8));

-- Location: LCCOMB_X73_Y35_N12
\DataPath|Counter_2|s_counterValue~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_counterValue~1_combout\ = (\DataPath|Counter_1|s_counterValue\(8) & \KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Counter_1|s_counterValue\(8),
	datad => \KEY[0]~input_o\,
	combout => \DataPath|Counter_2|s_counterValue~1_combout\);

-- Location: FF_X73_Y35_N13
\DataPath|Counter_2|s_counterValue[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_counterValue~1_combout\,
	ena => \DataPath|Counter_2|s_start[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_counterValue\(7));

-- Location: LCCOMB_X73_Y35_N10
\DataPath|Counter_2|s_counterValue~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_counterValue~2_combout\ = (\DataPath|Counter_1|s_counterValue\(7) & \KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Counter_1|s_counterValue\(7),
	datad => \KEY[0]~input_o\,
	combout => \DataPath|Counter_2|s_counterValue~2_combout\);

-- Location: FF_X73_Y35_N11
\DataPath|Counter_2|s_counterValue[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_counterValue~2_combout\,
	ena => \DataPath|Counter_2|s_start[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_counterValue\(6));

-- Location: LCCOMB_X73_Y35_N28
\DataPath|Counter_2|s_counterValue~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_counterValue~3_combout\ = (\DataPath|Counter_1|s_counterValue\(6) & \KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_1|s_counterValue\(6),
	datad => \KEY[0]~input_o\,
	combout => \DataPath|Counter_2|s_counterValue~3_combout\);

-- Location: FF_X73_Y35_N29
\DataPath|Counter_2|s_counterValue[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_counterValue~3_combout\,
	ena => \DataPath|Counter_2|s_start[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_counterValue\(5));

-- Location: LCCOMB_X73_Y35_N22
\DataPath|Counter_2|s_counterValue~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_counterValue~4_combout\ = (\DataPath|Counter_1|s_counterValue\(5) & \KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Counter_1|s_counterValue\(5),
	datad => \KEY[0]~input_o\,
	combout => \DataPath|Counter_2|s_counterValue~4_combout\);

-- Location: FF_X73_Y35_N23
\DataPath|Counter_2|s_counterValue[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_counterValue~4_combout\,
	ena => \DataPath|Counter_2|s_start[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_counterValue\(4));

-- Location: LCCOMB_X73_Y35_N4
\DataPath|Counter_2|s_counterValue~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_counterValue~5_combout\ = (\DataPath|Counter_1|s_counterValue\(4) & \KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Counter_1|s_counterValue\(4),
	datad => \KEY[0]~input_o\,
	combout => \DataPath|Counter_2|s_counterValue~5_combout\);

-- Location: FF_X73_Y35_N5
\DataPath|Counter_2|s_counterValue[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_counterValue~5_combout\,
	ena => \DataPath|Counter_2|s_start[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_counterValue\(3));

-- Location: LCCOMB_X73_Y35_N2
\DataPath|Counter_2|s_counterValue~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_counterValue~6_combout\ = (\DataPath|Counter_1|s_counterValue\(3) & \KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Counter_1|s_counterValue\(3),
	datad => \KEY[0]~input_o\,
	combout => \DataPath|Counter_2|s_counterValue~6_combout\);

-- Location: FF_X73_Y35_N3
\DataPath|Counter_2|s_counterValue[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_counterValue~6_combout\,
	ena => \DataPath|Counter_2|s_start[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_counterValue\(2));

-- Location: LCCOMB_X73_Y35_N20
\DataPath|Counter_2|s_counterValue~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_counterValue~7_combout\ = (\DataPath|Counter_1|s_counterValue\(2) & \KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_1|s_counterValue\(2),
	datad => \KEY[0]~input_o\,
	combout => \DataPath|Counter_2|s_counterValue~7_combout\);

-- Location: FF_X73_Y35_N21
\DataPath|Counter_2|s_counterValue[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_counterValue~7_combout\,
	ena => \DataPath|Counter_2|s_start[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_counterValue\(1));

-- Location: LCCOMB_X76_Y34_N2
\DataPath|Counter_2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|Add0~0_combout\ = \DataPath|Counter_2|s_start\(0) $ (VCC)
-- \DataPath|Counter_2|Add0~1\ = CARRY(\DataPath|Counter_2|s_start\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(0),
	datad => VCC,
	combout => \DataPath|Counter_2|Add0~0_combout\,
	cout => \DataPath|Counter_2|Add0~1\);

-- Location: LCCOMB_X73_Y34_N20
\DataPath|Counter_2|s_start~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_start~31_combout\ = (\KEY[0]~input_o\ & (\DataPath|Counter_2|Add0~0_combout\ & !\ControlPath|pState.Cont1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \DataPath|Counter_2|Add0~0_combout\,
	datad => \ControlPath|pState.Cont1~q\,
	combout => \DataPath|Counter_2|s_start~31_combout\);

-- Location: LCCOMB_X77_Y34_N26
\DataPath|Counter_2|s_start[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_start[0]~24_combout\ = (!\DataPath|Counter_2|s_start\(9) & (!\DataPath|Counter_2|s_numberGo~q\ & \ControlPath|pState.Cont2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(9),
	datac => \DataPath|Counter_2|s_numberGo~q\,
	datad => \ControlPath|pState.Cont2~q\,
	combout => \DataPath|Counter_2|s_start[0]~24_combout\);

-- Location: LCCOMB_X77_Y34_N22
\DataPath|Counter_2|s_start[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_start[0]~21_combout\ = (\ControlPath|pState.Cont1~q\) # (((\DataPath|Counter_2|s_start[0]~24_combout\ & \DataPath|Counter_2|LessThan1~16_combout\)) # (!\KEY[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start[0]~24_combout\,
	datab => \DataPath|Counter_2|LessThan1~16_combout\,
	datac => \ControlPath|pState.Cont1~q\,
	datad => \KEY[0]~input_o\,
	combout => \DataPath|Counter_2|s_start[0]~21_combout\);

-- Location: FF_X73_Y34_N21
\DataPath|Counter_2|s_start[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_start~31_combout\,
	ena => \DataPath|Counter_2|s_start[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_start\(0));

-- Location: LCCOMB_X73_Y35_N6
\DataPath|Counter_2|s_counterValue~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_counterValue~8_combout\ = (\DataPath|Counter_1|s_counterValue\(1) & \KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Counter_1|s_counterValue\(1),
	datad => \KEY[0]~input_o\,
	combout => \DataPath|Counter_2|s_counterValue~8_combout\);

-- Location: FF_X73_Y35_N7
\DataPath|Counter_2|s_counterValue[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_counterValue~8_combout\,
	ena => \DataPath|Counter_2|s_start[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_counterValue\(0));

-- Location: LCCOMB_X74_Y35_N6
\DataPath|Counter_2|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|LessThan1~1_cout\ = CARRY((!\DataPath|Counter_2|s_start\(0) & \DataPath|Counter_2|s_counterValue\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(0),
	datab => \DataPath|Counter_2|s_counterValue\(0),
	datad => VCC,
	cout => \DataPath|Counter_2|LessThan1~1_cout\);

-- Location: LCCOMB_X74_Y35_N8
\DataPath|Counter_2|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|LessThan1~3_cout\ = CARRY((\DataPath|Counter_2|s_start\(1) & (!\DataPath|Counter_2|s_counterValue\(1) & !\DataPath|Counter_2|LessThan1~1_cout\)) # (!\DataPath|Counter_2|s_start\(1) & ((!\DataPath|Counter_2|LessThan1~1_cout\) # 
-- (!\DataPath|Counter_2|s_counterValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(1),
	datab => \DataPath|Counter_2|s_counterValue\(1),
	datad => VCC,
	cin => \DataPath|Counter_2|LessThan1~1_cout\,
	cout => \DataPath|Counter_2|LessThan1~3_cout\);

-- Location: LCCOMB_X74_Y35_N10
\DataPath|Counter_2|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|LessThan1~5_cout\ = CARRY((\DataPath|Counter_2|s_counterValue\(2) & ((!\DataPath|Counter_2|LessThan1~3_cout\) # (!\DataPath|Counter_2|s_start\(2)))) # (!\DataPath|Counter_2|s_counterValue\(2) & (!\DataPath|Counter_2|s_start\(2) & 
-- !\DataPath|Counter_2|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_counterValue\(2),
	datab => \DataPath|Counter_2|s_start\(2),
	datad => VCC,
	cin => \DataPath|Counter_2|LessThan1~3_cout\,
	cout => \DataPath|Counter_2|LessThan1~5_cout\);

-- Location: LCCOMB_X74_Y35_N12
\DataPath|Counter_2|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|LessThan1~7_cout\ = CARRY((\DataPath|Counter_2|s_start\(3) & ((!\DataPath|Counter_2|LessThan1~5_cout\) # (!\DataPath|Counter_2|s_counterValue\(3)))) # (!\DataPath|Counter_2|s_start\(3) & (!\DataPath|Counter_2|s_counterValue\(3) & 
-- !\DataPath|Counter_2|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(3),
	datab => \DataPath|Counter_2|s_counterValue\(3),
	datad => VCC,
	cin => \DataPath|Counter_2|LessThan1~5_cout\,
	cout => \DataPath|Counter_2|LessThan1~7_cout\);

-- Location: LCCOMB_X74_Y35_N14
\DataPath|Counter_2|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|LessThan1~9_cout\ = CARRY((\DataPath|Counter_2|s_start\(4) & (\DataPath|Counter_2|s_counterValue\(4) & !\DataPath|Counter_2|LessThan1~7_cout\)) # (!\DataPath|Counter_2|s_start\(4) & ((\DataPath|Counter_2|s_counterValue\(4)) # 
-- (!\DataPath|Counter_2|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(4),
	datab => \DataPath|Counter_2|s_counterValue\(4),
	datad => VCC,
	cin => \DataPath|Counter_2|LessThan1~7_cout\,
	cout => \DataPath|Counter_2|LessThan1~9_cout\);

-- Location: LCCOMB_X74_Y35_N16
\DataPath|Counter_2|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|LessThan1~11_cout\ = CARRY((\DataPath|Counter_2|s_start\(5) & ((!\DataPath|Counter_2|LessThan1~9_cout\) # (!\DataPath|Counter_2|s_counterValue\(5)))) # (!\DataPath|Counter_2|s_start\(5) & (!\DataPath|Counter_2|s_counterValue\(5) & 
-- !\DataPath|Counter_2|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(5),
	datab => \DataPath|Counter_2|s_counterValue\(5),
	datad => VCC,
	cin => \DataPath|Counter_2|LessThan1~9_cout\,
	cout => \DataPath|Counter_2|LessThan1~11_cout\);

-- Location: LCCOMB_X74_Y35_N18
\DataPath|Counter_2|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|LessThan1~13_cout\ = CARRY((\DataPath|Counter_2|s_counterValue\(6) & ((!\DataPath|Counter_2|LessThan1~11_cout\) # (!\DataPath|Counter_2|s_start\(6)))) # (!\DataPath|Counter_2|s_counterValue\(6) & (!\DataPath|Counter_2|s_start\(6) & 
-- !\DataPath|Counter_2|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_counterValue\(6),
	datab => \DataPath|Counter_2|s_start\(6),
	datad => VCC,
	cin => \DataPath|Counter_2|LessThan1~11_cout\,
	cout => \DataPath|Counter_2|LessThan1~13_cout\);

-- Location: LCCOMB_X74_Y35_N20
\DataPath|Counter_2|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|LessThan1~15_cout\ = CARRY((\DataPath|Counter_2|s_counterValue\(7) & (\DataPath|Counter_2|s_start\(7) & !\DataPath|Counter_2|LessThan1~13_cout\)) # (!\DataPath|Counter_2|s_counterValue\(7) & ((\DataPath|Counter_2|s_start\(7)) # 
-- (!\DataPath|Counter_2|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_counterValue\(7),
	datab => \DataPath|Counter_2|s_start\(7),
	datad => VCC,
	cin => \DataPath|Counter_2|LessThan1~13_cout\,
	cout => \DataPath|Counter_2|LessThan1~15_cout\);

-- Location: LCCOMB_X74_Y35_N22
\DataPath|Counter_2|LessThan1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|LessThan1~16_combout\ = (\DataPath|Counter_2|s_start\(8) & (!\DataPath|Counter_2|LessThan1~15_cout\ & \DataPath|Counter_2|s_counterValue\(8))) # (!\DataPath|Counter_2|s_start\(8) & ((\DataPath|Counter_2|s_counterValue\(8)) # 
-- (!\DataPath|Counter_2|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_2|s_start\(8),
	datad => \DataPath|Counter_2|s_counterValue\(8),
	cin => \DataPath|Counter_2|LessThan1~15_cout\,
	combout => \DataPath|Counter_2|LessThan1~16_combout\);

-- Location: LCCOMB_X77_Y34_N20
\DataPath|Counter_2|s_numberGo~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_numberGo~4_combout\ = (\DataPath|Counter_2|LessThan1~16_combout\ & (!\DataPath|Counter_2|s_start\(9) & (!\DataPath|Counter_2|s_numberGo~q\ & \ControlPath|pState.Cont2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|LessThan1~16_combout\,
	datab => \DataPath|Counter_2|s_start\(9),
	datac => \DataPath|Counter_2|s_numberGo~q\,
	datad => \ControlPath|pState.Cont2~q\,
	combout => \DataPath|Counter_2|s_numberGo~4_combout\);

-- Location: LCCOMB_X76_Y34_N4
\DataPath|Counter_2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|Add0~2_combout\ = (\DataPath|Counter_2|s_start\(1) & ((\DataPath|Counter_2|Add0~1\) # (GND))) # (!\DataPath|Counter_2|s_start\(1) & (!\DataPath|Counter_2|Add0~1\))
-- \DataPath|Counter_2|Add0~3\ = CARRY((\DataPath|Counter_2|s_start\(1)) # (!\DataPath|Counter_2|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_2|s_start\(1),
	datad => VCC,
	cin => \DataPath|Counter_2|Add0~1\,
	combout => \DataPath|Counter_2|Add0~2_combout\,
	cout => \DataPath|Counter_2|Add0~3\);

-- Location: LCCOMB_X73_Y34_N26
\DataPath|Counter_2|s_start~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_start~22_combout\ = (!\DataPath|Counter_2|s_start[0]~20_combout\ & ((\DataPath|Counter_2|s_numberGo~4_combout\ & (!\DataPath|Counter_2|Add0~2_combout\)) # (!\DataPath|Counter_2|s_numberGo~4_combout\ & 
-- ((\DataPath|Counter_2|s_start\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_numberGo~4_combout\,
	datab => \DataPath|Counter_2|Add0~2_combout\,
	datac => \DataPath|Counter_2|s_start\(1),
	datad => \DataPath|Counter_2|s_start[0]~20_combout\,
	combout => \DataPath|Counter_2|s_start~22_combout\);

-- Location: FF_X73_Y34_N27
\DataPath|Counter_2|s_start[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_start~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_start\(1));

-- Location: LCCOMB_X76_Y34_N6
\DataPath|Counter_2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|Add0~4_combout\ = (\DataPath|Counter_2|s_start\(2) & (\DataPath|Counter_2|Add0~3\ $ (GND))) # (!\DataPath|Counter_2|s_start\(2) & (!\DataPath|Counter_2|Add0~3\ & VCC))
-- \DataPath|Counter_2|Add0~5\ = CARRY((\DataPath|Counter_2|s_start\(2) & !\DataPath|Counter_2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(2),
	datad => VCC,
	cin => \DataPath|Counter_2|Add0~3\,
	combout => \DataPath|Counter_2|Add0~4_combout\,
	cout => \DataPath|Counter_2|Add0~5\);

-- Location: LCCOMB_X73_Y34_N28
\DataPath|Counter_2|s_start~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_start~30_combout\ = (\DataPath|Counter_2|Add0~4_combout\ & (\KEY[0]~input_o\ & !\ControlPath|pState.Cont1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|Add0~4_combout\,
	datac => \KEY[0]~input_o\,
	datad => \ControlPath|pState.Cont1~q\,
	combout => \DataPath|Counter_2|s_start~30_combout\);

-- Location: FF_X73_Y34_N29
\DataPath|Counter_2|s_start[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_start~30_combout\,
	ena => \DataPath|Counter_2|s_start[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_start\(2));

-- Location: LCCOMB_X76_Y34_N8
\DataPath|Counter_2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|Add0~6_combout\ = (\DataPath|Counter_2|s_start\(3) & (!\DataPath|Counter_2|Add0~5\)) # (!\DataPath|Counter_2|s_start\(3) & ((\DataPath|Counter_2|Add0~5\) # (GND)))
-- \DataPath|Counter_2|Add0~7\ = CARRY((!\DataPath|Counter_2|Add0~5\) # (!\DataPath|Counter_2|s_start\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(3),
	datad => VCC,
	cin => \DataPath|Counter_2|Add0~5\,
	combout => \DataPath|Counter_2|Add0~6_combout\,
	cout => \DataPath|Counter_2|Add0~7\);

-- Location: LCCOMB_X72_Y34_N26
\DataPath|Counter_2|s_start~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_start~29_combout\ = (\KEY[0]~input_o\ & (\DataPath|Counter_2|Add0~6_combout\ & !\ControlPath|pState.Cont1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \DataPath|Counter_2|Add0~6_combout\,
	datad => \ControlPath|pState.Cont1~q\,
	combout => \DataPath|Counter_2|s_start~29_combout\);

-- Location: FF_X72_Y34_N27
\DataPath|Counter_2|s_start[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_start~29_combout\,
	ena => \DataPath|Counter_2|s_start[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_start\(3));

-- Location: LCCOMB_X76_Y34_N10
\DataPath|Counter_2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|Add0~8_combout\ = (\DataPath|Counter_2|s_start\(4) & (\DataPath|Counter_2|Add0~7\ $ (GND))) # (!\DataPath|Counter_2|s_start\(4) & (!\DataPath|Counter_2|Add0~7\ & VCC))
-- \DataPath|Counter_2|Add0~9\ = CARRY((\DataPath|Counter_2|s_start\(4) & !\DataPath|Counter_2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(4),
	datad => VCC,
	cin => \DataPath|Counter_2|Add0~7\,
	combout => \DataPath|Counter_2|Add0~8_combout\,
	cout => \DataPath|Counter_2|Add0~9\);

-- Location: LCCOMB_X72_Y34_N4
\DataPath|Counter_2|s_start~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_start~28_combout\ = (\DataPath|Counter_2|Add0~8_combout\ & (\KEY[0]~input_o\ & !\ControlPath|pState.Cont1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|Add0~8_combout\,
	datab => \KEY[0]~input_o\,
	datad => \ControlPath|pState.Cont1~q\,
	combout => \DataPath|Counter_2|s_start~28_combout\);

-- Location: FF_X72_Y34_N5
\DataPath|Counter_2|s_start[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_start~28_combout\,
	ena => \DataPath|Counter_2|s_start[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_start\(4));

-- Location: LCCOMB_X76_Y34_N12
\DataPath|Counter_2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|Add0~10_combout\ = (\DataPath|Counter_2|s_start\(5) & (!\DataPath|Counter_2|Add0~9\)) # (!\DataPath|Counter_2|s_start\(5) & ((\DataPath|Counter_2|Add0~9\) # (GND)))
-- \DataPath|Counter_2|Add0~11\ = CARRY((!\DataPath|Counter_2|Add0~9\) # (!\DataPath|Counter_2|s_start\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_2|s_start\(5),
	datad => VCC,
	cin => \DataPath|Counter_2|Add0~9\,
	combout => \DataPath|Counter_2|Add0~10_combout\,
	cout => \DataPath|Counter_2|Add0~11\);

-- Location: LCCOMB_X72_Y34_N14
\DataPath|Counter_2|s_start~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_start~27_combout\ = (\DataPath|Counter_2|Add0~10_combout\ & (\KEY[0]~input_o\ & !\ControlPath|pState.Cont1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|Add0~10_combout\,
	datab => \KEY[0]~input_o\,
	datad => \ControlPath|pState.Cont1~q\,
	combout => \DataPath|Counter_2|s_start~27_combout\);

-- Location: FF_X72_Y34_N15
\DataPath|Counter_2|s_start[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_start~27_combout\,
	ena => \DataPath|Counter_2|s_start[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_start\(5));

-- Location: LCCOMB_X76_Y34_N14
\DataPath|Counter_2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|Add0~12_combout\ = (\DataPath|Counter_2|s_start\(6) & (\DataPath|Counter_2|Add0~11\ $ (GND))) # (!\DataPath|Counter_2|s_start\(6) & (!\DataPath|Counter_2|Add0~11\ & VCC))
-- \DataPath|Counter_2|Add0~13\ = CARRY((\DataPath|Counter_2|s_start\(6) & !\DataPath|Counter_2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(6),
	datad => VCC,
	cin => \DataPath|Counter_2|Add0~11\,
	combout => \DataPath|Counter_2|Add0~12_combout\,
	cout => \DataPath|Counter_2|Add0~13\);

-- Location: LCCOMB_X72_Y34_N8
\DataPath|Counter_2|s_start~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_start~26_combout\ = (\DataPath|Counter_2|Add0~12_combout\ & (\KEY[0]~input_o\ & !\ControlPath|pState.Cont1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|Add0~12_combout\,
	datab => \KEY[0]~input_o\,
	datad => \ControlPath|pState.Cont1~q\,
	combout => \DataPath|Counter_2|s_start~26_combout\);

-- Location: FF_X72_Y34_N9
\DataPath|Counter_2|s_start[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_start~26_combout\,
	ena => \DataPath|Counter_2|s_start[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_start\(6));

-- Location: LCCOMB_X76_Y34_N16
\DataPath|Counter_2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|Add0~14_combout\ = (\DataPath|Counter_2|s_start\(7) & (!\DataPath|Counter_2|Add0~13\)) # (!\DataPath|Counter_2|s_start\(7) & ((\DataPath|Counter_2|Add0~13\) # (GND)))
-- \DataPath|Counter_2|Add0~15\ = CARRY((!\DataPath|Counter_2|Add0~13\) # (!\DataPath|Counter_2|s_start\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(7),
	datad => VCC,
	cin => \DataPath|Counter_2|Add0~13\,
	combout => \DataPath|Counter_2|Add0~14_combout\,
	cout => \DataPath|Counter_2|Add0~15\);

-- Location: LCCOMB_X72_Y34_N30
\DataPath|Counter_2|s_start~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_start~25_combout\ = (\DataPath|Counter_2|Add0~14_combout\ & (\KEY[0]~input_o\ & !\ControlPath|pState.Cont1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|Add0~14_combout\,
	datab => \KEY[0]~input_o\,
	datad => \ControlPath|pState.Cont1~q\,
	combout => \DataPath|Counter_2|s_start~25_combout\);

-- Location: FF_X72_Y34_N31
\DataPath|Counter_2|s_start[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_start~25_combout\,
	ena => \DataPath|Counter_2|s_start[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_start\(7));

-- Location: LCCOMB_X76_Y34_N18
\DataPath|Counter_2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|Add0~16_combout\ = (\DataPath|Counter_2|s_start\(8) & (\DataPath|Counter_2|Add0~15\ $ (GND))) # (!\DataPath|Counter_2|s_start\(8) & (!\DataPath|Counter_2|Add0~15\ & VCC))
-- \DataPath|Counter_2|Add0~17\ = CARRY((\DataPath|Counter_2|s_start\(8) & !\DataPath|Counter_2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_2|s_start\(8),
	datad => VCC,
	cin => \DataPath|Counter_2|Add0~15\,
	combout => \DataPath|Counter_2|Add0~16_combout\,
	cout => \DataPath|Counter_2|Add0~17\);

-- Location: LCCOMB_X72_Y34_N24
\DataPath|Counter_2|s_start~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_start~23_combout\ = (!\ControlPath|pState.Cont1~q\ & (\KEY[0]~input_o\ & \DataPath|Counter_2|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Cont1~q\,
	datab => \KEY[0]~input_o\,
	datad => \DataPath|Counter_2|Add0~16_combout\,
	combout => \DataPath|Counter_2|s_start~23_combout\);

-- Location: FF_X72_Y34_N25
\DataPath|Counter_2|s_start[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_start~23_combout\,
	ena => \DataPath|Counter_2|s_start[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_start\(8));

-- Location: LCCOMB_X76_Y34_N20
\DataPath|Counter_2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|Add0~18_combout\ = \DataPath|Counter_2|s_start\(9) $ (\DataPath|Counter_2|Add0~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_2|s_start\(9),
	cin => \DataPath|Counter_2|Add0~17\,
	combout => \DataPath|Counter_2|Add0~18_combout\);

-- Location: LCCOMB_X72_Y34_N20
\DataPath|Counter_2|s_start~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_start~32_combout\ = (\DataPath|Counter_2|Add0~18_combout\ & (\KEY[0]~input_o\ & !\ControlPath|pState.Cont1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|Add0~18_combout\,
	datab => \KEY[0]~input_o\,
	datad => \ControlPath|pState.Cont1~q\,
	combout => \DataPath|Counter_2|s_start~32_combout\);

-- Location: FF_X72_Y34_N21
\DataPath|Counter_2|s_start[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_start~32_combout\,
	ena => \DataPath|Counter_2|s_start[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_start\(9));

-- Location: LCCOMB_X77_Y34_N14
\DataPath|Counter_2|s_numberGo~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_numberGo~3_combout\ = (\ControlPath|pState.Cont1~q\) # ((\DataPath|Counter_2|s_numberGo~2_combout\ & (!\DataPath|Counter_2|s_start\(9) & \DataPath|Counter_2|LessThan1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_numberGo~2_combout\,
	datab => \DataPath|Counter_2|s_start\(9),
	datac => \ControlPath|pState.Cont1~q\,
	datad => \DataPath|Counter_2|LessThan1~16_combout\,
	combout => \DataPath|Counter_2|s_numberGo~3_combout\);

-- Location: FF_X77_Y34_N15
\DataPath|Counter_2|s_numberGo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|s_numberGo~3_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|s_numberGo~q\);

-- Location: LCCOMB_X77_Y34_N28
\DataPath|Counter_2|s_numberGo~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|s_numberGo~2_combout\ = (!\DataPath|Counter_2|s_numberGo~q\ & \ControlPath|pState.Cont2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Counter_2|s_numberGo~q\,
	datad => \ControlPath|pState.Cont2~q\,
	combout => \DataPath|Counter_2|s_numberGo~2_combout\);

-- Location: LCCOMB_X77_Y34_N16
\DataPath|Counter_2|done~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|done~3_combout\ = (\DataPath|Counter_2|s_numberGo~q\ & (\DataPath|Counter_2|done~q\)) # (!\DataPath|Counter_2|s_numberGo~q\ & ((\ControlPath|pState.Cont2~q\ & ((\DataPath|Counter_2|s_start\(9)))) # (!\ControlPath|pState.Cont2~q\ & 
-- (\DataPath|Counter_2|done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|done~q\,
	datab => \DataPath|Counter_2|s_start\(9),
	datac => \DataPath|Counter_2|s_numberGo~q\,
	datad => \ControlPath|pState.Cont2~q\,
	combout => \DataPath|Counter_2|done~3_combout\);

-- Location: LCCOMB_X77_Y34_N12
\DataPath|Counter_2|done~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_2|done~2_combout\ = (!\ControlPath|pState.Cont1~q\ & ((\DataPath|Counter_2|done~3_combout\) # ((\DataPath|Counter_2|s_numberGo~2_combout\ & !\DataPath|Counter_2|LessThan1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_numberGo~2_combout\,
	datab => \DataPath|Counter_2|LessThan1~16_combout\,
	datac => \ControlPath|pState.Cont1~q\,
	datad => \DataPath|Counter_2|done~3_combout\,
	combout => \DataPath|Counter_2|done~2_combout\);

-- Location: FF_X77_Y34_N13
\DataPath|Counter_2|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_2|done~2_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_2|done~q\);

-- Location: LCCOMB_X73_Y35_N26
\DataPath|Resto|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Equal0~1_combout\ = (!\DataPath|Counter_1|s_counterValue\(5) & (!\DataPath|Counter_1|s_counterValue\(3) & (!\DataPath|Counter_1|s_counterValue\(4) & !\DataPath|Counter_1|s_counterValue\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(5),
	datab => \DataPath|Counter_1|s_counterValue\(3),
	datac => \DataPath|Counter_1|s_counterValue\(4),
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Resto|Equal0~1_combout\);

-- Location: LCCOMB_X73_Y35_N16
\DataPath|Resto|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Equal0~0_combout\ = (!\DataPath|Counter_1|s_counterValue\(9) & (!\DataPath|Counter_1|s_counterValue\(7) & (!\DataPath|Counter_1|s_counterValue\(8) & !\DataPath|Counter_1|s_counterValue\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(9),
	datab => \DataPath|Counter_1|s_counterValue\(7),
	datac => \DataPath|Counter_1|s_counterValue\(8),
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Resto|Equal0~0_combout\);

-- Location: LCCOMB_X73_Y35_N24
\DataPath|Resto|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Equal0~2_combout\ = (\DataPath|Counter_1|s_counterValue\(0)) # (((\DataPath|Counter_1|s_counterValue\(1)) # (!\DataPath|Resto|Equal0~0_combout\)) # (!\DataPath|Resto|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(0),
	datab => \DataPath|Resto|Equal0~1_combout\,
	datac => \DataPath|Counter_1|s_counterValue\(1),
	datad => \DataPath|Resto|Equal0~0_combout\,
	combout => \DataPath|Resto|Equal0~2_combout\);

-- Location: FF_X73_Y35_N25
\DataPath|Resto|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Resto|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Resto|done~q\);

-- Location: LCCOMB_X77_Y37_N20
\ControlPath|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector6~0_combout\ = (\ControlPath|pState.Cont2~q\ & ((\DataPath|Counter_2|s_numberGo~q\) # ((!\DataPath|Resto|done~q\ & \ControlPath|pState.Calc_Res~q\)))) # (!\ControlPath|pState.Cont2~q\ & (((!\DataPath|Resto|done~q\ & 
-- \ControlPath|pState.Calc_Res~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Cont2~q\,
	datab => \DataPath|Counter_2|s_numberGo~q\,
	datac => \DataPath|Resto|done~q\,
	datad => \ControlPath|pState.Calc_Res~q\,
	combout => \ControlPath|Selector6~0_combout\);

-- Location: LCCOMB_X77_Y37_N16
\ControlPath|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector6~1_combout\ = (\KEY[2]~input_o\ & \ControlPath|Selector6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ControlPath|Selector6~0_combout\,
	combout => \ControlPath|Selector6~1_combout\);

-- Location: FF_X77_Y37_N17
\ControlPath|pState.Calc_Res\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \ControlPath|Selector6~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlPath|pState.Calc_Res~q\);

-- Location: LCCOMB_X77_Y37_N12
\ControlPath|pState~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|pState~16_combout\ = (\KEY[0]~input_o\ & (\DataPath|Resto|done~q\ & (\KEY[2]~input_o\ & \ControlPath|pState.Calc_Res~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \DataPath|Resto|done~q\,
	datac => \KEY[2]~input_o\,
	datad => \ControlPath|pState.Calc_Res~q\,
	combout => \ControlPath|pState~16_combout\);

-- Location: FF_X77_Y37_N13
\ControlPath|pState.Comp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \ControlPath|pState~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlPath|pState.Comp~q\);

-- Location: LCCOMB_X73_Y35_N8
\DataPath|Resto|s_output[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|s_output[4]~0_combout\ = (\DataPath|Resto|Equal0~1_combout\ & \DataPath|Resto|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Resto|Equal0~1_combout\,
	datad => \DataPath|Resto|Equal0~0_combout\,
	combout => \DataPath|Resto|s_output[4]~0_combout\);

-- Location: LCCOMB_X76_Y34_N24
\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ = (!\DataPath|Counter_2|s_start\(7) & (!\DataPath|Counter_2|s_start\(9) & !\DataPath|Counter_2|s_start\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(7),
	datac => \DataPath|Counter_2|s_start\(9),
	datad => \DataPath|Counter_2|s_start\(8),
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\);

-- Location: LCCOMB_X72_Y34_N18
\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~2_combout\ = (!\DataPath|Counter_2|s_start\(7) & (!\DataPath|Counter_2|s_start\(5) & (!\DataPath|Counter_2|s_start\(4) & !\DataPath|Counter_2|s_start\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(7),
	datab => \DataPath|Counter_2|s_start\(5),
	datac => \DataPath|Counter_2|s_start\(4),
	datad => \DataPath|Counter_2|s_start\(8),
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~2_combout\);

-- Location: LCCOMB_X72_Y34_N16
\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\ = (!\DataPath|Counter_2|s_start\(3) & (!\DataPath|Counter_2|s_start\(9) & (!\DataPath|Counter_2|s_start\(6) & 
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(3),
	datab => \DataPath|Counter_2|s_start\(9),
	datac => \DataPath|Counter_2|s_start\(6),
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~2_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\);

-- Location: LCCOMB_X72_Y34_N6
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~4_combout\ = (\DataPath|Counter_2|s_start\(3)) # ((\DataPath|Counter_2|s_start\(5)) # (\DataPath|Counter_2|s_start\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(3),
	datac => \DataPath|Counter_2|s_start\(5),
	datad => \DataPath|Counter_2|s_start\(4),
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~4_combout\);

-- Location: LCCOMB_X72_Y34_N12
\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ = (!\DataPath|Counter_2|s_start\(7) & (!\DataPath|Counter_2|s_start\(9) & (!\DataPath|Counter_2|s_start\(6) & !\DataPath|Counter_2|s_start\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(7),
	datab => \DataPath|Counter_2|s_start\(9),
	datac => \DataPath|Counter_2|s_start\(6),
	datad => \DataPath|Counter_2|s_start\(8),
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\);

-- Location: LCCOMB_X73_Y34_N0
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~49_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ & ((\DataPath|Counter_2|s_start\(1) & (\DataPath|Counter_2|s_start\(0))) # 
-- (!\DataPath|Counter_2|s_start\(1) & ((\DataPath|Counter_1|s_counterValue\(8)) # (!\DataPath|Counter_2|s_start\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(1),
	datab => \DataPath|Counter_2|s_start\(0),
	datac => \DataPath|Counter_1|s_counterValue\(8),
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~49_combout\);

-- Location: LCCOMB_X73_Y34_N22
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~5_combout\ = (\DataPath|Counter_1|s_counterValue\(9) & ((\DataPath|Counter_2|s_start\(2)) # ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~4_combout\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(2),
	datab => \DataPath|Counter_1|s_counterValue\(9),
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~4_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~49_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~5_combout\);

-- Location: LCCOMB_X73_Y34_N24
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~6_combout\ = (!\DataPath|Counter_2|s_start\(2) & (\DataPath|Counter_2|s_start\(0) & ((\DataPath|Counter_2|s_start\(1)) # (\DataPath|Counter_1|s_counterValue\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(1),
	datab => \DataPath|Counter_2|s_start\(2),
	datac => \DataPath|Counter_2|s_start\(0),
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~6_combout\);

-- Location: LCCOMB_X73_Y34_N30
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~50_combout\ = (\DataPath|Counter_1|s_counterValue\(8) & (((!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~6_combout\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\)))) # (!\DataPath|Counter_1|s_counterValue\(8) & (!\DataPath|Counter_2|s_start\(0) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\ & 
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(0),
	datab => \DataPath|Counter_1|s_counterValue\(8),
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~6_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~50_combout\);

-- Location: LCCOMB_X73_Y34_N4
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\DataPath|Counter_2|s_start\(0) & (\DataPath|Counter_1|s_counterValue\(7) $ (VCC))) # (!\DataPath|Counter_2|s_start\(0) & ((\DataPath|Counter_1|s_counterValue\(7)) # 
-- (GND)))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\DataPath|Counter_1|s_counterValue\(7)) # (!\DataPath|Counter_2|s_start\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(0),
	datab => \DataPath|Counter_1|s_counterValue\(7),
	datad => VCC,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X73_Y34_N6
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~50_combout\ & ((\DataPath|Counter_2|s_start\(1) & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)) # (!\DataPath|Counter_2|s_start\(1) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~50_combout\ & ((\DataPath|Counter_2|s_start\(1) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\DataPath|Counter_2|s_start\(1) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND)))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~50_combout\ & (!\DataPath|Counter_2|s_start\(1) & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~50_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # 
-- (!\DataPath|Counter_2|s_start\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~50_combout\,
	datab => \DataPath|Counter_2|s_start\(1),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X73_Y34_N8
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~5_combout\ $ (\DataPath|Counter_2|s_start\(2) $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~5_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\) # 
-- (!\DataPath|Counter_2|s_start\(2)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~5_combout\ & (!\DataPath|Counter_2|s_start\(2) & !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~5_combout\,
	datab => \DataPath|Counter_2|s_start\(2),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X73_Y34_N10
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X73_Y34_N14
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~5_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[11]~5_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout\);

-- Location: LCCOMB_X74_Y34_N2
\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\ = (!\DataPath|Counter_2|s_start\(5) & (!\DataPath|Counter_2|s_start\(4) & \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(5),
	datac => \DataPath|Counter_2|s_start\(4),
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\);

-- Location: LCCOMB_X74_Y34_N12
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~50_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[10]~50_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\);

-- Location: LCCOMB_X73_Y34_N16
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[20]~9_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\DataPath|Counter_1|s_counterValue\(7))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\))))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\ & (\DataPath|Counter_1|s_counterValue\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[22]~3_combout\,
	datab => \DataPath|Counter_1|s_counterValue\(7),
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[20]~9_combout\);

-- Location: LCCOMB_X74_Y34_N18
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\DataPath|Counter_1|s_counterValue\(6) & ((GND) # (!\DataPath|Counter_2|s_start\(0)))) # (!\DataPath|Counter_1|s_counterValue\(6) & (\DataPath|Counter_2|s_start\(0) 
-- $ (GND)))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\DataPath|Counter_1|s_counterValue\(6)) # (!\DataPath|Counter_2|s_start\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(6),
	datab => \DataPath|Counter_2|s_start\(0),
	datad => VCC,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X74_Y34_N20
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[20]~9_combout\ & ((\DataPath|Counter_2|s_start\(1) & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)) # (!\DataPath|Counter_2|s_start\(1) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[20]~9_combout\ & ((\DataPath|Counter_2|s_start\(1) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # (!\DataPath|Counter_2|s_start\(1) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND)))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[20]~9_combout\ & (!\DataPath|Counter_2|s_start\(1) & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[20]~9_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # 
-- (!\DataPath|Counter_2|s_start\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[20]~9_combout\,
	datab => \DataPath|Counter_2|s_start\(1),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X74_Y34_N22
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\ $ (\DataPath|Counter_2|s_start\(2) $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\) # 
-- (!\DataPath|Counter_2|s_start\(2)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\ & (!\DataPath|Counter_2|s_start\(2) & !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\,
	datab => \DataPath|Counter_2|s_start\(2),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X74_Y34_N24
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout\ & ((\DataPath|Counter_2|s_start\(3) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\DataPath|Counter_2|s_start\(3) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout\ & ((\DataPath|Counter_2|s_start\(3) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))) # (!\DataPath|Counter_2|s_start\(3) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout\ & (\DataPath|Counter_2|s_start\(3) & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout\ & ((\DataPath|Counter_2|s_start\(3)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout\,
	datab => \DataPath|Counter_2|s_start\(3),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X74_Y34_N26
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X74_Y34_N8
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[33]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[22]~7_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\);

-- Location: LCCOMB_X72_Y34_N22
\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\ = (!\DataPath|Counter_2|s_start\(5) & \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Counter_2|s_start\(5),
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\);

-- Location: LCCOMB_X74_Y34_N14
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[32]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\);

-- Location: LCCOMB_X74_Y34_N16
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[31]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[31]~12_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[20]~9_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[20]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[20]~9_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[31]~12_combout\);

-- Location: LCCOMB_X74_Y34_N6
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\DataPath|Counter_1|s_counterValue\(6))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\ & (\DataPath|Counter_1|s_counterValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(6),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[33]~4_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13_combout\);

-- Location: LCCOMB_X75_Y34_N14
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\DataPath|Counter_2|s_start\(0) & (\DataPath|Counter_1|s_counterValue\(5) $ (VCC))) # (!\DataPath|Counter_2|s_start\(0) & ((\DataPath|Counter_1|s_counterValue\(5)) # 
-- (GND)))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\DataPath|Counter_1|s_counterValue\(5)) # (!\DataPath|Counter_2|s_start\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(0),
	datab => \DataPath|Counter_1|s_counterValue\(5),
	datad => VCC,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X75_Y34_N16
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\DataPath|Counter_2|s_start\(1) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)))) 
-- # (!\DataPath|Counter_2|s_start\(1) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND)))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\DataPath|Counter_2|s_start\(1) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # (!\DataPath|Counter_2|s_start\(1) & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(1),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X75_Y34_N18
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[31]~12_combout\ $ (\DataPath|Counter_2|s_start\(2) $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[31]~12_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\) # 
-- (!\DataPath|Counter_2|s_start\(2)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[31]~12_combout\ & (!\DataPath|Counter_2|s_start\(2) & !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[31]~12_combout\,
	datab => \DataPath|Counter_2|s_start\(2),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X75_Y34_N20
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\ & ((\DataPath|Counter_2|s_start\(3) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!\DataPath|Counter_2|s_start\(3) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\ & ((\DataPath|Counter_2|s_start\(3) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))) # (!\DataPath|Counter_2|s_start\(3) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\ & (\DataPath|Counter_2|s_start\(3) & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\ & ((\DataPath|Counter_2|s_start\(3)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\,
	datab => \DataPath|Counter_2|s_start\(3),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X75_Y34_N22
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\ $ (\DataPath|Counter_2|s_start\(4) $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\) # 
-- (!\DataPath|Counter_2|s_start\(4)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\ & (!\DataPath|Counter_2|s_start\(4) & !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\,
	datab => \DataPath|Counter_2|s_start\(4),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X75_Y34_N24
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X75_Y34_N30
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[44]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout\);

-- Location: LCCOMB_X75_Y34_N28
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[43]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[43]~15_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[43]~15_combout\);

-- Location: LCCOMB_X75_Y34_N26
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[42]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[42]~16_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[31]~12_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[31]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[31]~12_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[42]~16_combout\);

-- Location: LCCOMB_X76_Y34_N30
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[41]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[41]~17_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[30]~13_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[41]~17_combout\);

-- Location: LCCOMB_X74_Y34_N0
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[40]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[40]~18_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\DataPath|Counter_1|s_counterValue\(5))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\ & (\DataPath|Counter_1|s_counterValue\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(5),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[44]~5_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[40]~18_combout\);

-- Location: LCCOMB_X75_Y34_N0
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\DataPath|Counter_1|s_counterValue\(4) & ((GND) # (!\DataPath|Counter_2|s_start\(0)))) # (!\DataPath|Counter_1|s_counterValue\(4) & (\DataPath|Counter_2|s_start\(0) 
-- $ (GND)))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\DataPath|Counter_1|s_counterValue\(4)) # (!\DataPath|Counter_2|s_start\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(4),
	datab => \DataPath|Counter_2|s_start\(0),
	datad => VCC,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X75_Y34_N2
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[40]~18_combout\ & ((\DataPath|Counter_2|s_start\(1) & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # (!\DataPath|Counter_2|s_start\(1) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[40]~18_combout\ & ((\DataPath|Counter_2|s_start\(1) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!\DataPath|Counter_2|s_start\(1) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND)))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[40]~18_combout\ & (!\DataPath|Counter_2|s_start\(1) & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[40]~18_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # 
-- (!\DataPath|Counter_2|s_start\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[40]~18_combout\,
	datab => \DataPath|Counter_2|s_start\(1),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X75_Y34_N4
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[41]~17_combout\ $ (\DataPath|Counter_2|s_start\(2) $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[41]~17_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\) # 
-- (!\DataPath|Counter_2|s_start\(2)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[41]~17_combout\ & (!\DataPath|Counter_2|s_start\(2) & !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[41]~17_combout\,
	datab => \DataPath|Counter_2|s_start\(2),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X75_Y34_N6
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[42]~16_combout\ & ((\DataPath|Counter_2|s_start\(3) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\DataPath|Counter_2|s_start\(3) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[42]~16_combout\ & ((\DataPath|Counter_2|s_start\(3) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))) # (!\DataPath|Counter_2|s_start\(3) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[42]~16_combout\ & (\DataPath|Counter_2|s_start\(3) & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[42]~16_combout\ & ((\DataPath|Counter_2|s_start\(3)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[42]~16_combout\,
	datab => \DataPath|Counter_2|s_start\(3),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X75_Y34_N8
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\DataPath|Counter_2|s_start\(4) $ (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[43]~15_combout\ $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\DataPath|Counter_2|s_start\(4) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[43]~15_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)) # (!\DataPath|Counter_2|s_start\(4) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[43]~15_combout\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(4),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[43]~15_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X75_Y34_N10
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout\ & ((\DataPath|Counter_2|s_start\(5) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\DataPath|Counter_2|s_start\(5) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout\ & ((\DataPath|Counter_2|s_start\(5) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND))) # (!\DataPath|Counter_2|s_start\(5) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout\ & (\DataPath|Counter_2|s_start\(5) & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout\ & ((\DataPath|Counter_2|s_start\(5)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout\,
	datab => \DataPath|Counter_2|s_start\(5),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X75_Y34_N12
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X76_Y33_N8
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[55]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[55]~19_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[44]~14_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[55]~19_combout\);

-- Location: LCCOMB_X76_Y33_N14
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[43]~15_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[43]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[43]~15_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\);

-- Location: LCCOMB_X76_Y33_N12
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[53]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[53]~21_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[42]~16_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[42]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[42]~16_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[53]~21_combout\);

-- Location: LCCOMB_X76_Y34_N28
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[41]~17_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[41]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[41]~17_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\);

-- Location: LCCOMB_X74_Y34_N30
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[51]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[51]~23_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[40]~18_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[40]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[40]~18_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[51]~23_combout\);

-- Location: LCCOMB_X76_Y33_N6
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[50]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[50]~24_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\DataPath|Counter_1|s_counterValue\(4))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\))))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\ & (\DataPath|Counter_1|s_counterValue\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(4),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[55]~1_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[50]~24_combout\);

-- Location: LCCOMB_X76_Y33_N16
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\DataPath|Counter_1|s_counterValue\(3) & ((GND) # (!\DataPath|Counter_2|s_start\(0)))) # (!\DataPath|Counter_1|s_counterValue\(3) & (\DataPath|Counter_2|s_start\(0) 
-- $ (GND)))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\DataPath|Counter_1|s_counterValue\(3)) # (!\DataPath|Counter_2|s_start\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(3),
	datab => \DataPath|Counter_2|s_start\(0),
	datad => VCC,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X76_Y33_N18
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[50]~24_combout\ & ((\DataPath|Counter_2|s_start\(1) & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)) # (!\DataPath|Counter_2|s_start\(1) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[50]~24_combout\ & ((\DataPath|Counter_2|s_start\(1) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\DataPath|Counter_2|s_start\(1) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND)))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[50]~24_combout\ & (!\DataPath|Counter_2|s_start\(1) & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[50]~24_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # 
-- (!\DataPath|Counter_2|s_start\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[50]~24_combout\,
	datab => \DataPath|Counter_2|s_start\(1),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X76_Y33_N20
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\DataPath|Counter_2|s_start\(2) $ (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[51]~23_combout\ $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\DataPath|Counter_2|s_start\(2) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[51]~23_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)) # (!\DataPath|Counter_2|s_start\(2) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[51]~23_combout\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(2),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[51]~23_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X76_Y33_N22
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\DataPath|Counter_2|s_start\(3) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\ & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # 
-- (GND))))) # (!\DataPath|Counter_2|s_start\(3) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\DataPath|Counter_2|s_start\(3) & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\))) # (!\DataPath|Counter_2|s_start\(3) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(3),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X76_Y33_N24
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[53]~21_combout\ $ (\DataPath|Counter_2|s_start\(4) $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[53]~21_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\) # 
-- (!\DataPath|Counter_2|s_start\(4)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[53]~21_combout\ & (!\DataPath|Counter_2|s_start\(4) & !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[53]~21_combout\,
	datab => \DataPath|Counter_2|s_start\(4),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X76_Y33_N26
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\DataPath|Counter_2|s_start\(5) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\ & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # 
-- (GND))))) # (!\DataPath|Counter_2|s_start\(5) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\DataPath|Counter_2|s_start\(5) & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\))) # (!\DataPath|Counter_2|s_start\(5) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(5),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X76_Y33_N28
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\DataPath|Counter_2|s_start\(6) $ (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[55]~19_combout\ $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\DataPath|Counter_2|s_start\(6) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[55]~19_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)) # (!\DataPath|Counter_2|s_start\(6) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[55]~19_combout\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(6),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[55]~19_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X76_Y33_N30
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X75_Y33_N28
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[55]~19_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[55]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[55]~19_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26_combout\);

-- Location: LCCOMB_X76_Y33_N2
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[65]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[65]~27_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & 
-- (((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[65]~27_combout\);

-- Location: LCCOMB_X76_Y33_N4
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[64]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[53]~21_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[53]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[53]~21_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\);

-- Location: LCCOMB_X75_Y33_N24
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[63]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[63]~29_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[52]~22_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[63]~29_combout\);

-- Location: LCCOMB_X75_Y33_N22
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[62]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[51]~23_combout\))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & 
-- (((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[51]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[51]~23_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\);

-- Location: LCCOMB_X76_Y33_N10
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[61]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[50]~24_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[50]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[50]~24_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\);

-- Location: LCCOMB_X76_Y33_N0
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\DataPath|Counter_1|s_counterValue\(3))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\))))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\ & (\DataPath|Counter_1|s_counterValue\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(3),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[66]~0_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25_combout\);

-- Location: LCCOMB_X75_Y33_N2
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\DataPath|Counter_1|s_counterValue\(2) & ((GND) # (!\DataPath|Counter_2|s_start\(0)))) # (!\DataPath|Counter_1|s_counterValue\(2) & (\DataPath|Counter_2|s_start\(0) 
-- $ (GND)))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\DataPath|Counter_1|s_counterValue\(2)) # (!\DataPath|Counter_2|s_start\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(2),
	datab => \DataPath|Counter_2|s_start\(0),
	datad => VCC,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X75_Y33_N4
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\DataPath|Counter_2|s_start\(1) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)))) 
-- # (!\DataPath|Counter_2|s_start\(1) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND)))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\DataPath|Counter_2|s_start\(1) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\DataPath|Counter_2|s_start\(1) & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(1),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X75_Y33_N6
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\DataPath|Counter_2|s_start\(2) $ (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\DataPath|Counter_2|s_start\(2) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)) # (!\DataPath|Counter_2|s_start\(2) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(2),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X75_Y33_N8
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\ & ((\DataPath|Counter_2|s_start\(3) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\DataPath|Counter_2|s_start\(3) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\ & ((\DataPath|Counter_2|s_start\(3) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))) # (!\DataPath|Counter_2|s_start\(3) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\ & (\DataPath|Counter_2|s_start\(3) & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\ & ((\DataPath|Counter_2|s_start\(3)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\,
	datab => \DataPath|Counter_2|s_start\(3),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X75_Y33_N10
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\DataPath|Counter_2|s_start\(4) $ (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[63]~29_combout\ $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\DataPath|Counter_2|s_start\(4) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[63]~29_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)) # (!\DataPath|Counter_2|s_start\(4) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[63]~29_combout\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(4),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[63]~29_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X75_Y33_N12
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\ & ((\DataPath|Counter_2|s_start\(5) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\DataPath|Counter_2|s_start\(5) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\ & ((\DataPath|Counter_2|s_start\(5) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND))) # (!\DataPath|Counter_2|s_start\(5) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\ & (\DataPath|Counter_2|s_start\(5) & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\ & ((\DataPath|Counter_2|s_start\(5)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\,
	datab => \DataPath|Counter_2|s_start\(5),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X75_Y33_N14
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[65]~27_combout\ $ (\DataPath|Counter_2|s_start\(6) $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[65]~27_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\) # 
-- (!\DataPath|Counter_2|s_start\(6)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[65]~27_combout\ & (!\DataPath|Counter_2|s_start\(6) & !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[65]~27_combout\,
	datab => \DataPath|Counter_2|s_start\(6),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X75_Y33_N16
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\DataPath|Counter_2|s_start\(7) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26_combout\ & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # 
-- (GND))))) # (!\DataPath|Counter_2|s_start\(7) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\DataPath|Counter_2|s_start\(7) & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26_combout\))) # (!\DataPath|Counter_2|s_start\(7) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(7),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X72_Y34_N28
\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ = (!\DataPath|Counter_2|s_start\(8) & !\DataPath|Counter_2|s_start\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(8),
	datac => \DataPath|Counter_2|s_start\(9),
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\);

-- Location: LCCOMB_X75_Y33_N18
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X75_Y33_N26
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[77]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[77]~34_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[66]~26_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[77]~34_combout\);

-- Location: LCCOMB_X74_Y33_N8
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[65]~27_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[65]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[65]~27_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35_combout\);

-- Location: LCCOMB_X75_Y33_N20
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[75]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[75]~36_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & 
-- (((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[75]~36_combout\);

-- Location: LCCOMB_X75_Y33_N30
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[74]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[63]~29_combout\))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & 
-- (((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[63]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[63]~29_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\);

-- Location: LCCOMB_X74_Y33_N30
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[73]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[73]~38_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[73]~38_combout\);

-- Location: LCCOMB_X74_Y33_N4
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & 
-- (((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39_combout\);

-- Location: LCCOMB_X72_Y33_N24
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[71]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[71]~32_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25_combout\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[60]~25_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[71]~32_combout\);

-- Location: LCCOMB_X75_Y33_N0
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\DataPath|Counter_1|s_counterValue\(2))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\))))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\ & (\DataPath|Counter_1|s_counterValue\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(2),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|selnose[77]~6_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33_combout\);

-- Location: LCCOMB_X74_Y33_N10
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\DataPath|Counter_2|s_start\(0) & (\DataPath|Counter_1|s_counterValue\(1) $ (VCC))) # (!\DataPath|Counter_2|s_start\(0) & ((\DataPath|Counter_1|s_counterValue\(1)) # 
-- (GND)))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\DataPath|Counter_1|s_counterValue\(1)) # (!\DataPath|Counter_2|s_start\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(0),
	datab => \DataPath|Counter_1|s_counterValue\(1),
	datad => VCC,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X74_Y33_N12
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\DataPath|Counter_2|s_start\(1) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)))) 
-- # (!\DataPath|Counter_2|s_start\(1) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND)))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\DataPath|Counter_2|s_start\(1) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # (!\DataPath|Counter_2|s_start\(1) & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(1),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X74_Y33_N14
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[71]~32_combout\ $ (\DataPath|Counter_2|s_start\(2) $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[71]~32_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\) # 
-- (!\DataPath|Counter_2|s_start\(2)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[71]~32_combout\ & (!\DataPath|Counter_2|s_start\(2) & !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[71]~32_combout\,
	datab => \DataPath|Counter_2|s_start\(2),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X74_Y33_N16
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\DataPath|Counter_2|s_start\(3) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39_combout\ & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # 
-- (GND))))) # (!\DataPath|Counter_2|s_start\(3) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\DataPath|Counter_2|s_start\(3) & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39_combout\))) # (!\DataPath|Counter_2|s_start\(3) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(3),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X74_Y33_N18
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[73]~38_combout\ $ (\DataPath|Counter_2|s_start\(4) $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[73]~38_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\) # 
-- (!\DataPath|Counter_2|s_start\(4)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[73]~38_combout\ & (!\DataPath|Counter_2|s_start\(4) & !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[73]~38_combout\,
	datab => \DataPath|Counter_2|s_start\(4),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X74_Y33_N20
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\ & ((\DataPath|Counter_2|s_start\(5) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\DataPath|Counter_2|s_start\(5) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\ & ((\DataPath|Counter_2|s_start\(5) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND))) # (!\DataPath|Counter_2|s_start\(5) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\ & (\DataPath|Counter_2|s_start\(5) & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\ & ((\DataPath|Counter_2|s_start\(5)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\,
	datab => \DataPath|Counter_2|s_start\(5),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X74_Y33_N22
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[75]~36_combout\ $ (\DataPath|Counter_2|s_start\(6) $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[75]~36_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\) # 
-- (!\DataPath|Counter_2|s_start\(6)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[75]~36_combout\ & (!\DataPath|Counter_2|s_start\(6) & !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[75]~36_combout\,
	datab => \DataPath|Counter_2|s_start\(6),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X74_Y33_N24
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\DataPath|Counter_2|s_start\(7) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35_combout\ & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # 
-- (GND))))) # (!\DataPath|Counter_2|s_start\(7) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\DataPath|Counter_2|s_start\(7) & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35_combout\))) # (!\DataPath|Counter_2|s_start\(7) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(7),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X74_Y33_N26
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ = ((\DataPath|Counter_2|s_start\(8) $ (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[77]~34_combout\ $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ = CARRY((\DataPath|Counter_2|s_start\(8) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[77]~34_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)) # (!\DataPath|Counter_2|s_start\(8) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[77]~34_combout\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(8),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[77]~34_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\);

-- Location: LCCOMB_X74_Y33_N28
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X73_Y33_N28
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[88]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[88]~43_combout\ = (\DataPath|Counter_2|s_start\(9) & (((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[77]~34_combout\)))) # (!\DataPath|Counter_2|s_start\(9) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[77]~34_combout\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(9),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[77]~34_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[88]~43_combout\);

-- Location: LCCOMB_X74_Y33_N2
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[87]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[87]~44_combout\ = (\DataPath|Counter_2|s_start\(9) & (((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35_combout\)))) # (!\DataPath|Counter_2|s_start\(9) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35_combout\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(9),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[76]~35_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[87]~44_combout\);

-- Location: LCCOMB_X73_Y33_N30
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[86]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[86]~45_combout\ = (\DataPath|Counter_2|s_start\(9) & (((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[75]~36_combout\)))) # (!\DataPath|Counter_2|s_start\(9) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[75]~36_combout\))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(9),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[75]~36_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[86]~45_combout\);

-- Location: LCCOMB_X72_Y33_N4
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[85]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[85]~46_combout\ = (\DataPath|Counter_2|s_start\(9) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\)) # (!\DataPath|Counter_2|s_start\(9) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(9),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[85]~46_combout\);

-- Location: LCCOMB_X74_Y33_N0
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[84]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[84]~47_combout\ = (\DataPath|Counter_2|s_start\(9) & (((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[73]~38_combout\)))) # (!\DataPath|Counter_2|s_start\(9) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[73]~38_combout\))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(9),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[73]~38_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[84]~47_combout\);

-- Location: LCCOMB_X74_Y33_N6
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[83]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[83]~48_combout\ = (\DataPath|Counter_2|s_start\(9) & (((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39_combout\)))) # (!\DataPath|Counter_2|s_start\(9) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39_combout\))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(9),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[72]~39_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[83]~48_combout\);

-- Location: LCCOMB_X72_Y33_N6
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[82]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[82]~40_combout\ = (\DataPath|Counter_2|s_start\(9) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[71]~32_combout\)) # (!\DataPath|Counter_2|s_start\(9) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[71]~32_combout\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(9),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[71]~32_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[82]~40_combout\);

-- Location: LCCOMB_X72_Y33_N16
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[81]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[81]~41_combout\ = (\DataPath|Counter_2|s_start\(9) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33_combout\)) # (!\DataPath|Counter_2|s_start\(9) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33_combout\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(9),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[70]~33_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[81]~41_combout\);

-- Location: LCCOMB_X72_Y33_N14
\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[80]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[80]~42_combout\ = (\DataPath|Counter_2|s_start\(9) & (\DataPath|Counter_1|s_counterValue\(1))) # (!\DataPath|Counter_2|s_start\(9) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\DataPath|Counter_1|s_counterValue\(1))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(1),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datac => \DataPath|Counter_2|s_start\(9),
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[80]~42_combout\);

-- Location: LCCOMB_X73_Y33_N6
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\DataPath|Counter_2|s_start\(0) & (\DataPath|Counter_1|s_counterValue\(0) $ (VCC))) # (!\DataPath|Counter_2|s_start\(0) & ((\DataPath|Counter_1|s_counterValue\(0)) # 
-- (GND)))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\DataPath|Counter_1|s_counterValue\(0)) # (!\DataPath|Counter_2|s_start\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(0),
	datab => \DataPath|Counter_1|s_counterValue\(0),
	datad => VCC,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X73_Y33_N8
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[80]~42_combout\ & ((\DataPath|Counter_2|s_start\(1) & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)) # (!\DataPath|Counter_2|s_start\(1) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[80]~42_combout\ & ((\DataPath|Counter_2|s_start\(1) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\DataPath|Counter_2|s_start\(1) & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND)))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[80]~42_combout\ & (!\DataPath|Counter_2|s_start\(1) & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[80]~42_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # 
-- (!\DataPath|Counter_2|s_start\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[80]~42_combout\,
	datab => \DataPath|Counter_2|s_start\(1),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X73_Y33_N10
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[81]~41_combout\ $ (\DataPath|Counter_2|s_start\(2) $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[81]~41_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\) # 
-- (!\DataPath|Counter_2|s_start\(2)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[81]~41_combout\ & (!\DataPath|Counter_2|s_start\(2) & !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[81]~41_combout\,
	datab => \DataPath|Counter_2|s_start\(2),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X73_Y33_N12
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\DataPath|Counter_2|s_start\(3) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[82]~40_combout\ & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[82]~40_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # 
-- (GND))))) # (!\DataPath|Counter_2|s_start\(3) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[82]~40_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[82]~40_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\DataPath|Counter_2|s_start\(3) & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[82]~40_combout\))) # (!\DataPath|Counter_2|s_start\(3) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[82]~40_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(3),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[82]~40_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X73_Y33_N14
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[83]~48_combout\ $ (\DataPath|Counter_2|s_start\(4) $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[83]~48_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\) # 
-- (!\DataPath|Counter_2|s_start\(4)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[83]~48_combout\ & (!\DataPath|Counter_2|s_start\(4) & !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[83]~48_combout\,
	datab => \DataPath|Counter_2|s_start\(4),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X73_Y33_N16
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\DataPath|Counter_2|s_start\(5) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[84]~47_combout\ & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[84]~47_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # 
-- (GND))))) # (!\DataPath|Counter_2|s_start\(5) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[84]~47_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[84]~47_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\DataPath|Counter_2|s_start\(5) & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[84]~47_combout\))) # (!\DataPath|Counter_2|s_start\(5) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[84]~47_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(5),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[84]~47_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X73_Y33_N18
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\DataPath|Counter_2|s_start\(6) $ (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[85]~46_combout\ $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\DataPath|Counter_2|s_start\(6) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[85]~46_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)) # (!\DataPath|Counter_2|s_start\(6) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[85]~46_combout\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(6),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[85]~46_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X73_Y33_N20
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[86]~45_combout\ & ((\DataPath|Counter_2|s_start\(7) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # (!\DataPath|Counter_2|s_start\(7) & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[86]~45_combout\ & ((\DataPath|Counter_2|s_start\(7) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # (GND))) # (!\DataPath|Counter_2|s_start\(7) & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[86]~45_combout\ & (\DataPath|Counter_2|s_start\(7) & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[86]~45_combout\ & ((\DataPath|Counter_2|s_start\(7)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[86]~45_combout\,
	datab => \DataPath|Counter_2|s_start\(7),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X73_Y33_N22
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ = ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[87]~44_combout\ $ (\DataPath|Counter_2|s_start\(8) $ 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))) # (GND)
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ = CARRY((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[87]~44_combout\ & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\) # 
-- (!\DataPath|Counter_2|s_start\(8)))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[87]~44_combout\ & (!\DataPath|Counter_2|s_start\(8) & !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[87]~44_combout\,
	datab => \DataPath|Counter_2|s_start\(8),
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\);

-- Location: LCCOMB_X73_Y33_N24
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = (\DataPath|Counter_2|s_start\(9) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[88]~43_combout\ & 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[88]~43_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # 
-- (GND))))) # (!\DataPath|Counter_2|s_start\(9) & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[88]~43_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ & VCC)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[88]~43_combout\ & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ = CARRY((\DataPath|Counter_2|s_start\(9) & ((!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[88]~43_combout\))) # (!\DataPath|Counter_2|s_start\(9) & (!\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[88]~43_combout\ & 
-- !\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_start\(9),
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[88]~43_combout\,
	datad => VCC,
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	cout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\);

-- Location: LCCOMB_X73_Y33_N26
\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ = \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\,
	combout => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\);

-- Location: LCCOMB_X73_Y33_N4
\DataPath|Resto|s_output~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|s_output~11_combout\ = (!\DataPath|Resto|s_output[4]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[88]~43_combout\)) 
-- # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|s_output[4]~0_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[88]~43_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \DataPath|Resto|s_output~11_combout\);

-- Location: FF_X73_Y33_N5
\DataPath|Resto|s_output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Resto|s_output~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Resto|s_output\(9));

-- Location: LCCOMB_X72_Y33_N10
\DataPath|Resto|s_output~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|s_output~3_combout\ = (!\DataPath|Resto|s_output[4]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[80]~42_combout\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|s_output[4]~0_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[80]~42_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \DataPath|Resto|s_output~3_combout\);

-- Location: FF_X72_Y33_N11
\DataPath|Resto|s_output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Resto|s_output~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Resto|s_output\(1));

-- Location: LCCOMB_X72_Y33_N0
\DataPath|Resto|s_output~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|s_output~2_combout\ = (!\DataPath|Resto|s_output[4]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[81]~41_combout\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|s_output[4]~0_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[81]~41_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \DataPath|Resto|s_output~2_combout\);

-- Location: FF_X72_Y33_N1
\DataPath|Resto|s_output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Resto|s_output~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Resto|s_output\(2));

-- Location: LCCOMB_X72_Y33_N18
\DataPath|Resto|s_output~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|s_output~4_combout\ = (!\DataPath|Resto|s_output[4]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\DataPath|Counter_1|s_counterValue\(0)))) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datab => \DataPath|Resto|s_output[4]~0_combout\,
	datac => \DataPath|Counter_1|s_counterValue\(0),
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \DataPath|Resto|s_output~4_combout\);

-- Location: LCCOMB_X72_Y33_N8
\DataPath|Resto|s_output~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|s_output~5_combout\ = (\DataPath|Resto|s_output~4_combout\) # ((\DataPath|Counter_1|s_counterValue\(1) & (\DataPath|Resto|Equal0~0_combout\ & \DataPath|Resto|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(1),
	datab => \DataPath|Resto|Equal0~0_combout\,
	datac => \DataPath|Resto|Equal0~1_combout\,
	datad => \DataPath|Resto|s_output~4_combout\,
	combout => \DataPath|Resto|s_output~5_combout\);

-- Location: FF_X72_Y33_N9
\DataPath|Resto|s_output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Resto|s_output~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Resto|s_output\(0));

-- Location: LCCOMB_X72_Y33_N26
\DataPath|Resto|s_output~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|s_output~1_combout\ = (!\DataPath|Resto|s_output[4]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[82]~40_combout\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[82]~40_combout\,
	datab => \DataPath|Resto|s_output[4]~0_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \DataPath|Resto|s_output~1_combout\);

-- Location: FF_X72_Y33_N27
\DataPath|Resto|s_output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Resto|s_output~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Resto|s_output\(3));

-- Location: LCCOMB_X72_Y33_N2
\DataPath|Comp|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Comp|Equal0~0_combout\ = (!\DataPath|Resto|s_output\(1) & (!\DataPath|Resto|s_output\(2) & (!\DataPath|Resto|s_output\(0) & !\DataPath|Resto|s_output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|s_output\(1),
	datab => \DataPath|Resto|s_output\(2),
	datac => \DataPath|Resto|s_output\(0),
	datad => \DataPath|Resto|s_output\(3),
	combout => \DataPath|Comp|Equal0~0_combout\);

-- Location: LCCOMB_X72_Y33_N30
\DataPath|Resto|s_output~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|s_output~7_combout\ = (!\DataPath|Resto|s_output[4]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[84]~47_combout\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|s_output[4]~0_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[84]~47_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \DataPath|Resto|s_output~7_combout\);

-- Location: FF_X72_Y33_N31
\DataPath|Resto|s_output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Resto|s_output~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Resto|s_output\(5));

-- Location: LCCOMB_X72_Y33_N20
\DataPath|Resto|s_output~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|s_output~6_combout\ = (!\DataPath|Resto|s_output[4]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[83]~48_combout\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[83]~48_combout\,
	datab => \DataPath|Resto|s_output[4]~0_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \DataPath|Resto|s_output~6_combout\);

-- Location: FF_X72_Y33_N21
\DataPath|Resto|s_output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Resto|s_output~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Resto|s_output\(4));

-- Location: LCCOMB_X73_Y33_N0
\DataPath|Resto|s_output~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|s_output~9_combout\ = (!\DataPath|Resto|s_output[4]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[86]~45_combout\)) # 
-- (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[86]~45_combout\,
	datab => \DataPath|Resto|s_output[4]~0_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	combout => \DataPath|Resto|s_output~9_combout\);

-- Location: FF_X73_Y33_N1
\DataPath|Resto|s_output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Resto|s_output~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Resto|s_output\(7));

-- Location: LCCOMB_X72_Y33_N12
\DataPath|Resto|s_output~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|s_output~8_combout\ = (!\DataPath|Resto|s_output[4]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[85]~46_combout\))) 
-- # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|s_output[4]~0_combout\,
	datab => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[85]~46_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \DataPath|Resto|s_output~8_combout\);

-- Location: FF_X72_Y33_N13
\DataPath|Resto|s_output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Resto|s_output~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Resto|s_output\(6));

-- Location: LCCOMB_X72_Y33_N22
\DataPath|Comp|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Comp|Equal0~1_combout\ = (!\DataPath|Resto|s_output\(5) & (!\DataPath|Resto|s_output\(4) & (!\DataPath|Resto|s_output\(7) & !\DataPath|Resto|s_output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|s_output\(5),
	datab => \DataPath|Resto|s_output\(4),
	datac => \DataPath|Resto|s_output\(7),
	datad => \DataPath|Resto|s_output\(6),
	combout => \DataPath|Comp|Equal0~1_combout\);

-- Location: LCCOMB_X73_Y33_N2
\DataPath|Resto|s_output~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Resto|s_output~10_combout\ = (!\DataPath|Resto|s_output[4]~0_combout\ & ((\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[87]~44_combout\))) # (!\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	datab => \DataPath|Resto|s_output[4]~0_combout\,
	datac => \DataPath|Resto|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \DataPath|Resto|Mod0|auto_generated|divider|divider|StageOut[87]~44_combout\,
	combout => \DataPath|Resto|s_output~10_combout\);

-- Location: FF_X73_Y33_N3
\DataPath|Resto|s_output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Resto|s_output~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Resto|s_output\(8));

-- Location: LCCOMB_X72_Y33_N28
\DataPath|Comp|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Comp|Equal0~2_combout\ = (!\DataPath|Resto|s_output\(9) & (\DataPath|Comp|Equal0~0_combout\ & (\DataPath|Comp|Equal0~1_combout\ & !\DataPath|Resto|s_output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Resto|s_output\(9),
	datab => \DataPath|Comp|Equal0~0_combout\,
	datac => \DataPath|Comp|Equal0~1_combout\,
	datad => \DataPath|Resto|s_output\(8),
	combout => \DataPath|Comp|Equal0~2_combout\);

-- Location: FF_X72_Y33_N29
\DataPath|Comp|equals\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Comp|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Comp|equals~q\);

-- Location: LCCOMB_X77_Y37_N10
\ControlPath|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector5~0_combout\ = (\ControlPath|pState.Comp~q\ & (((\DataPath|Counter_1|s_numberGo~q\ & \ControlPath|pState.Cont1~q\)) # (!\DataPath|Comp|equals~q\))) # (!\ControlPath|pState.Comp~q\ & (((\DataPath|Counter_1|s_numberGo~q\ & 
-- \ControlPath|pState.Cont1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Comp~q\,
	datab => \DataPath|Comp|equals~q\,
	datac => \DataPath|Counter_1|s_numberGo~q\,
	datad => \ControlPath|pState.Cont1~q\,
	combout => \ControlPath|Selector5~0_combout\);

-- Location: LCCOMB_X77_Y37_N26
\ControlPath|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector5~1_combout\ = (\KEY[2]~input_o\ & ((\ControlPath|Selector5~0_combout\) # ((!\DataPath|Counter_2|done~q\ & \DataPath|Counter_2|s_numberGo~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|done~q\,
	datab => \KEY[2]~input_o\,
	datac => \DataPath|Counter_2|s_numberGo~2_combout\,
	datad => \ControlPath|Selector5~0_combout\,
	combout => \ControlPath|Selector5~1_combout\);

-- Location: FF_X77_Y37_N27
\ControlPath|pState.Cont2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \ControlPath|Selector5~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlPath|pState.Cont2~q\);

-- Location: LCCOMB_X77_Y38_N20
\DataPath|Ram|done~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|done~feeder_combout\ = \ControlPath|pState.Ram~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|done~feeder_combout\);

-- Location: FF_X77_Y38_N21
\DataPath|Ram|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|done~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|done~q\);

-- Location: LCCOMB_X77_Y37_N8
\ControlPath|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector8~0_combout\ = (\ControlPath|pState.Ram~q\ & !\DataPath|Ram|done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|done~q\,
	combout => \ControlPath|Selector8~0_combout\);

-- Location: LCCOMB_X77_Y37_N0
\ControlPath|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector8~1_combout\ = (\KEY[2]~input_o\ & ((\ControlPath|Selector8~0_combout\) # ((\DataPath|Counter_2|s_numberGo~2_combout\ & \DataPath|Counter_2|done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_2|s_numberGo~2_combout\,
	datab => \KEY[2]~input_o\,
	datac => \ControlPath|Selector8~0_combout\,
	datad => \DataPath|Counter_2|done~q\,
	combout => \ControlPath|Selector8~1_combout\);

-- Location: FF_X77_Y37_N1
\ControlPath|pState.Ram\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \ControlPath|Selector8~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlPath|pState.Ram~q\);

-- Location: LCCOMB_X77_Y37_N28
\ControlPath|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector4~1_combout\ = (\ControlPath|pState.Comp~q\) # ((\ControlPath|pState.Ram~q\) # ((\ControlPath|pState.StandBy~q\) # (\ControlPath|pState.Cont1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Comp~q\,
	datab => \ControlPath|pState.Ram~q\,
	datac => \ControlPath|pState.StandBy~q\,
	datad => \ControlPath|pState.Cont1~q\,
	combout => \ControlPath|Selector4~1_combout\);

-- Location: LCCOMB_X77_Y37_N22
\ControlPath|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector4~2_combout\ = (!\KEY[2]~input_o\ & ((\ControlPath|pState.Cont2~q\) # ((\ControlPath|pState.Calc_Res~q\) # (\ControlPath|Selector4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Cont2~q\,
	datab => \ControlPath|pState.Calc_Res~q\,
	datac => \KEY[2]~input_o\,
	datad => \ControlPath|Selector4~1_combout\,
	combout => \ControlPath|Selector4~2_combout\);

-- Location: LCCOMB_X77_Y37_N18
\ControlPath|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector4~0_combout\ = (\DataPath|Ram|done~q\ & ((\ControlPath|pState.Ram~q\) # ((\DataPath|Comp|equals~q\ & \ControlPath|pState.Comp~q\)))) # (!\DataPath|Ram|done~q\ & (\DataPath|Comp|equals~q\ & ((\ControlPath|pState.Comp~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|done~q\,
	datab => \DataPath|Comp|equals~q\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \ControlPath|pState.Comp~q\,
	combout => \ControlPath|Selector4~0_combout\);

-- Location: LCCOMB_X77_Y37_N2
\ControlPath|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector4~3_combout\ = (\ControlPath|Selector4~2_combout\) # ((\ControlPath|Selector4~0_combout\) # ((!\DataPath|Counter_1|done~q\ & \DataPath|Counter_1|s_numberGo~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|Selector4~2_combout\,
	datab => \ControlPath|Selector4~0_combout\,
	datac => \DataPath|Counter_1|done~q\,
	datad => \DataPath|Counter_1|s_numberGo~2_combout\,
	combout => \ControlPath|Selector4~3_combout\);

-- Location: FF_X77_Y37_N3
\ControlPath|pState.Cont1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \ControlPath|Selector4~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlPath|pState.Cont1~q\);

-- Location: LCCOMB_X76_Y36_N12
\DataPath|Counter_1|s_numberGo~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|s_numberGo~3_combout\ = (\ControlPath|pState.Cont1~q\ & (!\DataPath|Counter_1|s_numberGo~q\ & \DataPath|Counter_1|LessThan1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Cont1~q\,
	datac => \DataPath|Counter_1|s_numberGo~q\,
	datad => \DataPath|Counter_1|LessThan1~18_combout\,
	combout => \DataPath|Counter_1|s_numberGo~3_combout\);

-- Location: FF_X76_Y36_N13
\DataPath|Counter_1|s_numberGo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_1|s_numberGo~3_combout\,
	asdata => VCC,
	sload => \ControlPath|pState.StandBy~q\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_1|s_numberGo~q\);

-- Location: LCCOMB_X77_Y37_N6
\DataPath|Counter_1|s_numberGo~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|s_numberGo~2_combout\ = (!\DataPath|Counter_1|s_numberGo~q\ & \ControlPath|pState.Cont1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Counter_1|s_numberGo~q\,
	datad => \ControlPath|pState.Cont1~q\,
	combout => \DataPath|Counter_1|s_numberGo~2_combout\);

-- Location: LCCOMB_X74_Y36_N14
\DataPath|Counter_1|done~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|done~4_combout\ = (\DataPath|Counter_1|s_counterValue\(8) & (\DataPath|Counter_1|s_finish[8]~1_combout\ & (\DataPath|Counter_1|s_counterValue\(9) $ (!\DataPath|Counter_1|s_finish[9]~0_combout\)))) # 
-- (!\DataPath|Counter_1|s_counterValue\(8) & (!\DataPath|Counter_1|s_finish[8]~1_combout\ & (\DataPath|Counter_1|s_counterValue\(9) $ (!\DataPath|Counter_1|s_finish[9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(8),
	datab => \DataPath|Counter_1|s_counterValue\(9),
	datac => \DataPath|Counter_1|s_finish[8]~1_combout\,
	datad => \DataPath|Counter_1|s_finish[9]~0_combout\,
	combout => \DataPath|Counter_1|done~4_combout\);

-- Location: LCCOMB_X76_Y36_N22
\DataPath|Counter_1|done~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|done~1_combout\ = (\DataPath|Counter_1|s_counterValue\(3) & (\DataPath|Counter_1|s_finish[3]~6_combout\ & (\DataPath|Counter_1|s_counterValue\(2) $ (!\DataPath|Counter_1|s_finish[2]~7_combout\)))) # 
-- (!\DataPath|Counter_1|s_counterValue\(3) & (!\DataPath|Counter_1|s_finish[3]~6_combout\ & (\DataPath|Counter_1|s_counterValue\(2) $ (!\DataPath|Counter_1|s_finish[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(3),
	datab => \DataPath|Counter_1|s_finish[3]~6_combout\,
	datac => \DataPath|Counter_1|s_counterValue\(2),
	datad => \DataPath|Counter_1|s_finish[2]~7_combout\,
	combout => \DataPath|Counter_1|done~1_combout\);

-- Location: LCCOMB_X74_Y36_N4
\DataPath|Counter_1|done~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|done~2_combout\ = (\DataPath|Counter_1|s_finish[6]~3_combout\ & (\DataPath|Counter_1|s_counterValue\(6) & (\DataPath|Counter_1|s_counterValue\(7) $ (!\DataPath|Counter_1|s_finish[7]~2_combout\)))) # 
-- (!\DataPath|Counter_1|s_finish[6]~3_combout\ & (!\DataPath|Counter_1|s_counterValue\(6) & (\DataPath|Counter_1|s_counterValue\(7) $ (!\DataPath|Counter_1|s_finish[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_finish[6]~3_combout\,
	datab => \DataPath|Counter_1|s_counterValue\(6),
	datac => \DataPath|Counter_1|s_counterValue\(7),
	datad => \DataPath|Counter_1|s_finish[7]~2_combout\,
	combout => \DataPath|Counter_1|done~2_combout\);

-- Location: LCCOMB_X76_Y36_N24
\DataPath|Counter_1|done~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|done~3_combout\ = (\DataPath|Counter_1|s_counterValue\(1) & (\DataPath|Counter_1|s_finish[1]~8_combout\ & (\DataPath|Counter_1|s_counterValue\(0) $ (!\DataPath|Counter_1|s_finish[0]~9_combout\)))) # 
-- (!\DataPath|Counter_1|s_counterValue\(1) & (!\DataPath|Counter_1|s_finish[1]~8_combout\ & (\DataPath|Counter_1|s_counterValue\(0) $ (!\DataPath|Counter_1|s_finish[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(1),
	datab => \DataPath|Counter_1|s_counterValue\(0),
	datac => \DataPath|Counter_1|s_finish[0]~9_combout\,
	datad => \DataPath|Counter_1|s_finish[1]~8_combout\,
	combout => \DataPath|Counter_1|done~3_combout\);

-- Location: LCCOMB_X75_Y36_N30
\DataPath|Counter_1|done~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|done~5_combout\ = (\DataPath|Counter_1|done~4_combout\ & (\DataPath|Counter_1|done~1_combout\ & (\DataPath|Counter_1|done~2_combout\ & \DataPath|Counter_1|done~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|done~4_combout\,
	datab => \DataPath|Counter_1|done~1_combout\,
	datac => \DataPath|Counter_1|done~2_combout\,
	datad => \DataPath|Counter_1|done~3_combout\,
	combout => \DataPath|Counter_1|done~5_combout\);

-- Location: LCCOMB_X74_Y36_N18
\DataPath|Counter_1|done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|done~0_combout\ = (\DataPath|Counter_1|s_counterValue\(4) & (\DataPath|Counter_1|s_finish[4]~5_combout\ & (\DataPath|Counter_1|s_counterValue\(5) $ (!\DataPath|Counter_1|s_finish[5]~4_combout\)))) # 
-- (!\DataPath|Counter_1|s_counterValue\(4) & (!\DataPath|Counter_1|s_finish[4]~5_combout\ & (\DataPath|Counter_1|s_counterValue\(5) $ (!\DataPath|Counter_1|s_finish[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_counterValue\(4),
	datab => \DataPath|Counter_1|s_counterValue\(5),
	datac => \DataPath|Counter_1|s_finish[5]~4_combout\,
	datad => \DataPath|Counter_1|s_finish[4]~5_combout\,
	combout => \DataPath|Counter_1|done~0_combout\);

-- Location: LCCOMB_X75_Y36_N28
\DataPath|Counter_1|done~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|done~6_combout\ = (\DataPath|Counter_1|done~5_combout\ & \DataPath|Counter_1|done~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Counter_1|done~5_combout\,
	datad => \DataPath|Counter_1|done~0_combout\,
	combout => \DataPath|Counter_1|done~6_combout\);

-- Location: LCCOMB_X75_Y36_N4
\DataPath|Counter_1|done~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_1|done~7_combout\ = (\DataPath|Counter_1|s_numberGo~2_combout\ & (!\DataPath|Counter_1|LessThan1~18_combout\ & ((\DataPath|Counter_1|done~q\) # (\DataPath|Counter_1|done~6_combout\)))) # (!\DataPath|Counter_1|s_numberGo~2_combout\ & 
-- (((\DataPath|Counter_1|done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|s_numberGo~2_combout\,
	datab => \DataPath|Counter_1|LessThan1~18_combout\,
	datac => \DataPath|Counter_1|done~q\,
	datad => \DataPath|Counter_1|done~6_combout\,
	combout => \DataPath|Counter_1|done~7_combout\);

-- Location: LCCOMB_X75_Y37_N20
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X75_Y36_N5
\DataPath|Counter_1|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_1|done~7_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => \ControlPath|pState.StandBy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_1|done~q\);

-- Location: LCCOMB_X114_Y37_N6
\ControlPath|stOut[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|stOut\(0) = ((!\ControlPath|pState.StandBy~q\ & !\ControlPath|pState.Ins_Val2~q\)) # (!\ControlPath|pState.Ins_Val1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ins_Val1~q\,
	datac => \ControlPath|pState.StandBy~q\,
	datad => \ControlPath|pState.Ins_Val2~q\,
	combout => \ControlPath|stOut\(0));

-- Location: LCCOMB_X114_Y37_N20
\ControlPath|stOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|stOut~0_combout\ = (\ControlPath|pState.StandBy~q\) # (!\ControlPath|pState.Ins_Val1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ins_Val1~q\,
	datac => \ControlPath|pState.StandBy~q\,
	combout => \ControlPath|stOut~0_combout\);

-- Location: LCCOMB_X114_Y37_N28
\ControlPath|En_intro\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|En_intro~combout\ = (\ControlPath|pState.Ins_Val2~q\) # (!\ControlPath|pState.Ins_Val1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ControlPath|pState.Ins_Val1~q\,
	datad => \ControlPath|pState.Ins_Val2~q\,
	combout => \ControlPath|En_intro~combout\);

-- Location: LCCOMB_X77_Y37_N24
\ControlPath|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlPath|Selector9~0_combout\ = (\ControlPath|pState.Visor~q\) # ((\DataPath|Counter_1|done~q\ & (\KEY[2]~input_o\ & \DataPath|Counter_1|s_numberGo~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_1|done~q\,
	datab => \KEY[2]~input_o\,
	datac => \ControlPath|pState.Visor~q\,
	datad => \DataPath|Counter_1|s_numberGo~2_combout\,
	combout => \ControlPath|Selector9~0_combout\);

-- Location: FF_X77_Y37_N25
\ControlPath|pState.Visor\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \ControlPath|Selector9~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlPath|pState.Visor~q\);

-- Location: LCCOMB_X79_Y38_N16
\DataPath|visor|s_addr[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|s_addr[0]~8_combout\ = \DataPath|visor|s_addr\(0) $ (VCC)
-- \DataPath|visor|s_addr[0]~9\ = CARRY(\DataPath|visor|s_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|s_addr\(0),
	datad => VCC,
	combout => \DataPath|visor|s_addr[0]~8_combout\,
	cout => \DataPath|visor|s_addr[0]~9\);

-- Location: LCCOMB_X79_Y38_N18
\DataPath|visor|s_addr[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|s_addr[1]~10_combout\ = (\DataPath|visor|s_addr\(1) & (!\DataPath|visor|s_addr[0]~9\)) # (!\DataPath|visor|s_addr\(1) & ((\DataPath|visor|s_addr[0]~9\) # (GND)))
-- \DataPath|visor|s_addr[1]~11\ = CARRY((!\DataPath|visor|s_addr[0]~9\) # (!\DataPath|visor|s_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|s_addr\(1),
	datad => VCC,
	cin => \DataPath|visor|s_addr[0]~9\,
	combout => \DataPath|visor|s_addr[1]~10_combout\,
	cout => \DataPath|visor|s_addr[1]~11\);

-- Location: FF_X79_Y38_N19
\DataPath|visor|s_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|s_addr[1]~10_combout\,
	sclr => \ControlPath|ALT_INV_pState.Visor~q\,
	ena => \DataPath|visor|s_addr[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|s_addr\(1));

-- Location: LCCOMB_X79_Y38_N20
\DataPath|visor|s_addr[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|s_addr[2]~12_combout\ = (\DataPath|visor|s_addr\(2) & (\DataPath|visor|s_addr[1]~11\ $ (GND))) # (!\DataPath|visor|s_addr\(2) & (!\DataPath|visor|s_addr[1]~11\ & VCC))
-- \DataPath|visor|s_addr[2]~13\ = CARRY((\DataPath|visor|s_addr\(2) & !\DataPath|visor|s_addr[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|s_addr\(2),
	datad => VCC,
	cin => \DataPath|visor|s_addr[1]~11\,
	combout => \DataPath|visor|s_addr[2]~12_combout\,
	cout => \DataPath|visor|s_addr[2]~13\);

-- Location: FF_X79_Y38_N21
\DataPath|visor|s_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|s_addr[2]~12_combout\,
	sclr => \ControlPath|ALT_INV_pState.Visor~q\,
	ena => \DataPath|visor|s_addr[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|s_addr\(2));

-- Location: LCCOMB_X79_Y38_N22
\DataPath|visor|s_addr[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|s_addr[3]~14_combout\ = (\DataPath|visor|s_addr\(3) & (!\DataPath|visor|s_addr[2]~13\)) # (!\DataPath|visor|s_addr\(3) & ((\DataPath|visor|s_addr[2]~13\) # (GND)))
-- \DataPath|visor|s_addr[3]~15\ = CARRY((!\DataPath|visor|s_addr[2]~13\) # (!\DataPath|visor|s_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|s_addr\(3),
	datad => VCC,
	cin => \DataPath|visor|s_addr[2]~13\,
	combout => \DataPath|visor|s_addr[3]~14_combout\,
	cout => \DataPath|visor|s_addr[3]~15\);

-- Location: FF_X79_Y38_N23
\DataPath|visor|s_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|s_addr[3]~14_combout\,
	sclr => \ControlPath|ALT_INV_pState.Visor~q\,
	ena => \DataPath|visor|s_addr[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|s_addr\(3));

-- Location: LCCOMB_X79_Y38_N24
\DataPath|visor|s_addr[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|s_addr[4]~17_combout\ = (\DataPath|visor|s_addr\(4) & (\DataPath|visor|s_addr[3]~15\ $ (GND))) # (!\DataPath|visor|s_addr\(4) & (!\DataPath|visor|s_addr[3]~15\ & VCC))
-- \DataPath|visor|s_addr[4]~18\ = CARRY((\DataPath|visor|s_addr\(4) & !\DataPath|visor|s_addr[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|s_addr\(4),
	datad => VCC,
	cin => \DataPath|visor|s_addr[3]~15\,
	combout => \DataPath|visor|s_addr[4]~17_combout\,
	cout => \DataPath|visor|s_addr[4]~18\);

-- Location: FF_X79_Y38_N25
\DataPath|visor|s_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|s_addr[4]~17_combout\,
	sclr => \ControlPath|ALT_INV_pState.Visor~q\,
	ena => \DataPath|visor|s_addr[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|s_addr\(4));

-- Location: LCCOMB_X79_Y38_N26
\DataPath|visor|s_addr[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|s_addr[5]~19_combout\ = (\DataPath|visor|s_addr\(5) & (!\DataPath|visor|s_addr[4]~18\)) # (!\DataPath|visor|s_addr\(5) & ((\DataPath|visor|s_addr[4]~18\) # (GND)))
-- \DataPath|visor|s_addr[5]~20\ = CARRY((!\DataPath|visor|s_addr[4]~18\) # (!\DataPath|visor|s_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|s_addr\(5),
	datad => VCC,
	cin => \DataPath|visor|s_addr[4]~18\,
	combout => \DataPath|visor|s_addr[5]~19_combout\,
	cout => \DataPath|visor|s_addr[5]~20\);

-- Location: FF_X79_Y38_N27
\DataPath|visor|s_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|s_addr[5]~19_combout\,
	sclr => \ControlPath|ALT_INV_pState.Visor~q\,
	ena => \DataPath|visor|s_addr[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|s_addr\(5));

-- Location: LCCOMB_X79_Y38_N28
\DataPath|visor|s_addr[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|s_addr[6]~21_combout\ = (\DataPath|visor|s_addr\(6) & (\DataPath|visor|s_addr[5]~20\ $ (GND))) # (!\DataPath|visor|s_addr\(6) & (!\DataPath|visor|s_addr[5]~20\ & VCC))
-- \DataPath|visor|s_addr[6]~22\ = CARRY((\DataPath|visor|s_addr\(6) & !\DataPath|visor|s_addr[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|s_addr\(6),
	datad => VCC,
	cin => \DataPath|visor|s_addr[5]~20\,
	combout => \DataPath|visor|s_addr[6]~21_combout\,
	cout => \DataPath|visor|s_addr[6]~22\);

-- Location: FF_X79_Y38_N29
\DataPath|visor|s_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|s_addr[6]~21_combout\,
	sclr => \ControlPath|ALT_INV_pState.Visor~q\,
	ena => \DataPath|visor|s_addr[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|s_addr\(6));

-- Location: LCCOMB_X79_Y38_N30
\DataPath|visor|s_addr[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|s_addr[7]~23_combout\ = \DataPath|visor|s_addr\(7) $ (\DataPath|visor|s_addr[6]~22\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|s_addr\(7),
	cin => \DataPath|visor|s_addr[6]~22\,
	combout => \DataPath|visor|s_addr[7]~23_combout\);

-- Location: FF_X79_Y38_N31
\DataPath|visor|s_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|s_addr[7]~23_combout\,
	sclr => \ControlPath|ALT_INV_pState.Visor~q\,
	ena => \DataPath|visor|s_addr[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|s_addr\(7));

-- Location: LCCOMB_X81_Y38_N4
\DataPath|Counter_Ram|s_counterValue[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_Ram|s_counterValue[0]~8_combout\ = \DataPath|Counter_Ram|s_counterValue\(0) $ (VCC)
-- \DataPath|Counter_Ram|s_counterValue[0]~9\ = CARRY(\DataPath|Counter_Ram|s_counterValue\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_Ram|s_counterValue\(0),
	datad => VCC,
	combout => \DataPath|Counter_Ram|s_counterValue[0]~8_combout\,
	cout => \DataPath|Counter_Ram|s_counterValue[0]~9\);

-- Location: LCCOMB_X81_Y38_N30
\DataPath|Counter_Ram|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_Ram|LessThan0~0_combout\ = (((!\DataPath|Counter_Ram|s_counterValue\(1)) # (!\DataPath|Counter_Ram|s_counterValue\(2))) # (!\DataPath|Counter_Ram|s_counterValue\(0))) # (!\DataPath|Counter_Ram|s_counterValue\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_Ram|s_counterValue\(3),
	datab => \DataPath|Counter_Ram|s_counterValue\(0),
	datac => \DataPath|Counter_Ram|s_counterValue\(2),
	datad => \DataPath|Counter_Ram|s_counterValue\(1),
	combout => \DataPath|Counter_Ram|LessThan0~0_combout\);

-- Location: LCCOMB_X81_Y38_N24
\DataPath|Counter_Ram|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_Ram|LessThan0~1_combout\ = (((!\DataPath|Counter_Ram|s_counterValue\(4)) # (!\DataPath|Counter_Ram|s_counterValue\(5))) # (!\DataPath|Counter_Ram|s_counterValue\(7))) # (!\DataPath|Counter_Ram|s_counterValue\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_Ram|s_counterValue\(6),
	datab => \DataPath|Counter_Ram|s_counterValue\(7),
	datac => \DataPath|Counter_Ram|s_counterValue\(5),
	datad => \DataPath|Counter_Ram|s_counterValue\(4),
	combout => \DataPath|Counter_Ram|LessThan0~1_combout\);

-- Location: LCCOMB_X81_Y38_N26
\DataPath|Counter_Ram|s_wait~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_Ram|s_wait~0_combout\ = (\DataPath|Ram|done~q\ & ((\DataPath|Counter_Ram|LessThan0~0_combout\) # ((\DataPath|Counter_Ram|LessThan0~1_combout\) # (\DataPath|Counter_Ram|s_wait~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_Ram|LessThan0~0_combout\,
	datab => \DataPath|Counter_Ram|LessThan0~1_combout\,
	datac => \DataPath|Counter_Ram|s_wait~q\,
	datad => \DataPath|Ram|done~q\,
	combout => \DataPath|Counter_Ram|s_wait~0_combout\);

-- Location: FF_X81_Y38_N27
\DataPath|Counter_Ram|s_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_Ram|s_wait~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_Ram|s_wait~q\);

-- Location: LCCOMB_X81_Y38_N20
\DataPath|Counter_Ram|s_counterValue[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_Ram|s_counterValue[7]~16_combout\ = (\DataPath|Counter_Ram|s_wait~q\) # (!\DataPath|Ram|done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_Ram|s_wait~q\,
	datac => \DataPath|Ram|done~q\,
	combout => \DataPath|Counter_Ram|s_counterValue[7]~16_combout\);

-- Location: LCCOMB_X81_Y38_N2
\DataPath|Counter_Ram|s_counterValue[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_Ram|s_counterValue[7]~17_combout\ = ((!\DataPath|Counter_Ram|s_counterValue[7]~16_combout\ & ((\DataPath|Counter_Ram|LessThan0~1_combout\) # (\DataPath|Counter_Ram|LessThan0~0_combout\)))) # (!\KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_Ram|s_counterValue[7]~16_combout\,
	datab => \DataPath|Counter_Ram|LessThan0~1_combout\,
	datac => \DataPath|Counter_Ram|LessThan0~0_combout\,
	datad => \KEY[0]~input_o\,
	combout => \DataPath|Counter_Ram|s_counterValue[7]~17_combout\);

-- Location: FF_X81_Y38_N5
\DataPath|Counter_Ram|s_counterValue[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_Ram|s_counterValue[0]~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_Ram|s_counterValue[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_Ram|s_counterValue\(0));

-- Location: LCCOMB_X81_Y38_N6
\DataPath|Counter_Ram|s_counterValue[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_Ram|s_counterValue[1]~10_combout\ = (\DataPath|Counter_Ram|s_counterValue\(1) & (!\DataPath|Counter_Ram|s_counterValue[0]~9\)) # (!\DataPath|Counter_Ram|s_counterValue\(1) & ((\DataPath|Counter_Ram|s_counterValue[0]~9\) # (GND)))
-- \DataPath|Counter_Ram|s_counterValue[1]~11\ = CARRY((!\DataPath|Counter_Ram|s_counterValue[0]~9\) # (!\DataPath|Counter_Ram|s_counterValue\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_Ram|s_counterValue\(1),
	datad => VCC,
	cin => \DataPath|Counter_Ram|s_counterValue[0]~9\,
	combout => \DataPath|Counter_Ram|s_counterValue[1]~10_combout\,
	cout => \DataPath|Counter_Ram|s_counterValue[1]~11\);

-- Location: FF_X81_Y38_N7
\DataPath|Counter_Ram|s_counterValue[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_Ram|s_counterValue[1]~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_Ram|s_counterValue[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_Ram|s_counterValue\(1));

-- Location: LCCOMB_X81_Y38_N8
\DataPath|Counter_Ram|s_counterValue[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_Ram|s_counterValue[2]~12_combout\ = (\DataPath|Counter_Ram|s_counterValue\(2) & (\DataPath|Counter_Ram|s_counterValue[1]~11\ $ (GND))) # (!\DataPath|Counter_Ram|s_counterValue\(2) & (!\DataPath|Counter_Ram|s_counterValue[1]~11\ & VCC))
-- \DataPath|Counter_Ram|s_counterValue[2]~13\ = CARRY((\DataPath|Counter_Ram|s_counterValue\(2) & !\DataPath|Counter_Ram|s_counterValue[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_Ram|s_counterValue\(2),
	datad => VCC,
	cin => \DataPath|Counter_Ram|s_counterValue[1]~11\,
	combout => \DataPath|Counter_Ram|s_counterValue[2]~12_combout\,
	cout => \DataPath|Counter_Ram|s_counterValue[2]~13\);

-- Location: FF_X81_Y38_N9
\DataPath|Counter_Ram|s_counterValue[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_Ram|s_counterValue[2]~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_Ram|s_counterValue[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_Ram|s_counterValue\(2));

-- Location: LCCOMB_X81_Y38_N10
\DataPath|Counter_Ram|s_counterValue[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_Ram|s_counterValue[3]~14_combout\ = (\DataPath|Counter_Ram|s_counterValue\(3) & (!\DataPath|Counter_Ram|s_counterValue[2]~13\)) # (!\DataPath|Counter_Ram|s_counterValue\(3) & ((\DataPath|Counter_Ram|s_counterValue[2]~13\) # (GND)))
-- \DataPath|Counter_Ram|s_counterValue[3]~15\ = CARRY((!\DataPath|Counter_Ram|s_counterValue[2]~13\) # (!\DataPath|Counter_Ram|s_counterValue\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_Ram|s_counterValue\(3),
	datad => VCC,
	cin => \DataPath|Counter_Ram|s_counterValue[2]~13\,
	combout => \DataPath|Counter_Ram|s_counterValue[3]~14_combout\,
	cout => \DataPath|Counter_Ram|s_counterValue[3]~15\);

-- Location: FF_X81_Y38_N11
\DataPath|Counter_Ram|s_counterValue[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_Ram|s_counterValue[3]~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_Ram|s_counterValue[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_Ram|s_counterValue\(3));

-- Location: LCCOMB_X81_Y38_N12
\DataPath|Counter_Ram|s_counterValue[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_Ram|s_counterValue[4]~18_combout\ = (\DataPath|Counter_Ram|s_counterValue\(4) & (\DataPath|Counter_Ram|s_counterValue[3]~15\ $ (GND))) # (!\DataPath|Counter_Ram|s_counterValue\(4) & (!\DataPath|Counter_Ram|s_counterValue[3]~15\ & VCC))
-- \DataPath|Counter_Ram|s_counterValue[4]~19\ = CARRY((\DataPath|Counter_Ram|s_counterValue\(4) & !\DataPath|Counter_Ram|s_counterValue[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_Ram|s_counterValue\(4),
	datad => VCC,
	cin => \DataPath|Counter_Ram|s_counterValue[3]~15\,
	combout => \DataPath|Counter_Ram|s_counterValue[4]~18_combout\,
	cout => \DataPath|Counter_Ram|s_counterValue[4]~19\);

-- Location: FF_X81_Y38_N13
\DataPath|Counter_Ram|s_counterValue[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_Ram|s_counterValue[4]~18_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_Ram|s_counterValue[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_Ram|s_counterValue\(4));

-- Location: LCCOMB_X81_Y38_N14
\DataPath|Counter_Ram|s_counterValue[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_Ram|s_counterValue[5]~20_combout\ = (\DataPath|Counter_Ram|s_counterValue\(5) & (!\DataPath|Counter_Ram|s_counterValue[4]~19\)) # (!\DataPath|Counter_Ram|s_counterValue\(5) & ((\DataPath|Counter_Ram|s_counterValue[4]~19\) # (GND)))
-- \DataPath|Counter_Ram|s_counterValue[5]~21\ = CARRY((!\DataPath|Counter_Ram|s_counterValue[4]~19\) # (!\DataPath|Counter_Ram|s_counterValue\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_Ram|s_counterValue\(5),
	datad => VCC,
	cin => \DataPath|Counter_Ram|s_counterValue[4]~19\,
	combout => \DataPath|Counter_Ram|s_counterValue[5]~20_combout\,
	cout => \DataPath|Counter_Ram|s_counterValue[5]~21\);

-- Location: FF_X81_Y38_N15
\DataPath|Counter_Ram|s_counterValue[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_Ram|s_counterValue[5]~20_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_Ram|s_counterValue[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_Ram|s_counterValue\(5));

-- Location: LCCOMB_X81_Y38_N16
\DataPath|Counter_Ram|s_counterValue[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_Ram|s_counterValue[6]~22_combout\ = (\DataPath|Counter_Ram|s_counterValue\(6) & (\DataPath|Counter_Ram|s_counterValue[5]~21\ $ (GND))) # (!\DataPath|Counter_Ram|s_counterValue\(6) & (!\DataPath|Counter_Ram|s_counterValue[5]~21\ & VCC))
-- \DataPath|Counter_Ram|s_counterValue[6]~23\ = CARRY((\DataPath|Counter_Ram|s_counterValue\(6) & !\DataPath|Counter_Ram|s_counterValue[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_Ram|s_counterValue\(6),
	datad => VCC,
	cin => \DataPath|Counter_Ram|s_counterValue[5]~21\,
	combout => \DataPath|Counter_Ram|s_counterValue[6]~22_combout\,
	cout => \DataPath|Counter_Ram|s_counterValue[6]~23\);

-- Location: FF_X81_Y38_N17
\DataPath|Counter_Ram|s_counterValue[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_Ram|s_counterValue[6]~22_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_Ram|s_counterValue[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_Ram|s_counterValue\(6));

-- Location: LCCOMB_X81_Y38_N18
\DataPath|Counter_Ram|s_counterValue[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Counter_Ram|s_counterValue[7]~24_combout\ = \DataPath|Counter_Ram|s_counterValue[6]~23\ $ (\DataPath|Counter_Ram|s_counterValue\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_Ram|s_counterValue\(7),
	cin => \DataPath|Counter_Ram|s_counterValue[6]~23\,
	combout => \DataPath|Counter_Ram|s_counterValue[7]~24_combout\);

-- Location: FF_X81_Y38_N19
\DataPath|Counter_Ram|s_counterValue[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Counter_Ram|s_counterValue[7]~24_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \DataPath|Counter_Ram|s_counterValue[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Counter_Ram|s_counterValue\(7));

-- Location: LCCOMB_X80_Y38_N4
\DataPath|visor|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|Add0~0_combout\ = \DataPath|Counter_Ram|s_counterValue\(0) $ (VCC)
-- \DataPath|visor|Add0~1\ = CARRY(\DataPath|Counter_Ram|s_counterValue\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_Ram|s_counterValue\(0),
	datad => VCC,
	combout => \DataPath|visor|Add0~0_combout\,
	cout => \DataPath|visor|Add0~1\);

-- Location: LCCOMB_X80_Y38_N6
\DataPath|visor|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|Add0~2_combout\ = (\DataPath|Counter_Ram|s_counterValue\(1) & (\DataPath|visor|Add0~1\ & VCC)) # (!\DataPath|Counter_Ram|s_counterValue\(1) & (!\DataPath|visor|Add0~1\))
-- \DataPath|visor|Add0~3\ = CARRY((!\DataPath|Counter_Ram|s_counterValue\(1) & !\DataPath|visor|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Counter_Ram|s_counterValue\(1),
	datad => VCC,
	cin => \DataPath|visor|Add0~1\,
	combout => \DataPath|visor|Add0~2_combout\,
	cout => \DataPath|visor|Add0~3\);

-- Location: LCCOMB_X80_Y38_N8
\DataPath|visor|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|Add0~4_combout\ = (\DataPath|Counter_Ram|s_counterValue\(2) & ((GND) # (!\DataPath|visor|Add0~3\))) # (!\DataPath|Counter_Ram|s_counterValue\(2) & (\DataPath|visor|Add0~3\ $ (GND)))
-- \DataPath|visor|Add0~5\ = CARRY((\DataPath|Counter_Ram|s_counterValue\(2)) # (!\DataPath|visor|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_Ram|s_counterValue\(2),
	datad => VCC,
	cin => \DataPath|visor|Add0~3\,
	combout => \DataPath|visor|Add0~4_combout\,
	cout => \DataPath|visor|Add0~5\);

-- Location: LCCOMB_X80_Y38_N10
\DataPath|visor|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|Add0~6_combout\ = (\DataPath|Counter_Ram|s_counterValue\(3) & (\DataPath|visor|Add0~5\ & VCC)) # (!\DataPath|Counter_Ram|s_counterValue\(3) & (!\DataPath|visor|Add0~5\))
-- \DataPath|visor|Add0~7\ = CARRY((!\DataPath|Counter_Ram|s_counterValue\(3) & !\DataPath|visor|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_Ram|s_counterValue\(3),
	datad => VCC,
	cin => \DataPath|visor|Add0~5\,
	combout => \DataPath|visor|Add0~6_combout\,
	cout => \DataPath|visor|Add0~7\);

-- Location: LCCOMB_X80_Y38_N12
\DataPath|visor|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|Add0~8_combout\ = (\DataPath|Counter_Ram|s_counterValue\(4) & ((GND) # (!\DataPath|visor|Add0~7\))) # (!\DataPath|Counter_Ram|s_counterValue\(4) & (\DataPath|visor|Add0~7\ $ (GND)))
-- \DataPath|visor|Add0~9\ = CARRY((\DataPath|Counter_Ram|s_counterValue\(4)) # (!\DataPath|visor|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_Ram|s_counterValue\(4),
	datad => VCC,
	cin => \DataPath|visor|Add0~7\,
	combout => \DataPath|visor|Add0~8_combout\,
	cout => \DataPath|visor|Add0~9\);

-- Location: LCCOMB_X80_Y38_N14
\DataPath|visor|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|Add0~10_combout\ = (\DataPath|Counter_Ram|s_counterValue\(5) & (\DataPath|visor|Add0~9\ & VCC)) # (!\DataPath|Counter_Ram|s_counterValue\(5) & (!\DataPath|visor|Add0~9\))
-- \DataPath|visor|Add0~11\ = CARRY((!\DataPath|Counter_Ram|s_counterValue\(5) & !\DataPath|visor|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_Ram|s_counterValue\(5),
	datad => VCC,
	cin => \DataPath|visor|Add0~9\,
	combout => \DataPath|visor|Add0~10_combout\,
	cout => \DataPath|visor|Add0~11\);

-- Location: LCCOMB_X80_Y38_N16
\DataPath|visor|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|Add0~12_combout\ = (\DataPath|Counter_Ram|s_counterValue\(6) & ((GND) # (!\DataPath|visor|Add0~11\))) # (!\DataPath|Counter_Ram|s_counterValue\(6) & (\DataPath|visor|Add0~11\ $ (GND)))
-- \DataPath|visor|Add0~13\ = CARRY((\DataPath|Counter_Ram|s_counterValue\(6)) # (!\DataPath|visor|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Counter_Ram|s_counterValue\(6),
	datad => VCC,
	cin => \DataPath|visor|Add0~11\,
	combout => \DataPath|visor|Add0~12_combout\,
	cout => \DataPath|visor|Add0~13\);

-- Location: LCCOMB_X80_Y38_N18
\DataPath|visor|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|Add0~14_combout\ = \DataPath|visor|Add0~13\ $ (!\DataPath|Counter_Ram|s_counterValue\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_Ram|s_counterValue\(7),
	cin => \DataPath|visor|Add0~13\,
	combout => \DataPath|visor|Add0~14_combout\);

-- Location: LCCOMB_X79_Y38_N0
\DataPath|visor|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan0~1_cout\ = CARRY((\DataPath|visor|Add0~0_combout\ & !\DataPath|visor|s_addr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|Add0~0_combout\,
	datab => \DataPath|visor|s_addr\(0),
	datad => VCC,
	cout => \DataPath|visor|LessThan0~1_cout\);

-- Location: LCCOMB_X79_Y38_N2
\DataPath|visor|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan0~3_cout\ = CARRY((\DataPath|visor|Add0~2_combout\ & (\DataPath|visor|s_addr\(1) & !\DataPath|visor|LessThan0~1_cout\)) # (!\DataPath|visor|Add0~2_combout\ & ((\DataPath|visor|s_addr\(1)) # (!\DataPath|visor|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|Add0~2_combout\,
	datab => \DataPath|visor|s_addr\(1),
	datad => VCC,
	cin => \DataPath|visor|LessThan0~1_cout\,
	cout => \DataPath|visor|LessThan0~3_cout\);

-- Location: LCCOMB_X79_Y38_N4
\DataPath|visor|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan0~5_cout\ = CARRY((\DataPath|visor|Add0~4_combout\ & ((!\DataPath|visor|LessThan0~3_cout\) # (!\DataPath|visor|s_addr\(2)))) # (!\DataPath|visor|Add0~4_combout\ & (!\DataPath|visor|s_addr\(2) & !\DataPath|visor|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|Add0~4_combout\,
	datab => \DataPath|visor|s_addr\(2),
	datad => VCC,
	cin => \DataPath|visor|LessThan0~3_cout\,
	cout => \DataPath|visor|LessThan0~5_cout\);

-- Location: LCCOMB_X79_Y38_N6
\DataPath|visor|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan0~7_cout\ = CARRY((\DataPath|visor|s_addr\(3) & ((!\DataPath|visor|LessThan0~5_cout\) # (!\DataPath|visor|Add0~6_combout\))) # (!\DataPath|visor|s_addr\(3) & (!\DataPath|visor|Add0~6_combout\ & !\DataPath|visor|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|s_addr\(3),
	datab => \DataPath|visor|Add0~6_combout\,
	datad => VCC,
	cin => \DataPath|visor|LessThan0~5_cout\,
	cout => \DataPath|visor|LessThan0~7_cout\);

-- Location: LCCOMB_X79_Y38_N8
\DataPath|visor|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan0~9_cout\ = CARRY((\DataPath|visor|Add0~8_combout\ & ((!\DataPath|visor|LessThan0~7_cout\) # (!\DataPath|visor|s_addr\(4)))) # (!\DataPath|visor|Add0~8_combout\ & (!\DataPath|visor|s_addr\(4) & !\DataPath|visor|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|Add0~8_combout\,
	datab => \DataPath|visor|s_addr\(4),
	datad => VCC,
	cin => \DataPath|visor|LessThan0~7_cout\,
	cout => \DataPath|visor|LessThan0~9_cout\);

-- Location: LCCOMB_X79_Y38_N10
\DataPath|visor|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan0~11_cout\ = CARRY((\DataPath|visor|s_addr\(5) & ((!\DataPath|visor|LessThan0~9_cout\) # (!\DataPath|visor|Add0~10_combout\))) # (!\DataPath|visor|s_addr\(5) & (!\DataPath|visor|Add0~10_combout\ & 
-- !\DataPath|visor|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|s_addr\(5),
	datab => \DataPath|visor|Add0~10_combout\,
	datad => VCC,
	cin => \DataPath|visor|LessThan0~9_cout\,
	cout => \DataPath|visor|LessThan0~11_cout\);

-- Location: LCCOMB_X79_Y38_N12
\DataPath|visor|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan0~13_cout\ = CARRY((\DataPath|visor|Add0~12_combout\ & ((!\DataPath|visor|LessThan0~11_cout\) # (!\DataPath|visor|s_addr\(6)))) # (!\DataPath|visor|Add0~12_combout\ & (!\DataPath|visor|s_addr\(6) & 
-- !\DataPath|visor|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|Add0~12_combout\,
	datab => \DataPath|visor|s_addr\(6),
	datad => VCC,
	cin => \DataPath|visor|LessThan0~11_cout\,
	cout => \DataPath|visor|LessThan0~13_cout\);

-- Location: LCCOMB_X79_Y38_N14
\DataPath|visor|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan0~14_combout\ = (\DataPath|visor|s_addr\(7) & (\DataPath|visor|LessThan0~13_cout\ & \DataPath|visor|Add0~14_combout\)) # (!\DataPath|visor|s_addr\(7) & ((\DataPath|visor|LessThan0~13_cout\) # (\DataPath|visor|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|s_addr\(7),
	datad => \DataPath|visor|Add0~14_combout\,
	cin => \DataPath|visor|LessThan0~13_cout\,
	combout => \DataPath|visor|LessThan0~14_combout\);

-- Location: LCCOMB_X83_Y35_N6
\DataPath|visor|count[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[0]~26_combout\ = \DataPath|visor|count\(0) $ (VCC)
-- \DataPath|visor|count[0]~27\ = CARRY(\DataPath|visor|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(0),
	datad => VCC,
	combout => \DataPath|visor|count[0]~26_combout\,
	cout => \DataPath|visor|count[0]~27\);

-- Location: LCCOMB_X82_Y34_N0
\DataPath|visor|count[0]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[0]~38_combout\ = (!\ControlPath|pState.Visor~q\) # (!\DataPath|visor|LessThan1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|LessThan1~8_combout\,
	datac => \ControlPath|pState.Visor~q\,
	combout => \DataPath|visor|count[0]~38_combout\);

-- Location: LCCOMB_X80_Y36_N24
\DataPath|visor|count[0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[0]~39_combout\ = (\DataPath|visor|LessThan0~14_combout\) # (!\ControlPath|pState.Visor~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Visor~q\,
	datad => \DataPath|visor|LessThan0~14_combout\,
	combout => \DataPath|visor|count[0]~39_combout\);

-- Location: FF_X83_Y35_N7
\DataPath|visor|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[0]~26_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(0));

-- Location: LCCOMB_X83_Y35_N8
\DataPath|visor|count[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[1]~28_combout\ = (\DataPath|visor|count\(1) & (!\DataPath|visor|count[0]~27\)) # (!\DataPath|visor|count\(1) & ((\DataPath|visor|count[0]~27\) # (GND)))
-- \DataPath|visor|count[1]~29\ = CARRY((!\DataPath|visor|count[0]~27\) # (!\DataPath|visor|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(1),
	datad => VCC,
	cin => \DataPath|visor|count[0]~27\,
	combout => \DataPath|visor|count[1]~28_combout\,
	cout => \DataPath|visor|count[1]~29\);

-- Location: FF_X83_Y35_N9
\DataPath|visor|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[1]~28_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(1));

-- Location: LCCOMB_X83_Y35_N10
\DataPath|visor|count[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[2]~30_combout\ = (\DataPath|visor|count\(2) & (\DataPath|visor|count[1]~29\ $ (GND))) # (!\DataPath|visor|count\(2) & (!\DataPath|visor|count[1]~29\ & VCC))
-- \DataPath|visor|count[2]~31\ = CARRY((\DataPath|visor|count\(2) & !\DataPath|visor|count[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(2),
	datad => VCC,
	cin => \DataPath|visor|count[1]~29\,
	combout => \DataPath|visor|count[2]~30_combout\,
	cout => \DataPath|visor|count[2]~31\);

-- Location: FF_X83_Y35_N11
\DataPath|visor|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[2]~30_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(2));

-- Location: LCCOMB_X83_Y35_N12
\DataPath|visor|count[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[3]~32_combout\ = (\DataPath|visor|count\(3) & (!\DataPath|visor|count[2]~31\)) # (!\DataPath|visor|count\(3) & ((\DataPath|visor|count[2]~31\) # (GND)))
-- \DataPath|visor|count[3]~33\ = CARRY((!\DataPath|visor|count[2]~31\) # (!\DataPath|visor|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(3),
	datad => VCC,
	cin => \DataPath|visor|count[2]~31\,
	combout => \DataPath|visor|count[3]~32_combout\,
	cout => \DataPath|visor|count[3]~33\);

-- Location: FF_X83_Y35_N13
\DataPath|visor|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[3]~32_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(3));

-- Location: LCCOMB_X83_Y35_N4
\DataPath|visor|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan1~2_combout\ = ((!\DataPath|visor|count\(2) & (!\DataPath|visor|count\(1) & !\DataPath|visor|count\(0)))) # (!\DataPath|visor|count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(2),
	datab => \DataPath|visor|count\(3),
	datac => \DataPath|visor|count\(1),
	datad => \DataPath|visor|count\(0),
	combout => \DataPath|visor|LessThan1~2_combout\);

-- Location: LCCOMB_X83_Y35_N14
\DataPath|visor|count[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[4]~34_combout\ = (\DataPath|visor|count\(4) & (\DataPath|visor|count[3]~33\ $ (GND))) # (!\DataPath|visor|count\(4) & (!\DataPath|visor|count[3]~33\ & VCC))
-- \DataPath|visor|count[4]~35\ = CARRY((\DataPath|visor|count\(4) & !\DataPath|visor|count[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(4),
	datad => VCC,
	cin => \DataPath|visor|count[3]~33\,
	combout => \DataPath|visor|count[4]~34_combout\,
	cout => \DataPath|visor|count[4]~35\);

-- Location: FF_X83_Y35_N15
\DataPath|visor|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[4]~34_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(4));

-- Location: LCCOMB_X83_Y35_N16
\DataPath|visor|count[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[5]~36_combout\ = (\DataPath|visor|count\(5) & (!\DataPath|visor|count[4]~35\)) # (!\DataPath|visor|count\(5) & ((\DataPath|visor|count[4]~35\) # (GND)))
-- \DataPath|visor|count[5]~37\ = CARRY((!\DataPath|visor|count[4]~35\) # (!\DataPath|visor|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(5),
	datad => VCC,
	cin => \DataPath|visor|count[4]~35\,
	combout => \DataPath|visor|count[5]~36_combout\,
	cout => \DataPath|visor|count[5]~37\);

-- Location: FF_X83_Y35_N17
\DataPath|visor|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[5]~36_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(5));

-- Location: LCCOMB_X83_Y35_N18
\DataPath|visor|count[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[6]~40_combout\ = (\DataPath|visor|count\(6) & (\DataPath|visor|count[5]~37\ $ (GND))) # (!\DataPath|visor|count\(6) & (!\DataPath|visor|count[5]~37\ & VCC))
-- \DataPath|visor|count[6]~41\ = CARRY((\DataPath|visor|count\(6) & !\DataPath|visor|count[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(6),
	datad => VCC,
	cin => \DataPath|visor|count[5]~37\,
	combout => \DataPath|visor|count[6]~40_combout\,
	cout => \DataPath|visor|count[6]~41\);

-- Location: FF_X83_Y35_N19
\DataPath|visor|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[6]~40_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(6));

-- Location: LCCOMB_X83_Y35_N20
\DataPath|visor|count[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[7]~42_combout\ = (\DataPath|visor|count\(7) & (!\DataPath|visor|count[6]~41\)) # (!\DataPath|visor|count\(7) & ((\DataPath|visor|count[6]~41\) # (GND)))
-- \DataPath|visor|count[7]~43\ = CARRY((!\DataPath|visor|count[6]~41\) # (!\DataPath|visor|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(7),
	datad => VCC,
	cin => \DataPath|visor|count[6]~41\,
	combout => \DataPath|visor|count[7]~42_combout\,
	cout => \DataPath|visor|count[7]~43\);

-- Location: FF_X83_Y35_N21
\DataPath|visor|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[7]~42_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(7));

-- Location: LCCOMB_X83_Y35_N22
\DataPath|visor|count[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[8]~44_combout\ = (\DataPath|visor|count\(8) & (\DataPath|visor|count[7]~43\ $ (GND))) # (!\DataPath|visor|count\(8) & (!\DataPath|visor|count[7]~43\ & VCC))
-- \DataPath|visor|count[8]~45\ = CARRY((\DataPath|visor|count\(8) & !\DataPath|visor|count[7]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(8),
	datad => VCC,
	cin => \DataPath|visor|count[7]~43\,
	combout => \DataPath|visor|count[8]~44_combout\,
	cout => \DataPath|visor|count[8]~45\);

-- Location: FF_X83_Y35_N23
\DataPath|visor|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[8]~44_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(8));

-- Location: LCCOMB_X83_Y35_N0
\DataPath|visor|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan1~0_combout\ = (!\DataPath|visor|count\(7) & (!\DataPath|visor|count\(6) & (!\DataPath|visor|count\(8) & !\DataPath|visor|count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(7),
	datab => \DataPath|visor|count\(6),
	datac => \DataPath|visor|count\(8),
	datad => \DataPath|visor|count\(5),
	combout => \DataPath|visor|LessThan1~0_combout\);

-- Location: LCCOMB_X83_Y35_N24
\DataPath|visor|count[9]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[9]~46_combout\ = (\DataPath|visor|count\(9) & (!\DataPath|visor|count[8]~45\)) # (!\DataPath|visor|count\(9) & ((\DataPath|visor|count[8]~45\) # (GND)))
-- \DataPath|visor|count[9]~47\ = CARRY((!\DataPath|visor|count[8]~45\) # (!\DataPath|visor|count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(9),
	datad => VCC,
	cin => \DataPath|visor|count[8]~45\,
	combout => \DataPath|visor|count[9]~46_combout\,
	cout => \DataPath|visor|count[9]~47\);

-- Location: FF_X83_Y35_N25
\DataPath|visor|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[9]~46_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(9));

-- Location: LCCOMB_X83_Y35_N26
\DataPath|visor|count[10]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[10]~48_combout\ = (\DataPath|visor|count\(10) & (\DataPath|visor|count[9]~47\ $ (GND))) # (!\DataPath|visor|count\(10) & (!\DataPath|visor|count[9]~47\ & VCC))
-- \DataPath|visor|count[10]~49\ = CARRY((\DataPath|visor|count\(10) & !\DataPath|visor|count[9]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(10),
	datad => VCC,
	cin => \DataPath|visor|count[9]~47\,
	combout => \DataPath|visor|count[10]~48_combout\,
	cout => \DataPath|visor|count[10]~49\);

-- Location: FF_X83_Y35_N27
\DataPath|visor|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[10]~48_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(10));

-- Location: LCCOMB_X83_Y35_N28
\DataPath|visor|count[11]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[11]~50_combout\ = (\DataPath|visor|count\(11) & (!\DataPath|visor|count[10]~49\)) # (!\DataPath|visor|count\(11) & ((\DataPath|visor|count[10]~49\) # (GND)))
-- \DataPath|visor|count[11]~51\ = CARRY((!\DataPath|visor|count[10]~49\) # (!\DataPath|visor|count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(11),
	datad => VCC,
	cin => \DataPath|visor|count[10]~49\,
	combout => \DataPath|visor|count[11]~50_combout\,
	cout => \DataPath|visor|count[11]~51\);

-- Location: FF_X83_Y35_N29
\DataPath|visor|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[11]~50_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(11));

-- Location: LCCOMB_X83_Y35_N30
\DataPath|visor|count[12]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[12]~52_combout\ = (\DataPath|visor|count\(12) & (\DataPath|visor|count[11]~51\ $ (GND))) # (!\DataPath|visor|count\(12) & (!\DataPath|visor|count[11]~51\ & VCC))
-- \DataPath|visor|count[12]~53\ = CARRY((\DataPath|visor|count\(12) & !\DataPath|visor|count[11]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(12),
	datad => VCC,
	cin => \DataPath|visor|count[11]~51\,
	combout => \DataPath|visor|count[12]~52_combout\,
	cout => \DataPath|visor|count[12]~53\);

-- Location: FF_X83_Y35_N31
\DataPath|visor|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[12]~52_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(12));

-- Location: LCCOMB_X83_Y35_N2
\DataPath|visor|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan1~1_combout\ = (!\DataPath|visor|count\(12) & (!\DataPath|visor|count\(11) & (!\DataPath|visor|count\(10) & !\DataPath|visor|count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(12),
	datab => \DataPath|visor|count\(11),
	datac => \DataPath|visor|count\(10),
	datad => \DataPath|visor|count\(9),
	combout => \DataPath|visor|LessThan1~1_combout\);

-- Location: LCCOMB_X82_Y35_N8
\DataPath|visor|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan1~3_combout\ = (\DataPath|visor|LessThan1~0_combout\ & (\DataPath|visor|LessThan1~1_combout\ & ((\DataPath|visor|LessThan1~2_combout\) # (!\DataPath|visor|count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|LessThan1~2_combout\,
	datab => \DataPath|visor|LessThan1~0_combout\,
	datac => \DataPath|visor|count\(4),
	datad => \DataPath|visor|LessThan1~1_combout\,
	combout => \DataPath|visor|LessThan1~3_combout\);

-- Location: LCCOMB_X83_Y34_N0
\DataPath|visor|count[13]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[13]~54_combout\ = (\DataPath|visor|count\(13) & (!\DataPath|visor|count[12]~53\)) # (!\DataPath|visor|count\(13) & ((\DataPath|visor|count[12]~53\) # (GND)))
-- \DataPath|visor|count[13]~55\ = CARRY((!\DataPath|visor|count[12]~53\) # (!\DataPath|visor|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(13),
	datad => VCC,
	cin => \DataPath|visor|count[12]~53\,
	combout => \DataPath|visor|count[13]~54_combout\,
	cout => \DataPath|visor|count[13]~55\);

-- Location: FF_X83_Y34_N1
\DataPath|visor|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[13]~54_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(13));

-- Location: LCCOMB_X83_Y34_N2
\DataPath|visor|count[14]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[14]~56_combout\ = (\DataPath|visor|count\(14) & (\DataPath|visor|count[13]~55\ $ (GND))) # (!\DataPath|visor|count\(14) & (!\DataPath|visor|count[13]~55\ & VCC))
-- \DataPath|visor|count[14]~57\ = CARRY((\DataPath|visor|count\(14) & !\DataPath|visor|count[13]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(14),
	datad => VCC,
	cin => \DataPath|visor|count[13]~55\,
	combout => \DataPath|visor|count[14]~56_combout\,
	cout => \DataPath|visor|count[14]~57\);

-- Location: FF_X83_Y34_N3
\DataPath|visor|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[14]~56_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(14));

-- Location: LCCOMB_X83_Y34_N4
\DataPath|visor|count[15]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[15]~58_combout\ = (\DataPath|visor|count\(15) & (!\DataPath|visor|count[14]~57\)) # (!\DataPath|visor|count\(15) & ((\DataPath|visor|count[14]~57\) # (GND)))
-- \DataPath|visor|count[15]~59\ = CARRY((!\DataPath|visor|count[14]~57\) # (!\DataPath|visor|count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(15),
	datad => VCC,
	cin => \DataPath|visor|count[14]~57\,
	combout => \DataPath|visor|count[15]~58_combout\,
	cout => \DataPath|visor|count[15]~59\);

-- Location: FF_X83_Y34_N5
\DataPath|visor|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[15]~58_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(15));

-- Location: LCCOMB_X83_Y34_N6
\DataPath|visor|count[16]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[16]~60_combout\ = (\DataPath|visor|count\(16) & (\DataPath|visor|count[15]~59\ $ (GND))) # (!\DataPath|visor|count\(16) & (!\DataPath|visor|count[15]~59\ & VCC))
-- \DataPath|visor|count[16]~61\ = CARRY((\DataPath|visor|count\(16) & !\DataPath|visor|count[15]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(16),
	datad => VCC,
	cin => \DataPath|visor|count[15]~59\,
	combout => \DataPath|visor|count[16]~60_combout\,
	cout => \DataPath|visor|count[16]~61\);

-- Location: FF_X83_Y34_N7
\DataPath|visor|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[16]~60_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(16));

-- Location: LCCOMB_X82_Y34_N8
\DataPath|visor|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan1~4_combout\ = (!\DataPath|visor|count\(15) & (!\DataPath|visor|count\(16) & (!\DataPath|visor|count\(13) & !\DataPath|visor|count\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(15),
	datab => \DataPath|visor|count\(16),
	datac => \DataPath|visor|count\(13),
	datad => \DataPath|visor|count\(14),
	combout => \DataPath|visor|LessThan1~4_combout\);

-- Location: LCCOMB_X83_Y34_N8
\DataPath|visor|count[17]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[17]~62_combout\ = (\DataPath|visor|count\(17) & (!\DataPath|visor|count[16]~61\)) # (!\DataPath|visor|count\(17) & ((\DataPath|visor|count[16]~61\) # (GND)))
-- \DataPath|visor|count[17]~63\ = CARRY((!\DataPath|visor|count[16]~61\) # (!\DataPath|visor|count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(17),
	datad => VCC,
	cin => \DataPath|visor|count[16]~61\,
	combout => \DataPath|visor|count[17]~62_combout\,
	cout => \DataPath|visor|count[17]~63\);

-- Location: FF_X83_Y34_N9
\DataPath|visor|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[17]~62_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(17));

-- Location: LCCOMB_X83_Y34_N10
\DataPath|visor|count[18]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[18]~64_combout\ = (\DataPath|visor|count\(18) & (\DataPath|visor|count[17]~63\ $ (GND))) # (!\DataPath|visor|count\(18) & (!\DataPath|visor|count[17]~63\ & VCC))
-- \DataPath|visor|count[18]~65\ = CARRY((\DataPath|visor|count\(18) & !\DataPath|visor|count[17]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(18),
	datad => VCC,
	cin => \DataPath|visor|count[17]~63\,
	combout => \DataPath|visor|count[18]~64_combout\,
	cout => \DataPath|visor|count[18]~65\);

-- Location: FF_X83_Y34_N11
\DataPath|visor|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[18]~64_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(18));

-- Location: LCCOMB_X83_Y34_N12
\DataPath|visor|count[19]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[19]~66_combout\ = (\DataPath|visor|count\(19) & (!\DataPath|visor|count[18]~65\)) # (!\DataPath|visor|count\(19) & ((\DataPath|visor|count[18]~65\) # (GND)))
-- \DataPath|visor|count[19]~67\ = CARRY((!\DataPath|visor|count[18]~65\) # (!\DataPath|visor|count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(19),
	datad => VCC,
	cin => \DataPath|visor|count[18]~65\,
	combout => \DataPath|visor|count[19]~66_combout\,
	cout => \DataPath|visor|count[19]~67\);

-- Location: FF_X83_Y34_N13
\DataPath|visor|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[19]~66_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(19));

-- Location: LCCOMB_X83_Y34_N14
\DataPath|visor|count[20]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[20]~68_combout\ = (\DataPath|visor|count\(20) & (\DataPath|visor|count[19]~67\ $ (GND))) # (!\DataPath|visor|count\(20) & (!\DataPath|visor|count[19]~67\ & VCC))
-- \DataPath|visor|count[20]~69\ = CARRY((\DataPath|visor|count\(20) & !\DataPath|visor|count[19]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(20),
	datad => VCC,
	cin => \DataPath|visor|count[19]~67\,
	combout => \DataPath|visor|count[20]~68_combout\,
	cout => \DataPath|visor|count[20]~69\);

-- Location: FF_X83_Y34_N15
\DataPath|visor|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[20]~68_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(20));

-- Location: LCCOMB_X83_Y34_N16
\DataPath|visor|count[21]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[21]~70_combout\ = (\DataPath|visor|count\(21) & (!\DataPath|visor|count[20]~69\)) # (!\DataPath|visor|count\(21) & ((\DataPath|visor|count[20]~69\) # (GND)))
-- \DataPath|visor|count[21]~71\ = CARRY((!\DataPath|visor|count[20]~69\) # (!\DataPath|visor|count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(21),
	datad => VCC,
	cin => \DataPath|visor|count[20]~69\,
	combout => \DataPath|visor|count[21]~70_combout\,
	cout => \DataPath|visor|count[21]~71\);

-- Location: FF_X83_Y34_N17
\DataPath|visor|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[21]~70_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(21));

-- Location: LCCOMB_X83_Y34_N18
\DataPath|visor|count[22]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[22]~72_combout\ = (\DataPath|visor|count\(22) & (\DataPath|visor|count[21]~71\ $ (GND))) # (!\DataPath|visor|count\(22) & (!\DataPath|visor|count[21]~71\ & VCC))
-- \DataPath|visor|count[22]~73\ = CARRY((\DataPath|visor|count\(22) & !\DataPath|visor|count[21]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(22),
	datad => VCC,
	cin => \DataPath|visor|count[21]~71\,
	combout => \DataPath|visor|count[22]~72_combout\,
	cout => \DataPath|visor|count[22]~73\);

-- Location: FF_X83_Y34_N19
\DataPath|visor|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[22]~72_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(22));

-- Location: LCCOMB_X83_Y34_N28
\DataPath|visor|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan1~6_combout\ = (!\DataPath|visor|count\(22) & !\DataPath|visor|count\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(22),
	datad => \DataPath|visor|count\(21),
	combout => \DataPath|visor|LessThan1~6_combout\);

-- Location: LCCOMB_X83_Y34_N20
\DataPath|visor|count[23]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[23]~74_combout\ = (\DataPath|visor|count\(23) & (!\DataPath|visor|count[22]~73\)) # (!\DataPath|visor|count\(23) & ((\DataPath|visor|count[22]~73\) # (GND)))
-- \DataPath|visor|count[23]~75\ = CARRY((!\DataPath|visor|count[22]~73\) # (!\DataPath|visor|count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|count\(23),
	datad => VCC,
	cin => \DataPath|visor|count[22]~73\,
	combout => \DataPath|visor|count[23]~74_combout\,
	cout => \DataPath|visor|count[23]~75\);

-- Location: FF_X83_Y34_N21
\DataPath|visor|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[23]~74_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(23));

-- Location: LCCOMB_X83_Y34_N22
\DataPath|visor|count[24]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[24]~76_combout\ = (\DataPath|visor|count\(24) & (\DataPath|visor|count[23]~75\ $ (GND))) # (!\DataPath|visor|count\(24) & (!\DataPath|visor|count[23]~75\ & VCC))
-- \DataPath|visor|count[24]~77\ = CARRY((\DataPath|visor|count\(24) & !\DataPath|visor|count[23]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(24),
	datad => VCC,
	cin => \DataPath|visor|count[23]~75\,
	combout => \DataPath|visor|count[24]~76_combout\,
	cout => \DataPath|visor|count[24]~77\);

-- Location: FF_X83_Y34_N23
\DataPath|visor|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[24]~76_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(24));

-- Location: LCCOMB_X83_Y34_N24
\DataPath|visor|count[25]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|count[25]~78_combout\ = \DataPath|visor|count[24]~77\ $ (\DataPath|visor|count\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|visor|count\(25),
	cin => \DataPath|visor|count[24]~77\,
	combout => \DataPath|visor|count[25]~78_combout\);

-- Location: FF_X83_Y34_N25
\DataPath|visor|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|count[25]~78_combout\,
	sclr => \DataPath|visor|count[0]~38_combout\,
	ena => \DataPath|visor|count[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|count\(25));

-- Location: LCCOMB_X83_Y34_N30
\DataPath|visor|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan1~7_combout\ = (\DataPath|visor|LessThan1~6_combout\ & (!\DataPath|visor|count\(25) & (!\DataPath|visor|count\(24) & !\DataPath|visor|count\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|LessThan1~6_combout\,
	datab => \DataPath|visor|count\(25),
	datac => \DataPath|visor|count\(24),
	datad => \DataPath|visor|count\(23),
	combout => \DataPath|visor|LessThan1~7_combout\);

-- Location: LCCOMB_X83_Y34_N26
\DataPath|visor|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan1~5_combout\ = (!\DataPath|visor|count\(19) & (!\DataPath|visor|count\(20) & (!\DataPath|visor|count\(17) & !\DataPath|visor|count\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|count\(19),
	datab => \DataPath|visor|count\(20),
	datac => \DataPath|visor|count\(17),
	datad => \DataPath|visor|count\(18),
	combout => \DataPath|visor|LessThan1~5_combout\);

-- Location: LCCOMB_X82_Y34_N22
\DataPath|visor|LessThan1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|LessThan1~8_combout\ = (\DataPath|visor|LessThan1~3_combout\ & (\DataPath|visor|LessThan1~4_combout\ & (\DataPath|visor|LessThan1~7_combout\ & \DataPath|visor|LessThan1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|LessThan1~3_combout\,
	datab => \DataPath|visor|LessThan1~4_combout\,
	datac => \DataPath|visor|LessThan1~7_combout\,
	datad => \DataPath|visor|LessThan1~5_combout\,
	combout => \DataPath|visor|LessThan1~8_combout\);

-- Location: LCCOMB_X80_Y38_N26
\DataPath|visor|s_addr[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|visor|s_addr[7]~16_combout\ = ((\DataPath|visor|LessThan0~14_combout\ & !\DataPath|visor|LessThan1~8_combout\)) # (!\ControlPath|pState.Visor~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|LessThan0~14_combout\,
	datac => \ControlPath|pState.Visor~q\,
	datad => \DataPath|visor|LessThan1~8_combout\,
	combout => \DataPath|visor|s_addr[7]~16_combout\);

-- Location: FF_X79_Y38_N17
\DataPath|visor|s_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|visor|s_addr[0]~8_combout\,
	sclr => \ControlPath|ALT_INV_pState.Visor~q\,
	ena => \DataPath|visor|s_addr[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|visor|s_addr\(0));

-- Location: LCCOMB_X80_Y38_N30
\DataPath|s_ramAddress[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_ramAddress[0]~3_combout\ = (\ControlPath|pState.Visor~q\ & (\DataPath|visor|s_addr\(0))) # (!\ControlPath|pState.Visor~q\ & ((\DataPath|Counter_Ram|s_counterValue\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Visor~q\,
	datac => \DataPath|visor|s_addr\(0),
	datad => \DataPath|Counter_Ram|s_counterValue\(0),
	combout => \DataPath|s_ramAddress[0]~3_combout\);

-- Location: LCCOMB_X80_Y38_N24
\DataPath|s_ramAddress[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_ramAddress[1]~2_combout\ = (\ControlPath|pState.Visor~q\ & (\DataPath|visor|s_addr\(1))) # (!\ControlPath|pState.Visor~q\ & ((\DataPath|Counter_Ram|s_counterValue\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|s_addr\(1),
	datac => \ControlPath|pState.Visor~q\,
	datad => \DataPath|Counter_Ram|s_counterValue\(1),
	combout => \DataPath|s_ramAddress[1]~2_combout\);

-- Location: LCCOMB_X80_Y38_N22
\DataPath|s_ramAddress[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_ramAddress[5]~5_combout\ = (\ControlPath|pState.Visor~q\ & ((\DataPath|visor|s_addr\(5)))) # (!\ControlPath|pState.Visor~q\ & (\DataPath|Counter_Ram|s_counterValue\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Visor~q\,
	datab => \DataPath|Counter_Ram|s_counterValue\(5),
	datac => \DataPath|visor|s_addr\(5),
	combout => \DataPath|s_ramAddress[5]~5_combout\);

-- Location: LCCOMB_X56_Y40_N24
\DataPath|Ram|s_memory~2148feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2148feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2148feeder_combout\);

-- Location: LCCOMB_X80_Y38_N20
\DataPath|s_ramAddress[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_ramAddress[6]~7_combout\ = (\ControlPath|pState.Visor~q\ & (\DataPath|visor|s_addr\(6))) # (!\ControlPath|pState.Visor~q\ & ((\DataPath|Counter_Ram|s_counterValue\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|visor|s_addr\(6),
	datac => \ControlPath|pState.Visor~q\,
	datad => \DataPath|Counter_Ram|s_counterValue\(6),
	combout => \DataPath|s_ramAddress[6]~7_combout\);

-- Location: LCCOMB_X81_Y38_N0
\DataPath|s_ramAddress[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_ramAddress[7]~6_combout\ = (\ControlPath|pState.Visor~q\ & (\DataPath|visor|s_addr\(7))) # (!\ControlPath|pState.Visor~q\ & ((\DataPath|Counter_Ram|s_counterValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|visor|s_addr\(7),
	datac => \ControlPath|pState.Visor~q\,
	datad => \DataPath|Counter_Ram|s_counterValue\(7),
	combout => \DataPath|s_ramAddress[7]~6_combout\);

-- Location: LCCOMB_X80_Y38_N28
\DataPath|s_ramAddress[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_ramAddress[4]~4_combout\ = (\ControlPath|pState.Visor~q\ & ((\DataPath|visor|s_addr\(4)))) # (!\ControlPath|pState.Visor~q\ & (\DataPath|Counter_Ram|s_counterValue\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Visor~q\,
	datac => \DataPath|Counter_Ram|s_counterValue\(4),
	datad => \DataPath|visor|s_addr\(4),
	combout => \DataPath|s_ramAddress[4]~4_combout\);

-- Location: LCCOMB_X68_Y37_N0
\DataPath|Ram|s_memory~4499\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4499_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & \DataPath|s_ramAddress[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~4499_combout\);

-- Location: LCCOMB_X80_Y38_N2
\DataPath|s_ramAddress[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_ramAddress[2]~1_combout\ = (\ControlPath|pState.Visor~q\ & ((\DataPath|visor|s_addr\(2)))) # (!\ControlPath|pState.Visor~q\ & (\DataPath|Counter_Ram|s_counterValue\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Visor~q\,
	datac => \DataPath|Counter_Ram|s_counterValue\(2),
	datad => \DataPath|visor|s_addr\(2),
	combout => \DataPath|s_ramAddress[2]~1_combout\);

-- Location: LCCOMB_X80_Y38_N0
\DataPath|s_ramAddress[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_ramAddress[3]~0_combout\ = (\ControlPath|pState.Visor~q\ & ((\DataPath|visor|s_addr\(3)))) # (!\ControlPath|pState.Visor~q\ & (\DataPath|Counter_Ram|s_counterValue\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Visor~q\,
	datac => \DataPath|Counter_Ram|s_counterValue\(3),
	datad => \DataPath|visor|s_addr\(3),
	combout => \DataPath|s_ramAddress[3]~0_combout\);

-- Location: LCCOMB_X57_Y43_N30
\DataPath|Ram|s_memory~4298\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4298_combout\ = (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & !\DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4298_combout\);

-- Location: LCCOMB_X56_Y40_N2
\DataPath|Ram|s_memory~4538\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4538_combout\ = (\DataPath|Ram|s_memory~4499_combout\ & (\DataPath|Ram|s_memory~4298_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4499_combout\,
	datab => \DataPath|Ram|s_memory~4298_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4538_combout\);

-- Location: FF_X56_Y40_N25
\DataPath|Ram|s_memory~2148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2148feeder_combout\,
	ena => \DataPath|Ram|s_memory~4538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2148_q\);

-- Location: LCCOMB_X72_Y40_N10
\DataPath|Ram|s_memory~4503\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4503_combout\ = (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & \DataPath|s_ramAddress[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4503_combout\);

-- Location: LCCOMB_X60_Y42_N16
\DataPath|Ram|s_memory~4539\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4539_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4298_combout\ & \DataPath|Ram|s_memory~4503_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4298_combout\,
	datad => \DataPath|Ram|s_memory~4503_combout\,
	combout => \DataPath|Ram|s_memory~4539_combout\);

-- Location: FF_X59_Y42_N21
\DataPath|Ram|s_memory~1988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1988_q\);

-- Location: LCCOMB_X59_Y42_N20
\DataPath|Ram|s_memory~2726\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2726_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2148_q\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~1988_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~2148_q\,
	datac => \DataPath|Ram|s_memory~1988_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~2726_combout\);

-- Location: LCCOMB_X59_Y35_N24
\DataPath|Ram|s_memory~2308feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2308feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2308feeder_combout\);

-- Location: LCCOMB_X73_Y45_N20
\DataPath|Ram|s_memory~4501\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4501_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & !\DataPath|s_ramAddress[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~4501_combout\);

-- Location: LCCOMB_X57_Y41_N26
\DataPath|Ram|s_memory~4537\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4537_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4501_combout\ & \DataPath|Ram|s_memory~4298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4501_combout\,
	datad => \DataPath|Ram|s_memory~4298_combout\,
	combout => \DataPath|Ram|s_memory~4537_combout\);

-- Location: FF_X59_Y35_N25
\DataPath|Ram|s_memory~2308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2308feeder_combout\,
	ena => \DataPath|Ram|s_memory~4537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2308_q\);

-- Location: LCCOMB_X72_Y42_N14
\DataPath|Ram|s_memory~4505\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4505_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & \DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4505_combout\);

-- Location: LCCOMB_X59_Y40_N20
\DataPath|Ram|s_memory~4540\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4540_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4505_combout\ & \DataPath|Ram|s_memory~4298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4505_combout\,
	datad => \DataPath|Ram|s_memory~4298_combout\,
	combout => \DataPath|Ram|s_memory~4540_combout\);

-- Location: FF_X59_Y39_N17
\DataPath|Ram|s_memory~2468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2468_q\);

-- Location: LCCOMB_X59_Y39_N16
\DataPath|Ram|s_memory~2727\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2727_combout\ = (\DataPath|Ram|s_memory~2726_combout\ & (((\DataPath|Ram|s_memory~2468_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~2726_combout\ & (\DataPath|Ram|s_memory~2308_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2726_combout\,
	datab => \DataPath|Ram|s_memory~2308_q\,
	datac => \DataPath|Ram|s_memory~2468_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2727_combout\);

-- Location: LCCOMB_X56_Y40_N10
\DataPath|Ram|s_memory~2228feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2228feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2228feeder_combout\);

-- Location: LCCOMB_X57_Y41_N2
\DataPath|Ram|s_memory~4302\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4302_combout\ = (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & \DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4302_combout\);

-- Location: LCCOMB_X56_Y40_N6
\DataPath|Ram|s_memory~4550\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4550_combout\ = (\DataPath|Ram|s_memory~4499_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4499_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4302_combout\,
	combout => \DataPath|Ram|s_memory~4550_combout\);

-- Location: FF_X56_Y40_N11
\DataPath|Ram|s_memory~2228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2228feeder_combout\,
	ena => \DataPath|Ram|s_memory~4550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2228_q\);

-- Location: LCCOMB_X60_Y42_N22
\DataPath|Ram|s_memory~4551\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4551_combout\ = (\DataPath|Ram|s_memory~4503_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4503_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4302_combout\,
	combout => \DataPath|Ram|s_memory~4551_combout\);

-- Location: FF_X56_Y44_N31
\DataPath|Ram|s_memory~2068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2068_q\);

-- Location: LCCOMB_X56_Y44_N30
\DataPath|Ram|s_memory~2733\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2733_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2228_q\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2068_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~2228_q\,
	datac => \DataPath|Ram|s_memory~2068_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~2733_combout\);

-- Location: LCCOMB_X59_Y40_N0
\DataPath|Ram|s_memory~4552\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4552_combout\ = (\DataPath|Ram|s_memory~4302_combout\ & (\DataPath|Ram|s_memory~4505_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4302_combout\,
	datab => \DataPath|Ram|s_memory~4505_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4552_combout\);

-- Location: FF_X55_Y47_N9
\DataPath|Ram|s_memory~2548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2548_q\);

-- Location: LCCOMB_X55_Y42_N8
\DataPath|Ram|s_memory~2388feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2388feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2388feeder_combout\);

-- Location: LCCOMB_X57_Y41_N6
\DataPath|Ram|s_memory~4549\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4549_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4501_combout\ & \DataPath|Ram|s_memory~4302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4501_combout\,
	datad => \DataPath|Ram|s_memory~4302_combout\,
	combout => \DataPath|Ram|s_memory~4549_combout\);

-- Location: FF_X55_Y42_N9
\DataPath|Ram|s_memory~2388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2388feeder_combout\,
	ena => \DataPath|Ram|s_memory~4549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2388_q\);

-- Location: LCCOMB_X55_Y47_N8
\DataPath|Ram|s_memory~2734\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2734_combout\ = (\DataPath|Ram|s_memory~2733_combout\ & (((\DataPath|Ram|s_memory~2548_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~2733_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~2388_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2733_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2548_q\,
	datad => \DataPath|Ram|s_memory~2388_q\,
	combout => \DataPath|Ram|s_memory~2734_combout\);

-- Location: LCCOMB_X60_Y41_N8
\DataPath|Ram|s_memory~2108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2108feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2108feeder_combout\);

-- Location: LCCOMB_X67_Y45_N0
\DataPath|Ram|s_memory~4300\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4300_combout\ = (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & !\DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4300_combout\);

-- Location: LCCOMB_X60_Y41_N6
\DataPath|Ram|s_memory~4545\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4545_combout\ = (\DataPath|Ram|s_memory~4499_combout\ & (\DataPath|Ram|s_memory~4300_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4499_combout\,
	datac => \DataPath|Ram|s_memory~4300_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4545_combout\);

-- Location: FF_X60_Y41_N9
\DataPath|Ram|s_memory~2108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2108feeder_combout\,
	ena => \DataPath|Ram|s_memory~4545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2108_q\);

-- Location: LCCOMB_X67_Y42_N8
\DataPath|Ram|s_memory~4548\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4548_combout\ = (\DataPath|Ram|s_memory~4505_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4505_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4300_combout\,
	combout => \DataPath|Ram|s_memory~4548_combout\);

-- Location: FF_X67_Y41_N1
\DataPath|Ram|s_memory~2428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2428_q\);

-- Location: LCCOMB_X60_Y43_N30
\DataPath|Ram|s_memory~4547\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4547_combout\ = (\DataPath|Ram|s_memory~4300_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4503_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4300_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4503_combout\,
	combout => \DataPath|Ram|s_memory~4547_combout\);

-- Location: FF_X59_Y42_N31
\DataPath|Ram|s_memory~1948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1948_q\);

-- Location: LCCOMB_X56_Y42_N8
\DataPath|Ram|s_memory~2268feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2268feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2268feeder_combout\);

-- Location: LCCOMB_X63_Y43_N24
\DataPath|Ram|s_memory~4546\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4546_combout\ = (\DataPath|Ram|s_memory~4501_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4501_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4300_combout\,
	combout => \DataPath|Ram|s_memory~4546_combout\);

-- Location: FF_X56_Y42_N9
\DataPath|Ram|s_memory~2268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2268feeder_combout\,
	ena => \DataPath|Ram|s_memory~4546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2268_q\);

-- Location: LCCOMB_X59_Y42_N30
\DataPath|Ram|s_memory~2730\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2730_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2268_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1948_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1948_q\,
	datad => \DataPath|Ram|s_memory~2268_q\,
	combout => \DataPath|Ram|s_memory~2730_combout\);

-- Location: LCCOMB_X67_Y41_N0
\DataPath|Ram|s_memory~2731\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2731_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2730_combout\ & ((\DataPath|Ram|s_memory~2428_q\))) # (!\DataPath|Ram|s_memory~2730_combout\ & (\DataPath|Ram|s_memory~2108_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~2730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2108_q\,
	datac => \DataPath|Ram|s_memory~2428_q\,
	datad => \DataPath|Ram|s_memory~2730_combout\,
	combout => \DataPath|Ram|s_memory~2731_combout\);

-- Location: LCCOMB_X57_Y43_N20
\DataPath|Ram|s_memory~4296\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4296_combout\ = (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & \DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4296_combout\);

-- Location: LCCOMB_X57_Y41_N0
\DataPath|Ram|s_memory~4542\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4542_combout\ = (\DataPath|Ram|s_memory~4296_combout\ & (\DataPath|Ram|s_memory~4501_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4296_combout\,
	datac => \DataPath|Ram|s_memory~4501_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4542_combout\);

-- Location: FF_X55_Y44_N15
\DataPath|Ram|s_memory~2348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2348_q\);

-- Location: LCCOMB_X60_Y43_N0
\DataPath|Ram|s_memory~4543\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4543_combout\ = (\DataPath|Ram|s_memory~4296_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4503_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4296_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4503_combout\,
	combout => \DataPath|Ram|s_memory~4543_combout\);

-- Location: FF_X56_Y44_N17
\DataPath|Ram|s_memory~2028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2028_q\);

-- Location: LCCOMB_X56_Y44_N16
\DataPath|Ram|s_memory~2728\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2728_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2348_q\) # ((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~2028_q\ & 
-- !\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~2348_q\,
	datac => \DataPath|Ram|s_memory~2028_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~2728_combout\);

-- Location: LCCOMB_X65_Y44_N2
\DataPath|Ram|s_memory~4544\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4544_combout\ = (\DataPath|Ram|s_memory~4296_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4505_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4296_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4505_combout\,
	combout => \DataPath|Ram|s_memory~4544_combout\);

-- Location: FF_X65_Y44_N27
\DataPath|Ram|s_memory~2508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2508_q\);

-- Location: LCCOMB_X58_Y42_N4
\DataPath|Ram|s_memory~4541\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4541_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4296_combout\ & \DataPath|Ram|s_memory~4499_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4296_combout\,
	datad => \DataPath|Ram|s_memory~4499_combout\,
	combout => \DataPath|Ram|s_memory~4541_combout\);

-- Location: FF_X55_Y44_N29
\DataPath|Ram|s_memory~2188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2188_q\);

-- Location: LCCOMB_X65_Y44_N26
\DataPath|Ram|s_memory~2729\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2729_combout\ = (\DataPath|Ram|s_memory~2728_combout\ & (((\DataPath|Ram|s_memory~2508_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~2728_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~2188_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2728_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2508_q\,
	datad => \DataPath|Ram|s_memory~2188_q\,
	combout => \DataPath|Ram|s_memory~2729_combout\);

-- Location: LCCOMB_X66_Y47_N12
\DataPath|Ram|s_memory~2732\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2732_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2729_combout\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2731_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~2731_combout\,
	datac => \DataPath|Ram|s_memory~2729_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2732_combout\);

-- Location: LCCOMB_X66_Y47_N26
\DataPath|Ram|s_memory~2735\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2735_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2732_combout\ & ((\DataPath|Ram|s_memory~2734_combout\))) # (!\DataPath|Ram|s_memory~2732_combout\ & (\DataPath|Ram|s_memory~2727_combout\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2727_combout\,
	datab => \DataPath|Ram|s_memory~2734_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~2732_combout\,
	combout => \DataPath|Ram|s_memory~2735_combout\);

-- Location: LCCOMB_X69_Y49_N26
\DataPath|Ram|s_memory~4282\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4282_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & !\DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4282_combout\);

-- Location: LCCOMB_X69_Y48_N16
\DataPath|Ram|s_memory~4520\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4520_combout\ = (\DataPath|Ram|s_memory~4282_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4499_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4282_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4499_combout\,
	combout => \DataPath|Ram|s_memory~4520_combout\);

-- Location: FF_X63_Y52_N5
\DataPath|Ram|s_memory~2168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2168_q\);

-- Location: LCCOMB_X70_Y43_N24
\DataPath|Ram|s_memory~4284\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4284_combout\ = (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & !\DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4284_combout\);

-- Location: LCCOMB_X63_Y48_N24
\DataPath|Ram|s_memory~4521\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4521_combout\ = (\DataPath|Ram|s_memory~4499_combout\ & (\DataPath|Ram|s_memory~4284_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4499_combout\,
	datac => \DataPath|Ram|s_memory~4284_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4521_combout\);

-- Location: FF_X65_Y52_N25
\DataPath|Ram|s_memory~2128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2128_q\);

-- Location: LCCOMB_X65_Y52_N24
\DataPath|Ram|s_memory~2716\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2716_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2168_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2128_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2168_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2128_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2716_combout\);

-- Location: LCCOMB_X67_Y46_N24
\DataPath|Ram|s_memory~4286\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4286_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & !\DataPath|s_ramAddress[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~4286_combout\);

-- Location: LCCOMB_X66_Y48_N26
\DataPath|Ram|s_memory~4522\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4522_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4499_combout\ & \DataPath|Ram|s_memory~4286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4499_combout\,
	datad => \DataPath|Ram|s_memory~4286_combout\,
	combout => \DataPath|Ram|s_memory~4522_combout\);

-- Location: FF_X66_Y52_N29
\DataPath|Ram|s_memory~2248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2248_q\);

-- Location: LCCOMB_X67_Y52_N4
\DataPath|Ram|s_memory~2208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2208feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2208feeder_combout\);

-- Location: LCCOMB_X62_Y46_N0
\DataPath|Ram|s_memory~4280\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4280_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & \DataPath|s_ramAddress[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~4280_combout\);

-- Location: LCCOMB_X69_Y48_N0
\DataPath|Ram|s_memory~4519\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4519_combout\ = (\DataPath|Ram|s_memory~4499_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4499_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4280_combout\,
	combout => \DataPath|Ram|s_memory~4519_combout\);

-- Location: FF_X67_Y52_N5
\DataPath|Ram|s_memory~2208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2208feeder_combout\,
	ena => \DataPath|Ram|s_memory~4519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2208_q\);

-- Location: LCCOMB_X66_Y52_N28
\DataPath|Ram|s_memory~2717\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2717_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2716_combout\ & (\DataPath|Ram|s_memory~2248_q\)) # (!\DataPath|Ram|s_memory~2716_combout\ & ((\DataPath|Ram|s_memory~2208_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2716_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2716_combout\,
	datac => \DataPath|Ram|s_memory~2248_q\,
	datad => \DataPath|Ram|s_memory~2208_q\,
	combout => \DataPath|Ram|s_memory~2717_combout\);

-- Location: LCCOMB_X63_Y47_N12
\DataPath|Ram|s_memory~4532\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4532_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4505_combout\ & \DataPath|Ram|s_memory~4282_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4505_combout\,
	datad => \DataPath|Ram|s_memory~4282_combout\,
	combout => \DataPath|Ram|s_memory~4532_combout\);

-- Location: FF_X63_Y51_N13
\DataPath|Ram|s_memory~2488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2488_q\);

-- Location: LCCOMB_X70_Y43_N2
\DataPath|Ram|s_memory~4533\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4533_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4505_combout\ & \DataPath|Ram|s_memory~4284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4505_combout\,
	datad => \DataPath|Ram|s_memory~4284_combout\,
	combout => \DataPath|Ram|s_memory~4533_combout\);

-- Location: FF_X67_Y49_N31
\DataPath|Ram|s_memory~2448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2448_q\);

-- Location: LCCOMB_X67_Y49_N30
\DataPath|Ram|s_memory~2723\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2723_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2488_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2448_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2488_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2448_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2723_combout\);

-- Location: LCCOMB_X66_Y48_N24
\DataPath|Ram|s_memory~4534\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4534_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\ControlPath|pState.Ram~q\ & (\DataPath|s_ramAddress[1]~2_combout\ & \DataPath|s_ramAddress[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~4534_combout\);

-- Location: LCCOMB_X67_Y48_N20
\DataPath|Ram|s_memory~4535\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4535_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & \DataPath|s_ramAddress[6]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4535_combout\);

-- Location: LCCOMB_X67_Y48_N14
\DataPath|Ram|s_memory~4536\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4536_combout\ = (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~4534_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & \DataPath|Ram|s_memory~4535_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~4534_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~4535_combout\,
	combout => \DataPath|Ram|s_memory~4536_combout\);

-- Location: FF_X67_Y48_N23
\DataPath|Ram|s_memory~2568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2568_q\);

-- Location: LCCOMB_X68_Y46_N16
\DataPath|Ram|s_memory~4531\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4531_combout\ = (\DataPath|Ram|s_memory~4505_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4505_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4280_combout\,
	combout => \DataPath|Ram|s_memory~4531_combout\);

-- Location: FF_X67_Y48_N29
\DataPath|Ram|s_memory~2528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2528_q\);

-- Location: LCCOMB_X67_Y48_N22
\DataPath|Ram|s_memory~2724\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2724_combout\ = (\DataPath|Ram|s_memory~2723_combout\ & (((\DataPath|Ram|s_memory~2568_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~2723_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~2528_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2723_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2568_q\,
	datad => \DataPath|Ram|s_memory~2528_q\,
	combout => \DataPath|Ram|s_memory~2724_combout\);

-- Location: LCCOMB_X65_Y46_N6
\DataPath|Ram|s_memory~4527\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4527_combout\ = (\DataPath|Ram|s_memory~4282_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4503_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4282_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4503_combout\,
	combout => \DataPath|Ram|s_memory~4527_combout\);

-- Location: FF_X65_Y50_N7
\DataPath|Ram|s_memory~2008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2008_q\);

-- Location: LCCOMB_X67_Y52_N14
\DataPath|Ram|s_memory~2048feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2048feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2048feeder_combout\);

-- Location: LCCOMB_X68_Y46_N28
\DataPath|Ram|s_memory~4528\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4528_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4503_combout\ & \DataPath|Ram|s_memory~4280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4503_combout\,
	datad => \DataPath|Ram|s_memory~4280_combout\,
	combout => \DataPath|Ram|s_memory~4528_combout\);

-- Location: FF_X67_Y52_N15
\DataPath|Ram|s_memory~2048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2048feeder_combout\,
	ena => \DataPath|Ram|s_memory~4528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2048_q\);

-- Location: LCCOMB_X67_Y46_N12
\DataPath|Ram|s_memory~4529\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4529_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4284_combout\ & \DataPath|Ram|s_memory~4503_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4284_combout\,
	datad => \DataPath|Ram|s_memory~4503_combout\,
	combout => \DataPath|Ram|s_memory~4529_combout\);

-- Location: FF_X65_Y52_N7
\DataPath|Ram|s_memory~1968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1968_q\);

-- Location: LCCOMB_X65_Y52_N6
\DataPath|Ram|s_memory~2720\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2720_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2048_q\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~1968_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2048_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1968_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2720_combout\);

-- Location: LCCOMB_X68_Y46_N26
\DataPath|Ram|s_memory~4530\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4530_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4503_combout\ & \DataPath|Ram|s_memory~4286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4503_combout\,
	datad => \DataPath|Ram|s_memory~4286_combout\,
	combout => \DataPath|Ram|s_memory~4530_combout\);

-- Location: FF_X66_Y51_N11
\DataPath|Ram|s_memory~2088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2088_q\);

-- Location: LCCOMB_X66_Y51_N10
\DataPath|Ram|s_memory~2721\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2721_combout\ = (\DataPath|Ram|s_memory~2720_combout\ & (((\DataPath|Ram|s_memory~2088_q\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~2720_combout\ & (\DataPath|Ram|s_memory~2008_q\ & 
-- ((\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2008_q\,
	datab => \DataPath|Ram|s_memory~2720_combout\,
	datac => \DataPath|Ram|s_memory~2088_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~2721_combout\);

-- Location: LCCOMB_X65_Y47_N16
\DataPath|Ram|s_memory~4523\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4523_combout\ = (\DataPath|Ram|s_memory~4501_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4282_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4501_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4282_combout\,
	combout => \DataPath|Ram|s_memory~4523_combout\);

-- Location: FF_X65_Y50_N25
\DataPath|Ram|s_memory~2328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2328_q\);

-- Location: LCCOMB_X65_Y47_N28
\DataPath|Ram|s_memory~4526\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4526_combout\ = (\DataPath|Ram|s_memory~4501_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4501_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4286_combout\,
	combout => \DataPath|Ram|s_memory~4526_combout\);

-- Location: FF_X66_Y51_N25
\DataPath|Ram|s_memory~2408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2408_q\);

-- Location: LCCOMB_X65_Y47_N0
\DataPath|Ram|s_memory~4525\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4525_combout\ = (\DataPath|Ram|s_memory~4501_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4501_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4284_combout\,
	combout => \DataPath|Ram|s_memory~4525_combout\);

-- Location: FF_X65_Y51_N25
\DataPath|Ram|s_memory~2288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2288_q\);

-- Location: LCCOMB_X65_Y47_N20
\DataPath|Ram|s_memory~4524\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4524_combout\ = (\DataPath|Ram|s_memory~4501_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4501_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4280_combout\,
	combout => \DataPath|Ram|s_memory~4524_combout\);

-- Location: FF_X65_Y47_N31
\DataPath|Ram|s_memory~2368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2368_q\);

-- Location: LCCOMB_X65_Y51_N24
\DataPath|Ram|s_memory~2718\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2718_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2368_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2288_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2288_q\,
	datad => \DataPath|Ram|s_memory~2368_q\,
	combout => \DataPath|Ram|s_memory~2718_combout\);

-- Location: LCCOMB_X66_Y51_N24
\DataPath|Ram|s_memory~2719\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2719_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2718_combout\ & ((\DataPath|Ram|s_memory~2408_q\))) # (!\DataPath|Ram|s_memory~2718_combout\ & (\DataPath|Ram|s_memory~2328_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~2328_q\,
	datac => \DataPath|Ram|s_memory~2408_q\,
	datad => \DataPath|Ram|s_memory~2718_combout\,
	combout => \DataPath|Ram|s_memory~2719_combout\);

-- Location: LCCOMB_X67_Y51_N16
\DataPath|Ram|s_memory~2722\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2722_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2719_combout\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~2721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2721_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~2719_combout\,
	combout => \DataPath|Ram|s_memory~2722_combout\);

-- Location: LCCOMB_X67_Y51_N18
\DataPath|Ram|s_memory~2725\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2725_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2722_combout\ & ((\DataPath|Ram|s_memory~2724_combout\))) # (!\DataPath|Ram|s_memory~2722_combout\ & (\DataPath|Ram|s_memory~2717_combout\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~2722_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2717_combout\,
	datab => \DataPath|Ram|s_memory~2724_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~2722_combout\,
	combout => \DataPath|Ram|s_memory~2725_combout\);

-- Location: LCCOMB_X66_Y47_N4
\DataPath|Ram|s_memory~2736\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2736_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2725_combout\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2735_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2735_combout\,
	datad => \DataPath|Ram|s_memory~2725_combout\,
	combout => \DataPath|Ram|s_memory~2736_combout\);

-- Location: LCCOMB_X61_Y37_N10
\DataPath|Ram|s_memory~2118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2118feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2118feeder_combout\);

-- Location: LCCOMB_X63_Y39_N20
\DataPath|Ram|s_memory~4292\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4292_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & !\DataPath|s_ramAddress[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~4292_combout\);

-- Location: LCCOMB_X61_Y37_N30
\DataPath|Ram|s_memory~4511\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4511_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4292_combout\ & \DataPath|Ram|s_memory~4499_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4292_combout\,
	datad => \DataPath|Ram|s_memory~4499_combout\,
	combout => \DataPath|Ram|s_memory~4511_combout\);

-- Location: FF_X61_Y37_N11
\DataPath|Ram|s_memory~2118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2118feeder_combout\,
	ena => \DataPath|Ram|s_memory~4511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2118_q\);

-- Location: LCCOMB_X67_Y37_N14
\DataPath|Ram|s_memory~4514\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4514_combout\ = (\DataPath|Ram|s_memory~4292_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4505_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4292_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4505_combout\,
	combout => \DataPath|Ram|s_memory~4514_combout\);

-- Location: FF_X67_Y37_N23
\DataPath|Ram|s_memory~2438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2438_q\);

-- Location: LCCOMB_X61_Y36_N2
\DataPath|Ram|s_memory~2278feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2278feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2278feeder_combout\);

-- Location: LCCOMB_X65_Y38_N0
\DataPath|Ram|s_memory~4512\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4512_combout\ = (\DataPath|Ram|s_memory~4501_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4501_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4292_combout\,
	combout => \DataPath|Ram|s_memory~4512_combout\);

-- Location: FF_X61_Y36_N3
\DataPath|Ram|s_memory~2278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2278feeder_combout\,
	ena => \DataPath|Ram|s_memory~4512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2278_q\);

-- Location: LCCOMB_X65_Y38_N12
\DataPath|Ram|s_memory~4513\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4513_combout\ = (\DataPath|Ram|s_memory~4503_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4503_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4292_combout\,
	combout => \DataPath|Ram|s_memory~4513_combout\);

-- Location: FF_X65_Y38_N3
\DataPath|Ram|s_memory~1958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1958_q\);

-- Location: LCCOMB_X65_Y38_N2
\DataPath|Ram|s_memory~2710\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2710_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~2278_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1958_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2278_q\,
	datac => \DataPath|Ram|s_memory~1958_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2710_combout\);

-- Location: LCCOMB_X67_Y37_N22
\DataPath|Ram|s_memory~2711\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2711_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2710_combout\ & ((\DataPath|Ram|s_memory~2438_q\))) # (!\DataPath|Ram|s_memory~2710_combout\ & (\DataPath|Ram|s_memory~2118_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~2710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2118_q\,
	datac => \DataPath|Ram|s_memory~2438_q\,
	datad => \DataPath|Ram|s_memory~2710_combout\,
	combout => \DataPath|Ram|s_memory~2711_combout\);

-- Location: LCCOMB_X65_Y35_N10
\DataPath|Ram|s_memory~2158feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2158feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2158feeder_combout\);

-- Location: LCCOMB_X67_Y43_N30
\DataPath|Ram|s_memory~4288\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4288_combout\ = (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & !\DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4288_combout\);

-- Location: LCCOMB_X67_Y36_N18
\DataPath|Ram|s_memory~4508\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4508_combout\ = (\DataPath|Ram|s_memory~4288_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4499_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4288_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4499_combout\,
	combout => \DataPath|Ram|s_memory~4508_combout\);

-- Location: FF_X65_Y35_N11
\DataPath|Ram|s_memory~2158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2158feeder_combout\,
	ena => \DataPath|Ram|s_memory~4508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2158_q\);

-- Location: LCCOMB_X65_Y38_N22
\DataPath|Ram|s_memory~4509\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4509_combout\ = (\DataPath|Ram|s_memory~4503_combout\ & (\DataPath|Ram|s_memory~4288_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4503_combout\,
	datab => \DataPath|Ram|s_memory~4288_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4509_combout\);

-- Location: FF_X65_Y38_N9
\DataPath|Ram|s_memory~1998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1998_q\);

-- Location: LCCOMB_X65_Y38_N8
\DataPath|Ram|s_memory~2708\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2708_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2158_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~1998_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2158_q\,
	datac => \DataPath|Ram|s_memory~1998_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2708_combout\);

-- Location: LCCOMB_X67_Y36_N8
\DataPath|Ram|s_memory~4510\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4510_combout\ = (\DataPath|Ram|s_memory~4288_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4505_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4288_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4505_combout\,
	combout => \DataPath|Ram|s_memory~4510_combout\);

-- Location: FF_X66_Y36_N17
\DataPath|Ram|s_memory~2478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2478_q\);

-- Location: LCCOMB_X61_Y36_N12
\DataPath|Ram|s_memory~2318feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2318feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2318feeder_combout\);

-- Location: LCCOMB_X65_Y38_N20
\DataPath|Ram|s_memory~4507\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4507_combout\ = (\DataPath|Ram|s_memory~4501_combout\ & (\DataPath|Ram|s_memory~4288_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4501_combout\,
	datab => \DataPath|Ram|s_memory~4288_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4507_combout\);

-- Location: FF_X61_Y36_N13
\DataPath|Ram|s_memory~2318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2318feeder_combout\,
	ena => \DataPath|Ram|s_memory~4507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2318_q\);

-- Location: LCCOMB_X66_Y36_N16
\DataPath|Ram|s_memory~2709\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2709_combout\ = (\DataPath|Ram|s_memory~2708_combout\ & (((\DataPath|Ram|s_memory~2478_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~2708_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~2318_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2708_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2478_q\,
	datad => \DataPath|Ram|s_memory~2318_q\,
	combout => \DataPath|Ram|s_memory~2709_combout\);

-- Location: LCCOMB_X66_Y36_N18
\DataPath|Ram|s_memory~2712\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2712_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2709_combout\) # (\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2711_combout\ & 
-- ((!\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2711_combout\,
	datab => \DataPath|Ram|s_memory~2709_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2712_combout\);

-- Location: LCCOMB_X70_Y43_N10
\DataPath|Ram|s_memory~4290\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4290_combout\ = (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & \DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4290_combout\);

-- Location: LCCOMB_X70_Y41_N12
\DataPath|Ram|s_memory~4504\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4504_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4503_combout\ & \DataPath|Ram|s_memory~4290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4503_combout\,
	datad => \DataPath|Ram|s_memory~4290_combout\,
	combout => \DataPath|Ram|s_memory~4504_combout\);

-- Location: FF_X62_Y40_N23
\DataPath|Ram|s_memory~2038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2038_q\);

-- Location: LCCOMB_X70_Y41_N10
\DataPath|Ram|s_memory~4502\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4502_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4501_combout\ & \DataPath|Ram|s_memory~4290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4501_combout\,
	datad => \DataPath|Ram|s_memory~4290_combout\,
	combout => \DataPath|Ram|s_memory~4502_combout\);

-- Location: FF_X62_Y40_N25
\DataPath|Ram|s_memory~2358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2358_q\);

-- Location: LCCOMB_X62_Y40_N22
\DataPath|Ram|s_memory~2706\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2706_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~2358_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~2038_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2038_q\,
	datad => \DataPath|Ram|s_memory~2358_q\,
	combout => \DataPath|Ram|s_memory~2706_combout\);

-- Location: LCCOMB_X67_Y42_N10
\DataPath|Ram|s_memory~4506\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4506_combout\ = (\DataPath|Ram|s_memory~4290_combout\ & (\DataPath|Ram|s_memory~4505_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4290_combout\,
	datab => \DataPath|Ram|s_memory~4505_combout\,
	datac => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4506_combout\);

-- Location: FF_X67_Y40_N15
\DataPath|Ram|s_memory~2518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2518_q\);

-- Location: LCCOMB_X62_Y41_N26
\DataPath|Ram|s_memory~4500\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4500_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4499_combout\ & \DataPath|Ram|s_memory~4290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4499_combout\,
	datad => \DataPath|Ram|s_memory~4290_combout\,
	combout => \DataPath|Ram|s_memory~4500_combout\);

-- Location: FF_X63_Y40_N7
\DataPath|Ram|s_memory~2198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2198_q\);

-- Location: LCCOMB_X67_Y40_N14
\DataPath|Ram|s_memory~2707\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2707_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2706_combout\ & (\DataPath|Ram|s_memory~2518_q\)) # (!\DataPath|Ram|s_memory~2706_combout\ & ((\DataPath|Ram|s_memory~2198_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2706_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2706_combout\,
	datac => \DataPath|Ram|s_memory~2518_q\,
	datad => \DataPath|Ram|s_memory~2198_q\,
	combout => \DataPath|Ram|s_memory~2707_combout\);

-- Location: LCCOMB_X66_Y38_N18
\DataPath|Ram|s_memory~4294\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4294_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & \DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4294_combout\);

-- Location: LCCOMB_X66_Y38_N28
\DataPath|Ram|s_memory~4517\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4517_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4503_combout\ & \DataPath|Ram|s_memory~4294_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4503_combout\,
	datad => \DataPath|Ram|s_memory~4294_combout\,
	combout => \DataPath|Ram|s_memory~4517_combout\);

-- Location: FF_X65_Y37_N7
\DataPath|Ram|s_memory~2078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2078_q\);

-- Location: LCCOMB_X68_Y37_N22
\DataPath|Ram|s_memory~4516\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4516_combout\ = (\DataPath|Ram|s_memory~4499_combout\ & (\DataPath|Ram|s_memory~4294_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4499_combout\,
	datac => \DataPath|Ram|s_memory~4294_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4516_combout\);

-- Location: FF_X65_Y37_N17
\DataPath|Ram|s_memory~2238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2238_q\);

-- Location: LCCOMB_X65_Y37_N6
\DataPath|Ram|s_memory~2713\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2713_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~2238_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~2078_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2078_q\,
	datad => \DataPath|Ram|s_memory~2238_q\,
	combout => \DataPath|Ram|s_memory~2713_combout\);

-- Location: LCCOMB_X66_Y38_N22
\DataPath|Ram|s_memory~4518\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4518_combout\ = (\DataPath|Ram|s_memory~4505_combout\ & (\DataPath|Ram|s_memory~4294_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4505_combout\,
	datab => \DataPath|Ram|s_memory~4294_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4518_combout\);

-- Location: FF_X66_Y36_N1
\DataPath|Ram|s_memory~2558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2558_q\);

-- Location: LCCOMB_X62_Y36_N24
\DataPath|Ram|s_memory~2398feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2398feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2398feeder_combout\);

-- Location: LCCOMB_X70_Y41_N14
\DataPath|Ram|s_memory~4515\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4515_combout\ = (\DataPath|Ram|s_memory~4294_combout\ & (\DataPath|Ram|s_memory~4501_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4294_combout\,
	datab => \DataPath|Ram|s_memory~4501_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4515_combout\);

-- Location: FF_X62_Y36_N25
\DataPath|Ram|s_memory~2398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2398feeder_combout\,
	ena => \DataPath|Ram|s_memory~4515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2398_q\);

-- Location: LCCOMB_X66_Y36_N0
\DataPath|Ram|s_memory~2714\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2714_combout\ = (\DataPath|Ram|s_memory~2713_combout\ & (((\DataPath|Ram|s_memory~2558_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~2713_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~2398_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2713_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2558_q\,
	datad => \DataPath|Ram|s_memory~2398_q\,
	combout => \DataPath|Ram|s_memory~2714_combout\);

-- Location: LCCOMB_X67_Y40_N16
\DataPath|Ram|s_memory~2715\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2715_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2712_combout\ & ((\DataPath|Ram|s_memory~2714_combout\))) # (!\DataPath|Ram|s_memory~2712_combout\ & (\DataPath|Ram|s_memory~2707_combout\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2712_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2712_combout\,
	datac => \DataPath|Ram|s_memory~2707_combout\,
	datad => \DataPath|Ram|s_memory~2714_combout\,
	combout => \DataPath|Ram|s_memory~2715_combout\);

-- Location: LCCOMB_X68_Y41_N12
\DataPath|Ram|s_memory~4304\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4304_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & \DataPath|s_ramAddress[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~4304_combout\);

-- Location: LCCOMB_X73_Y39_N4
\DataPath|Ram|s_memory~4555\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4555_combout\ = (\DataPath|Ram|s_memory~4503_combout\ & (\DataPath|Ram|s_memory~4304_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4503_combout\,
	datac => \DataPath|Ram|s_memory~4304_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4555_combout\);

-- Location: FF_X73_Y39_N1
\DataPath|Ram|s_memory~2018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2018_q\);

-- Location: LCCOMB_X74_Y39_N2
\DataPath|Ram|s_memory~4554\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4554_combout\ = (\DataPath|Ram|s_memory~4304_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4501_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4304_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4501_combout\,
	combout => \DataPath|Ram|s_memory~4554_combout\);

-- Location: FF_X72_Y39_N9
\DataPath|Ram|s_memory~2338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2338_q\);

-- Location: LCCOMB_X73_Y39_N0
\DataPath|Ram|s_memory~2737\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2737_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~2338_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~2018_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2018_q\,
	datad => \DataPath|Ram|s_memory~2338_q\,
	combout => \DataPath|Ram|s_memory~2737_combout\);

-- Location: LCCOMB_X73_Y40_N14
\DataPath|Ram|s_memory~4556\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4556_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4304_combout\ & \DataPath|Ram|s_memory~4505_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4304_combout\,
	datad => \DataPath|Ram|s_memory~4505_combout\,
	combout => \DataPath|Ram|s_memory~4556_combout\);

-- Location: FF_X73_Y40_N7
\DataPath|Ram|s_memory~2498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2498_q\);

-- Location: LCCOMB_X74_Y40_N30
\DataPath|Ram|s_memory~4553\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4553_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4304_combout\ & \DataPath|Ram|s_memory~4499_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4304_combout\,
	datad => \DataPath|Ram|s_memory~4499_combout\,
	combout => \DataPath|Ram|s_memory~4553_combout\);

-- Location: FF_X73_Y40_N17
\DataPath|Ram|s_memory~2178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2178_q\);

-- Location: LCCOMB_X73_Y40_N6
\DataPath|Ram|s_memory~2738\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2738_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2737_combout\ & (\DataPath|Ram|s_memory~2498_q\)) # (!\DataPath|Ram|s_memory~2737_combout\ & ((\DataPath|Ram|s_memory~2178_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2737_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2737_combout\,
	datac => \DataPath|Ram|s_memory~2498_q\,
	datad => \DataPath|Ram|s_memory~2178_q\,
	combout => \DataPath|Ram|s_memory~2738_combout\);

-- Location: LCCOMB_X75_Y41_N20
\DataPath|Ram|s_memory~4310\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4310_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & \DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4310_combout\);

-- Location: LCCOMB_X73_Y42_N12
\DataPath|Ram|s_memory~4567\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4567_combout\ = (\DataPath|Ram|s_memory~4503_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4310_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4503_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4310_combout\,
	combout => \DataPath|Ram|s_memory~4567_combout\);

-- Location: FF_X73_Y39_N27
\DataPath|Ram|s_memory~2098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2098_q\);

-- Location: LCCOMB_X70_Y41_N26
\DataPath|Ram|s_memory~4566\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4566_combout\ = (\DataPath|Ram|s_memory~4310_combout\ & (\DataPath|Ram|s_memory~4501_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4310_combout\,
	datab => \DataPath|Ram|s_memory~4501_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4566_combout\);

-- Location: FF_X72_Y39_N3
\DataPath|Ram|s_memory~2418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2418_q\);

-- Location: LCCOMB_X73_Y39_N26
\DataPath|Ram|s_memory~2744\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2744_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~2418_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~2098_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2098_q\,
	datad => \DataPath|Ram|s_memory~2418_q\,
	combout => \DataPath|Ram|s_memory~2744_combout\);

-- Location: LCCOMB_X73_Y40_N8
\DataPath|Ram|s_memory~4568\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4568_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4310_combout\ & \DataPath|Ram|s_memory~4505_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4310_combout\,
	datad => \DataPath|Ram|s_memory~4505_combout\,
	combout => \DataPath|Ram|s_memory~4568_combout\);

-- Location: FF_X74_Y40_N3
\DataPath|Ram|s_memory~2578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2578_q\);

-- Location: LCCOMB_X74_Y40_N10
\DataPath|Ram|s_memory~4565\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4565_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4310_combout\ & \DataPath|Ram|s_memory~4499_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4310_combout\,
	datad => \DataPath|Ram|s_memory~4499_combout\,
	combout => \DataPath|Ram|s_memory~4565_combout\);

-- Location: FF_X74_Y40_N29
\DataPath|Ram|s_memory~2258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2258_q\);

-- Location: LCCOMB_X74_Y40_N2
\DataPath|Ram|s_memory~2745\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2745_combout\ = (\DataPath|Ram|s_memory~2744_combout\ & (((\DataPath|Ram|s_memory~2578_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~2744_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~2258_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2744_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2578_q\,
	datad => \DataPath|Ram|s_memory~2258_q\,
	combout => \DataPath|Ram|s_memory~2745_combout\);

-- Location: LCCOMB_X74_Y41_N0
\DataPath|Ram|s_memory~2218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2218feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2218feeder_combout\);

-- Location: LCCOMB_X74_Y44_N22
\DataPath|Ram|s_memory~4306\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4306_combout\ = (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & \DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4306_combout\);

-- Location: LCCOMB_X74_Y44_N4
\DataPath|Ram|s_memory~4558\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4558_combout\ = (\DataPath|Ram|s_memory~4306_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4499_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4306_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4499_combout\,
	combout => \DataPath|Ram|s_memory~4558_combout\);

-- Location: FF_X74_Y41_N1
\DataPath|Ram|s_memory~2218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2218feeder_combout\,
	ena => \DataPath|Ram|s_memory~4558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2218_q\);

-- Location: LCCOMB_X73_Y42_N2
\DataPath|Ram|s_memory~4559\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4559_combout\ = (\DataPath|Ram|s_memory~4306_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4503_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4306_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4503_combout\,
	combout => \DataPath|Ram|s_memory~4559_combout\);

-- Location: FF_X73_Y42_N29
\DataPath|Ram|s_memory~2058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2058_q\);

-- Location: LCCOMB_X73_Y42_N28
\DataPath|Ram|s_memory~2739\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2739_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2218_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~2058_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2218_q\,
	datac => \DataPath|Ram|s_memory~2058_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2739_combout\);

-- Location: LCCOMB_X73_Y38_N0
\DataPath|Ram|s_memory~2378feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2378feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2378feeder_combout\);

-- Location: LCCOMB_X73_Y43_N6
\DataPath|Ram|s_memory~4557\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4557_combout\ = (\DataPath|Ram|s_memory~4501_combout\ & (\DataPath|Ram|s_memory~4306_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4501_combout\,
	datab => \DataPath|Ram|s_memory~4306_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4557_combout\);

-- Location: FF_X73_Y38_N1
\DataPath|Ram|s_memory~2378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2378feeder_combout\,
	ena => \DataPath|Ram|s_memory~4557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2378_q\);

-- Location: LCCOMB_X69_Y44_N6
\DataPath|Ram|s_memory~4560\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4560_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4505_combout\ & \DataPath|Ram|s_memory~4306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4505_combout\,
	datad => \DataPath|Ram|s_memory~4306_combout\,
	combout => \DataPath|Ram|s_memory~4560_combout\);

-- Location: FF_X69_Y44_N3
\DataPath|Ram|s_memory~2538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2538_q\);

-- Location: LCCOMB_X69_Y44_N2
\DataPath|Ram|s_memory~2740\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2740_combout\ = (\DataPath|Ram|s_memory~2739_combout\ & (((\DataPath|Ram|s_memory~2538_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~2739_combout\ & (\DataPath|Ram|s_memory~2378_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2739_combout\,
	datab => \DataPath|Ram|s_memory~2378_q\,
	datac => \DataPath|Ram|s_memory~2538_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2740_combout\);

-- Location: LCCOMB_X74_Y41_N14
\DataPath|Ram|s_memory~4308\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4308_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & !\DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4308_combout\);

-- Location: LCCOMB_X74_Y41_N12
\DataPath|Ram|s_memory~4561\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4561_combout\ = (\DataPath|Ram|s_memory~4501_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4501_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4308_combout\,
	combout => \DataPath|Ram|s_memory~4561_combout\);

-- Location: FF_X72_Y43_N13
\DataPath|Ram|s_memory~2298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2298_q\);

-- Location: LCCOMB_X70_Y43_N8
\DataPath|Ram|s_memory~4564\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4564_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4505_combout\ & \DataPath|Ram|s_memory~4308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4505_combout\,
	datad => \DataPath|Ram|s_memory~4308_combout\,
	combout => \DataPath|Ram|s_memory~4564_combout\);

-- Location: FF_X70_Y43_N5
\DataPath|Ram|s_memory~2458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2458_q\);

-- Location: LCCOMB_X74_Y41_N10
\DataPath|Ram|s_memory~2138feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2138feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~2138feeder_combout\);

-- Location: LCCOMB_X74_Y41_N26
\DataPath|Ram|s_memory~4562\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4562_combout\ = (\DataPath|Ram|s_memory~4499_combout\ & (\DataPath|Ram|s_memory~4308_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4499_combout\,
	datac => \DataPath|Ram|s_memory~4308_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4562_combout\);

-- Location: FF_X74_Y41_N11
\DataPath|Ram|s_memory~2138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2138feeder_combout\,
	ena => \DataPath|Ram|s_memory~4562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2138_q\);

-- Location: LCCOMB_X73_Y43_N30
\DataPath|Ram|s_memory~4563\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4563_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4503_combout\ & \DataPath|Ram|s_memory~4308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4503_combout\,
	datad => \DataPath|Ram|s_memory~4308_combout\,
	combout => \DataPath|Ram|s_memory~4563_combout\);

-- Location: FF_X74_Y42_N1
\DataPath|Ram|s_memory~1978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1978_q\);

-- Location: LCCOMB_X74_Y42_N0
\DataPath|Ram|s_memory~2741\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2741_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2138_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~1978_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2138_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1978_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2741_combout\);

-- Location: LCCOMB_X70_Y43_N4
\DataPath|Ram|s_memory~2742\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2742_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2741_combout\ & ((\DataPath|Ram|s_memory~2458_q\))) # (!\DataPath|Ram|s_memory~2741_combout\ & (\DataPath|Ram|s_memory~2298_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~2741_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~2298_q\,
	datac => \DataPath|Ram|s_memory~2458_q\,
	datad => \DataPath|Ram|s_memory~2741_combout\,
	combout => \DataPath|Ram|s_memory~2742_combout\);

-- Location: LCCOMB_X70_Y43_N30
\DataPath|Ram|s_memory~2743\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2743_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2740_combout\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2742_combout\ & 
-- !\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2740_combout\,
	datac => \DataPath|Ram|s_memory~2742_combout\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~2743_combout\);

-- Location: LCCOMB_X73_Y40_N24
\DataPath|Ram|s_memory~2746\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2746_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2743_combout\ & ((\DataPath|Ram|s_memory~2745_combout\))) # (!\DataPath|Ram|s_memory~2743_combout\ & (\DataPath|Ram|s_memory~2738_combout\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2738_combout\,
	datab => \DataPath|Ram|s_memory~2745_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~2743_combout\,
	combout => \DataPath|Ram|s_memory~2746_combout\);

-- Location: LCCOMB_X67_Y40_N2
\DataPath|Ram|s_memory~2747\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2747_combout\ = (\DataPath|Ram|s_memory~2736_combout\ & (((\DataPath|Ram|s_memory~2746_combout\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~2736_combout\ & (\DataPath|Ram|s_memory~2715_combout\ & 
-- (\DataPath|s_ramAddress[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2736_combout\,
	datab => \DataPath|Ram|s_memory~2715_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~2746_combout\,
	combout => \DataPath|Ram|s_memory~2747_combout\);

-- Location: LCCOMB_X62_Y42_N26
\DataPath|Ram|s_memory~4346\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4346_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & \DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4346_combout\);

-- Location: LCCOMB_X65_Y44_N10
\DataPath|Ram|s_memory~4349\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4349_combout\ = (\DataPath|Ram|s_memory~4346_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4296_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4346_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4296_combout\,
	combout => \DataPath|Ram|s_memory~4349_combout\);

-- Location: FF_X65_Y44_N13
\DataPath|Ram|s_memory~1868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1868_q\);

-- Location: LCCOMB_X66_Y44_N0
\DataPath|Ram|s_memory~4348\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4348_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4290_combout\ & \DataPath|Ram|s_memory~4346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4290_combout\,
	datad => \DataPath|Ram|s_memory~4346_combout\,
	combout => \DataPath|Ram|s_memory~4348_combout\);

-- Location: FF_X66_Y44_N25
\DataPath|Ram|s_memory~1878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1878_q\);

-- Location: LCCOMB_X65_Y44_N12
\DataPath|Ram|s_memory~2610\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2610_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1878_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1868_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1868_q\,
	datad => \DataPath|Ram|s_memory~1878_q\,
	combout => \DataPath|Ram|s_memory~2610_combout\);

-- Location: LCCOMB_X69_Y44_N28
\DataPath|Ram|s_memory~4350\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4350_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4346_combout\ & \DataPath|Ram|s_memory~4306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4346_combout\,
	datad => \DataPath|Ram|s_memory~4306_combout\,
	combout => \DataPath|Ram|s_memory~4350_combout\);

-- Location: FF_X69_Y44_N5
\DataPath|Ram|s_memory~1898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1898_q\);

-- Location: LCCOMB_X66_Y48_N4
\DataPath|Ram|s_memory~1888feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1888feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~1888feeder_combout\);

-- Location: LCCOMB_X66_Y47_N0
\DataPath|Ram|s_memory~4347\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4347_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4280_combout\ & \DataPath|Ram|s_memory~4346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4280_combout\,
	datad => \DataPath|Ram|s_memory~4346_combout\,
	combout => \DataPath|Ram|s_memory~4347_combout\);

-- Location: FF_X66_Y48_N5
\DataPath|Ram|s_memory~1888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1888feeder_combout\,
	ena => \DataPath|Ram|s_memory~4347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1888_q\);

-- Location: LCCOMB_X69_Y44_N4
\DataPath|Ram|s_memory~2611\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2611_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2610_combout\ & (\DataPath|Ram|s_memory~1898_q\)) # (!\DataPath|Ram|s_memory~2610_combout\ & ((\DataPath|Ram|s_memory~1888_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2610_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~2610_combout\,
	datac => \DataPath|Ram|s_memory~1898_q\,
	datad => \DataPath|Ram|s_memory~1888_q\,
	combout => \DataPath|Ram|s_memory~2611_combout\);

-- Location: LCCOMB_X58_Y48_N24
\DataPath|Ram|s_memory~1928feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1928feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~1928feeder_combout\);

-- Location: LCCOMB_X67_Y46_N30
\DataPath|Ram|s_memory~4360\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4360_combout\ = (\DataPath|Ram|s_memory~4346_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4346_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4286_combout\,
	combout => \DataPath|Ram|s_memory~4360_combout\);

-- Location: FF_X58_Y48_N25
\DataPath|Ram|s_memory~1928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1928feeder_combout\,
	ena => \DataPath|Ram|s_memory~4360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1928_q\);

-- Location: LCCOMB_X58_Y40_N10
\DataPath|Ram|s_memory~4361\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4361_combout\ = (\DataPath|Ram|s_memory~4302_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4302_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4346_combout\,
	combout => \DataPath|Ram|s_memory~4361_combout\);

-- Location: FF_X58_Y40_N25
\DataPath|Ram|s_memory~1908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1908_q\);

-- Location: LCCOMB_X58_Y40_N24
\DataPath|Ram|s_memory~2617\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2617_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1928_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1908_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~1928_q\,
	datac => \DataPath|Ram|s_memory~1908_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2617_combout\);

-- Location: LCCOMB_X65_Y40_N20
\DataPath|Ram|s_memory~4362\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4362_combout\ = (\DataPath|Ram|s_memory~4310_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4310_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4346_combout\,
	combout => \DataPath|Ram|s_memory~4362_combout\);

-- Location: FF_X65_Y40_N13
\DataPath|Ram|s_memory~1938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1938_q\);

-- Location: LCCOMB_X66_Y40_N16
\DataPath|Ram|s_memory~1918feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1918feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~1918feeder_combout\);

-- Location: LCCOMB_X65_Y40_N14
\DataPath|Ram|s_memory~4359\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4359_combout\ = (\DataPath|Ram|s_memory~4346_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4294_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4346_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4294_combout\,
	combout => \DataPath|Ram|s_memory~4359_combout\);

-- Location: FF_X66_Y40_N17
\DataPath|Ram|s_memory~1918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1918feeder_combout\,
	ena => \DataPath|Ram|s_memory~4359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1918_q\);

-- Location: LCCOMB_X65_Y40_N12
\DataPath|Ram|s_memory~2618\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2618_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2617_combout\ & (\DataPath|Ram|s_memory~1938_q\)) # (!\DataPath|Ram|s_memory~2617_combout\ & ((\DataPath|Ram|s_memory~1918_q\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2617_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~2617_combout\,
	datac => \DataPath|Ram|s_memory~1938_q\,
	datad => \DataPath|Ram|s_memory~1918_q\,
	combout => \DataPath|Ram|s_memory~2618_combout\);

-- Location: LCCOMB_X65_Y49_N0
\DataPath|Ram|s_memory~4355\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4355_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4346_combout\ & \DataPath|Ram|s_memory~4284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4346_combout\,
	datad => \DataPath|Ram|s_memory~4284_combout\,
	combout => \DataPath|Ram|s_memory~4355_combout\);

-- Location: FF_X67_Y49_N25
\DataPath|Ram|s_memory~1808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1808_q\);

-- Location: LCCOMB_X70_Y43_N12
\DataPath|Ram|s_memory~4358\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4358_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4346_combout\ & \DataPath|Ram|s_memory~4308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4346_combout\,
	datad => \DataPath|Ram|s_memory~4308_combout\,
	combout => \DataPath|Ram|s_memory~4358_combout\);

-- Location: FF_X68_Y45_N17
\DataPath|Ram|s_memory~1818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1818_q\);

-- Location: LCCOMB_X67_Y37_N0
\DataPath|Ram|s_memory~4356\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4356_combout\ = (\DataPath|Ram|s_memory~4292_combout\ & (\DataPath|Ram|s_memory~4346_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4292_combout\,
	datab => \DataPath|Ram|s_memory~4346_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4356_combout\);

-- Location: FF_X67_Y37_N13
\DataPath|Ram|s_memory~1798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1798_q\);

-- Location: LCCOMB_X67_Y45_N18
\DataPath|Ram|s_memory~4357\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4357_combout\ = (\DataPath|Ram|s_memory~4300_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4300_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4346_combout\,
	combout => \DataPath|Ram|s_memory~4357_combout\);

-- Location: FF_X67_Y45_N25
\DataPath|Ram|s_memory~1788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1788_q\);

-- Location: LCCOMB_X67_Y45_N24
\DataPath|Ram|s_memory~2614\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2614_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~1798_q\)) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1788_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1798_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1788_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~2614_combout\);

-- Location: LCCOMB_X68_Y45_N16
\DataPath|Ram|s_memory~2615\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2615_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2614_combout\ & ((\DataPath|Ram|s_memory~1818_q\))) # (!\DataPath|Ram|s_memory~2614_combout\ & (\DataPath|Ram|s_memory~1808_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~2614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1808_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1818_q\,
	datad => \DataPath|Ram|s_memory~2614_combout\,
	combout => \DataPath|Ram|s_memory~2615_combout\);

-- Location: LCCOMB_X67_Y36_N0
\DataPath|Ram|s_memory~4351\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4351_combout\ = (\DataPath|Ram|s_memory~4288_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4288_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4346_combout\,
	combout => \DataPath|Ram|s_memory~4351_combout\);

-- Location: FF_X67_Y36_N13
\DataPath|Ram|s_memory~1838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1838_q\);

-- Location: LCCOMB_X58_Y43_N8
\DataPath|Ram|s_memory~4353\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4353_combout\ = (\DataPath|Ram|s_memory~4346_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4346_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4298_combout\,
	combout => \DataPath|Ram|s_memory~4353_combout\);

-- Location: FF_X58_Y43_N13
\DataPath|Ram|s_memory~1828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1828_q\);

-- Location: LCCOMB_X59_Y49_N8
\DataPath|Ram|s_memory~1848feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1848feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~1848feeder_combout\);

-- Location: LCCOMB_X59_Y49_N10
\DataPath|Ram|s_memory~4352\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4352_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4282_combout\ & \DataPath|Ram|s_memory~4346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4282_combout\,
	datad => \DataPath|Ram|s_memory~4346_combout\,
	combout => \DataPath|Ram|s_memory~4352_combout\);

-- Location: FF_X59_Y49_N9
\DataPath|Ram|s_memory~1848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1848feeder_combout\,
	ena => \DataPath|Ram|s_memory~4352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1848_q\);

-- Location: LCCOMB_X58_Y43_N12
\DataPath|Ram|s_memory~2612\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2612_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1848_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1828_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1828_q\,
	datad => \DataPath|Ram|s_memory~1848_q\,
	combout => \DataPath|Ram|s_memory~2612_combout\);

-- Location: LCCOMB_X67_Y43_N0
\DataPath|Ram|s_memory~4354\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4354_combout\ = (\DataPath|Ram|s_memory~4304_combout\ & (\DataPath|Ram|s_memory~4346_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4304_combout\,
	datac => \DataPath|Ram|s_memory~4346_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4354_combout\);

-- Location: FF_X67_Y43_N5
\DataPath|Ram|s_memory~1858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1858_q\);

-- Location: LCCOMB_X67_Y43_N4
\DataPath|Ram|s_memory~2613\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2613_combout\ = (\DataPath|Ram|s_memory~2612_combout\ & (((\DataPath|Ram|s_memory~1858_q\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~2612_combout\ & (\DataPath|Ram|s_memory~1838_q\ & 
-- ((\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1838_q\,
	datab => \DataPath|Ram|s_memory~2612_combout\,
	datac => \DataPath|Ram|s_memory~1858_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~2613_combout\);

-- Location: LCCOMB_X67_Y43_N14
\DataPath|Ram|s_memory~2616\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2616_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2613_combout\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2615_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2613_combout\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~2616_combout\);

-- Location: LCCOMB_X68_Y43_N0
\DataPath|Ram|s_memory~2619\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2619_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2616_combout\ & ((\DataPath|Ram|s_memory~2618_combout\))) # (!\DataPath|Ram|s_memory~2616_combout\ & (\DataPath|Ram|s_memory~2611_combout\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2611_combout\,
	datac => \DataPath|Ram|s_memory~2618_combout\,
	datad => \DataPath|Ram|s_memory~2616_combout\,
	combout => \DataPath|Ram|s_memory~2619_combout\);

-- Location: LCCOMB_X70_Y45_N12
\DataPath|Ram|s_memory~4329\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4329_combout\ = (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & \DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4329_combout\);

-- Location: LCCOMB_X68_Y44_N4
\DataPath|Ram|s_memory~4330\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4330_combout\ = (\DataPath|Ram|s_memory~4329_combout\ & (\DataPath|Ram|s_memory~4288_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4329_combout\,
	datab => \DataPath|Ram|s_memory~4288_combout\,
	datac => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4330_combout\);

-- Location: FF_X68_Y44_N21
\DataPath|Ram|s_memory~1358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1358_q\);

-- Location: LCCOMB_X70_Y41_N20
\DataPath|Ram|s_memory~4333\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4333_combout\ = (\DataPath|Ram|s_memory~4329_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4294_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4329_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4294_combout\,
	combout => \DataPath|Ram|s_memory~4333_combout\);

-- Location: FF_X68_Y44_N31
\DataPath|Ram|s_memory~1438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1438_q\);

-- Location: LCCOMB_X63_Y41_N10
\DataPath|Ram|s_memory~4332\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4332_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4292_combout\ & \DataPath|Ram|s_memory~4329_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4292_combout\,
	datad => \DataPath|Ram|s_memory~4329_combout\,
	combout => \DataPath|Ram|s_memory~4332_combout\);

-- Location: FF_X63_Y41_N3
\DataPath|Ram|s_memory~1318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1318_q\);

-- Location: LCCOMB_X63_Y41_N30
\DataPath|Ram|s_memory~4331\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4331_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4329_combout\ & \DataPath|Ram|s_memory~4290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4329_combout\,
	datad => \DataPath|Ram|s_memory~4290_combout\,
	combout => \DataPath|Ram|s_memory~4331_combout\);

-- Location: FF_X63_Y41_N13
\DataPath|Ram|s_memory~1398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1398_q\);

-- Location: LCCOMB_X63_Y41_N2
\DataPath|Ram|s_memory~2599\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2599_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1398_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1318_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1318_q\,
	datad => \DataPath|Ram|s_memory~1398_q\,
	combout => \DataPath|Ram|s_memory~2599_combout\);

-- Location: LCCOMB_X68_Y44_N30
\DataPath|Ram|s_memory~2600\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2600_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2599_combout\ & ((\DataPath|Ram|s_memory~1438_q\))) # (!\DataPath|Ram|s_memory~2599_combout\ & (\DataPath|Ram|s_memory~1358_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1358_q\,
	datac => \DataPath|Ram|s_memory~1438_q\,
	datad => \DataPath|Ram|s_memory~2599_combout\,
	combout => \DataPath|Ram|s_memory~2600_combout\);

-- Location: LCCOMB_X62_Y49_N0
\DataPath|Ram|s_memory~4335\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4335_combout\ = (\DataPath|Ram|s_memory~4329_combout\ & (\DataPath|Ram|s_memory~4282_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4329_combout\,
	datab => \DataPath|Ram|s_memory~4282_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4335_combout\);

-- Location: FF_X60_Y49_N29
\DataPath|Ram|s_memory~1368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1368_q\);

-- Location: LCCOMB_X63_Y48_N30
\DataPath|Ram|s_memory~4336\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4336_combout\ = (\DataPath|Ram|s_memory~4329_combout\ & (\DataPath|Ram|s_memory~4284_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4329_combout\,
	datab => \DataPath|Ram|s_memory~4284_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4336_combout\);

-- Location: FF_X60_Y49_N7
\DataPath|Ram|s_memory~1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1328_q\);

-- Location: LCCOMB_X60_Y49_N6
\DataPath|Ram|s_memory~2601\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2601_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1368_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~1328_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1368_q\,
	datac => \DataPath|Ram|s_memory~1328_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2601_combout\);

-- Location: LCCOMB_X62_Y49_N24
\DataPath|Ram|s_memory~1408feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1408feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~1408feeder_combout\);

-- Location: LCCOMB_X62_Y49_N18
\DataPath|Ram|s_memory~4334\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4334_combout\ = (\DataPath|Ram|s_memory~4329_combout\ & (\DataPath|Ram|s_memory~4280_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4329_combout\,
	datac => \DataPath|Ram|s_memory~4280_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4334_combout\);

-- Location: FF_X62_Y49_N25
\DataPath|Ram|s_memory~1408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1408feeder_combout\,
	ena => \DataPath|Ram|s_memory~4334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1408_q\);

-- Location: LCCOMB_X62_Y49_N16
\DataPath|Ram|s_memory~4337\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4337_combout\ = (\DataPath|Ram|s_memory~4329_combout\ & (\DataPath|Ram|s_memory~4286_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4329_combout\,
	datab => \DataPath|Ram|s_memory~4286_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4337_combout\);

-- Location: FF_X63_Y49_N5
\DataPath|Ram|s_memory~1448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1448_q\);

-- Location: LCCOMB_X63_Y49_N4
\DataPath|Ram|s_memory~2602\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2602_combout\ = (\DataPath|Ram|s_memory~2601_combout\ & (((\DataPath|Ram|s_memory~1448_q\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~2601_combout\ & (\DataPath|Ram|s_memory~1408_q\ & 
-- ((\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2601_combout\,
	datab => \DataPath|Ram|s_memory~1408_q\,
	datac => \DataPath|Ram|s_memory~1448_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2602_combout\);

-- Location: LCCOMB_X57_Y44_N10
\DataPath|Ram|s_memory~4338\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4338_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4296_combout\ & \DataPath|Ram|s_memory~4329_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4296_combout\,
	datac => \DataPath|Ram|s_memory~4329_combout\,
	combout => \DataPath|Ram|s_memory~4338_combout\);

-- Location: FF_X57_Y44_N13
\DataPath|Ram|s_memory~1388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1388_q\);

-- Location: LCCOMB_X57_Y44_N22
\DataPath|Ram|s_memory~4341\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4341_combout\ = (\DataPath|Ram|s_memory~4329_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4329_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4302_combout\,
	combout => \DataPath|Ram|s_memory~4341_combout\);

-- Location: FF_X57_Y44_N15
\DataPath|Ram|s_memory~1428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1428_q\);

-- Location: LCCOMB_X57_Y46_N0
\DataPath|Ram|s_memory~4340\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4340_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4329_combout\ & \DataPath|Ram|s_memory~4300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4329_combout\,
	datad => \DataPath|Ram|s_memory~4300_combout\,
	combout => \DataPath|Ram|s_memory~4340_combout\);

-- Location: FF_X58_Y47_N11
\DataPath|Ram|s_memory~1308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1308_q\);

-- Location: LCCOMB_X57_Y46_N30
\DataPath|Ram|s_memory~4339\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4339_combout\ = (\DataPath|Ram|s_memory~4298_combout\ & (\DataPath|Ram|s_memory~4329_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4298_combout\,
	datac => \DataPath|Ram|s_memory~4329_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4339_combout\);

-- Location: FF_X58_Y47_N13
\DataPath|Ram|s_memory~1348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1348_q\);

-- Location: LCCOMB_X58_Y47_N10
\DataPath|Ram|s_memory~2603\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2603_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1348_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1308_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1308_q\,
	datad => \DataPath|Ram|s_memory~1348_q\,
	combout => \DataPath|Ram|s_memory~2603_combout\);

-- Location: LCCOMB_X57_Y44_N14
\DataPath|Ram|s_memory~2604\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2604_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2603_combout\ & ((\DataPath|Ram|s_memory~1428_q\))) # (!\DataPath|Ram|s_memory~2603_combout\ & (\DataPath|Ram|s_memory~1388_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1388_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1428_q\,
	datad => \DataPath|Ram|s_memory~2603_combout\,
	combout => \DataPath|Ram|s_memory~2604_combout\);

-- Location: LCCOMB_X63_Y45_N8
\DataPath|Ram|s_memory~2605\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2605_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2602_combout\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((!\DataPath|s_ramAddress[0]~3_combout\ & 
-- \DataPath|Ram|s_memory~2604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2602_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~2604_combout\,
	combout => \DataPath|Ram|s_memory~2605_combout\);

-- Location: LCCOMB_X68_Y46_N24
\DataPath|Ram|s_memory~4344\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4344_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4329_combout\ & \DataPath|Ram|s_memory~4308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4329_combout\,
	datad => \DataPath|Ram|s_memory~4308_combout\,
	combout => \DataPath|Ram|s_memory~4344_combout\);

-- Location: FF_X68_Y47_N3
\DataPath|Ram|s_memory~1338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1338_q\);

-- Location: LCCOMB_X70_Y45_N24
\DataPath|Ram|s_memory~4343\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4343_combout\ = (\DataPath|Ram|s_memory~4329_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4329_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4306_combout\,
	combout => \DataPath|Ram|s_memory~4343_combout\);

-- Location: FF_X68_Y47_N29
\DataPath|Ram|s_memory~1418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1418_q\);

-- Location: LCCOMB_X68_Y47_N2
\DataPath|Ram|s_memory~2606\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2606_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1418_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1338_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1338_q\,
	datad => \DataPath|Ram|s_memory~1418_q\,
	combout => \DataPath|Ram|s_memory~2606_combout\);

-- Location: LCCOMB_X68_Y44_N12
\DataPath|Ram|s_memory~4342\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4342_combout\ = (\DataPath|Ram|s_memory~4329_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4329_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4304_combout\,
	combout => \DataPath|Ram|s_memory~4342_combout\);

-- Location: FF_X67_Y47_N29
\DataPath|Ram|s_memory~1378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1378_q\);

-- Location: LCCOMB_X66_Y43_N24
\DataPath|Ram|s_memory~4345\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4345_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4310_combout\ & \DataPath|Ram|s_memory~4329_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4310_combout\,
	datad => \DataPath|Ram|s_memory~4329_combout\,
	combout => \DataPath|Ram|s_memory~4345_combout\);

-- Location: FF_X67_Y47_N31
\DataPath|Ram|s_memory~1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1458_q\);

-- Location: LCCOMB_X67_Y47_N30
\DataPath|Ram|s_memory~2607\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2607_combout\ = (\DataPath|Ram|s_memory~2606_combout\ & (((\DataPath|Ram|s_memory~1458_q\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~2606_combout\ & (\DataPath|Ram|s_memory~1378_q\ & 
-- ((\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2606_combout\,
	datab => \DataPath|Ram|s_memory~1378_q\,
	datac => \DataPath|Ram|s_memory~1458_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~2607_combout\);

-- Location: LCCOMB_X63_Y45_N6
\DataPath|Ram|s_memory~2608\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2608_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2605_combout\ & ((\DataPath|Ram|s_memory~2607_combout\))) # (!\DataPath|Ram|s_memory~2605_combout\ & (\DataPath|Ram|s_memory~2600_combout\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~2600_combout\,
	datac => \DataPath|Ram|s_memory~2605_combout\,
	datad => \DataPath|Ram|s_memory~2607_combout\,
	combout => \DataPath|Ram|s_memory~2608_combout\);

-- Location: LCCOMB_X58_Y41_N20
\DataPath|Ram|s_memory~4312\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4312_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & \DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4312_combout\);

-- Location: LCCOMB_X69_Y46_N8
\DataPath|Ram|s_memory~4327\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4327_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4312_combout\ & \DataPath|Ram|s_memory~4308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4312_combout\,
	datad => \DataPath|Ram|s_memory~4308_combout\,
	combout => \DataPath|Ram|s_memory~4327_combout\);

-- Location: FF_X72_Y47_N15
\DataPath|Ram|s_memory~1658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1658_q\);

-- Location: LCCOMB_X70_Y45_N2
\DataPath|Ram|s_memory~4326\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4326_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4312_combout\ & \DataPath|Ram|s_memory~4306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4312_combout\,
	datad => \DataPath|Ram|s_memory~4306_combout\,
	combout => \DataPath|Ram|s_memory~4326_combout\);

-- Location: FF_X72_Y47_N29
\DataPath|Ram|s_memory~1738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1738_q\);

-- Location: LCCOMB_X72_Y47_N14
\DataPath|Ram|s_memory~2596\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2596_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~1738_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~1658_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1658_q\,
	datad => \DataPath|Ram|s_memory~1738_q\,
	combout => \DataPath|Ram|s_memory~2596_combout\);

-- Location: LCCOMB_X65_Y47_N26
\DataPath|Ram|s_memory~4328\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4328_combout\ = (\DataPath|Ram|s_memory~4312_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4310_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4312_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4310_combout\,
	combout => \DataPath|Ram|s_memory~4328_combout\);

-- Location: FF_X73_Y47_N27
\DataPath|Ram|s_memory~1778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1778_q\);

-- Location: LCCOMB_X68_Y44_N14
\DataPath|Ram|s_memory~4325\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4325_combout\ = (\DataPath|Ram|s_memory~4304_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4304_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4312_combout\,
	combout => \DataPath|Ram|s_memory~4325_combout\);

-- Location: FF_X73_Y47_N1
\DataPath|Ram|s_memory~1698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1698_q\);

-- Location: LCCOMB_X73_Y47_N26
\DataPath|Ram|s_memory~2597\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2597_combout\ = (\DataPath|Ram|s_memory~2596_combout\ & (((\DataPath|Ram|s_memory~1778_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~2596_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~1698_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2596_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1778_q\,
	datad => \DataPath|Ram|s_memory~1698_q\,
	combout => \DataPath|Ram|s_memory~2597_combout\);

-- Location: LCCOMB_X62_Y39_N6
\DataPath|Ram|s_memory~4315\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4315_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4312_combout\ & \DataPath|Ram|s_memory~4292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4312_combout\,
	datad => \DataPath|Ram|s_memory~4292_combout\,
	combout => \DataPath|Ram|s_memory~4315_combout\);

-- Location: FF_X62_Y39_N31
\DataPath|Ram|s_memory~1638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1638_q\);

-- Location: LCCOMB_X70_Y41_N6
\DataPath|Ram|s_memory~4314\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4314_combout\ = (\DataPath|Ram|s_memory~4312_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4312_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4290_combout\,
	combout => \DataPath|Ram|s_memory~4314_combout\);

-- Location: FF_X62_Y39_N21
\DataPath|Ram|s_memory~1718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1718_q\);

-- Location: LCCOMB_X62_Y39_N30
\DataPath|Ram|s_memory~2589\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2589_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1718_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1638_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1638_q\,
	datad => \DataPath|Ram|s_memory~1718_q\,
	combout => \DataPath|Ram|s_memory~2589_combout\);

-- Location: LCCOMB_X60_Y39_N22
\DataPath|Ram|s_memory~4313\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4313_combout\ = (\DataPath|Ram|s_memory~4288_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4288_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4312_combout\,
	combout => \DataPath|Ram|s_memory~4313_combout\);

-- Location: FF_X60_Y39_N5
\DataPath|Ram|s_memory~1678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1678_q\);

-- Location: LCCOMB_X61_Y39_N18
\DataPath|Ram|s_memory~4316\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4316_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4294_combout\ & \DataPath|Ram|s_memory~4312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4294_combout\,
	datad => \DataPath|Ram|s_memory~4312_combout\,
	combout => \DataPath|Ram|s_memory~4316_combout\);

-- Location: FF_X61_Y39_N25
\DataPath|Ram|s_memory~1758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1758_q\);

-- Location: LCCOMB_X61_Y39_N24
\DataPath|Ram|s_memory~2590\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2590_combout\ = (\DataPath|Ram|s_memory~2589_combout\ & (((\DataPath|Ram|s_memory~1758_q\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~2589_combout\ & (\DataPath|Ram|s_memory~1678_q\ & 
-- ((\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2589_combout\,
	datab => \DataPath|Ram|s_memory~1678_q\,
	datac => \DataPath|Ram|s_memory~1758_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~2590_combout\);

-- Location: LCCOMB_X57_Y46_N20
\DataPath|Ram|s_memory~4323\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4323_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4300_combout\ & \DataPath|Ram|s_memory~4312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4300_combout\,
	datac => \DataPath|Ram|s_memory~4312_combout\,
	combout => \DataPath|Ram|s_memory~4323_combout\);

-- Location: FF_X57_Y47_N31
\DataPath|Ram|s_memory~1628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1628_q\);

-- Location: LCCOMB_X57_Y46_N2
\DataPath|Ram|s_memory~4322\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4322_combout\ = (\DataPath|Ram|s_memory~4312_combout\ & (\DataPath|Ram|s_memory~4298_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4312_combout\,
	datac => \DataPath|Ram|s_memory~4298_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4322_combout\);

-- Location: FF_X57_Y47_N17
\DataPath|Ram|s_memory~1668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1668_q\);

-- Location: LCCOMB_X57_Y47_N30
\DataPath|Ram|s_memory~2593\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2593_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~1668_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~1628_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1628_q\,
	datad => \DataPath|Ram|s_memory~1668_q\,
	combout => \DataPath|Ram|s_memory~2593_combout\);

-- Location: LCCOMB_X60_Y42_N26
\DataPath|Ram|s_memory~4324\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4324_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4312_combout\ & \DataPath|Ram|s_memory~4302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4312_combout\,
	datad => \DataPath|Ram|s_memory~4302_combout\,
	combout => \DataPath|Ram|s_memory~4324_combout\);

-- Location: FF_X57_Y45_N7
\DataPath|Ram|s_memory~1748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1748_q\);

-- Location: LCCOMB_X58_Y45_N14
\DataPath|Ram|s_memory~4321\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4321_combout\ = (\DataPath|Ram|s_memory~4312_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4296_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4312_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4296_combout\,
	combout => \DataPath|Ram|s_memory~4321_combout\);

-- Location: FF_X57_Y45_N17
\DataPath|Ram|s_memory~1708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1708_q\);

-- Location: LCCOMB_X57_Y45_N6
\DataPath|Ram|s_memory~2594\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2594_combout\ = (\DataPath|Ram|s_memory~2593_combout\ & (((\DataPath|Ram|s_memory~1748_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~2593_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~1708_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2593_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1748_q\,
	datad => \DataPath|Ram|s_memory~1708_q\,
	combout => \DataPath|Ram|s_memory~2594_combout\);

-- Location: LCCOMB_X60_Y47_N22
\DataPath|Ram|s_memory~4317\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4317_combout\ = (\DataPath|Ram|s_memory~4312_combout\ & (\DataPath|Ram|s_memory~4280_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4312_combout\,
	datab => \DataPath|Ram|s_memory~4280_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4317_combout\);

-- Location: FF_X60_Y47_N5
\DataPath|Ram|s_memory~1728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1728_q\);

-- Location: LCCOMB_X60_Y47_N20
\DataPath|Ram|s_memory~4320\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4320_combout\ = (\DataPath|Ram|s_memory~4312_combout\ & (\DataPath|Ram|s_memory~4286_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4312_combout\,
	datab => \DataPath|Ram|s_memory~4286_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4320_combout\);

-- Location: FF_X60_Y47_N19
\DataPath|Ram|s_memory~1768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1768_q\);

-- Location: LCCOMB_X61_Y47_N2
\DataPath|Ram|s_memory~4319\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4319_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4312_combout\ & \DataPath|Ram|s_memory~4284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4312_combout\,
	datad => \DataPath|Ram|s_memory~4284_combout\,
	combout => \DataPath|Ram|s_memory~4319_combout\);

-- Location: FF_X61_Y47_N19
\DataPath|Ram|s_memory~1648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1648_q\);

-- Location: LCCOMB_X61_Y47_N8
\DataPath|Ram|s_memory~4318\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4318_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4312_combout\ & \DataPath|Ram|s_memory~4282_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4312_combout\,
	datad => \DataPath|Ram|s_memory~4282_combout\,
	combout => \DataPath|Ram|s_memory~4318_combout\);

-- Location: FF_X61_Y47_N21
\DataPath|Ram|s_memory~1688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1688_q\);

-- Location: LCCOMB_X61_Y47_N18
\DataPath|Ram|s_memory~2591\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2591_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~1688_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~1648_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1648_q\,
	datad => \DataPath|Ram|s_memory~1688_q\,
	combout => \DataPath|Ram|s_memory~2591_combout\);

-- Location: LCCOMB_X60_Y47_N18
\DataPath|Ram|s_memory~2592\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2592_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2591_combout\ & ((\DataPath|Ram|s_memory~1768_q\))) # (!\DataPath|Ram|s_memory~2591_combout\ & (\DataPath|Ram|s_memory~1728_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~1728_q\,
	datac => \DataPath|Ram|s_memory~1768_q\,
	datad => \DataPath|Ram|s_memory~2591_combout\,
	combout => \DataPath|Ram|s_memory~2592_combout\);

-- Location: LCCOMB_X57_Y45_N8
\DataPath|Ram|s_memory~2595\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2595_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2592_combout\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2594_combout\,
	datab => \DataPath|Ram|s_memory~2592_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2595_combout\);

-- Location: LCCOMB_X61_Y45_N24
\DataPath|Ram|s_memory~2598\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2598_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2595_combout\ & (\DataPath|Ram|s_memory~2597_combout\)) # (!\DataPath|Ram|s_memory~2595_combout\ & ((\DataPath|Ram|s_memory~2590_combout\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2597_combout\,
	datab => \DataPath|Ram|s_memory~2590_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~2595_combout\,
	combout => \DataPath|Ram|s_memory~2598_combout\);

-- Location: LCCOMB_X62_Y45_N0
\DataPath|Ram|s_memory~2609\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2609_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\) # (\DataPath|Ram|s_memory~2598_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~2608_combout\ & 
-- (!\DataPath|s_ramAddress[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2608_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~2598_combout\,
	combout => \DataPath|Ram|s_memory~2609_combout\);

-- Location: LCCOMB_X67_Y38_N24
\DataPath|Ram|s_memory~4279\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4279_combout\ = (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & \DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4279_combout\);

-- Location: LCCOMB_X63_Y48_N0
\DataPath|Ram|s_memory~4285\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4285_combout\ = (\DataPath|Ram|s_memory~4279_combout\ & (\DataPath|Ram|s_memory~4284_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4279_combout\,
	datab => \DataPath|Ram|s_memory~4284_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4285_combout\);

-- Location: FF_X61_Y48_N1
\DataPath|Ram|s_memory~1488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1488_q\);

-- Location: LCCOMB_X58_Y49_N0
\DataPath|Ram|s_memory~1528feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1528feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~1528feeder_combout\);

-- Location: LCCOMB_X59_Y49_N4
\DataPath|Ram|s_memory~4283\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4283_combout\ = (\DataPath|Ram|s_memory~4279_combout\ & (\DataPath|Ram|s_memory~4282_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4279_combout\,
	datac => \DataPath|Ram|s_memory~4282_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4283_combout\);

-- Location: FF_X58_Y49_N1
\DataPath|Ram|s_memory~1528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1528feeder_combout\,
	ena => \DataPath|Ram|s_memory~4283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1528_q\);

-- Location: LCCOMB_X61_Y48_N0
\DataPath|Ram|s_memory~2579\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2579_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1528_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1488_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1488_q\,
	datad => \DataPath|Ram|s_memory~1528_q\,
	combout => \DataPath|Ram|s_memory~2579_combout\);

-- Location: LCCOMB_X61_Y49_N22
\DataPath|Ram|s_memory~4287\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4287_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4279_combout\ & \DataPath|Ram|s_memory~4286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4279_combout\,
	datad => \DataPath|Ram|s_memory~4286_combout\,
	combout => \DataPath|Ram|s_memory~4287_combout\);

-- Location: FF_X61_Y49_N9
\DataPath|Ram|s_memory~1608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1608_q\);

-- Location: LCCOMB_X62_Y48_N0
\DataPath|Ram|s_memory~1568feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1568feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~1568feeder_combout\);

-- Location: LCCOMB_X63_Y48_N22
\DataPath|Ram|s_memory~4281\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4281_combout\ = (\DataPath|Ram|s_memory~4279_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4279_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4280_combout\,
	combout => \DataPath|Ram|s_memory~4281_combout\);

-- Location: FF_X62_Y48_N1
\DataPath|Ram|s_memory~1568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1568feeder_combout\,
	ena => \DataPath|Ram|s_memory~4281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1568_q\);

-- Location: LCCOMB_X61_Y49_N8
\DataPath|Ram|s_memory~2580\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2580_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2579_combout\ & (\DataPath|Ram|s_memory~1608_q\)) # (!\DataPath|Ram|s_memory~2579_combout\ & ((\DataPath|Ram|s_memory~1568_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2579_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2579_combout\,
	datac => \DataPath|Ram|s_memory~1608_q\,
	datad => \DataPath|Ram|s_memory~1568_q\,
	combout => \DataPath|Ram|s_memory~2580_combout\);

-- Location: LCCOMB_X67_Y42_N12
\DataPath|Ram|s_memory~4309\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4309_combout\ = (\DataPath|Ram|s_memory~4279_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4279_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4308_combout\,
	combout => \DataPath|Ram|s_memory~4309_combout\);

-- Location: FF_X66_Y42_N31
\DataPath|Ram|s_memory~1498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1498_q\);

-- Location: LCCOMB_X67_Y42_N2
\DataPath|Ram|s_memory~4307\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4307_combout\ = (\DataPath|Ram|s_memory~4279_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4279_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4306_combout\,
	combout => \DataPath|Ram|s_memory~4307_combout\);

-- Location: FF_X66_Y42_N17
\DataPath|Ram|s_memory~1578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1578_q\);

-- Location: LCCOMB_X66_Y42_N30
\DataPath|Ram|s_memory~2586\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2586_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1578_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1498_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1498_q\,
	datad => \DataPath|Ram|s_memory~1578_q\,
	combout => \DataPath|Ram|s_memory~2586_combout\);

-- Location: LCCOMB_X65_Y42_N14
\DataPath|Ram|s_memory~4311\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4311_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4279_combout\ & \DataPath|Ram|s_memory~4310_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4279_combout\,
	datad => \DataPath|Ram|s_memory~4310_combout\,
	combout => \DataPath|Ram|s_memory~4311_combout\);

-- Location: FF_X65_Y42_N7
\DataPath|Ram|s_memory~1618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1618_q\);

-- Location: LCCOMB_X67_Y42_N4
\DataPath|Ram|s_memory~4305\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4305_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4304_combout\ & \DataPath|Ram|s_memory~4279_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4304_combout\,
	datad => \DataPath|Ram|s_memory~4279_combout\,
	combout => \DataPath|Ram|s_memory~4305_combout\);

-- Location: FF_X65_Y42_N29
\DataPath|Ram|s_memory~1538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1538_q\);

-- Location: LCCOMB_X65_Y42_N6
\DataPath|Ram|s_memory~2587\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2587_combout\ = (\DataPath|Ram|s_memory~2586_combout\ & (((\DataPath|Ram|s_memory~1618_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~2586_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~1538_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2586_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1618_q\,
	datad => \DataPath|Ram|s_memory~1538_q\,
	combout => \DataPath|Ram|s_memory~2587_combout\);

-- Location: LCCOMB_X57_Y44_N8
\DataPath|Ram|s_memory~4297\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4297_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4296_combout\ & \DataPath|Ram|s_memory~4279_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4296_combout\,
	datad => \DataPath|Ram|s_memory~4279_combout\,
	combout => \DataPath|Ram|s_memory~4297_combout\);

-- Location: FF_X58_Y44_N1
\DataPath|Ram|s_memory~1548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1548_q\);

-- Location: LCCOMB_X57_Y41_N20
\DataPath|Ram|s_memory~4303\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4303_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4279_combout\ & \DataPath|Ram|s_memory~4302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4279_combout\,
	datad => \DataPath|Ram|s_memory~4302_combout\,
	combout => \DataPath|Ram|s_memory~4303_combout\);

-- Location: FF_X57_Y41_N17
\DataPath|Ram|s_memory~1588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1588_q\);

-- Location: LCCOMB_X57_Y41_N4
\DataPath|Ram|s_memory~4301\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4301_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4279_combout\ & \DataPath|Ram|s_memory~4300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4279_combout\,
	datad => \DataPath|Ram|s_memory~4300_combout\,
	combout => \DataPath|Ram|s_memory~4301_combout\);

-- Location: FF_X56_Y41_N9
\DataPath|Ram|s_memory~1468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1468_q\);

-- Location: LCCOMB_X57_Y39_N8
\DataPath|Ram|s_memory~1508feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1508feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~1508feeder_combout\);

-- Location: LCCOMB_X57_Y41_N22
\DataPath|Ram|s_memory~4299\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4299_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4279_combout\ & \DataPath|Ram|s_memory~4298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4279_combout\,
	datad => \DataPath|Ram|s_memory~4298_combout\,
	combout => \DataPath|Ram|s_memory~4299_combout\);

-- Location: FF_X57_Y39_N9
\DataPath|Ram|s_memory~1508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1508feeder_combout\,
	ena => \DataPath|Ram|s_memory~4299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1508_q\);

-- Location: LCCOMB_X56_Y41_N8
\DataPath|Ram|s_memory~2583\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2583_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1508_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1468_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1468_q\,
	datad => \DataPath|Ram|s_memory~1508_q\,
	combout => \DataPath|Ram|s_memory~2583_combout\);

-- Location: LCCOMB_X57_Y41_N16
\DataPath|Ram|s_memory~2584\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2584_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2583_combout\ & ((\DataPath|Ram|s_memory~1588_q\))) # (!\DataPath|Ram|s_memory~2583_combout\ & (\DataPath|Ram|s_memory~1548_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~1548_q\,
	datac => \DataPath|Ram|s_memory~1588_q\,
	datad => \DataPath|Ram|s_memory~2583_combout\,
	combout => \DataPath|Ram|s_memory~2584_combout\);

-- Location: LCCOMB_X65_Y36_N4
\DataPath|Ram|s_memory~1518feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1518feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~1518feeder_combout\);

-- Location: LCCOMB_X65_Y36_N16
\DataPath|Ram|s_memory~4289\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4289_combout\ = (\DataPath|Ram|s_memory~4279_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4288_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4279_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4288_combout\,
	combout => \DataPath|Ram|s_memory~4289_combout\);

-- Location: FF_X65_Y36_N5
\DataPath|Ram|s_memory~1518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1518feeder_combout\,
	ena => \DataPath|Ram|s_memory~4289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1518_q\);

-- Location: LCCOMB_X61_Y39_N0
\DataPath|Ram|s_memory~4295\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4295_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4294_combout\ & \DataPath|Ram|s_memory~4279_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4294_combout\,
	datad => \DataPath|Ram|s_memory~4279_combout\,
	combout => \DataPath|Ram|s_memory~4295_combout\);

-- Location: FF_X62_Y37_N21
\DataPath|Ram|s_memory~1598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1598_q\);

-- Location: LCCOMB_X63_Y41_N0
\DataPath|Ram|s_memory~4291\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4291_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4279_combout\ & \DataPath|Ram|s_memory~4290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4279_combout\,
	datad => \DataPath|Ram|s_memory~4290_combout\,
	combout => \DataPath|Ram|s_memory~4291_combout\);

-- Location: FF_X63_Y40_N21
\DataPath|Ram|s_memory~1558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1558_q\);

-- Location: LCCOMB_X61_Y37_N26
\DataPath|Ram|s_memory~4293\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4293_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4279_combout\ & \DataPath|Ram|s_memory~4292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4279_combout\,
	datad => \DataPath|Ram|s_memory~4292_combout\,
	combout => \DataPath|Ram|s_memory~4293_combout\);

-- Location: FF_X61_Y37_N25
\DataPath|Ram|s_memory~1478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1478_q\);

-- Location: LCCOMB_X61_Y37_N24
\DataPath|Ram|s_memory~2581\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2581_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~1558_q\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~1478_q\ & 
-- !\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~1558_q\,
	datac => \DataPath|Ram|s_memory~1478_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~2581_combout\);

-- Location: LCCOMB_X62_Y37_N20
\DataPath|Ram|s_memory~2582\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2582_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2581_combout\ & ((\DataPath|Ram|s_memory~1598_q\))) # (!\DataPath|Ram|s_memory~2581_combout\ & (\DataPath|Ram|s_memory~1518_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1518_q\,
	datac => \DataPath|Ram|s_memory~1598_q\,
	datad => \DataPath|Ram|s_memory~2581_combout\,
	combout => \DataPath|Ram|s_memory~2582_combout\);

-- Location: LCCOMB_X62_Y45_N12
\DataPath|Ram|s_memory~2585\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2585_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2582_combout\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2584_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~2582_combout\,
	combout => \DataPath|Ram|s_memory~2585_combout\);

-- Location: LCCOMB_X62_Y45_N18
\DataPath|Ram|s_memory~2588\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2588_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2585_combout\ & ((\DataPath|Ram|s_memory~2587_combout\))) # (!\DataPath|Ram|s_memory~2585_combout\ & (\DataPath|Ram|s_memory~2580_combout\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~2585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2580_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2587_combout\,
	datad => \DataPath|Ram|s_memory~2585_combout\,
	combout => \DataPath|Ram|s_memory~2588_combout\);

-- Location: LCCOMB_X62_Y45_N6
\DataPath|Ram|s_memory~2620\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2620_combout\ = (\DataPath|Ram|s_memory~2609_combout\ & ((\DataPath|Ram|s_memory~2619_combout\) # ((!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~2609_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\ & 
-- \DataPath|Ram|s_memory~2588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2619_combout\,
	datab => \DataPath|Ram|s_memory~2609_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~2588_combout\,
	combout => \DataPath|Ram|s_memory~2620_combout\);

-- Location: LCCOMB_X69_Y39_N8
\DataPath|Ram|s_memory~158feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~158feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~158feeder_combout\);

-- Location: LCCOMB_X61_Y41_N24
\DataPath|Ram|s_memory~4465\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4465_combout\ = (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & !\DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4465_combout\);

-- Location: LCCOMB_X65_Y41_N28
\DataPath|Ram|s_memory~4478\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4478_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4465_combout\ & \DataPath|Ram|s_memory~4294_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4465_combout\,
	datad => \DataPath|Ram|s_memory~4294_combout\,
	combout => \DataPath|Ram|s_memory~4478_combout\);

-- Location: FF_X69_Y39_N9
\DataPath|Ram|s_memory~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~158feeder_combout\,
	ena => \DataPath|Ram|s_memory~4478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~158_q\);

-- Location: LCCOMB_X70_Y41_N24
\DataPath|Ram|s_memory~4481\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4481_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4310_combout\ & \DataPath|Ram|s_memory~4465_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4310_combout\,
	datad => \DataPath|Ram|s_memory~4465_combout\,
	combout => \DataPath|Ram|s_memory~4481_combout\);

-- Location: FF_X72_Y40_N3
\DataPath|Ram|s_memory~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~178_q\);

-- Location: LCCOMB_X57_Y44_N12
\DataPath|Ram|s_memory~4480\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4480_combout\ = (\DataPath|Ram|s_memory~4302_combout\ & (\DataPath|Ram|s_memory~4465_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4302_combout\,
	datab => \DataPath|Ram|s_memory~4465_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4480_combout\);

-- Location: FF_X54_Y44_N15
\DataPath|Ram|s_memory~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~148_q\);

-- Location: LCCOMB_X58_Y45_N18
\DataPath|Ram|s_memory~4479\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4479_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4465_combout\ & \DataPath|Ram|s_memory~4286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4465_combout\,
	datad => \DataPath|Ram|s_memory~4286_combout\,
	combout => \DataPath|Ram|s_memory~4479_combout\);

-- Location: FF_X54_Y44_N29
\DataPath|Ram|s_memory~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~168_q\);

-- Location: LCCOMB_X54_Y44_N14
\DataPath|Ram|s_memory~2690\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2690_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~168_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~148_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~148_q\,
	datad => \DataPath|Ram|s_memory~168_q\,
	combout => \DataPath|Ram|s_memory~2690_combout\);

-- Location: LCCOMB_X72_Y40_N2
\DataPath|Ram|s_memory~2691\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2691_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2690_combout\ & ((\DataPath|Ram|s_memory~178_q\))) # (!\DataPath|Ram|s_memory~2690_combout\ & (\DataPath|Ram|s_memory~158_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~158_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~178_q\,
	datad => \DataPath|Ram|s_memory~2690_combout\,
	combout => \DataPath|Ram|s_memory~2691_combout\);

-- Location: LCCOMB_X59_Y46_N20
\DataPath|Ram|s_memory~128feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~128feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~128feeder_combout\);

-- Location: LCCOMB_X59_Y46_N28
\DataPath|Ram|s_memory~4466\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4466_combout\ = (\DataPath|Ram|s_memory~4280_combout\ & (\DataPath|Ram|s_memory~4465_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4280_combout\,
	datab => \DataPath|Ram|s_memory~4465_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4466_combout\);

-- Location: FF_X59_Y46_N21
\DataPath|Ram|s_memory~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~128feeder_combout\,
	ena => \DataPath|Ram|s_memory~4466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~128_q\);

-- Location: LCCOMB_X58_Y45_N6
\DataPath|Ram|s_memory~4468\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4468_combout\ = (\DataPath|Ram|s_memory~4296_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4465_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4296_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4465_combout\,
	combout => \DataPath|Ram|s_memory~4468_combout\);

-- Location: FF_X56_Y45_N9
\DataPath|Ram|s_memory~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~108_q\);

-- Location: LCCOMB_X62_Y44_N20
\DataPath|Ram|s_memory~4467\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4467_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4465_combout\ & \DataPath|Ram|s_memory~4290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4465_combout\,
	datad => \DataPath|Ram|s_memory~4290_combout\,
	combout => \DataPath|Ram|s_memory~4467_combout\);

-- Location: FF_X59_Y45_N9
\DataPath|Ram|s_memory~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~118_q\);

-- Location: LCCOMB_X56_Y45_N8
\DataPath|Ram|s_memory~2683\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2683_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~118_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~108_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~108_q\,
	datad => \DataPath|Ram|s_memory~118_q\,
	combout => \DataPath|Ram|s_memory~2683_combout\);

-- Location: LCCOMB_X70_Y45_N20
\DataPath|Ram|s_memory~4469\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4469_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4465_combout\ & \DataPath|Ram|s_memory~4306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4465_combout\,
	datad => \DataPath|Ram|s_memory~4306_combout\,
	combout => \DataPath|Ram|s_memory~4469_combout\);

-- Location: FF_X70_Y45_N17
\DataPath|Ram|s_memory~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~138_q\);

-- Location: LCCOMB_X70_Y45_N16
\DataPath|Ram|s_memory~2684\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2684_combout\ = (\DataPath|Ram|s_memory~2683_combout\ & (((\DataPath|Ram|s_memory~138_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~2683_combout\ & (\DataPath|Ram|s_memory~128_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~128_q\,
	datab => \DataPath|Ram|s_memory~2683_combout\,
	datac => \DataPath|Ram|s_memory~138_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2684_combout\);

-- Location: LCCOMB_X60_Y42_N14
\DataPath|Ram|s_memory~4472\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4472_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4465_combout\ & \DataPath|Ram|s_memory~4298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4465_combout\,
	datac => \DataPath|Ram|s_memory~4298_combout\,
	combout => \DataPath|Ram|s_memory~4472_combout\);

-- Location: FF_X68_Y42_N15
\DataPath|Ram|s_memory~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~68_q\);

-- Location: LCCOMB_X59_Y45_N8
\DataPath|Ram|s_memory~4471\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4471_combout\ = (\DataPath|Ram|s_memory~4465_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4282_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4465_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4282_combout\,
	combout => \DataPath|Ram|s_memory~4471_combout\);

-- Location: FF_X59_Y45_N31
\DataPath|Ram|s_memory~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~88_q\);

-- Location: LCCOMB_X68_Y42_N14
\DataPath|Ram|s_memory~2685\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2685_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~88_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~68_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~68_q\,
	datad => \DataPath|Ram|s_memory~88_q\,
	combout => \DataPath|Ram|s_memory~2685_combout\);

-- Location: LCCOMB_X69_Y42_N30
\DataPath|Ram|s_memory~4473\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4473_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4304_combout\ & \DataPath|Ram|s_memory~4465_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4304_combout\,
	datad => \DataPath|Ram|s_memory~4465_combout\,
	combout => \DataPath|Ram|s_memory~4473_combout\);

-- Location: FF_X69_Y42_N13
\DataPath|Ram|s_memory~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~98_q\);

-- Location: LCCOMB_X69_Y38_N20
\DataPath|Ram|s_memory~78feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~78feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~78feeder_combout\);

-- Location: LCCOMB_X65_Y41_N26
\DataPath|Ram|s_memory~4470\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4470_combout\ = (\DataPath|Ram|s_memory~4465_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4288_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4465_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4288_combout\,
	combout => \DataPath|Ram|s_memory~4470_combout\);

-- Location: FF_X69_Y38_N21
\DataPath|Ram|s_memory~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~78feeder_combout\,
	ena => \DataPath|Ram|s_memory~4470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~78_q\);

-- Location: LCCOMB_X69_Y42_N12
\DataPath|Ram|s_memory~2686\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2686_combout\ = (\DataPath|Ram|s_memory~2685_combout\ & (((\DataPath|Ram|s_memory~98_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~2685_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~78_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2685_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~98_q\,
	datad => \DataPath|Ram|s_memory~78_q\,
	combout => \DataPath|Ram|s_memory~2686_combout\);

-- Location: LCCOMB_X60_Y46_N24
\DataPath|Ram|s_memory~4476\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4476_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4300_combout\ & \DataPath|Ram|s_memory~4465_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4300_combout\,
	datad => \DataPath|Ram|s_memory~4465_combout\,
	combout => \DataPath|Ram|s_memory~4476_combout\);

-- Location: FF_X62_Y42_N5
\DataPath|Ram|s_memory~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~28_q\);

-- Location: LCCOMB_X61_Y41_N4
\DataPath|Ram|s_memory~38feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~38feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~38feeder_combout\);

-- Location: LCCOMB_X61_Y41_N6
\DataPath|Ram|s_memory~4475\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4475_combout\ = (\DataPath|Ram|s_memory~4292_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4465_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4292_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4465_combout\,
	combout => \DataPath|Ram|s_memory~4475_combout\);

-- Location: FF_X61_Y41_N5
\DataPath|Ram|s_memory~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~38feeder_combout\,
	ena => \DataPath|Ram|s_memory~4475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~38_q\);

-- Location: LCCOMB_X62_Y42_N4
\DataPath|Ram|s_memory~2687\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2687_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~38_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~28_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~28_q\,
	datad => \DataPath|Ram|s_memory~38_q\,
	combout => \DataPath|Ram|s_memory~2687_combout\);

-- Location: LCCOMB_X69_Y46_N30
\DataPath|Ram|s_memory~4477\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4477_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4465_combout\ & \DataPath|Ram|s_memory~4308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4465_combout\,
	datad => \DataPath|Ram|s_memory~4308_combout\,
	combout => \DataPath|Ram|s_memory~4477_combout\);

-- Location: FF_X69_Y46_N25
\DataPath|Ram|s_memory~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~58_q\);

-- Location: LCCOMB_X59_Y46_N26
\DataPath|Ram|s_memory~48feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~48feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~48feeder_combout\);

-- Location: LCCOMB_X59_Y46_N8
\DataPath|Ram|s_memory~4474\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4474_combout\ = (\DataPath|Ram|s_memory~4284_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4465_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4284_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4465_combout\,
	combout => \DataPath|Ram|s_memory~4474_combout\);

-- Location: FF_X59_Y46_N27
\DataPath|Ram|s_memory~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~48feeder_combout\,
	ena => \DataPath|Ram|s_memory~4474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~48_q\);

-- Location: LCCOMB_X69_Y46_N24
\DataPath|Ram|s_memory~2688\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2688_combout\ = (\DataPath|Ram|s_memory~2687_combout\ & (((\DataPath|Ram|s_memory~58_q\)) # (!\DataPath|s_ramAddress[1]~2_combout\))) # (!\DataPath|Ram|s_memory~2687_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~48_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2687_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~58_q\,
	datad => \DataPath|Ram|s_memory~48_q\,
	combout => \DataPath|Ram|s_memory~2688_combout\);

-- Location: LCCOMB_X69_Y46_N6
\DataPath|Ram|s_memory~2689\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2689_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2686_combout\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2688_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2686_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~2688_combout\,
	combout => \DataPath|Ram|s_memory~2689_combout\);

-- Location: LCCOMB_X72_Y46_N24
\DataPath|Ram|s_memory~2692\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2692_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2689_combout\ & (\DataPath|Ram|s_memory~2691_combout\)) # (!\DataPath|Ram|s_memory~2689_combout\ & ((\DataPath|Ram|s_memory~2684_combout\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2691_combout\,
	datac => \DataPath|Ram|s_memory~2684_combout\,
	datad => \DataPath|Ram|s_memory~2689_combout\,
	combout => \DataPath|Ram|s_memory~2692_combout\);

-- Location: LCCOMB_X62_Y42_N10
\DataPath|Ram|s_memory~4448\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4448_combout\ = (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & !\DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4448_combout\);

-- Location: LCCOMB_X58_Y40_N8
\DataPath|Ram|s_memory~4451\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4451_combout\ = (\DataPath|Ram|s_memory~4298_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4448_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4298_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4448_combout\,
	combout => \DataPath|Ram|s_memory~4451_combout\);

-- Location: FF_X58_Y39_N5
\DataPath|Ram|s_memory~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~228_q\);

-- Location: LCCOMB_X59_Y47_N16
\DataPath|Ram|s_memory~248feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~248feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~248feeder_combout\);

-- Location: LCCOMB_X59_Y47_N8
\DataPath|Ram|s_memory~4450\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4450_combout\ = (\DataPath|Ram|s_memory~4448_combout\ & (\DataPath|Ram|s_memory~4282_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4448_combout\,
	datab => \DataPath|Ram|s_memory~4282_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4450_combout\);

-- Location: FF_X59_Y47_N17
\DataPath|Ram|s_memory~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~248feeder_combout\,
	ena => \DataPath|Ram|s_memory~4450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~248_q\);

-- Location: LCCOMB_X58_Y39_N4
\DataPath|Ram|s_memory~2673\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2673_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~248_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~228_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~228_q\,
	datad => \DataPath|Ram|s_memory~248_q\,
	combout => \DataPath|Ram|s_memory~2673_combout\);

-- Location: LCCOMB_X72_Y41_N6
\DataPath|Ram|s_memory~4452\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4452_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4304_combout\ & \DataPath|Ram|s_memory~4448_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4304_combout\,
	datad => \DataPath|Ram|s_memory~4448_combout\,
	combout => \DataPath|Ram|s_memory~4452_combout\);

-- Location: FF_X66_Y39_N9
\DataPath|Ram|s_memory~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~258_q\);

-- Location: LCCOMB_X65_Y35_N12
\DataPath|Ram|s_memory~238feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~238feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~238feeder_combout\);

-- Location: LCCOMB_X65_Y36_N30
\DataPath|Ram|s_memory~4449\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4449_combout\ = (\DataPath|Ram|s_memory~4448_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4288_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4448_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4288_combout\,
	combout => \DataPath|Ram|s_memory~4449_combout\);

-- Location: FF_X65_Y35_N13
\DataPath|Ram|s_memory~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~238feeder_combout\,
	ena => \DataPath|Ram|s_memory~4449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~238_q\);

-- Location: LCCOMB_X66_Y39_N8
\DataPath|Ram|s_memory~2674\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2674_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2673_combout\ & (\DataPath|Ram|s_memory~258_q\)) # (!\DataPath|Ram|s_memory~2673_combout\ & ((\DataPath|Ram|s_memory~238_q\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2673_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~2673_combout\,
	datac => \DataPath|Ram|s_memory~258_q\,
	datad => \DataPath|Ram|s_memory~238_q\,
	combout => \DataPath|Ram|s_memory~2674_combout\);

-- Location: LCCOMB_X70_Y37_N0
\DataPath|Ram|s_memory~318feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~318feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~318feeder_combout\);

-- Location: LCCOMB_X70_Y37_N26
\DataPath|Ram|s_memory~4461\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4461_combout\ = (\DataPath|Ram|s_memory~4294_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4448_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4294_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4448_combout\,
	combout => \DataPath|Ram|s_memory~4461_combout\);

-- Location: FF_X70_Y37_N1
\DataPath|Ram|s_memory~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~318feeder_combout\,
	ena => \DataPath|Ram|s_memory~4461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~318_q\);

-- Location: LCCOMB_X72_Y41_N4
\DataPath|Ram|s_memory~4464\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4464_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4310_combout\ & \DataPath|Ram|s_memory~4448_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4310_combout\,
	datad => \DataPath|Ram|s_memory~4448_combout\,
	combout => \DataPath|Ram|s_memory~4464_combout\);

-- Location: FF_X72_Y40_N1
\DataPath|Ram|s_memory~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~338_q\);

-- Location: LCCOMB_X58_Y45_N0
\DataPath|Ram|s_memory~4462\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4462_combout\ = (\DataPath|Ram|s_memory~4448_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4448_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4286_combout\,
	combout => \DataPath|Ram|s_memory~4462_combout\);

-- Location: FF_X53_Y46_N29
\DataPath|Ram|s_memory~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~328_q\);

-- Location: LCCOMB_X59_Y40_N16
\DataPath|Ram|s_memory~4463\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4463_combout\ = (\DataPath|Ram|s_memory~4302_combout\ & (\DataPath|Ram|s_memory~4448_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4302_combout\,
	datab => \DataPath|Ram|s_memory~4448_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4463_combout\);

-- Location: FF_X54_Y40_N13
\DataPath|Ram|s_memory~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~308_q\);

-- Location: LCCOMB_X54_Y40_N12
\DataPath|Ram|s_memory~2680\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2680_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~328_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~308_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~328_q\,
	datac => \DataPath|Ram|s_memory~308_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2680_combout\);

-- Location: LCCOMB_X72_Y40_N0
\DataPath|Ram|s_memory~2681\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2681_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2680_combout\ & ((\DataPath|Ram|s_memory~338_q\))) # (!\DataPath|Ram|s_memory~2680_combout\ & (\DataPath|Ram|s_memory~318_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~318_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~338_q\,
	datad => \DataPath|Ram|s_memory~2680_combout\,
	combout => \DataPath|Ram|s_memory~2681_combout\);

-- Location: LCCOMB_X61_Y44_N16
\DataPath|Ram|s_memory~288feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~288feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~288feeder_combout\);

-- Location: LCCOMB_X65_Y46_N12
\DataPath|Ram|s_memory~4453\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4453_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4448_combout\ & \DataPath|Ram|s_memory~4280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4448_combout\,
	datad => \DataPath|Ram|s_memory~4280_combout\,
	combout => \DataPath|Ram|s_memory~4453_combout\);

-- Location: FF_X61_Y44_N17
\DataPath|Ram|s_memory~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~288feeder_combout\,
	ena => \DataPath|Ram|s_memory~4453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~288_q\);

-- Location: LCCOMB_X72_Y41_N12
\DataPath|Ram|s_memory~4456\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4456_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4306_combout\ & \DataPath|Ram|s_memory~4448_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4306_combout\,
	datad => \DataPath|Ram|s_memory~4448_combout\,
	combout => \DataPath|Ram|s_memory~4456_combout\);

-- Location: FF_X73_Y44_N5
\DataPath|Ram|s_memory~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~298_q\);

-- Location: LCCOMB_X63_Y44_N22
\DataPath|Ram|s_memory~4454\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4454_combout\ = (\DataPath|Ram|s_memory~4448_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4448_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4290_combout\,
	combout => \DataPath|Ram|s_memory~4454_combout\);

-- Location: FF_X63_Y44_N23
\DataPath|Ram|s_memory~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~278_q\);

-- Location: LCCOMB_X58_Y45_N30
\DataPath|Ram|s_memory~4455\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4455_combout\ = (\DataPath|Ram|s_memory~4448_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4296_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4448_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4296_combout\,
	combout => \DataPath|Ram|s_memory~4455_combout\);

-- Location: FF_X58_Y44_N15
\DataPath|Ram|s_memory~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~268_q\);

-- Location: LCCOMB_X58_Y44_N14
\DataPath|Ram|s_memory~2675\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2675_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~278_q\) # ((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~268_q\ & 
-- !\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~278_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~268_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2675_combout\);

-- Location: LCCOMB_X73_Y44_N4
\DataPath|Ram|s_memory~2676\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2676_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2675_combout\ & ((\DataPath|Ram|s_memory~298_q\))) # (!\DataPath|Ram|s_memory~2675_combout\ & (\DataPath|Ram|s_memory~288_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~2675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~288_q\,
	datac => \DataPath|Ram|s_memory~298_q\,
	datad => \DataPath|Ram|s_memory~2675_combout\,
	combout => \DataPath|Ram|s_memory~2676_combout\);

-- Location: LCCOMB_X60_Y41_N0
\DataPath|Ram|s_memory~4459\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4459_combout\ = (\DataPath|Ram|s_memory~4300_combout\ & (\DataPath|Ram|s_memory~4448_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4300_combout\,
	datac => \DataPath|Ram|s_memory~4448_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4459_combout\);

-- Location: FF_X60_Y37_N11
\DataPath|Ram|s_memory~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~188_q\);

-- Location: LCCOMB_X61_Y37_N6
\DataPath|Ram|s_memory~4458\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4458_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4448_combout\ & \DataPath|Ram|s_memory~4292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4448_combout\,
	datad => \DataPath|Ram|s_memory~4292_combout\,
	combout => \DataPath|Ram|s_memory~4458_combout\);

-- Location: FF_X60_Y37_N25
\DataPath|Ram|s_memory~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~198_q\);

-- Location: LCCOMB_X60_Y37_N10
\DataPath|Ram|s_memory~2677\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2677_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~198_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~188_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~188_q\,
	datad => \DataPath|Ram|s_memory~198_q\,
	combout => \DataPath|Ram|s_memory~2677_combout\);

-- Location: LCCOMB_X72_Y41_N10
\DataPath|Ram|s_memory~4460\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4460_combout\ = (\DataPath|Ram|s_memory~4308_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4448_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4308_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4448_combout\,
	combout => \DataPath|Ram|s_memory~4460_combout\);

-- Location: FF_X68_Y41_N25
\DataPath|Ram|s_memory~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~218_q\);

-- Location: LCCOMB_X60_Y44_N20
\DataPath|Ram|s_memory~208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~208feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~208feeder_combout\);

-- Location: LCCOMB_X60_Y44_N6
\DataPath|Ram|s_memory~4457\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4457_combout\ = (\DataPath|Ram|s_memory~4448_combout\ & (\DataPath|Ram|s_memory~4284_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4448_combout\,
	datab => \DataPath|Ram|s_memory~4284_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4457_combout\);

-- Location: FF_X60_Y44_N21
\DataPath|Ram|s_memory~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~208feeder_combout\,
	ena => \DataPath|Ram|s_memory~4457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~208_q\);

-- Location: LCCOMB_X68_Y41_N24
\DataPath|Ram|s_memory~2678\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2678_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2677_combout\ & (\DataPath|Ram|s_memory~218_q\)) # (!\DataPath|Ram|s_memory~2677_combout\ & ((\DataPath|Ram|s_memory~208_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2677_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~2677_combout\,
	datac => \DataPath|Ram|s_memory~218_q\,
	datad => \DataPath|Ram|s_memory~208_q\,
	combout => \DataPath|Ram|s_memory~2678_combout\);

-- Location: LCCOMB_X73_Y44_N10
\DataPath|Ram|s_memory~2679\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2679_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2676_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~2678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2676_combout\,
	datad => \DataPath|Ram|s_memory~2678_combout\,
	combout => \DataPath|Ram|s_memory~2679_combout\);

-- Location: LCCOMB_X72_Y46_N14
\DataPath|Ram|s_memory~2682\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2682_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2679_combout\ & ((\DataPath|Ram|s_memory~2681_combout\))) # (!\DataPath|Ram|s_memory~2679_combout\ & (\DataPath|Ram|s_memory~2674_combout\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2674_combout\,
	datab => \DataPath|Ram|s_memory~2681_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~2679_combout\,
	combout => \DataPath|Ram|s_memory~2682_combout\);

-- Location: LCCOMB_X73_Y46_N24
\DataPath|Ram|s_memory~2693\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2693_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\) # (\DataPath|Ram|s_memory~2682_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2692_combout\ & 
-- (!\DataPath|s_ramAddress[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2692_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~2682_combout\,
	combout => \DataPath|Ram|s_memory~2693_combout\);

-- Location: LCCOMB_X62_Y43_N8
\DataPath|Ram|s_memory~488feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~488feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~488feeder_combout\);

-- Location: LCCOMB_X62_Y42_N20
\DataPath|Ram|s_memory~4431\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4431_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & !\DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4431_combout\);

-- Location: LCCOMB_X65_Y46_N26
\DataPath|Ram|s_memory~4445\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4445_combout\ = (\DataPath|Ram|s_memory~4431_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4431_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4286_combout\,
	combout => \DataPath|Ram|s_memory~4445_combout\);

-- Location: FF_X62_Y43_N9
\DataPath|Ram|s_memory~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~488feeder_combout\,
	ena => \DataPath|Ram|s_memory~4445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~488_q\);

-- Location: LCCOMB_X59_Y40_N18
\DataPath|Ram|s_memory~4446\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4446_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4302_combout\ & \DataPath|Ram|s_memory~4431_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4302_combout\,
	datad => \DataPath|Ram|s_memory~4431_combout\,
	combout => \DataPath|Ram|s_memory~4446_combout\);

-- Location: FF_X60_Y40_N21
\DataPath|Ram|s_memory~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~468_q\);

-- Location: LCCOMB_X60_Y40_N20
\DataPath|Ram|s_memory~2670\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2670_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~488_q\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~468_q\ & 
-- !\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~488_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~468_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~2670_combout\);

-- Location: LCCOMB_X68_Y40_N2
\DataPath|Ram|s_memory~4447\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4447_combout\ = (\DataPath|Ram|s_memory~4431_combout\ & (\DataPath|Ram|s_memory~4310_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4431_combout\,
	datab => \DataPath|Ram|s_memory~4310_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4447_combout\);

-- Location: FF_X68_Y40_N23
\DataPath|Ram|s_memory~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~498_q\);

-- Location: LCCOMB_X68_Y40_N10
\DataPath|Ram|s_memory~4444\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4444_combout\ = (\DataPath|Ram|s_memory~4431_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4294_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4431_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4294_combout\,
	combout => \DataPath|Ram|s_memory~4444_combout\);

-- Location: FF_X68_Y40_N29
\DataPath|Ram|s_memory~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~478_q\);

-- Location: LCCOMB_X68_Y40_N22
\DataPath|Ram|s_memory~2671\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2671_combout\ = (\DataPath|Ram|s_memory~2670_combout\ & (((\DataPath|Ram|s_memory~498_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~2670_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~478_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2670_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~498_q\,
	datad => \DataPath|Ram|s_memory~478_q\,
	combout => \DataPath|Ram|s_memory~2671_combout\);

-- Location: LCCOMB_X58_Y45_N8
\DataPath|Ram|s_memory~4434\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4434_combout\ = (\DataPath|Ram|s_memory~4431_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4296_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4431_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4296_combout\,
	combout => \DataPath|Ram|s_memory~4434_combout\);

-- Location: FF_X58_Y45_N17
\DataPath|Ram|s_memory~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~428_q\);

-- Location: LCCOMB_X62_Y44_N10
\DataPath|Ram|s_memory~4433\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4433_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4431_combout\ & \DataPath|Ram|s_memory~4290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4431_combout\,
	datad => \DataPath|Ram|s_memory~4290_combout\,
	combout => \DataPath|Ram|s_memory~4433_combout\);

-- Location: FF_X60_Y45_N9
\DataPath|Ram|s_memory~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~438_q\);

-- Location: LCCOMB_X58_Y45_N16
\DataPath|Ram|s_memory~2663\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2663_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~438_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~428_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~428_q\,
	datad => \DataPath|Ram|s_memory~438_q\,
	combout => \DataPath|Ram|s_memory~2663_combout\);

-- Location: LCCOMB_X63_Y47_N0
\DataPath|Ram|s_memory~448feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~448feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~448feeder_combout\);

-- Location: LCCOMB_X63_Y47_N2
\DataPath|Ram|s_memory~4432\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4432_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4431_combout\ & \DataPath|Ram|s_memory~4280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4431_combout\,
	datac => \DataPath|Ram|s_memory~4280_combout\,
	combout => \DataPath|Ram|s_memory~4432_combout\);

-- Location: FF_X63_Y47_N1
\DataPath|Ram|s_memory~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~448feeder_combout\,
	ena => \DataPath|Ram|s_memory~4432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~448_q\);

-- Location: LCCOMB_X70_Y45_N14
\DataPath|Ram|s_memory~4435\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4435_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4431_combout\ & \DataPath|Ram|s_memory~4306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4431_combout\,
	datad => \DataPath|Ram|s_memory~4306_combout\,
	combout => \DataPath|Ram|s_memory~4435_combout\);

-- Location: FF_X61_Y45_N31
\DataPath|Ram|s_memory~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~458_q\);

-- Location: LCCOMB_X61_Y45_N30
\DataPath|Ram|s_memory~2664\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2664_combout\ = (\DataPath|Ram|s_memory~2663_combout\ & (((\DataPath|Ram|s_memory~458_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~2663_combout\ & (\DataPath|Ram|s_memory~448_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2663_combout\,
	datab => \DataPath|Ram|s_memory~448_q\,
	datac => \DataPath|Ram|s_memory~458_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2664_combout\);

-- Location: LCCOMB_X58_Y42_N26
\DataPath|Ram|s_memory~4438\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4438_combout\ = (\DataPath|Ram|s_memory~4431_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4431_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4298_combout\,
	combout => \DataPath|Ram|s_memory~4438_combout\);

-- Location: FF_X57_Y42_N29
\DataPath|Ram|s_memory~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~388_q\);

-- Location: LCCOMB_X58_Y42_N16
\DataPath|Ram|s_memory~408feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~408feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~408feeder_combout\);

-- Location: LCCOMB_X59_Y45_N22
\DataPath|Ram|s_memory~4437\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4437_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4282_combout\ & \DataPath|Ram|s_memory~4431_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4282_combout\,
	datad => \DataPath|Ram|s_memory~4431_combout\,
	combout => \DataPath|Ram|s_memory~4437_combout\);

-- Location: FF_X58_Y42_N17
\DataPath|Ram|s_memory~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~408feeder_combout\,
	ena => \DataPath|Ram|s_memory~4437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~408_q\);

-- Location: LCCOMB_X57_Y42_N28
\DataPath|Ram|s_memory~2665\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2665_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~408_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~388_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~388_q\,
	datad => \DataPath|Ram|s_memory~408_q\,
	combout => \DataPath|Ram|s_memory~2665_combout\);

-- Location: LCCOMB_X69_Y38_N10
\DataPath|Ram|s_memory~398feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~398feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~398feeder_combout\);

-- Location: LCCOMB_X60_Y39_N30
\DataPath|Ram|s_memory~4436\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4436_combout\ = (\DataPath|Ram|s_memory~4431_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4288_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4431_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4288_combout\,
	combout => \DataPath|Ram|s_memory~4436_combout\);

-- Location: FF_X69_Y38_N11
\DataPath|Ram|s_memory~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~398feeder_combout\,
	ena => \DataPath|Ram|s_memory~4436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~398_q\);

-- Location: LCCOMB_X68_Y42_N10
\DataPath|Ram|s_memory~4439\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4439_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4304_combout\ & \DataPath|Ram|s_memory~4431_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4304_combout\,
	datad => \DataPath|Ram|s_memory~4431_combout\,
	combout => \DataPath|Ram|s_memory~4439_combout\);

-- Location: FF_X68_Y42_N1
\DataPath|Ram|s_memory~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~418_q\);

-- Location: LCCOMB_X68_Y42_N0
\DataPath|Ram|s_memory~2666\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2666_combout\ = (\DataPath|Ram|s_memory~2665_combout\ & (((\DataPath|Ram|s_memory~418_q\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~2665_combout\ & (\DataPath|Ram|s_memory~398_q\ & 
-- ((\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2665_combout\,
	datab => \DataPath|Ram|s_memory~398_q\,
	datac => \DataPath|Ram|s_memory~418_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~2666_combout\);

-- Location: LCCOMB_X66_Y43_N20
\DataPath|Ram|s_memory~4442\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4442_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4300_combout\ & \DataPath|Ram|s_memory~4431_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4300_combout\,
	datad => \DataPath|Ram|s_memory~4431_combout\,
	combout => \DataPath|Ram|s_memory~4442_combout\);

-- Location: FF_X65_Y43_N5
\DataPath|Ram|s_memory~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~348_q\);

-- Location: LCCOMB_X65_Y39_N4
\DataPath|Ram|s_memory~358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~358feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~358feeder_combout\);

-- Location: LCCOMB_X65_Y39_N26
\DataPath|Ram|s_memory~4441\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4441_combout\ = (\DataPath|Ram|s_memory~4292_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4431_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4292_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4431_combout\,
	combout => \DataPath|Ram|s_memory~4441_combout\);

-- Location: FF_X65_Y39_N5
\DataPath|Ram|s_memory~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~358feeder_combout\,
	ena => \DataPath|Ram|s_memory~4441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~358_q\);

-- Location: LCCOMB_X65_Y43_N4
\DataPath|Ram|s_memory~2667\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2667_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~358_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~348_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~348_q\,
	datad => \DataPath|Ram|s_memory~358_q\,
	combout => \DataPath|Ram|s_memory~2667_combout\);

-- Location: LCCOMB_X68_Y43_N22
\DataPath|Ram|s_memory~4443\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4443_combout\ = (\DataPath|Ram|s_memory~4431_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4431_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4308_combout\,
	combout => \DataPath|Ram|s_memory~4443_combout\);

-- Location: FF_X68_Y43_N7
\DataPath|Ram|s_memory~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~378_q\);

-- Location: LCCOMB_X61_Y43_N24
\DataPath|Ram|s_memory~368feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~368feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~368feeder_combout\);

-- Location: LCCOMB_X61_Y43_N30
\DataPath|Ram|s_memory~4440\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4440_combout\ = (\DataPath|Ram|s_memory~4431_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4431_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4284_combout\,
	combout => \DataPath|Ram|s_memory~4440_combout\);

-- Location: FF_X61_Y43_N25
\DataPath|Ram|s_memory~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~368feeder_combout\,
	ena => \DataPath|Ram|s_memory~4440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~368_q\);

-- Location: LCCOMB_X68_Y43_N6
\DataPath|Ram|s_memory~2668\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2668_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2667_combout\ & (\DataPath|Ram|s_memory~378_q\)) # (!\DataPath|Ram|s_memory~2667_combout\ & ((\DataPath|Ram|s_memory~368_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2667_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~2667_combout\,
	datac => \DataPath|Ram|s_memory~378_q\,
	datad => \DataPath|Ram|s_memory~368_q\,
	combout => \DataPath|Ram|s_memory~2668_combout\);

-- Location: LCCOMB_X68_Y43_N4
\DataPath|Ram|s_memory~2669\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2669_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2666_combout\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2668_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2666_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~2668_combout\,
	combout => \DataPath|Ram|s_memory~2669_combout\);

-- Location: LCCOMB_X67_Y40_N20
\DataPath|Ram|s_memory~2672\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2672_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2669_combout\ & (\DataPath|Ram|s_memory~2671_combout\)) # (!\DataPath|Ram|s_memory~2669_combout\ & ((\DataPath|Ram|s_memory~2664_combout\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2671_combout\,
	datac => \DataPath|Ram|s_memory~2664_combout\,
	datad => \DataPath|Ram|s_memory~2669_combout\,
	combout => \DataPath|Ram|s_memory~2672_combout\);

-- Location: LCCOMB_X67_Y44_N14
\DataPath|Ram|s_memory~598feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~598feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~598feeder_combout\);

-- Location: LCCOMB_X61_Y41_N8
\DataPath|Ram|s_memory~4482\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4482_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & !\DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4482_combout\);

-- Location: LCCOMB_X66_Y44_N6
\DataPath|Ram|s_memory~4488\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4488_combout\ = (\DataPath|Ram|s_memory~4482_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4482_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4290_combout\,
	combout => \DataPath|Ram|s_memory~4488_combout\);

-- Location: FF_X67_Y44_N15
\DataPath|Ram|s_memory~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~598feeder_combout\,
	ena => \DataPath|Ram|s_memory~4488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~598_q\);

-- Location: LCCOMB_X65_Y41_N22
\DataPath|Ram|s_memory~4489\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4489_combout\ = (\DataPath|Ram|s_memory~4296_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4482_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4296_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4482_combout\,
	combout => \DataPath|Ram|s_memory~4489_combout\);

-- Location: FF_X66_Y45_N15
\DataPath|Ram|s_memory~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~588_q\);

-- Location: LCCOMB_X66_Y45_N14
\DataPath|Ram|s_memory~2696\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2696_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~598_q\) # ((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~588_q\ & 
-- !\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~598_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~588_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2696_combout\);

-- Location: LCCOMB_X69_Y45_N18
\DataPath|Ram|s_memory~4490\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4490_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4306_combout\ & \DataPath|Ram|s_memory~4482_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4306_combout\,
	datad => \DataPath|Ram|s_memory~4482_combout\,
	combout => \DataPath|Ram|s_memory~4490_combout\);

-- Location: FF_X69_Y45_N25
\DataPath|Ram|s_memory~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~618_q\);

-- Location: LCCOMB_X68_Y48_N14
\DataPath|Ram|s_memory~608feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~608feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~608feeder_combout\);

-- Location: LCCOMB_X68_Y46_N12
\DataPath|Ram|s_memory~4487\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4487_combout\ = (\DataPath|Ram|s_memory~4482_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4482_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4280_combout\,
	combout => \DataPath|Ram|s_memory~4487_combout\);

-- Location: FF_X68_Y48_N15
\DataPath|Ram|s_memory~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~608feeder_combout\,
	ena => \DataPath|Ram|s_memory~4487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~608_q\);

-- Location: LCCOMB_X69_Y45_N24
\DataPath|Ram|s_memory~2697\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2697_combout\ = (\DataPath|Ram|s_memory~2696_combout\ & (((\DataPath|Ram|s_memory~618_q\)) # (!\DataPath|s_ramAddress[1]~2_combout\))) # (!\DataPath|Ram|s_memory~2696_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~608_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2696_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~618_q\,
	datad => \DataPath|Ram|s_memory~608_q\,
	combout => \DataPath|Ram|s_memory~2697_combout\);

-- Location: LCCOMB_X65_Y41_N6
\DataPath|Ram|s_memory~4493\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4493_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4482_combout\ & \DataPath|Ram|s_memory~4300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4482_combout\,
	datad => \DataPath|Ram|s_memory~4300_combout\,
	combout => \DataPath|Ram|s_memory~4493_combout\);

-- Location: FF_X66_Y41_N25
\DataPath|Ram|s_memory~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~508_q\);

-- Location: LCCOMB_X65_Y41_N24
\DataPath|Ram|s_memory~518feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~518feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~518feeder_combout\);

-- Location: LCCOMB_X65_Y41_N20
\DataPath|Ram|s_memory~4492\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4492_combout\ = (\DataPath|Ram|s_memory~4482_combout\ & (\DataPath|Ram|s_memory~4292_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4482_combout\,
	datac => \DataPath|Ram|s_memory~4292_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4492_combout\);

-- Location: FF_X65_Y41_N25
\DataPath|Ram|s_memory~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~518feeder_combout\,
	ena => \DataPath|Ram|s_memory~4492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~518_q\);

-- Location: LCCOMB_X66_Y41_N24
\DataPath|Ram|s_memory~2698\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2698_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~518_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~508_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~508_q\,
	datad => \DataPath|Ram|s_memory~518_q\,
	combout => \DataPath|Ram|s_memory~2698_combout\);

-- Location: LCCOMB_X68_Y46_N6
\DataPath|Ram|s_memory~4494\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4494_combout\ = (\DataPath|Ram|s_memory~4482_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4482_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4308_combout\,
	combout => \DataPath|Ram|s_memory~4494_combout\);

-- Location: FF_X68_Y43_N15
\DataPath|Ram|s_memory~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~538_q\);

-- Location: LCCOMB_X65_Y47_N6
\DataPath|Ram|s_memory~4491\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4491_combout\ = (\DataPath|Ram|s_memory~4482_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4482_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4284_combout\,
	combout => \DataPath|Ram|s_memory~4491_combout\);

-- Location: FF_X66_Y49_N7
\DataPath|Ram|s_memory~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~528_q\);

-- Location: LCCOMB_X68_Y43_N14
\DataPath|Ram|s_memory~2699\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2699_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2698_combout\ & (\DataPath|Ram|s_memory~538_q\)) # (!\DataPath|Ram|s_memory~2698_combout\ & ((\DataPath|Ram|s_memory~528_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2698_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~2698_combout\,
	datac => \DataPath|Ram|s_memory~538_q\,
	datad => \DataPath|Ram|s_memory~528_q\,
	combout => \DataPath|Ram|s_memory~2699_combout\);

-- Location: LCCOMB_X69_Y43_N26
\DataPath|Ram|s_memory~2700\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2700_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2697_combout\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((!\DataPath|s_ramAddress[2]~1_combout\ & 
-- \DataPath|Ram|s_memory~2699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2697_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~2699_combout\,
	combout => \DataPath|Ram|s_memory~2700_combout\);

-- Location: LCCOMB_X66_Y40_N30
\DataPath|Ram|s_memory~4483\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4483_combout\ = (\DataPath|Ram|s_memory~4482_combout\ & (\DataPath|Ram|s_memory~4288_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4482_combout\,
	datab => \DataPath|Ram|s_memory~4288_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4483_combout\);

-- Location: FF_X67_Y36_N11
\DataPath|Ram|s_memory~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~558_q\);

-- Location: LCCOMB_X67_Y43_N18
\DataPath|Ram|s_memory~4486\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4486_combout\ = (\DataPath|Ram|s_memory~4304_combout\ & (\DataPath|Ram|s_memory~4482_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4304_combout\,
	datac => \DataPath|Ram|s_memory~4482_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4486_combout\);

-- Location: FF_X66_Y39_N31
\DataPath|Ram|s_memory~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~578_q\);

-- Location: LCCOMB_X59_Y40_N10
\DataPath|Ram|s_memory~4485\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4485_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4298_combout\ & \DataPath|Ram|s_memory~4482_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4298_combout\,
	datad => \DataPath|Ram|s_memory~4482_combout\,
	combout => \DataPath|Ram|s_memory~4485_combout\);

-- Location: FF_X58_Y39_N15
\DataPath|Ram|s_memory~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~548_q\);

-- Location: LCCOMB_X59_Y47_N6
\DataPath|Ram|s_memory~568feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~568feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~568feeder_combout\);

-- Location: LCCOMB_X59_Y47_N24
\DataPath|Ram|s_memory~4484\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4484_combout\ = (\DataPath|Ram|s_memory~4482_combout\ & (\DataPath|Ram|s_memory~4282_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4482_combout\,
	datab => \DataPath|Ram|s_memory~4282_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4484_combout\);

-- Location: FF_X59_Y47_N7
\DataPath|Ram|s_memory~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~568feeder_combout\,
	ena => \DataPath|Ram|s_memory~4484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~568_q\);

-- Location: LCCOMB_X58_Y39_N14
\DataPath|Ram|s_memory~2694\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2694_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~568_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~548_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~548_q\,
	datad => \DataPath|Ram|s_memory~568_q\,
	combout => \DataPath|Ram|s_memory~2694_combout\);

-- Location: LCCOMB_X66_Y39_N30
\DataPath|Ram|s_memory~2695\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2695_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2694_combout\ & ((\DataPath|Ram|s_memory~578_q\))) # (!\DataPath|Ram|s_memory~2694_combout\ & (\DataPath|Ram|s_memory~558_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~558_q\,
	datac => \DataPath|Ram|s_memory~578_q\,
	datad => \DataPath|Ram|s_memory~2694_combout\,
	combout => \DataPath|Ram|s_memory~2695_combout\);

-- Location: LCCOMB_X58_Y48_N22
\DataPath|Ram|s_memory~648feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~648feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~648feeder_combout\);

-- Location: LCCOMB_X60_Y48_N16
\DataPath|Ram|s_memory~4496\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4496_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4286_combout\ & \DataPath|Ram|s_memory~4482_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4286_combout\,
	datad => \DataPath|Ram|s_memory~4482_combout\,
	combout => \DataPath|Ram|s_memory~4496_combout\);

-- Location: FF_X58_Y48_N23
\DataPath|Ram|s_memory~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~648feeder_combout\,
	ena => \DataPath|Ram|s_memory~4496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~648_q\);

-- Location: LCCOMB_X59_Y40_N22
\DataPath|Ram|s_memory~4497\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4497_combout\ = (\DataPath|Ram|s_memory~4302_combout\ & (\DataPath|Ram|s_memory~4482_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4302_combout\,
	datab => \DataPath|Ram|s_memory~4482_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4497_combout\);

-- Location: FF_X54_Y40_N27
\DataPath|Ram|s_memory~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~628_q\);

-- Location: LCCOMB_X54_Y40_N26
\DataPath|Ram|s_memory~2701\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2701_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~648_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~628_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~648_q\,
	datac => \DataPath|Ram|s_memory~628_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2701_combout\);

-- Location: LCCOMB_X65_Y40_N18
\DataPath|Ram|s_memory~4498\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4498_combout\ = (\DataPath|Ram|s_memory~4310_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4482_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4310_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4482_combout\,
	combout => \DataPath|Ram|s_memory~4498_combout\);

-- Location: FF_X65_Y40_N23
\DataPath|Ram|s_memory~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~658_q\);

-- Location: LCCOMB_X66_Y40_N26
\DataPath|Ram|s_memory~638feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~638feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~638feeder_combout\);

-- Location: LCCOMB_X66_Y40_N20
\DataPath|Ram|s_memory~4495\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4495_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4294_combout\ & \DataPath|Ram|s_memory~4482_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4294_combout\,
	datac => \DataPath|Ram|s_memory~4482_combout\,
	combout => \DataPath|Ram|s_memory~4495_combout\);

-- Location: FF_X66_Y40_N27
\DataPath|Ram|s_memory~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~638feeder_combout\,
	ena => \DataPath|Ram|s_memory~4495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~638_q\);

-- Location: LCCOMB_X65_Y40_N22
\DataPath|Ram|s_memory~2702\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2702_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2701_combout\ & (\DataPath|Ram|s_memory~658_q\)) # (!\DataPath|Ram|s_memory~2701_combout\ & ((\DataPath|Ram|s_memory~638_q\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2701_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~2701_combout\,
	datac => \DataPath|Ram|s_memory~658_q\,
	datad => \DataPath|Ram|s_memory~638_q\,
	combout => \DataPath|Ram|s_memory~2702_combout\);

-- Location: LCCOMB_X69_Y43_N24
\DataPath|Ram|s_memory~2703\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2703_combout\ = (\DataPath|Ram|s_memory~2700_combout\ & (((\DataPath|Ram|s_memory~2702_combout\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~2700_combout\ & (\DataPath|Ram|s_memory~2695_combout\ & 
-- (\DataPath|s_ramAddress[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2700_combout\,
	datab => \DataPath|Ram|s_memory~2695_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~2702_combout\,
	combout => \DataPath|Ram|s_memory~2703_combout\);

-- Location: LCCOMB_X69_Y43_N10
\DataPath|Ram|s_memory~2704\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2704_combout\ = (\DataPath|Ram|s_memory~2693_combout\ & (((\DataPath|Ram|s_memory~2703_combout\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~2693_combout\ & (\DataPath|Ram|s_memory~2672_combout\ & 
-- (\DataPath|s_ramAddress[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2693_combout\,
	datab => \DataPath|Ram|s_memory~2672_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~2703_combout\,
	combout => \DataPath|Ram|s_memory~2704_combout\);

-- Location: LCCOMB_X60_Y48_N4
\DataPath|Ram|s_memory~4378\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4378_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & \DataPath|s_ramAddress[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4378_combout\);

-- Location: LCCOMB_X67_Y44_N8
\DataPath|Ram|s_memory~4379\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4379_combout\ = (\DataPath|Ram|s_memory~4378_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4378_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4290_combout\,
	combout => \DataPath|Ram|s_memory~4379_combout\);

-- Location: FF_X67_Y44_N9
\DataPath|Ram|s_memory~1238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1238_q\);

-- Location: LCCOMB_X69_Y44_N10
\DataPath|Ram|s_memory~4382\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4382_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4378_combout\ & \DataPath|Ram|s_memory~4306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4378_combout\,
	datad => \DataPath|Ram|s_memory~4306_combout\,
	combout => \DataPath|Ram|s_memory~4382_combout\);

-- Location: FF_X69_Y43_N23
\DataPath|Ram|s_memory~1258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1258_q\);

-- Location: LCCOMB_X68_Y48_N4
\DataPath|Ram|s_memory~1248feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1248feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~1248feeder_combout\);

-- Location: LCCOMB_X68_Y48_N26
\DataPath|Ram|s_memory~4380\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4380_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4378_combout\ & \DataPath|Ram|s_memory~4280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4378_combout\,
	datad => \DataPath|Ram|s_memory~4280_combout\,
	combout => \DataPath|Ram|s_memory~4380_combout\);

-- Location: FF_X68_Y48_N5
\DataPath|Ram|s_memory~1248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1248feeder_combout\,
	ena => \DataPath|Ram|s_memory~4380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1248_q\);

-- Location: LCCOMB_X65_Y41_N30
\DataPath|Ram|s_memory~4381\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4381_combout\ = (\DataPath|Ram|s_memory~4378_combout\ & (\DataPath|Ram|s_memory~4296_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4378_combout\,
	datac => \DataPath|Ram|s_memory~4296_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4381_combout\);

-- Location: FF_X66_Y45_N13
\DataPath|Ram|s_memory~1228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1228_q\);

-- Location: LCCOMB_X66_Y45_N12
\DataPath|Ram|s_memory~2628\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2628_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1248_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1228_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1248_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1228_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2628_combout\);

-- Location: LCCOMB_X69_Y43_N22
\DataPath|Ram|s_memory~2629\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2629_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2628_combout\ & ((\DataPath|Ram|s_memory~1258_q\))) # (!\DataPath|Ram|s_memory~2628_combout\ & (\DataPath|Ram|s_memory~1238_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1238_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1258_q\,
	datad => \DataPath|Ram|s_memory~2628_combout\,
	combout => \DataPath|Ram|s_memory~2629_combout\);

-- Location: LCCOMB_X70_Y40_N10
\DataPath|Ram|s_memory~4363\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4363_combout\ = (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & \DataPath|s_ramAddress[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4363_combout\);

-- Location: LCCOMB_X65_Y47_N30
\DataPath|Ram|s_memory~4364\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4364_combout\ = (\DataPath|Ram|s_memory~4363_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4363_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4280_combout\,
	combout => \DataPath|Ram|s_memory~4364_combout\);

-- Location: FF_X65_Y47_N21
\DataPath|Ram|s_memory~1088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1088_q\);

-- Location: LCCOMB_X59_Y43_N22
\DataPath|Ram|s_memory~4366\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4366_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4296_combout\ & \DataPath|Ram|s_memory~4363_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4296_combout\,
	datad => \DataPath|Ram|s_memory~4363_combout\,
	combout => \DataPath|Ram|s_memory~4366_combout\);

-- Location: FF_X59_Y43_N13
\DataPath|Ram|s_memory~1068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1068_q\);

-- Location: LCCOMB_X59_Y44_N0
\DataPath|Ram|s_memory~1078feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1078feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~1078feeder_combout\);

-- Location: LCCOMB_X63_Y44_N24
\DataPath|Ram|s_memory~4365\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4365_combout\ = (\DataPath|Ram|s_memory~4363_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4363_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4290_combout\,
	combout => \DataPath|Ram|s_memory~4365_combout\);

-- Location: FF_X59_Y44_N1
\DataPath|Ram|s_memory~1078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1078feeder_combout\,
	ena => \DataPath|Ram|s_memory~4365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1078_q\);

-- Location: LCCOMB_X59_Y43_N12
\DataPath|Ram|s_memory~2621\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2621_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1078_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1068_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1068_q\,
	datad => \DataPath|Ram|s_memory~1078_q\,
	combout => \DataPath|Ram|s_memory~2621_combout\);

-- Location: LCCOMB_X73_Y43_N8
\DataPath|Ram|s_memory~4367\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4367_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4363_combout\ & \DataPath|Ram|s_memory~4306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4363_combout\,
	datad => \DataPath|Ram|s_memory~4306_combout\,
	combout => \DataPath|Ram|s_memory~4367_combout\);

-- Location: FF_X69_Y43_N5
\DataPath|Ram|s_memory~1098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1098_q\);

-- Location: LCCOMB_X69_Y43_N4
\DataPath|Ram|s_memory~2622\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2622_combout\ = (\DataPath|Ram|s_memory~2621_combout\ & (((\DataPath|Ram|s_memory~1098_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~2621_combout\ & (\DataPath|Ram|s_memory~1088_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1088_q\,
	datab => \DataPath|Ram|s_memory~2621_combout\,
	datac => \DataPath|Ram|s_memory~1098_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2622_combout\);

-- Location: LCCOMB_X63_Y42_N28
\DataPath|Ram|s_memory~758feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~758feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~758feeder_combout\);

-- Location: LCCOMB_X61_Y41_N12
\DataPath|Ram|s_memory~4373\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4373_combout\ = (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & !\DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4373_combout\);

-- Location: LCCOMB_X63_Y42_N30
\DataPath|Ram|s_memory~4375\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4375_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4290_combout\ & \DataPath|Ram|s_memory~4373_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4290_combout\,
	datad => \DataPath|Ram|s_memory~4373_combout\,
	combout => \DataPath|Ram|s_memory~4375_combout\);

-- Location: FF_X63_Y42_N29
\DataPath|Ram|s_memory~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~758feeder_combout\,
	ena => \DataPath|Ram|s_memory~4375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~758_q\);

-- Location: LCCOMB_X63_Y46_N18
\DataPath|Ram|s_memory~4376\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4376_combout\ = (\DataPath|Ram|s_memory~4296_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4373_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4296_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4373_combout\,
	combout => \DataPath|Ram|s_memory~4376_combout\);

-- Location: FF_X63_Y46_N7
\DataPath|Ram|s_memory~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~748_q\);

-- Location: LCCOMB_X63_Y46_N6
\DataPath|Ram|s_memory~2625\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2625_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~758_q\)) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~748_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~758_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~748_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~2625_combout\);

-- Location: LCCOMB_X70_Y45_N22
\DataPath|Ram|s_memory~4377\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4377_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4373_combout\ & \DataPath|Ram|s_memory~4306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4373_combout\,
	datad => \DataPath|Ram|s_memory~4306_combout\,
	combout => \DataPath|Ram|s_memory~4377_combout\);

-- Location: FF_X70_Y46_N17
\DataPath|Ram|s_memory~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~778_q\);

-- Location: LCCOMB_X69_Y48_N10
\DataPath|Ram|s_memory~4374\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4374_combout\ = (\DataPath|Ram|s_memory~4373_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4373_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4280_combout\,
	combout => \DataPath|Ram|s_memory~4374_combout\);

-- Location: FF_X72_Y46_N29
\DataPath|Ram|s_memory~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~768_q\);

-- Location: LCCOMB_X70_Y46_N16
\DataPath|Ram|s_memory~2626\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2626_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2625_combout\ & (\DataPath|Ram|s_memory~778_q\)) # (!\DataPath|Ram|s_memory~2625_combout\ & ((\DataPath|Ram|s_memory~768_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2625_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~2625_combout\,
	datac => \DataPath|Ram|s_memory~778_q\,
	datad => \DataPath|Ram|s_memory~768_q\,
	combout => \DataPath|Ram|s_memory~2626_combout\);

-- Location: LCCOMB_X61_Y41_N22
\DataPath|Ram|s_memory~4368\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4368_combout\ = (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & !\DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4368_combout\);

-- Location: LCCOMB_X63_Y46_N24
\DataPath|Ram|s_memory~4371\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4371_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4368_combout\ & \DataPath|Ram|s_memory~4296_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4368_combout\,
	datad => \DataPath|Ram|s_memory~4296_combout\,
	combout => \DataPath|Ram|s_memory~4371_combout\);

-- Location: FF_X63_Y46_N5
\DataPath|Ram|s_memory~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~908_q\);

-- Location: LCCOMB_X69_Y48_N20
\DataPath|Ram|s_memory~928feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~928feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~928feeder_combout\);

-- Location: LCCOMB_X69_Y48_N8
\DataPath|Ram|s_memory~4370\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4370_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4368_combout\ & \DataPath|Ram|s_memory~4280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4368_combout\,
	datad => \DataPath|Ram|s_memory~4280_combout\,
	combout => \DataPath|Ram|s_memory~4370_combout\);

-- Location: FF_X69_Y48_N21
\DataPath|Ram|s_memory~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~928feeder_combout\,
	ena => \DataPath|Ram|s_memory~4370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~928_q\);

-- Location: LCCOMB_X63_Y46_N4
\DataPath|Ram|s_memory~2623\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2623_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~928_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~908_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~908_q\,
	datad => \DataPath|Ram|s_memory~928_q\,
	combout => \DataPath|Ram|s_memory~2623_combout\);

-- Location: LCCOMB_X70_Y44_N2
\DataPath|Ram|s_memory~4372\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4372_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4368_combout\ & \DataPath|Ram|s_memory~4306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4368_combout\,
	datad => \DataPath|Ram|s_memory~4306_combout\,
	combout => \DataPath|Ram|s_memory~4372_combout\);

-- Location: FF_X70_Y44_N5
\DataPath|Ram|s_memory~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~938_q\);

-- Location: LCCOMB_X63_Y44_N16
\DataPath|Ram|s_memory~4369\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4369_combout\ = (\DataPath|Ram|s_memory~4368_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4368_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4290_combout\,
	combout => \DataPath|Ram|s_memory~4369_combout\);

-- Location: FF_X63_Y44_N21
\DataPath|Ram|s_memory~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~918_q\);

-- Location: LCCOMB_X70_Y44_N4
\DataPath|Ram|s_memory~2624\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2624_combout\ = (\DataPath|Ram|s_memory~2623_combout\ & (((\DataPath|Ram|s_memory~938_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~2623_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~918_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2623_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~938_q\,
	datad => \DataPath|Ram|s_memory~918_q\,
	combout => \DataPath|Ram|s_memory~2624_combout\);

-- Location: LCCOMB_X70_Y44_N18
\DataPath|Ram|s_memory~2627\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2627_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2624_combout\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2626_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2624_combout\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~2627_combout\);

-- Location: LCCOMB_X69_Y43_N12
\DataPath|Ram|s_memory~2630\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2630_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2627_combout\ & (\DataPath|Ram|s_memory~2629_combout\)) # (!\DataPath|Ram|s_memory~2627_combout\ & ((\DataPath|Ram|s_memory~2622_combout\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~2627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2629_combout\,
	datab => \DataPath|Ram|s_memory~2622_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~2627_combout\,
	combout => \DataPath|Ram|s_memory~2630_combout\);

-- Location: LCCOMB_X63_Y43_N16
\DataPath|Ram|s_memory~4409\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4409_combout\ = (\DataPath|Ram|s_memory~4373_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4373_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4300_combout\,
	combout => \DataPath|Ram|s_memory~4409_combout\);

-- Location: FF_X63_Y43_N27
\DataPath|Ram|s_memory~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~668_q\);

-- Location: LCCOMB_X63_Y43_N2
\DataPath|Ram|s_memory~4408\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4408_combout\ = (\DataPath|Ram|s_memory~4368_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4368_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4300_combout\,
	combout => \DataPath|Ram|s_memory~4408_combout\);

-- Location: FF_X63_Y43_N21
\DataPath|Ram|s_memory~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~828_q\);

-- Location: LCCOMB_X63_Y43_N26
\DataPath|Ram|s_memory~2645\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2645_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~828_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~668_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~668_q\,
	datad => \DataPath|Ram|s_memory~828_q\,
	combout => \DataPath|Ram|s_memory~2645_combout\);

-- Location: LCCOMB_X66_Y43_N10
\DataPath|Ram|s_memory~4410\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4410_combout\ = (\DataPath|Ram|s_memory~4378_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4378_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4300_combout\,
	combout => \DataPath|Ram|s_memory~4410_combout\);

-- Location: FF_X66_Y43_N15
\DataPath|Ram|s_memory~1148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1148_q\);

-- Location: LCCOMB_X66_Y43_N0
\DataPath|Ram|s_memory~4407\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4407_combout\ = (\DataPath|Ram|s_memory~4363_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4363_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4300_combout\,
	combout => \DataPath|Ram|s_memory~4407_combout\);

-- Location: FF_X66_Y43_N29
\DataPath|Ram|s_memory~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~988_q\);

-- Location: LCCOMB_X66_Y43_N14
\DataPath|Ram|s_memory~2646\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2646_combout\ = (\DataPath|Ram|s_memory~2645_combout\ & (((\DataPath|Ram|s_memory~1148_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~2645_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~988_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2645_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1148_q\,
	datad => \DataPath|Ram|s_memory~988_q\,
	combout => \DataPath|Ram|s_memory~2646_combout\);

-- Location: LCCOMB_X62_Y41_N2
\DataPath|Ram|s_memory~4405\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4405_combout\ = (\DataPath|Ram|s_memory~4292_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4373_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4292_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4373_combout\,
	combout => \DataPath|Ram|s_memory~4405_combout\);

-- Location: FF_X62_Y41_N23
\DataPath|Ram|s_memory~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~678_q\);

-- Location: LCCOMB_X62_Y38_N28
\DataPath|Ram|s_memory~4404\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4404_combout\ = (\DataPath|Ram|s_memory~4292_combout\ & (\DataPath|Ram|s_memory~4363_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4292_combout\,
	datab => \DataPath|Ram|s_memory~4363_combout\,
	datac => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4404_combout\);

-- Location: FF_X62_Y38_N23
\DataPath|Ram|s_memory~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~998_q\);

-- Location: LCCOMB_X62_Y41_N22
\DataPath|Ram|s_memory~2643\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2643_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~998_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~678_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~678_q\,
	datad => \DataPath|Ram|s_memory~998_q\,
	combout => \DataPath|Ram|s_memory~2643_combout\);

-- Location: LCCOMB_X65_Y41_N18
\DataPath|Ram|s_memory~4406\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4406_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4292_combout\ & \DataPath|Ram|s_memory~4378_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4292_combout\,
	datad => \DataPath|Ram|s_memory~4378_combout\,
	combout => \DataPath|Ram|s_memory~4406_combout\);

-- Location: FF_X62_Y45_N29
\DataPath|Ram|s_memory~1158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1158_q\);

-- Location: LCCOMB_X62_Y41_N12
\DataPath|Ram|s_memory~4403\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4403_combout\ = (\DataPath|Ram|s_memory~4368_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4368_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4292_combout\,
	combout => \DataPath|Ram|s_memory~4403_combout\);

-- Location: FF_X62_Y41_N5
\DataPath|Ram|s_memory~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~838_q\);

-- Location: LCCOMB_X62_Y45_N28
\DataPath|Ram|s_memory~2644\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2644_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2643_combout\ & (\DataPath|Ram|s_memory~1158_q\)) # (!\DataPath|Ram|s_memory~2643_combout\ & ((\DataPath|Ram|s_memory~838_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2643_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2643_combout\,
	datac => \DataPath|Ram|s_memory~1158_q\,
	datad => \DataPath|Ram|s_memory~838_q\,
	combout => \DataPath|Ram|s_memory~2644_combout\);

-- Location: LCCOMB_X62_Y45_N22
\DataPath|Ram|s_memory~2647\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2647_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~2644_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~2646_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2646_combout\,
	datad => \DataPath|Ram|s_memory~2644_combout\,
	combout => \DataPath|Ram|s_memory~2647_combout\);

-- Location: LCCOMB_X75_Y43_N20
\DataPath|Ram|s_memory~4411\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4411_combout\ = (\DataPath|Ram|s_memory~4368_combout\ & (\DataPath|Ram|s_memory~4308_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4368_combout\,
	datac => \DataPath|Ram|s_memory~4308_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4411_combout\);

-- Location: FF_X75_Y43_N13
\DataPath|Ram|s_memory~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~858_q\);

-- Location: LCCOMB_X70_Y41_N2
\DataPath|Ram|s_memory~4414\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4414_combout\ = (\DataPath|Ram|s_memory~4378_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4378_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4308_combout\,
	combout => \DataPath|Ram|s_memory~4414_combout\);

-- Location: FF_X74_Y43_N3
\DataPath|Ram|s_memory~1178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1178_q\);

-- Location: LCCOMB_X70_Y43_N22
\DataPath|Ram|s_memory~4413\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4413_combout\ = (\DataPath|Ram|s_memory~4308_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4373_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4308_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4373_combout\,
	combout => \DataPath|Ram|s_memory~4413_combout\);

-- Location: FF_X75_Y43_N27
\DataPath|Ram|s_memory~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~698_q\);

-- Location: LCCOMB_X75_Y43_N16
\DataPath|Ram|s_memory~4412\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4412_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4308_combout\ & \DataPath|Ram|s_memory~4363_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4308_combout\,
	datad => \DataPath|Ram|s_memory~4363_combout\,
	combout => \DataPath|Ram|s_memory~4412_combout\);

-- Location: FF_X74_Y43_N25
\DataPath|Ram|s_memory~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1018_q\);

-- Location: LCCOMB_X75_Y43_N26
\DataPath|Ram|s_memory~2648\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2648_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1018_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~698_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~698_q\,
	datad => \DataPath|Ram|s_memory~1018_q\,
	combout => \DataPath|Ram|s_memory~2648_combout\);

-- Location: LCCOMB_X74_Y43_N2
\DataPath|Ram|s_memory~2649\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2649_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2648_combout\ & ((\DataPath|Ram|s_memory~1178_q\))) # (!\DataPath|Ram|s_memory~2648_combout\ & (\DataPath|Ram|s_memory~858_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~2648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~858_q\,
	datac => \DataPath|Ram|s_memory~1178_q\,
	datad => \DataPath|Ram|s_memory~2648_combout\,
	combout => \DataPath|Ram|s_memory~2649_combout\);

-- Location: LCCOMB_X65_Y49_N2
\DataPath|Ram|s_memory~4401\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4401_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4373_combout\ & \DataPath|Ram|s_memory~4284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4373_combout\,
	datad => \DataPath|Ram|s_memory~4284_combout\,
	combout => \DataPath|Ram|s_memory~4401_combout\);

-- Location: FF_X65_Y49_N15
\DataPath|Ram|s_memory~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~688_q\);

-- Location: LCCOMB_X65_Y49_N4
\DataPath|Ram|s_memory~4400\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4400_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4368_combout\ & \DataPath|Ram|s_memory~4284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4368_combout\,
	datad => \DataPath|Ram|s_memory~4284_combout\,
	combout => \DataPath|Ram|s_memory~4400_combout\);

-- Location: FF_X65_Y49_N1
\DataPath|Ram|s_memory~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~848_q\);

-- Location: LCCOMB_X65_Y49_N14
\DataPath|Ram|s_memory~2641\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2641_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~848_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~688_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~688_q\,
	datad => \DataPath|Ram|s_memory~848_q\,
	combout => \DataPath|Ram|s_memory~2641_combout\);

-- Location: LCCOMB_X65_Y49_N26
\DataPath|Ram|s_memory~4402\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4402_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4284_combout\ & \DataPath|Ram|s_memory~4378_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4284_combout\,
	datad => \DataPath|Ram|s_memory~4378_combout\,
	combout => \DataPath|Ram|s_memory~4402_combout\);

-- Location: FF_X66_Y49_N5
\DataPath|Ram|s_memory~1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1168_q\);

-- Location: LCCOMB_X70_Y45_N0
\DataPath|Ram|s_memory~4399\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4399_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4363_combout\ & \DataPath|Ram|s_memory~4284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4363_combout\,
	datad => \DataPath|Ram|s_memory~4284_combout\,
	combout => \DataPath|Ram|s_memory~4399_combout\);

-- Location: FF_X67_Y50_N21
\DataPath|Ram|s_memory~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1008_q\);

-- Location: LCCOMB_X66_Y49_N4
\DataPath|Ram|s_memory~2642\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2642_combout\ = (\DataPath|Ram|s_memory~2641_combout\ & (((\DataPath|Ram|s_memory~1168_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~2641_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~1008_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2641_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1168_q\,
	datad => \DataPath|Ram|s_memory~1008_q\,
	combout => \DataPath|Ram|s_memory~2642_combout\);

-- Location: LCCOMB_X69_Y43_N6
\DataPath|Ram|s_memory~2650\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2650_combout\ = (\DataPath|Ram|s_memory~2647_combout\ & ((\DataPath|Ram|s_memory~2649_combout\) # ((!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~2647_combout\ & (((\DataPath|Ram|s_memory~2642_combout\ & 
-- \DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2647_combout\,
	datab => \DataPath|Ram|s_memory~2649_combout\,
	datac => \DataPath|Ram|s_memory~2642_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2650_combout\);

-- Location: LCCOMB_X60_Y42_N8
\DataPath|Ram|s_memory~4393\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4393_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4298_combout\ & \DataPath|Ram|s_memory~4373_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4298_combout\,
	datac => \DataPath|Ram|s_memory~4373_combout\,
	combout => \DataPath|Ram|s_memory~4393_combout\);

-- Location: FF_X56_Y39_N31
\DataPath|Ram|s_memory~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~708_q\);

-- Location: LCCOMB_X55_Y40_N10
\DataPath|Ram|s_memory~4392\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4392_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4298_combout\ & \DataPath|Ram|s_memory~4368_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4298_combout\,
	datad => \DataPath|Ram|s_memory~4368_combout\,
	combout => \DataPath|Ram|s_memory~4392_combout\);

-- Location: FF_X55_Y39_N9
\DataPath|Ram|s_memory~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~868_q\);

-- Location: LCCOMB_X56_Y39_N30
\DataPath|Ram|s_memory~2635\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2635_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~868_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~708_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~708_q\,
	datad => \DataPath|Ram|s_memory~868_q\,
	combout => \DataPath|Ram|s_memory~2635_combout\);

-- Location: LCCOMB_X60_Y42_N6
\DataPath|Ram|s_memory~4394\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4394_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4298_combout\ & \DataPath|Ram|s_memory~4378_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4298_combout\,
	datad => \DataPath|Ram|s_memory~4378_combout\,
	combout => \DataPath|Ram|s_memory~4394_combout\);

-- Location: FF_X55_Y39_N7
\DataPath|Ram|s_memory~1188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1188_q\);

-- Location: LCCOMB_X59_Y40_N8
\DataPath|Ram|s_memory~4391\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4391_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4298_combout\ & \DataPath|Ram|s_memory~4363_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4298_combout\,
	datad => \DataPath|Ram|s_memory~4363_combout\,
	combout => \DataPath|Ram|s_memory~4391_combout\);

-- Location: FF_X56_Y39_N5
\DataPath|Ram|s_memory~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1028_q\);

-- Location: LCCOMB_X55_Y39_N6
\DataPath|Ram|s_memory~2636\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2636_combout\ = (\DataPath|Ram|s_memory~2635_combout\ & (((\DataPath|Ram|s_memory~1188_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~2635_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~1028_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2635_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1188_q\,
	datad => \DataPath|Ram|s_memory~1028_q\,
	combout => \DataPath|Ram|s_memory~2636_combout\);

-- Location: LCCOMB_X65_Y49_N22
\DataPath|Ram|s_memory~4389\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4389_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4373_combout\ & \DataPath|Ram|s_memory~4282_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4373_combout\,
	datad => \DataPath|Ram|s_memory~4282_combout\,
	combout => \DataPath|Ram|s_memory~4389_combout\);

-- Location: FF_X61_Y50_N15
\DataPath|Ram|s_memory~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~728_q\);

-- Location: LCCOMB_X65_Y49_N6
\DataPath|Ram|s_memory~4388\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4388_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4282_combout\ & \DataPath|Ram|s_memory~4368_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4282_combout\,
	datad => \DataPath|Ram|s_memory~4368_combout\,
	combout => \DataPath|Ram|s_memory~4388_combout\);

-- Location: FF_X61_Y50_N21
\DataPath|Ram|s_memory~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~888_q\);

-- Location: LCCOMB_X61_Y50_N14
\DataPath|Ram|s_memory~2633\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2633_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~888_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~728_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~728_q\,
	datad => \DataPath|Ram|s_memory~888_q\,
	combout => \DataPath|Ram|s_memory~2633_combout\);

-- Location: LCCOMB_X63_Y50_N24
\DataPath|Ram|s_memory~1048feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1048feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~1048feeder_combout\);

-- Location: LCCOMB_X63_Y50_N8
\DataPath|Ram|s_memory~4387\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4387_combout\ = (\DataPath|Ram|s_memory~4282_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4363_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4282_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4363_combout\,
	combout => \DataPath|Ram|s_memory~4387_combout\);

-- Location: FF_X63_Y50_N25
\DataPath|Ram|s_memory~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1048feeder_combout\,
	ena => \DataPath|Ram|s_memory~4387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1048_q\);

-- Location: LCCOMB_X60_Y48_N20
\DataPath|Ram|s_memory~4390\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4390_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4378_combout\ & \DataPath|Ram|s_memory~4282_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4378_combout\,
	datad => \DataPath|Ram|s_memory~4282_combout\,
	combout => \DataPath|Ram|s_memory~4390_combout\);

-- Location: FF_X62_Y50_N21
\DataPath|Ram|s_memory~1208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1208_q\);

-- Location: LCCOMB_X62_Y50_N20
\DataPath|Ram|s_memory~2634\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2634_combout\ = (\DataPath|Ram|s_memory~2633_combout\ & (((\DataPath|Ram|s_memory~1208_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~2633_combout\ & (\DataPath|Ram|s_memory~1048_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2633_combout\,
	datab => \DataPath|Ram|s_memory~1048_q\,
	datac => \DataPath|Ram|s_memory~1208_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2634_combout\);

-- Location: LCCOMB_X69_Y43_N30
\DataPath|Ram|s_memory~2637\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2637_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2634_combout\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2636_combout\,
	datab => \DataPath|Ram|s_memory~2634_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2637_combout\);

-- Location: LCCOMB_X61_Y41_N14
\DataPath|Ram|s_memory~4385\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4385_combout\ = (\DataPath|Ram|s_memory~4288_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4373_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4288_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4373_combout\,
	combout => \DataPath|Ram|s_memory~4385_combout\);

-- Location: FF_X61_Y38_N25
\DataPath|Ram|s_memory~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~718_q\);

-- Location: LCCOMB_X62_Y38_N6
\DataPath|Ram|s_memory~4384\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4384_combout\ = (\DataPath|Ram|s_memory~4363_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4288_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4363_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4288_combout\,
	combout => \DataPath|Ram|s_memory~4384_combout\);

-- Location: FF_X62_Y38_N5
\DataPath|Ram|s_memory~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1038_q\);

-- Location: LCCOMB_X61_Y38_N24
\DataPath|Ram|s_memory~2631\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2631_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~1038_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~718_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~718_q\,
	datad => \DataPath|Ram|s_memory~1038_q\,
	combout => \DataPath|Ram|s_memory~2631_combout\);

-- Location: LCCOMB_X65_Y41_N8
\DataPath|Ram|s_memory~4386\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4386_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4378_combout\ & \DataPath|Ram|s_memory~4288_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4378_combout\,
	datad => \DataPath|Ram|s_memory~4288_combout\,
	combout => \DataPath|Ram|s_memory~4386_combout\);

-- Location: FF_X69_Y36_N27
\DataPath|Ram|s_memory~1198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1198_q\);

-- Location: LCCOMB_X67_Y36_N12
\DataPath|Ram|s_memory~4383\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4383_combout\ = (\DataPath|Ram|s_memory~4288_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4368_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4288_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4368_combout\,
	combout => \DataPath|Ram|s_memory~4383_combout\);

-- Location: FF_X69_Y36_N13
\DataPath|Ram|s_memory~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~878_q\);

-- Location: LCCOMB_X69_Y36_N26
\DataPath|Ram|s_memory~2632\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2632_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2631_combout\ & (\DataPath|Ram|s_memory~1198_q\)) # (!\DataPath|Ram|s_memory~2631_combout\ & ((\DataPath|Ram|s_memory~878_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2631_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2631_combout\,
	datac => \DataPath|Ram|s_memory~1198_q\,
	datad => \DataPath|Ram|s_memory~878_q\,
	combout => \DataPath|Ram|s_memory~2632_combout\);

-- Location: LCCOMB_X74_Y39_N14
\DataPath|Ram|s_memory~4395\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4395_combout\ = (\DataPath|Ram|s_memory~4368_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4368_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4304_combout\,
	combout => \DataPath|Ram|s_memory~4395_combout\);

-- Location: FF_X74_Y39_N13
\DataPath|Ram|s_memory~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~898_q\);

-- Location: LCCOMB_X70_Y41_N28
\DataPath|Ram|s_memory~4398\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4398_combout\ = (\DataPath|Ram|s_memory~4378_combout\ & (\DataPath|Ram|s_memory~4304_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4378_combout\,
	datac => \DataPath|Ram|s_memory~4304_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4398_combout\);

-- Location: FF_X74_Y39_N11
\DataPath|Ram|s_memory~1218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1218_q\);

-- Location: LCCOMB_X74_Y39_N30
\DataPath|Ram|s_memory~4396\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4396_combout\ = (\DataPath|Ram|s_memory~4363_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4363_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4304_combout\,
	combout => \DataPath|Ram|s_memory~4396_combout\);

-- Location: FF_X75_Y39_N13
\DataPath|Ram|s_memory~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1058_q\);

-- Location: LCCOMB_X70_Y41_N18
\DataPath|Ram|s_memory~4397\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4397_combout\ = (\DataPath|Ram|s_memory~4373_combout\ & (\DataPath|Ram|s_memory~4304_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4373_combout\,
	datac => \DataPath|Ram|s_memory~4304_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4397_combout\);

-- Location: FF_X75_Y39_N19
\DataPath|Ram|s_memory~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~738_q\);

-- Location: LCCOMB_X75_Y39_N18
\DataPath|Ram|s_memory~2638\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2638_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1058_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~738_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1058_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~738_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2638_combout\);

-- Location: LCCOMB_X74_Y39_N10
\DataPath|Ram|s_memory~2639\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2639_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2638_combout\ & ((\DataPath|Ram|s_memory~1218_q\))) # (!\DataPath|Ram|s_memory~2638_combout\ & (\DataPath|Ram|s_memory~898_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~2638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~898_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1218_q\,
	datad => \DataPath|Ram|s_memory~2638_combout\,
	combout => \DataPath|Ram|s_memory~2639_combout\);

-- Location: LCCOMB_X69_Y43_N8
\DataPath|Ram|s_memory~2640\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2640_combout\ = (\DataPath|Ram|s_memory~2637_combout\ & (((\DataPath|Ram|s_memory~2639_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~2637_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~2632_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2637_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2632_combout\,
	datad => \DataPath|Ram|s_memory~2639_combout\,
	combout => \DataPath|Ram|s_memory~2640_combout\);

-- Location: LCCOMB_X69_Y43_N20
\DataPath|Ram|s_memory~2651\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2651_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2640_combout\) # (\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2650_combout\ & 
-- ((!\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2650_combout\,
	datab => \DataPath|Ram|s_memory~2640_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2651_combout\);

-- Location: LCCOMB_X68_Y46_N18
\DataPath|Ram|s_memory~4417\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4417_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4373_combout\ & \DataPath|Ram|s_memory~4286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4373_combout\,
	datad => \DataPath|Ram|s_memory~4286_combout\,
	combout => \DataPath|Ram|s_memory~4417_combout\);

-- Location: FF_X68_Y50_N21
\DataPath|Ram|s_memory~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~808_q\);

-- Location: LCCOMB_X63_Y50_N18
\DataPath|Ram|s_memory~1128feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1128feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~1128feeder_combout\);

-- Location: LCCOMB_X63_Y50_N22
\DataPath|Ram|s_memory~4416\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4416_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4286_combout\ & \DataPath|Ram|s_memory~4363_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4286_combout\,
	datad => \DataPath|Ram|s_memory~4363_combout\,
	combout => \DataPath|Ram|s_memory~4416_combout\);

-- Location: FF_X63_Y50_N19
\DataPath|Ram|s_memory~1128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1128feeder_combout\,
	ena => \DataPath|Ram|s_memory~4416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1128_q\);

-- Location: LCCOMB_X68_Y50_N20
\DataPath|Ram|s_memory~2652\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2652_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1128_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~808_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~808_q\,
	datad => \DataPath|Ram|s_memory~1128_q\,
	combout => \DataPath|Ram|s_memory~2652_combout\);

-- Location: LCCOMB_X68_Y49_N14
\DataPath|Ram|s_memory~4415\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4415_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4368_combout\ & \DataPath|Ram|s_memory~4286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4368_combout\,
	datad => \DataPath|Ram|s_memory~4286_combout\,
	combout => \DataPath|Ram|s_memory~4415_combout\);

-- Location: FF_X68_Y49_N5
\DataPath|Ram|s_memory~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~968_q\);

-- Location: LCCOMB_X60_Y48_N2
\DataPath|Ram|s_memory~4418\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4418_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4286_combout\ & \DataPath|Ram|s_memory~4378_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4286_combout\,
	datac => \DataPath|Ram|s_memory~4378_combout\,
	combout => \DataPath|Ram|s_memory~4418_combout\);

-- Location: FF_X68_Y49_N7
\DataPath|Ram|s_memory~1288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1288_q\);

-- Location: LCCOMB_X68_Y49_N6
\DataPath|Ram|s_memory~2653\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2653_combout\ = (\DataPath|Ram|s_memory~2652_combout\ & (((\DataPath|Ram|s_memory~1288_q\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~2652_combout\ & (\DataPath|Ram|s_memory~968_q\ & 
-- ((\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2652_combout\,
	datab => \DataPath|Ram|s_memory~968_q\,
	datac => \DataPath|Ram|s_memory~1288_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~2653_combout\);

-- Location: LCCOMB_X63_Y38_N14
\DataPath|Ram|s_memory~4419\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4419_combout\ = (\DataPath|Ram|s_memory~4363_combout\ & (\DataPath|Ram|s_memory~4294_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4363_combout\,
	datab => \DataPath|Ram|s_memory~4294_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4419_combout\);

-- Location: FF_X63_Y38_N17
\DataPath|Ram|s_memory~1118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1118_q\);

-- Location: LCCOMB_X65_Y41_N0
\DataPath|Ram|s_memory~4422\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4422_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4378_combout\ & \DataPath|Ram|s_memory~4294_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4378_combout\,
	datad => \DataPath|Ram|s_memory~4294_combout\,
	combout => \DataPath|Ram|s_memory~4422_combout\);

-- Location: FF_X67_Y38_N5
\DataPath|Ram|s_memory~1278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1278_q\);

-- Location: LCCOMB_X70_Y41_N4
\DataPath|Ram|s_memory~4421\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4421_combout\ = (\DataPath|Ram|s_memory~4294_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4373_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4294_combout\,
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4373_combout\,
	combout => \DataPath|Ram|s_memory~4421_combout\);

-- Location: FF_X63_Y38_N11
\DataPath|Ram|s_memory~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~798_q\);

-- Location: LCCOMB_X63_Y37_N0
\DataPath|Ram|s_memory~958feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~958feeder_combout\ = \DataPath|Counter_1|s_counterValue\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(9),
	combout => \DataPath|Ram|s_memory~958feeder_combout\);

-- Location: LCCOMB_X63_Y37_N28
\DataPath|Ram|s_memory~4420\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4420_combout\ = (\DataPath|Ram|s_memory~4368_combout\ & (\DataPath|Ram|s_memory~4294_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4368_combout\,
	datab => \DataPath|Ram|s_memory~4294_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4420_combout\);

-- Location: FF_X63_Y37_N1
\DataPath|Ram|s_memory~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~958feeder_combout\,
	ena => \DataPath|Ram|s_memory~4420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~958_q\);

-- Location: LCCOMB_X63_Y38_N10
\DataPath|Ram|s_memory~2654\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2654_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~958_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~798_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~798_q\,
	datad => \DataPath|Ram|s_memory~958_q\,
	combout => \DataPath|Ram|s_memory~2654_combout\);

-- Location: LCCOMB_X67_Y38_N4
\DataPath|Ram|s_memory~2655\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2655_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2654_combout\ & ((\DataPath|Ram|s_memory~1278_q\))) # (!\DataPath|Ram|s_memory~2654_combout\ & (\DataPath|Ram|s_memory~1118_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~2654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1118_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1278_q\,
	datad => \DataPath|Ram|s_memory~2654_combout\,
	combout => \DataPath|Ram|s_memory~2655_combout\);

-- Location: LCCOMB_X55_Y40_N16
\DataPath|Ram|s_memory~4423\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4423_combout\ = (\DataPath|Ram|s_memory~4368_combout\ & (\DataPath|Ram|s_memory~4302_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Ram|s_memory~4368_combout\,
	datac => \DataPath|Ram|s_memory~4302_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4423_combout\);

-- Location: FF_X55_Y40_N29
\DataPath|Ram|s_memory~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~948_q\);

-- Location: LCCOMB_X60_Y42_N4
\DataPath|Ram|s_memory~4426\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4426_combout\ = (\DataPath|Ram|s_memory~4302_combout\ & (\ControlPath|pState.Ram~q\ & \DataPath|Ram|s_memory~4378_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4302_combout\,
	datac => \ControlPath|pState.Ram~q\,
	datad => \DataPath|Ram|s_memory~4378_combout\,
	combout => \DataPath|Ram|s_memory~4426_combout\);

-- Location: FF_X55_Y40_N19
\DataPath|Ram|s_memory~1268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1268_q\);

-- Location: LCCOMB_X60_Y41_N14
\DataPath|Ram|s_memory~4425\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4425_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4302_combout\ & \DataPath|Ram|s_memory~4373_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4302_combout\,
	datad => \DataPath|Ram|s_memory~4373_combout\,
	combout => \DataPath|Ram|s_memory~4425_combout\);

-- Location: FF_X59_Y40_N31
\DataPath|Ram|s_memory~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~788_q\);

-- Location: LCCOMB_X59_Y40_N28
\DataPath|Ram|s_memory~4424\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4424_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4302_combout\ & \DataPath|Ram|s_memory~4363_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4302_combout\,
	datad => \DataPath|Ram|s_memory~4363_combout\,
	combout => \DataPath|Ram|s_memory~4424_combout\);

-- Location: FF_X59_Y40_N17
\DataPath|Ram|s_memory~1108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1108_q\);

-- Location: LCCOMB_X59_Y40_N30
\DataPath|Ram|s_memory~2656\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2656_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~1108_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~788_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~788_q\,
	datad => \DataPath|Ram|s_memory~1108_q\,
	combout => \DataPath|Ram|s_memory~2656_combout\);

-- Location: LCCOMB_X55_Y40_N18
\DataPath|Ram|s_memory~2657\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2657_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2656_combout\ & ((\DataPath|Ram|s_memory~1268_q\))) # (!\DataPath|Ram|s_memory~2656_combout\ & (\DataPath|Ram|s_memory~948_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~2656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~948_q\,
	datac => \DataPath|Ram|s_memory~1268_q\,
	datad => \DataPath|Ram|s_memory~2656_combout\,
	combout => \DataPath|Ram|s_memory~2657_combout\);

-- Location: LCCOMB_X69_Y38_N0
\DataPath|Ram|s_memory~2658\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2658_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2655_combout\) # ((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2657_combout\ & 
-- !\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2655_combout\,
	datab => \DataPath|Ram|s_memory~2657_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2658_combout\);

-- Location: LCCOMB_X75_Y43_N0
\DataPath|Ram|s_memory~4427\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4427_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4310_combout\ & \DataPath|Ram|s_memory~4363_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4310_combout\,
	datad => \DataPath|Ram|s_memory~4363_combout\,
	combout => \DataPath|Ram|s_memory~4427_combout\);

-- Location: FF_X76_Y44_N5
\DataPath|Ram|s_memory~1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1138_q\);

-- Location: LCCOMB_X70_Y41_N22
\DataPath|Ram|s_memory~4430\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4430_combout\ = (\DataPath|Ram|s_memory~4378_combout\ & (\DataPath|Ram|s_memory~4310_combout\ & \ControlPath|pState.Ram~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4378_combout\,
	datac => \DataPath|Ram|s_memory~4310_combout\,
	datad => \ControlPath|pState.Ram~q\,
	combout => \DataPath|Ram|s_memory~4430_combout\);

-- Location: FF_X75_Y44_N31
\DataPath|Ram|s_memory~1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1298_q\);

-- Location: LCCOMB_X70_Y43_N0
\DataPath|Ram|s_memory~4429\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4429_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4310_combout\ & \DataPath|Ram|s_memory~4373_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Ram~q\,
	datac => \DataPath|Ram|s_memory~4310_combout\,
	datad => \DataPath|Ram|s_memory~4373_combout\,
	combout => \DataPath|Ram|s_memory~4429_combout\);

-- Location: FF_X76_Y44_N27
\DataPath|Ram|s_memory~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~818_q\);

-- Location: LCCOMB_X75_Y43_N18
\DataPath|Ram|s_memory~4428\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4428_combout\ = (\ControlPath|pState.Ram~q\ & (\DataPath|Ram|s_memory~4310_combout\ & \DataPath|Ram|s_memory~4368_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Ram~q\,
	datab => \DataPath|Ram|s_memory~4310_combout\,
	datad => \DataPath|Ram|s_memory~4368_combout\,
	combout => \DataPath|Ram|s_memory~4428_combout\);

-- Location: FF_X75_Y44_N29
\DataPath|Ram|s_memory~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(9),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~978_q\);

-- Location: LCCOMB_X76_Y44_N26
\DataPath|Ram|s_memory~2659\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2659_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~978_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~818_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~818_q\,
	datad => \DataPath|Ram|s_memory~978_q\,
	combout => \DataPath|Ram|s_memory~2659_combout\);

-- Location: LCCOMB_X75_Y44_N30
\DataPath|Ram|s_memory~2660\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2660_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2659_combout\ & ((\DataPath|Ram|s_memory~1298_q\))) # (!\DataPath|Ram|s_memory~2659_combout\ & (\DataPath|Ram|s_memory~1138_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~2659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1138_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1298_q\,
	datad => \DataPath|Ram|s_memory~2659_combout\,
	combout => \DataPath|Ram|s_memory~2660_combout\);

-- Location: LCCOMB_X69_Y43_N14
\DataPath|Ram|s_memory~2661\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2661_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2658_combout\ & ((\DataPath|Ram|s_memory~2660_combout\))) # (!\DataPath|Ram|s_memory~2658_combout\ & (\DataPath|Ram|s_memory~2653_combout\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~2658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2653_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2658_combout\,
	datad => \DataPath|Ram|s_memory~2660_combout\,
	combout => \DataPath|Ram|s_memory~2661_combout\);

-- Location: LCCOMB_X69_Y43_N0
\DataPath|Ram|s_memory~2662\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2662_combout\ = (\DataPath|Ram|s_memory~2651_combout\ & (((\DataPath|Ram|s_memory~2661_combout\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~2651_combout\ & (\DataPath|Ram|s_memory~2630_combout\ & 
-- ((\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2630_combout\,
	datab => \DataPath|Ram|s_memory~2651_combout\,
	datac => \DataPath|Ram|s_memory~2661_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2662_combout\);

-- Location: LCCOMB_X69_Y43_N28
\DataPath|Ram|s_memory~2705\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2705_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\) # (\DataPath|Ram|s_memory~2662_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~2704_combout\ & 
-- (!\DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2704_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~2662_combout\,
	combout => \DataPath|Ram|s_memory~2705_combout\);

-- Location: LCCOMB_X69_Y43_N2
\DataPath|Ram|s_memory~2748\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2748_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2705_combout\ & (\DataPath|Ram|s_memory~2747_combout\)) # (!\DataPath|Ram|s_memory~2705_combout\ & ((\DataPath|Ram|s_memory~2620_combout\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~2705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2747_combout\,
	datab => \DataPath|Ram|s_memory~2620_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~2705_combout\,
	combout => \DataPath|Ram|s_memory~2748_combout\);

-- Location: LCCOMB_X80_Y36_N12
\DataPath|s_data[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_data[9]~0_combout\ = (\ControlPath|pState.Visor~q\ & (\DataPath|Ram|s_memory~2748_combout\)) # (!\ControlPath|pState.Visor~q\ & ((\SW[9]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Visor~q\,
	datac => \DataPath|Ram|s_memory~2748_combout\,
	datad => \SW[9]~input_o\,
	combout => \DataPath|s_data[9]~0_combout\);

-- Location: LCCOMB_X67_Y43_N20
\DataPath|Ram|s_memory~1857feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1857feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1857feeder_combout\);

-- Location: FF_X67_Y43_N21
\DataPath|Ram|s_memory~1857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1857feeder_combout\,
	ena => \DataPath|Ram|s_memory~4354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1857_q\);

-- Location: FF_X70_Y43_N29
\DataPath|Ram|s_memory~1817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1817_q\);

-- Location: LCCOMB_X70_Y43_N28
\DataPath|Ram|s_memory~2909\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2909_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1857_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~1817_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1857_q\,
	datac => \DataPath|Ram|s_memory~1817_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2909_combout\);

-- Location: FF_X70_Y40_N29
\DataPath|Ram|s_memory~1937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1937_q\);

-- Location: FF_X69_Y44_N29
\DataPath|Ram|s_memory~1897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1897_q\);

-- Location: LCCOMB_X70_Y40_N28
\DataPath|Ram|s_memory~2910\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2910_combout\ = (\DataPath|Ram|s_memory~2909_combout\ & (((\DataPath|Ram|s_memory~1937_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~2909_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~1897_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2909_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1937_q\,
	datad => \DataPath|Ram|s_memory~1897_q\,
	combout => \DataPath|Ram|s_memory~2910_combout\);

-- Location: FF_X68_Y43_N27
\DataPath|Ram|s_memory~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~537_q\);

-- Location: LCCOMB_X67_Y43_N2
\DataPath|Ram|s_memory~577feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~577feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~577feeder_combout\);

-- Location: FF_X67_Y43_N3
\DataPath|Ram|s_memory~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~577feeder_combout\,
	ena => \DataPath|Ram|s_memory~4486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~577_q\);

-- Location: LCCOMB_X68_Y43_N26
\DataPath|Ram|s_memory~2911\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2911_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~577_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~537_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~537_q\,
	datad => \DataPath|Ram|s_memory~577_q\,
	combout => \DataPath|Ram|s_memory~2911_combout\);

-- Location: LCCOMB_X69_Y45_N26
\DataPath|Ram|s_memory~617feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~617feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~617feeder_combout\);

-- Location: FF_X69_Y45_N27
\DataPath|Ram|s_memory~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~617feeder_combout\,
	ena => \DataPath|Ram|s_memory~4490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~617_q\);

-- Location: FF_X70_Y40_N31
\DataPath|Ram|s_memory~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~657_q\);

-- Location: LCCOMB_X70_Y40_N30
\DataPath|Ram|s_memory~2912\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2912_combout\ = (\DataPath|Ram|s_memory~2911_combout\ & (((\DataPath|Ram|s_memory~657_q\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~2911_combout\ & (\DataPath|Ram|s_memory~617_q\ & 
-- ((\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2911_combout\,
	datab => \DataPath|Ram|s_memory~617_q\,
	datac => \DataPath|Ram|s_memory~657_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2912_combout\);

-- Location: LCCOMB_X70_Y40_N20
\DataPath|Ram|s_memory~2913\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2913_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2910_combout\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~2912_combout\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~2910_combout\,
	datac => \DataPath|Ram|s_memory~2912_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2913_combout\);

-- Location: FF_X73_Y41_N13
\DataPath|Ram|s_memory~1177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1177_q\);

-- Location: LCCOMB_X73_Y43_N22
\DataPath|Ram|s_memory~1257feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1257feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1257feeder_combout\);

-- Location: FF_X73_Y43_N23
\DataPath|Ram|s_memory~1257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1257feeder_combout\,
	ena => \DataPath|Ram|s_memory~4382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1257_q\);

-- Location: LCCOMB_X73_Y41_N12
\DataPath|Ram|s_memory~2907\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2907_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~1257_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~1177_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1177_q\,
	datad => \DataPath|Ram|s_memory~1257_q\,
	combout => \DataPath|Ram|s_memory~2907_combout\);

-- Location: FF_X73_Y41_N3
\DataPath|Ram|s_memory~1297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1297_q\);

-- Location: FF_X74_Y39_N15
\DataPath|Ram|s_memory~1217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1217_q\);

-- Location: LCCOMB_X73_Y41_N2
\DataPath|Ram|s_memory~2908\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2908_combout\ = (\DataPath|Ram|s_memory~2907_combout\ & (((\DataPath|Ram|s_memory~1297_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~2907_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~1217_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2907_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1297_q\,
	datad => \DataPath|Ram|s_memory~1217_q\,
	combout => \DataPath|Ram|s_memory~2908_combout\);

-- Location: LCCOMB_X75_Y40_N0
\DataPath|Ram|s_memory~2537feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2537feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~2537feeder_combout\);

-- Location: FF_X75_Y40_N1
\DataPath|Ram|s_memory~2537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2537feeder_combout\,
	ena => \DataPath|Ram|s_memory~4560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2537_q\);

-- Location: FF_X75_Y41_N5
\DataPath|Ram|s_memory~2457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2457_q\);

-- Location: LCCOMB_X75_Y41_N4
\DataPath|Ram|s_memory~2914\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2914_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2537_q\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2457_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~2537_q\,
	datac => \DataPath|Ram|s_memory~2457_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2914_combout\);

-- Location: FF_X74_Y40_N7
\DataPath|Ram|s_memory~2577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2577_q\);

-- Location: FF_X73_Y40_N9
\DataPath|Ram|s_memory~2497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2497_q\);

-- Location: LCCOMB_X74_Y40_N6
\DataPath|Ram|s_memory~2915\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2915_combout\ = (\DataPath|Ram|s_memory~2914_combout\ & (((\DataPath|Ram|s_memory~2577_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~2914_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~2497_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2914_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2577_q\,
	datad => \DataPath|Ram|s_memory~2497_q\,
	combout => \DataPath|Ram|s_memory~2915_combout\);

-- Location: LCCOMB_X73_Y47_N10
\DataPath|Ram|s_memory~2916\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2916_combout\ = (\DataPath|Ram|s_memory~2913_combout\ & (((\DataPath|Ram|s_memory~2915_combout\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~2913_combout\ & (\DataPath|Ram|s_memory~2908_combout\ & 
-- (\DataPath|s_ramAddress[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2913_combout\,
	datab => \DataPath|Ram|s_memory~2908_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~2915_combout\,
	combout => \DataPath|Ram|s_memory~2916_combout\);

-- Location: FF_X68_Y47_N7
\DataPath|Ram|s_memory~1337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1337_q\);

-- Location: FF_X67_Y47_N25
\DataPath|Ram|s_memory~1377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1377_q\);

-- Location: LCCOMB_X68_Y47_N6
\DataPath|Ram|s_memory~2896\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2896_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1377_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1337_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1337_q\,
	datad => \DataPath|Ram|s_memory~1377_q\,
	combout => \DataPath|Ram|s_memory~2896_combout\);

-- Location: FF_X67_Y47_N27
\DataPath|Ram|s_memory~1457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1457_q\);

-- Location: FF_X68_Y47_N25
\DataPath|Ram|s_memory~1417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1417_q\);

-- Location: LCCOMB_X67_Y47_N26
\DataPath|Ram|s_memory~2897\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2897_combout\ = (\DataPath|Ram|s_memory~2896_combout\ & (((\DataPath|Ram|s_memory~1457_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~2896_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~1417_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2896_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1457_q\,
	datad => \DataPath|Ram|s_memory~1417_q\,
	combout => \DataPath|Ram|s_memory~2897_combout\);

-- Location: FF_X73_Y39_N17
\DataPath|Ram|s_memory~2017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2017_q\);

-- Location: FF_X74_Y42_N13
\DataPath|Ram|s_memory~2097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2097_q\);

-- Location: FF_X74_Y42_N19
\DataPath|Ram|s_memory~1977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1977_q\);

-- Location: FF_X73_Y42_N19
\DataPath|Ram|s_memory~2057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2057_q\);

-- Location: LCCOMB_X74_Y42_N18
\DataPath|Ram|s_memory~2903\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2903_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2057_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~1977_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1977_q\,
	datad => \DataPath|Ram|s_memory~2057_q\,
	combout => \DataPath|Ram|s_memory~2903_combout\);

-- Location: LCCOMB_X74_Y42_N12
\DataPath|Ram|s_memory~2904\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2904_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2903_combout\ & ((\DataPath|Ram|s_memory~2097_q\))) # (!\DataPath|Ram|s_memory~2903_combout\ & (\DataPath|Ram|s_memory~2017_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2903_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~2017_q\,
	datac => \DataPath|Ram|s_memory~2097_q\,
	datad => \DataPath|Ram|s_memory~2903_combout\,
	combout => \DataPath|Ram|s_memory~2904_combout\);

-- Location: FF_X70_Y46_N19
\DataPath|Ram|s_memory~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~777_q\);

-- Location: FF_X70_Y46_N9
\DataPath|Ram|s_memory~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~697_q\);

-- Location: LCCOMB_X70_Y46_N8
\DataPath|Ram|s_memory~2898\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2898_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~777_q\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~697_q\ & 
-- !\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~777_q\,
	datac => \DataPath|Ram|s_memory~697_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~2898_combout\);

-- Location: FF_X70_Y42_N29
\DataPath|Ram|s_memory~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~817_q\);

-- Location: LCCOMB_X69_Y42_N14
\DataPath|Ram|s_memory~737feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~737feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~737feeder_combout\);

-- Location: FF_X69_Y42_N15
\DataPath|Ram|s_memory~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~737feeder_combout\,
	ena => \DataPath|Ram|s_memory~4397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~737_q\);

-- Location: LCCOMB_X70_Y42_N28
\DataPath|Ram|s_memory~2899\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2899_combout\ = (\DataPath|Ram|s_memory~2898_combout\ & (((\DataPath|Ram|s_memory~817_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~2898_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~737_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2898_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~817_q\,
	datad => \DataPath|Ram|s_memory~737_q\,
	combout => \DataPath|Ram|s_memory~2899_combout\);

-- Location: FF_X70_Y45_N25
\DataPath|Ram|s_memory~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~137_q\);

-- Location: FF_X69_Y46_N3
\DataPath|Ram|s_memory~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~177_q\);

-- Location: LCCOMB_X69_Y42_N0
\DataPath|Ram|s_memory~97feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~97feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~97feeder_combout\);

-- Location: FF_X69_Y42_N1
\DataPath|Ram|s_memory~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~97feeder_combout\,
	ena => \DataPath|Ram|s_memory~4473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~97_q\);

-- Location: FF_X69_Y46_N29
\DataPath|Ram|s_memory~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~57_q\);

-- Location: LCCOMB_X69_Y46_N28
\DataPath|Ram|s_memory~2900\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2900_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~97_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~57_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~97_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~57_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2900_combout\);

-- Location: LCCOMB_X69_Y46_N2
\DataPath|Ram|s_memory~2901\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2901_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2900_combout\ & ((\DataPath|Ram|s_memory~177_q\))) # (!\DataPath|Ram|s_memory~2900_combout\ & (\DataPath|Ram|s_memory~137_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2900_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~137_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~177_q\,
	datad => \DataPath|Ram|s_memory~2900_combout\,
	combout => \DataPath|Ram|s_memory~2901_combout\);

-- Location: LCCOMB_X69_Y47_N28
\DataPath|Ram|s_memory~2902\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2902_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~2899_combout\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2901_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~2899_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~2901_combout\,
	combout => \DataPath|Ram|s_memory~2902_combout\);

-- Location: LCCOMB_X73_Y47_N6
\DataPath|Ram|s_memory~2905\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2905_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2902_combout\ & ((\DataPath|Ram|s_memory~2904_combout\))) # (!\DataPath|Ram|s_memory~2902_combout\ & (\DataPath|Ram|s_memory~2897_combout\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~2902_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2897_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2904_combout\,
	datad => \DataPath|Ram|s_memory~2902_combout\,
	combout => \DataPath|Ram|s_memory~2905_combout\);

-- Location: FF_X70_Y45_N31
\DataPath|Ram|s_memory~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~457_q\);

-- Location: FF_X68_Y40_N13
\DataPath|Ram|s_memory~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~497_q\);

-- Location: FF_X68_Y43_N17
\DataPath|Ram|s_memory~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~377_q\);

-- Location: FF_X68_Y42_N17
\DataPath|Ram|s_memory~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~417_q\);

-- Location: LCCOMB_X68_Y43_N16
\DataPath|Ram|s_memory~2890\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2890_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~417_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~377_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~377_q\,
	datad => \DataPath|Ram|s_memory~417_q\,
	combout => \DataPath|Ram|s_memory~2890_combout\);

-- Location: LCCOMB_X68_Y40_N12
\DataPath|Ram|s_memory~2891\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2891_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2890_combout\ & ((\DataPath|Ram|s_memory~497_q\))) # (!\DataPath|Ram|s_memory~2890_combout\ & (\DataPath|Ram|s_memory~457_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2890_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~457_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~497_q\,
	datad => \DataPath|Ram|s_memory~2890_combout\,
	combout => \DataPath|Ram|s_memory~2891_combout\);

-- Location: LCCOMB_X73_Y43_N12
\DataPath|Ram|s_memory~1097feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1097feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1097feeder_combout\);

-- Location: FF_X73_Y43_N13
\DataPath|Ram|s_memory~1097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1097feeder_combout\,
	ena => \DataPath|Ram|s_memory~4367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1097_q\);

-- Location: FF_X76_Y43_N13
\DataPath|Ram|s_memory~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1017_q\);

-- Location: LCCOMB_X76_Y43_N12
\DataPath|Ram|s_memory~2888\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2888_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~1097_q\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~1017_q\ & 
-- !\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1097_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1017_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~2888_combout\);

-- Location: LCCOMB_X75_Y39_N24
\DataPath|Ram|s_memory~1057feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1057feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1057feeder_combout\);

-- Location: FF_X75_Y39_N25
\DataPath|Ram|s_memory~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1057feeder_combout\,
	ena => \DataPath|Ram|s_memory~4396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1057_q\);

-- Location: FF_X76_Y43_N23
\DataPath|Ram|s_memory~1137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1137_q\);

-- Location: LCCOMB_X76_Y43_N22
\DataPath|Ram|s_memory~2889\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2889_combout\ = (\DataPath|Ram|s_memory~2888_combout\ & (((\DataPath|Ram|s_memory~1137_q\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~2888_combout\ & (\DataPath|Ram|s_memory~1057_q\ & 
-- ((\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2888_combout\,
	datab => \DataPath|Ram|s_memory~1057_q\,
	datac => \DataPath|Ram|s_memory~1137_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~2889_combout\);

-- Location: LCCOMB_X76_Y43_N24
\DataPath|Ram|s_memory~2892\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2892_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2889_combout\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~2891_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2891_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2889_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2892_combout\);

-- Location: FF_X72_Y39_N1
\DataPath|Ram|s_memory~2337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2337_q\);

-- Location: FF_X72_Y39_N19
\DataPath|Ram|s_memory~2417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2417_q\);

-- Location: FF_X72_Y43_N29
\DataPath|Ram|s_memory~2297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2297_q\);

-- Location: FF_X72_Y43_N3
\DataPath|Ram|s_memory~2377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2377_q\);

-- Location: LCCOMB_X72_Y43_N28
\DataPath|Ram|s_memory~2893\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2893_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2377_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2297_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2297_q\,
	datad => \DataPath|Ram|s_memory~2377_q\,
	combout => \DataPath|Ram|s_memory~2893_combout\);

-- Location: LCCOMB_X72_Y39_N18
\DataPath|Ram|s_memory~2894\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2894_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2893_combout\ & ((\DataPath|Ram|s_memory~2417_q\))) # (!\DataPath|Ram|s_memory~2893_combout\ & (\DataPath|Ram|s_memory~2337_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2893_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~2337_q\,
	datac => \DataPath|Ram|s_memory~2417_q\,
	datad => \DataPath|Ram|s_memory~2893_combout\,
	combout => \DataPath|Ram|s_memory~2894_combout\);

-- Location: FF_X72_Y47_N9
\DataPath|Ram|s_memory~1737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1737_q\);

-- Location: FF_X73_Y47_N19
\DataPath|Ram|s_memory~1777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1777_q\);

-- Location: FF_X72_Y47_N19
\DataPath|Ram|s_memory~1657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1657_q\);

-- Location: FF_X73_Y47_N29
\DataPath|Ram|s_memory~1697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1697_q\);

-- Location: LCCOMB_X72_Y47_N18
\DataPath|Ram|s_memory~2886\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2886_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~1697_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~1657_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1657_q\,
	datad => \DataPath|Ram|s_memory~1697_q\,
	combout => \DataPath|Ram|s_memory~2886_combout\);

-- Location: LCCOMB_X73_Y47_N18
\DataPath|Ram|s_memory~2887\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2887_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2886_combout\ & ((\DataPath|Ram|s_memory~1777_q\))) # (!\DataPath|Ram|s_memory~2886_combout\ & (\DataPath|Ram|s_memory~1737_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2886_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1737_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1777_q\,
	datad => \DataPath|Ram|s_memory~2886_combout\,
	combout => \DataPath|Ram|s_memory~2887_combout\);

-- Location: LCCOMB_X73_Y47_N20
\DataPath|Ram|s_memory~2895\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2895_combout\ = (\DataPath|Ram|s_memory~2892_combout\ & (((\DataPath|Ram|s_memory~2894_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~2892_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~2887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2892_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2894_combout\,
	datad => \DataPath|Ram|s_memory~2887_combout\,
	combout => \DataPath|Ram|s_memory~2895_combout\);

-- Location: LCCOMB_X73_Y47_N16
\DataPath|Ram|s_memory~2906\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2906_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2895_combout\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~2905_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2905_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~2895_combout\,
	combout => \DataPath|Ram|s_memory~2906_combout\);

-- Location: FF_X72_Y38_N3
\DataPath|Ram|s_memory~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~217_q\);

-- Location: FF_X72_Y38_N29
\DataPath|Ram|s_memory~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~257_q\);

-- Location: LCCOMB_X72_Y38_N2
\DataPath|Ram|s_memory~2880\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2880_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~257_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~217_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~217_q\,
	datad => \DataPath|Ram|s_memory~257_q\,
	combout => \DataPath|Ram|s_memory~2880_combout\);

-- Location: FF_X72_Y41_N3
\DataPath|Ram|s_memory~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~337_q\);

-- Location: FF_X72_Y41_N29
\DataPath|Ram|s_memory~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~297_q\);

-- Location: LCCOMB_X72_Y41_N2
\DataPath|Ram|s_memory~2881\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2881_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2880_combout\ & (\DataPath|Ram|s_memory~337_q\)) # (!\DataPath|Ram|s_memory~2880_combout\ & ((\DataPath|Ram|s_memory~297_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2880_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2880_combout\,
	datac => \DataPath|Ram|s_memory~337_q\,
	datad => \DataPath|Ram|s_memory~297_q\,
	combout => \DataPath|Ram|s_memory~2881_combout\);

-- Location: FF_X66_Y42_N7
\DataPath|Ram|s_memory~1497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1497_q\);

-- Location: FF_X65_Y42_N25
\DataPath|Ram|s_memory~1537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1537_q\);

-- Location: LCCOMB_X66_Y42_N6
\DataPath|Ram|s_memory~2878\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2878_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1537_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1497_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1497_q\,
	datad => \DataPath|Ram|s_memory~1537_q\,
	combout => \DataPath|Ram|s_memory~2878_combout\);

-- Location: FF_X65_Y42_N31
\DataPath|Ram|s_memory~1617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1617_q\);

-- Location: FF_X66_Y42_N25
\DataPath|Ram|s_memory~1577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1577_q\);

-- Location: LCCOMB_X65_Y42_N30
\DataPath|Ram|s_memory~2879\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2879_combout\ = (\DataPath|Ram|s_memory~2878_combout\ & (((\DataPath|Ram|s_memory~1617_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~2878_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~1577_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2878_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1617_q\,
	datad => \DataPath|Ram|s_memory~1577_q\,
	combout => \DataPath|Ram|s_memory~2879_combout\);

-- Location: LCCOMB_X72_Y42_N24
\DataPath|Ram|s_memory~2882\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2882_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\) # (\DataPath|Ram|s_memory~2879_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~2881_combout\ & 
-- (!\DataPath|s_ramAddress[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2881_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~2879_combout\,
	combout => \DataPath|Ram|s_memory~2882_combout\);

-- Location: FF_X74_Y41_N31
\DataPath|Ram|s_memory~2137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2137_q\);

-- Location: FF_X74_Y41_N25
\DataPath|Ram|s_memory~2217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2217_q\);

-- Location: LCCOMB_X74_Y41_N30
\DataPath|Ram|s_memory~2883\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2883_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2217_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2137_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2137_q\,
	datad => \DataPath|Ram|s_memory~2217_q\,
	combout => \DataPath|Ram|s_memory~2883_combout\);

-- Location: FF_X74_Y40_N9
\DataPath|Ram|s_memory~2257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2257_q\);

-- Location: FF_X73_Y40_N11
\DataPath|Ram|s_memory~2177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2177_q\);

-- Location: LCCOMB_X74_Y40_N8
\DataPath|Ram|s_memory~2884\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2884_combout\ = (\DataPath|Ram|s_memory~2883_combout\ & (((\DataPath|Ram|s_memory~2257_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~2883_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~2177_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2883_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2257_q\,
	datad => \DataPath|Ram|s_memory~2177_q\,
	combout => \DataPath|Ram|s_memory~2884_combout\);

-- Location: FF_X74_Y39_N25
\DataPath|Ram|s_memory~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~897_q\);

-- Location: FF_X74_Y46_N29
\DataPath|Ram|s_memory~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~977_q\);

-- Location: LCCOMB_X70_Y44_N12
\DataPath|Ram|s_memory~937feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~937feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~937feeder_combout\);

-- Location: FF_X70_Y44_N13
\DataPath|Ram|s_memory~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~937feeder_combout\,
	ena => \DataPath|Ram|s_memory~4372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~937_q\);

-- Location: FF_X75_Y43_N5
\DataPath|Ram|s_memory~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~857_q\);

-- Location: LCCOMB_X75_Y43_N4
\DataPath|Ram|s_memory~2876\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2876_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~937_q\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~857_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~937_q\,
	datac => \DataPath|Ram|s_memory~857_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~2876_combout\);

-- Location: LCCOMB_X74_Y46_N28
\DataPath|Ram|s_memory~2877\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2877_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2876_combout\ & ((\DataPath|Ram|s_memory~977_q\))) # (!\DataPath|Ram|s_memory~2876_combout\ & (\DataPath|Ram|s_memory~897_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~897_q\,
	datac => \DataPath|Ram|s_memory~977_q\,
	datad => \DataPath|Ram|s_memory~2876_combout\,
	combout => \DataPath|Ram|s_memory~2877_combout\);

-- Location: LCCOMB_X74_Y46_N18
\DataPath|Ram|s_memory~2885\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2885_combout\ = (\DataPath|Ram|s_memory~2882_combout\ & ((\DataPath|Ram|s_memory~2884_combout\) # ((!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~2882_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\ & 
-- \DataPath|Ram|s_memory~2877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2882_combout\,
	datab => \DataPath|Ram|s_memory~2884_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~2877_combout\,
	combout => \DataPath|Ram|s_memory~2885_combout\);

-- Location: LCCOMB_X73_Y47_N12
\DataPath|Ram|s_memory~2917\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2917_combout\ = (\DataPath|Ram|s_memory~2906_combout\ & ((\DataPath|Ram|s_memory~2916_combout\) # ((!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~2906_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\ & 
-- \DataPath|Ram|s_memory~2885_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2916_combout\,
	datab => \DataPath|Ram|s_memory~2906_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~2885_combout\,
	combout => \DataPath|Ram|s_memory~2917_combout\);

-- Location: LCCOMB_X63_Y48_N12
\DataPath|Ram|s_memory~1567feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1567feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1567feeder_combout\);

-- Location: FF_X63_Y48_N13
\DataPath|Ram|s_memory~1567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1567feeder_combout\,
	ena => \DataPath|Ram|s_memory~4281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1567_q\);

-- Location: FF_X67_Y52_N25
\DataPath|Ram|s_memory~2207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2207_q\);

-- Location: FF_X65_Y48_N25
\DataPath|Ram|s_memory~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~287_q\);

-- Location: LCCOMB_X69_Y48_N26
\DataPath|Ram|s_memory~927feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~927feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~927feeder_combout\);

-- Location: FF_X69_Y48_N27
\DataPath|Ram|s_memory~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~927feeder_combout\,
	ena => \DataPath|Ram|s_memory~4370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~927_q\);

-- Location: LCCOMB_X65_Y48_N24
\DataPath|Ram|s_memory~2749\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2749_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~927_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~287_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~287_q\,
	datad => \DataPath|Ram|s_memory~927_q\,
	combout => \DataPath|Ram|s_memory~2749_combout\);

-- Location: LCCOMB_X67_Y52_N24
\DataPath|Ram|s_memory~2750\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2750_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2749_combout\ & ((\DataPath|Ram|s_memory~2207_q\))) # (!\DataPath|Ram|s_memory~2749_combout\ & (\DataPath|Ram|s_memory~1567_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~2749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1567_q\,
	datac => \DataPath|Ram|s_memory~2207_q\,
	datad => \DataPath|Ram|s_memory~2749_combout\,
	combout => \DataPath|Ram|s_memory~2750_combout\);

-- Location: LCCOMB_X66_Y48_N10
\DataPath|Ram|s_memory~1887feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1887feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1887feeder_combout\);

-- Location: FF_X66_Y48_N11
\DataPath|Ram|s_memory~1887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1887feeder_combout\,
	ena => \DataPath|Ram|s_memory~4347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1887_q\);

-- Location: FF_X67_Y48_N17
\DataPath|Ram|s_memory~2527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2527_q\);

-- Location: FF_X68_Y48_N23
\DataPath|Ram|s_memory~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~607_q\);

-- Location: FF_X68_Y48_N13
\DataPath|Ram|s_memory~1247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1247_q\);

-- Location: LCCOMB_X68_Y48_N22
\DataPath|Ram|s_memory~2756\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2756_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1247_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~607_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~607_q\,
	datad => \DataPath|Ram|s_memory~1247_q\,
	combout => \DataPath|Ram|s_memory~2756_combout\);

-- Location: LCCOMB_X67_Y48_N16
\DataPath|Ram|s_memory~2757\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2757_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2756_combout\ & ((\DataPath|Ram|s_memory~2527_q\))) # (!\DataPath|Ram|s_memory~2756_combout\ & (\DataPath|Ram|s_memory~1887_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~2756_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1887_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2527_q\,
	datad => \DataPath|Ram|s_memory~2756_combout\,
	combout => \DataPath|Ram|s_memory~2757_combout\);

-- Location: FF_X59_Y46_N5
\DataPath|Ram|s_memory~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~127_q\);

-- Location: FF_X62_Y49_N27
\DataPath|Ram|s_memory~1407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1407_q\);

-- Location: LCCOMB_X59_Y46_N4
\DataPath|Ram|s_memory~2753\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2753_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1407_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~127_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~127_q\,
	datad => \DataPath|Ram|s_memory~1407_q\,
	combout => \DataPath|Ram|s_memory~2753_combout\);

-- Location: FF_X69_Y47_N13
\DataPath|Ram|s_memory~2047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2047_q\);

-- Location: LCCOMB_X69_Y48_N12
\DataPath|Ram|s_memory~767feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~767feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~767feeder_combout\);

-- Location: FF_X69_Y48_N13
\DataPath|Ram|s_memory~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~767feeder_combout\,
	ena => \DataPath|Ram|s_memory~4374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~767_q\);

-- Location: LCCOMB_X69_Y47_N12
\DataPath|Ram|s_memory~2754\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2754_combout\ = (\DataPath|Ram|s_memory~2753_combout\ & (((\DataPath|Ram|s_memory~2047_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~2753_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~767_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2753_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2047_q\,
	datad => \DataPath|Ram|s_memory~767_q\,
	combout => \DataPath|Ram|s_memory~2754_combout\);

-- Location: FF_X63_Y47_N11
\DataPath|Ram|s_memory~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~447_q\);

-- Location: FF_X60_Y47_N21
\DataPath|Ram|s_memory~1727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1727_q\);

-- Location: LCCOMB_X63_Y47_N10
\DataPath|Ram|s_memory~2751\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2751_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1727_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~447_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~447_q\,
	datad => \DataPath|Ram|s_memory~1727_q\,
	combout => \DataPath|Ram|s_memory~2751_combout\);

-- Location: FF_X65_Y47_N3
\DataPath|Ram|s_memory~2367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2367_q\);

-- Location: FF_X65_Y47_N17
\DataPath|Ram|s_memory~1087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1087_q\);

-- Location: LCCOMB_X65_Y47_N2
\DataPath|Ram|s_memory~2752\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2752_combout\ = (\DataPath|Ram|s_memory~2751_combout\ & (((\DataPath|Ram|s_memory~2367_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~2751_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~1087_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2751_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2367_q\,
	datad => \DataPath|Ram|s_memory~1087_q\,
	combout => \DataPath|Ram|s_memory~2752_combout\);

-- Location: LCCOMB_X69_Y47_N2
\DataPath|Ram|s_memory~2755\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2755_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2752_combout\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~2754_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2754_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~2752_combout\,
	combout => \DataPath|Ram|s_memory~2755_combout\);

-- Location: LCCOMB_X68_Y48_N24
\DataPath|Ram|s_memory~2758\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2758_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2755_combout\ & ((\DataPath|Ram|s_memory~2757_combout\))) # (!\DataPath|Ram|s_memory~2755_combout\ & (\DataPath|Ram|s_memory~2750_combout\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~2755_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2750_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2757_combout\,
	datad => \DataPath|Ram|s_memory~2755_combout\,
	combout => \DataPath|Ram|s_memory~2758_combout\);

-- Location: FF_X66_Y49_N25
\DataPath|Ram|s_memory~1167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1167_q\);

-- Location: FF_X67_Y49_N3
\DataPath|Ram|s_memory~2447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2447_q\);

-- Location: FF_X67_Y49_N21
\DataPath|Ram|s_memory~1807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1807_q\);

-- Location: FF_X66_Y49_N19
\DataPath|Ram|s_memory~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~527_q\);

-- Location: LCCOMB_X66_Y49_N18
\DataPath|Ram|s_memory~2776\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2776_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1807_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~527_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1807_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~527_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2776_combout\);

-- Location: LCCOMB_X67_Y49_N2
\DataPath|Ram|s_memory~2777\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2777_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2776_combout\ & ((\DataPath|Ram|s_memory~2447_q\))) # (!\DataPath|Ram|s_memory~2776_combout\ & (\DataPath|Ram|s_memory~1167_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~2776_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1167_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2447_q\,
	datad => \DataPath|Ram|s_memory~2776_combout\,
	combout => \DataPath|Ram|s_memory~2777_combout\);

-- Location: FF_X59_Y46_N19
\DataPath|Ram|s_memory~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~47_q\);

-- Location: FF_X65_Y49_N27
\DataPath|Ram|s_memory~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~687_q\);

-- Location: LCCOMB_X59_Y46_N18
\DataPath|Ram|s_memory~2773\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2773_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~687_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~47_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~47_q\,
	datad => \DataPath|Ram|s_memory~687_q\,
	combout => \DataPath|Ram|s_memory~2773_combout\);

-- Location: FF_X66_Y50_N11
\DataPath|Ram|s_memory~1967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1967_q\);

-- Location: LCCOMB_X63_Y48_N14
\DataPath|Ram|s_memory~1327feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1327feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1327feeder_combout\);

-- Location: FF_X63_Y48_N15
\DataPath|Ram|s_memory~1327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1327feeder_combout\,
	ena => \DataPath|Ram|s_memory~4336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1327_q\);

-- Location: LCCOMB_X66_Y50_N10
\DataPath|Ram|s_memory~2774\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2774_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2773_combout\ & (\DataPath|Ram|s_memory~1967_q\)) # (!\DataPath|Ram|s_memory~2773_combout\ & ((\DataPath|Ram|s_memory~1327_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~2773_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~2773_combout\,
	datac => \DataPath|Ram|s_memory~1967_q\,
	datad => \DataPath|Ram|s_memory~1327_q\,
	combout => \DataPath|Ram|s_memory~2774_combout\);

-- Location: FF_X61_Y48_N3
\DataPath|Ram|s_memory~1487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1487_q\);

-- Location: FF_X61_Y48_N21
\DataPath|Ram|s_memory~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~207_q\);

-- Location: LCCOMB_X61_Y48_N20
\DataPath|Ram|s_memory~2771\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2771_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1487_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~207_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1487_q\,
	datac => \DataPath|Ram|s_memory~207_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2771_combout\);

-- Location: FF_X65_Y52_N21
\DataPath|Ram|s_memory~2127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2127_q\);

-- Location: FF_X65_Y49_N17
\DataPath|Ram|s_memory~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~847_q\);

-- Location: LCCOMB_X65_Y52_N20
\DataPath|Ram|s_memory~2772\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2772_combout\ = (\DataPath|Ram|s_memory~2771_combout\ & (((\DataPath|Ram|s_memory~2127_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~2771_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~847_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2771_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2127_q\,
	datad => \DataPath|Ram|s_memory~847_q\,
	combout => \DataPath|Ram|s_memory~2772_combout\);

-- Location: LCCOMB_X66_Y50_N24
\DataPath|Ram|s_memory~2775\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2775_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2772_combout\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2774_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2774_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2772_combout\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~2775_combout\);

-- Location: LCCOMB_X69_Y51_N0
\DataPath|Ram|s_memory~1647feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1647feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1647feeder_combout\);

-- Location: FF_X69_Y51_N1
\DataPath|Ram|s_memory~1647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1647feeder_combout\,
	ena => \DataPath|Ram|s_memory~4319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1647_q\);

-- Location: FF_X65_Y51_N31
\DataPath|Ram|s_memory~2287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2287_q\);

-- Location: FF_X61_Y43_N19
\DataPath|Ram|s_memory~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~367_q\);

-- Location: FF_X67_Y50_N7
\DataPath|Ram|s_memory~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1007_q\);

-- Location: LCCOMB_X61_Y43_N18
\DataPath|Ram|s_memory~2769\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2769_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1007_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~367_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~367_q\,
	datad => \DataPath|Ram|s_memory~1007_q\,
	combout => \DataPath|Ram|s_memory~2769_combout\);

-- Location: LCCOMB_X65_Y51_N30
\DataPath|Ram|s_memory~2770\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2770_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2769_combout\ & ((\DataPath|Ram|s_memory~2287_q\))) # (!\DataPath|Ram|s_memory~2769_combout\ & (\DataPath|Ram|s_memory~1647_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~2769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1647_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2287_q\,
	datad => \DataPath|Ram|s_memory~2769_combout\,
	combout => \DataPath|Ram|s_memory~2770_combout\);

-- Location: LCCOMB_X66_Y50_N26
\DataPath|Ram|s_memory~2778\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2778_combout\ = (\DataPath|Ram|s_memory~2775_combout\ & ((\DataPath|Ram|s_memory~2777_combout\) # ((!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~2775_combout\ & (((\DataPath|Ram|s_memory~2770_combout\ & 
-- \DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2777_combout\,
	datab => \DataPath|Ram|s_memory~2775_combout\,
	datac => \DataPath|Ram|s_memory~2770_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2778_combout\);

-- Location: FF_X65_Y50_N29
\DataPath|Ram|s_memory~2327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2327_q\);

-- Location: FF_X65_Y50_N11
\DataPath|Ram|s_memory~2007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2007_q\);

-- Location: LCCOMB_X66_Y52_N10
\DataPath|Ram|s_memory~2167feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2167feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~2167feeder_combout\);

-- Location: FF_X66_Y52_N11
\DataPath|Ram|s_memory~2167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2167feeder_combout\,
	ena => \DataPath|Ram|s_memory~4520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2167_q\);

-- Location: LCCOMB_X65_Y50_N10
\DataPath|Ram|s_memory~2766\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2766_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~2167_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~2007_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2007_q\,
	datad => \DataPath|Ram|s_memory~2167_q\,
	combout => \DataPath|Ram|s_memory~2766_combout\);

-- Location: FF_X62_Y50_N7
\DataPath|Ram|s_memory~2487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2487_q\);

-- Location: LCCOMB_X62_Y50_N6
\DataPath|Ram|s_memory~2767\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2767_combout\ = (\DataPath|Ram|s_memory~2766_combout\ & (((\DataPath|Ram|s_memory~2487_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~2766_combout\ & (\DataPath|Ram|s_memory~2327_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2327_q\,
	datab => \DataPath|Ram|s_memory~2766_combout\,
	datac => \DataPath|Ram|s_memory~2487_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2767_combout\);

-- Location: FF_X59_Y45_N25
\DataPath|Ram|s_memory~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~87_q\);

-- Location: LCCOMB_X58_Y42_N14
\DataPath|Ram|s_memory~407feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~407feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~407feeder_combout\);

-- Location: FF_X58_Y42_N15
\DataPath|Ram|s_memory~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~407feeder_combout\,
	ena => \DataPath|Ram|s_memory~4437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~407_q\);

-- Location: LCCOMB_X59_Y45_N24
\DataPath|Ram|s_memory~2763\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2763_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~407_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~87_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~87_q\,
	datad => \DataPath|Ram|s_memory~407_q\,
	combout => \DataPath|Ram|s_memory~2763_combout\);

-- Location: FF_X59_Y47_N23
\DataPath|Ram|s_memory~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~567_q\);

-- Location: FF_X59_Y47_N21
\DataPath|Ram|s_memory~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~247_q\);

-- Location: LCCOMB_X59_Y47_N22
\DataPath|Ram|s_memory~2764\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2764_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2763_combout\ & (\DataPath|Ram|s_memory~567_q\)) # (!\DataPath|Ram|s_memory~2763_combout\ & ((\DataPath|Ram|s_memory~247_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2763_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2763_combout\,
	datac => \DataPath|Ram|s_memory~567_q\,
	datad => \DataPath|Ram|s_memory~247_q\,
	combout => \DataPath|Ram|s_memory~2764_combout\);

-- Location: FF_X61_Y50_N3
\DataPath|Ram|s_memory~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~727_q\);

-- Location: FF_X61_Y50_N29
\DataPath|Ram|s_memory~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~887_q\);

-- Location: LCCOMB_X61_Y50_N2
\DataPath|Ram|s_memory~2761\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2761_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~887_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~727_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~727_q\,
	datad => \DataPath|Ram|s_memory~887_q\,
	combout => \DataPath|Ram|s_memory~2761_combout\);

-- Location: FF_X62_Y50_N23
\DataPath|Ram|s_memory~1207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1207_q\);

-- Location: LCCOMB_X63_Y50_N28
\DataPath|Ram|s_memory~1047feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1047feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1047feeder_combout\);

-- Location: FF_X63_Y50_N29
\DataPath|Ram|s_memory~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1047feeder_combout\,
	ena => \DataPath|Ram|s_memory~4387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1047_q\);

-- Location: LCCOMB_X62_Y50_N22
\DataPath|Ram|s_memory~2762\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2762_combout\ = (\DataPath|Ram|s_memory~2761_combout\ & (((\DataPath|Ram|s_memory~1207_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~2761_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~1047_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2761_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1207_q\,
	datad => \DataPath|Ram|s_memory~1047_q\,
	combout => \DataPath|Ram|s_memory~2762_combout\);

-- Location: LCCOMB_X62_Y50_N24
\DataPath|Ram|s_memory~2765\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2765_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2762_combout\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~2764_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2764_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2762_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2765_combout\);

-- Location: FF_X60_Y49_N25
\DataPath|Ram|s_memory~1367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1367_q\);

-- Location: LCCOMB_X61_Y47_N12
\DataPath|Ram|s_memory~1687feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1687feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1687feeder_combout\);

-- Location: FF_X61_Y47_N13
\DataPath|Ram|s_memory~1687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1687feeder_combout\,
	ena => \DataPath|Ram|s_memory~4318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1687_q\);

-- Location: LCCOMB_X60_Y49_N24
\DataPath|Ram|s_memory~2759\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2759_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1687_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1367_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1367_q\,
	datad => \DataPath|Ram|s_memory~1687_q\,
	combout => \DataPath|Ram|s_memory~2759_combout\);

-- Location: FF_X59_Y49_N31
\DataPath|Ram|s_memory~1847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1847_q\);

-- Location: LCCOMB_X58_Y49_N10
\DataPath|Ram|s_memory~1527feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1527feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1527feeder_combout\);

-- Location: FF_X58_Y49_N11
\DataPath|Ram|s_memory~1527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1527feeder_combout\,
	ena => \DataPath|Ram|s_memory~4283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1527_q\);

-- Location: LCCOMB_X59_Y49_N30
\DataPath|Ram|s_memory~2760\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2760_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2759_combout\ & (\DataPath|Ram|s_memory~1847_q\)) # (!\DataPath|Ram|s_memory~2759_combout\ & ((\DataPath|Ram|s_memory~1527_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2759_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2759_combout\,
	datac => \DataPath|Ram|s_memory~1847_q\,
	datad => \DataPath|Ram|s_memory~1527_q\,
	combout => \DataPath|Ram|s_memory~2760_combout\);

-- Location: LCCOMB_X66_Y50_N0
\DataPath|Ram|s_memory~2768\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2768_combout\ = (\DataPath|Ram|s_memory~2765_combout\ & ((\DataPath|Ram|s_memory~2767_combout\) # ((!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~2765_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\ & 
-- \DataPath|Ram|s_memory~2760_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2767_combout\,
	datab => \DataPath|Ram|s_memory~2765_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~2760_combout\,
	combout => \DataPath|Ram|s_memory~2768_combout\);

-- Location: LCCOMB_X66_Y50_N4
\DataPath|Ram|s_memory~2779\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2779_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2768_combout\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2778_combout\,
	datad => \DataPath|Ram|s_memory~2768_combout\,
	combout => \DataPath|Ram|s_memory~2779_combout\);

-- Location: LCCOMB_X68_Y51_N4
\DataPath|Ram|s_memory~967feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~967feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~967feeder_combout\);

-- Location: FF_X68_Y51_N5
\DataPath|Ram|s_memory~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~967feeder_combout\,
	ena => \DataPath|Ram|s_memory~4415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~967_q\);

-- Location: FF_X67_Y51_N13
\DataPath|Ram|s_memory~1287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1287_q\);

-- Location: FF_X68_Y50_N1
\DataPath|Ram|s_memory~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~807_q\);

-- Location: FF_X68_Y50_N3
\DataPath|Ram|s_memory~1127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1127_q\);

-- Location: LCCOMB_X68_Y50_N0
\DataPath|Ram|s_memory~2780\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2780_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1127_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~807_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~807_q\,
	datad => \DataPath|Ram|s_memory~1127_q\,
	combout => \DataPath|Ram|s_memory~2780_combout\);

-- Location: LCCOMB_X67_Y51_N12
\DataPath|Ram|s_memory~2781\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2781_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2780_combout\ & ((\DataPath|Ram|s_memory~1287_q\))) # (!\DataPath|Ram|s_memory~2780_combout\ & (\DataPath|Ram|s_memory~967_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~2780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~967_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1287_q\,
	datad => \DataPath|Ram|s_memory~2780_combout\,
	combout => \DataPath|Ram|s_memory~2781_combout\);

-- Location: FF_X66_Y51_N15
\DataPath|Ram|s_memory~2087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2087_q\);

-- Location: FF_X66_Y51_N29
\DataPath|Ram|s_memory~2407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2407_q\);

-- Location: LCCOMB_X66_Y51_N14
\DataPath|Ram|s_memory~2787\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2787_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2407_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~2087_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2087_q\,
	datad => \DataPath|Ram|s_memory~2407_q\,
	combout => \DataPath|Ram|s_memory~2787_combout\);

-- Location: FF_X67_Y51_N3
\DataPath|Ram|s_memory~2567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2567_q\);

-- Location: LCCOMB_X68_Y51_N26
\DataPath|Ram|s_memory~2247feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2247feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~2247feeder_combout\);

-- Location: FF_X68_Y51_N27
\DataPath|Ram|s_memory~2247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2247feeder_combout\,
	ena => \DataPath|Ram|s_memory~4522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2247_q\);

-- Location: LCCOMB_X67_Y51_N2
\DataPath|Ram|s_memory~2788\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2788_combout\ = (\DataPath|Ram|s_memory~2787_combout\ & (((\DataPath|Ram|s_memory~2567_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~2787_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~2247_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2787_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2567_q\,
	datad => \DataPath|Ram|s_memory~2247_q\,
	combout => \DataPath|Ram|s_memory~2788_combout\);

-- Location: FF_X57_Y46_N13
\DataPath|Ram|s_memory~1767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1767_q\);

-- Location: FF_X58_Y48_N9
\DataPath|Ram|s_memory~1927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1927_q\);

-- Location: FF_X62_Y49_N9
\DataPath|Ram|s_memory~1447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1447_q\);

-- Location: FF_X61_Y49_N15
\DataPath|Ram|s_memory~1607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1607_q\);

-- Location: LCCOMB_X62_Y49_N8
\DataPath|Ram|s_memory~2782\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2782_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~1607_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~1447_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1447_q\,
	datad => \DataPath|Ram|s_memory~1607_q\,
	combout => \DataPath|Ram|s_memory~2782_combout\);

-- Location: LCCOMB_X58_Y48_N8
\DataPath|Ram|s_memory~2783\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2783_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2782_combout\ & ((\DataPath|Ram|s_memory~1927_q\))) # (!\DataPath|Ram|s_memory~2782_combout\ & (\DataPath|Ram|s_memory~1767_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~2782_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1767_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1927_q\,
	datad => \DataPath|Ram|s_memory~2782_combout\,
	combout => \DataPath|Ram|s_memory~2783_combout\);

-- Location: LCCOMB_X62_Y44_N16
\DataPath|Ram|s_memory~487feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~487feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~487feeder_combout\);

-- Location: FF_X62_Y44_N17
\DataPath|Ram|s_memory~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~487feeder_combout\,
	ena => \DataPath|Ram|s_memory~4445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~487_q\);

-- Location: FF_X59_Y48_N19
\DataPath|Ram|s_memory~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~167_q\);

-- Location: FF_X59_Y48_N13
\DataPath|Ram|s_memory~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~327_q\);

-- Location: LCCOMB_X59_Y48_N18
\DataPath|Ram|s_memory~2784\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2784_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~327_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~167_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~167_q\,
	datad => \DataPath|Ram|s_memory~327_q\,
	combout => \DataPath|Ram|s_memory~2784_combout\);

-- Location: FF_X58_Y48_N19
\DataPath|Ram|s_memory~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~647_q\);

-- Location: LCCOMB_X58_Y48_N18
\DataPath|Ram|s_memory~2785\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2785_combout\ = (\DataPath|Ram|s_memory~2784_combout\ & (((\DataPath|Ram|s_memory~647_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~2784_combout\ & (\DataPath|Ram|s_memory~487_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~487_q\,
	datab => \DataPath|Ram|s_memory~2784_combout\,
	datac => \DataPath|Ram|s_memory~647_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2785_combout\);

-- Location: LCCOMB_X66_Y52_N8
\DataPath|Ram|s_memory~2786\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2786_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2783_combout\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((!\DataPath|s_ramAddress[6]~7_combout\ & 
-- \DataPath|Ram|s_memory~2785_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~2783_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~2785_combout\,
	combout => \DataPath|Ram|s_memory~2786_combout\);

-- Location: LCCOMB_X67_Y51_N28
\DataPath|Ram|s_memory~2789\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2789_combout\ = (\DataPath|Ram|s_memory~2786_combout\ & (((\DataPath|Ram|s_memory~2788_combout\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~2786_combout\ & (\DataPath|Ram|s_memory~2781_combout\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2781_combout\,
	datab => \DataPath|Ram|s_memory~2788_combout\,
	datac => \DataPath|Ram|s_memory~2786_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2789_combout\);

-- Location: LCCOMB_X72_Y50_N4
\DataPath|Ram|s_memory~2790\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2790_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2779_combout\ & ((\DataPath|Ram|s_memory~2789_combout\))) # (!\DataPath|Ram|s_memory~2779_combout\ & (\DataPath|Ram|s_memory~2758_combout\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2779_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2758_combout\,
	datac => \DataPath|Ram|s_memory~2779_combout\,
	datad => \DataPath|Ram|s_memory~2789_combout\,
	combout => \DataPath|Ram|s_memory~2790_combout\);

-- Location: FF_X66_Y43_N5
\DataPath|Ram|s_memory~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~987_q\);

-- Location: FF_X65_Y43_N31
\DataPath|Ram|s_memory~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~347_q\);

-- Location: LCCOMB_X65_Y43_N30
\DataPath|Ram|s_memory~2853\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2853_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~987_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~347_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~987_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~347_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2853_combout\);

-- Location: FF_X56_Y42_N17
\DataPath|Ram|s_memory~2267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2267_q\);

-- Location: LCCOMB_X57_Y47_N20
\DataPath|Ram|s_memory~1627feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1627feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1627feeder_combout\);

-- Location: FF_X57_Y47_N21
\DataPath|Ram|s_memory~1627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1627feeder_combout\,
	ena => \DataPath|Ram|s_memory~4323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1627_q\);

-- Location: LCCOMB_X56_Y42_N16
\DataPath|Ram|s_memory~2854\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2854_combout\ = (\DataPath|Ram|s_memory~2853_combout\ & (((\DataPath|Ram|s_memory~2267_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~2853_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1627_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2853_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2267_q\,
	datad => \DataPath|Ram|s_memory~1627_q\,
	combout => \DataPath|Ram|s_memory~2854_combout\);

-- Location: FF_X66_Y41_N1
\DataPath|Ram|s_memory~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~507_q\);

-- Location: LCCOMB_X67_Y45_N6
\DataPath|Ram|s_memory~1787feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1787feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1787feeder_combout\);

-- Location: FF_X67_Y45_N7
\DataPath|Ram|s_memory~1787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1787feeder_combout\,
	ena => \DataPath|Ram|s_memory~4357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1787_q\);

-- Location: LCCOMB_X66_Y41_N0
\DataPath|Ram|s_memory~2860\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2860_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1787_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~507_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~507_q\,
	datad => \DataPath|Ram|s_memory~1787_q\,
	combout => \DataPath|Ram|s_memory~2860_combout\);

-- Location: FF_X66_Y41_N19
\DataPath|Ram|s_memory~1147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1147_q\);

-- Location: FF_X67_Y41_N9
\DataPath|Ram|s_memory~2427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2427_q\);

-- Location: LCCOMB_X67_Y41_N8
\DataPath|Ram|s_memory~2861\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2861_combout\ = (\DataPath|Ram|s_memory~2860_combout\ & (((\DataPath|Ram|s_memory~2427_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~2860_combout\ & (\DataPath|Ram|s_memory~1147_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2860_combout\,
	datab => \DataPath|Ram|s_memory~1147_q\,
	datac => \DataPath|Ram|s_memory~2427_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2861_combout\);

-- Location: FF_X56_Y41_N15
\DataPath|Ram|s_memory~1467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1467_q\);

-- Location: FF_X60_Y41_N27
\DataPath|Ram|s_memory~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~187_q\);

-- Location: LCCOMB_X60_Y41_N26
\DataPath|Ram|s_memory~2855\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2855_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1467_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~187_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1467_q\,
	datac => \DataPath|Ram|s_memory~187_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2855_combout\);

-- Location: LCCOMB_X63_Y43_N12
\DataPath|Ram|s_memory~827feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~827feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~827feeder_combout\);

-- Location: FF_X63_Y43_N13
\DataPath|Ram|s_memory~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~827feeder_combout\,
	ena => \DataPath|Ram|s_memory~4408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~827_q\);

-- Location: FF_X60_Y41_N17
\DataPath|Ram|s_memory~2107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2107_q\);

-- Location: LCCOMB_X60_Y41_N16
\DataPath|Ram|s_memory~2856\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2856_combout\ = (\DataPath|Ram|s_memory~2855_combout\ & (((\DataPath|Ram|s_memory~2107_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~2855_combout\ & (\DataPath|Ram|s_memory~827_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2855_combout\,
	datab => \DataPath|Ram|s_memory~827_q\,
	datac => \DataPath|Ram|s_memory~2107_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2856_combout\);

-- Location: FF_X58_Y47_N7
\DataPath|Ram|s_memory~1307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1307_q\);

-- Location: LCCOMB_X61_Y42_N24
\DataPath|Ram|s_memory~667feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~667feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~667feeder_combout\);

-- Location: FF_X61_Y42_N25
\DataPath|Ram|s_memory~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~667feeder_combout\,
	ena => \DataPath|Ram|s_memory~4409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~667_q\);

-- Location: FF_X62_Y42_N19
\DataPath|Ram|s_memory~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~27_q\);

-- Location: LCCOMB_X62_Y42_N18
\DataPath|Ram|s_memory~2857\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2857_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~667_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~27_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~667_q\,
	datac => \DataPath|Ram|s_memory~27_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2857_combout\);

-- Location: FF_X62_Y42_N13
\DataPath|Ram|s_memory~1947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1947_q\);

-- Location: LCCOMB_X62_Y42_N12
\DataPath|Ram|s_memory~2858\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2858_combout\ = (\DataPath|Ram|s_memory~2857_combout\ & (((\DataPath|Ram|s_memory~1947_q\) # (!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~2857_combout\ & (\DataPath|Ram|s_memory~1307_q\ & 
-- ((\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1307_q\,
	datab => \DataPath|Ram|s_memory~2857_combout\,
	datac => \DataPath|Ram|s_memory~1947_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2858_combout\);

-- Location: LCCOMB_X56_Y44_N2
\DataPath|Ram|s_memory~2859\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2859_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2856_combout\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((!\DataPath|s_ramAddress[5]~5_combout\ & 
-- \DataPath|Ram|s_memory~2858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2856_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~2858_combout\,
	combout => \DataPath|Ram|s_memory~2859_combout\);

-- Location: LCCOMB_X56_Y44_N20
\DataPath|Ram|s_memory~2862\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2862_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2859_combout\ & ((\DataPath|Ram|s_memory~2861_combout\))) # (!\DataPath|Ram|s_memory~2859_combout\ & (\DataPath|Ram|s_memory~2854_combout\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~2859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2854_combout\,
	datab => \DataPath|Ram|s_memory~2861_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~2859_combout\,
	combout => \DataPath|Ram|s_memory~2862_combout\);

-- Location: FF_X58_Y44_N31
\DataPath|Ram|s_memory~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~267_q\);

-- Location: FF_X58_Y44_N21
\DataPath|Ram|s_memory~1547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1547_q\);

-- Location: LCCOMB_X58_Y44_N30
\DataPath|Ram|s_memory~2845\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2845_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1547_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~267_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~267_q\,
	datad => \DataPath|Ram|s_memory~1547_q\,
	combout => \DataPath|Ram|s_memory~2845_combout\);

-- Location: FF_X55_Y44_N21
\DataPath|Ram|s_memory~2187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2187_q\);

-- Location: LCCOMB_X63_Y46_N8
\DataPath|Ram|s_memory~907feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~907feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~907feeder_combout\);

-- Location: FF_X63_Y46_N9
\DataPath|Ram|s_memory~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~907feeder_combout\,
	ena => \DataPath|Ram|s_memory~4371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~907_q\);

-- Location: LCCOMB_X55_Y44_N20
\DataPath|Ram|s_memory~2846\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2846_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2845_combout\ & (\DataPath|Ram|s_memory~2187_q\)) # (!\DataPath|Ram|s_memory~2845_combout\ & ((\DataPath|Ram|s_memory~907_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~2845_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~2845_combout\,
	datac => \DataPath|Ram|s_memory~2187_q\,
	datad => \DataPath|Ram|s_memory~907_q\,
	combout => \DataPath|Ram|s_memory~2846_combout\);

-- Location: FF_X57_Y44_N21
\DataPath|Ram|s_memory~1387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1387_q\);

-- Location: LCCOMB_X56_Y46_N4
\DataPath|Ram|s_memory~747feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~747feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~747feeder_combout\);

-- Location: FF_X56_Y46_N5
\DataPath|Ram|s_memory~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~747feeder_combout\,
	ena => \DataPath|Ram|s_memory~4376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~747_q\);

-- Location: FF_X56_Y45_N31
\DataPath|Ram|s_memory~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~107_q\);

-- Location: LCCOMB_X56_Y45_N30
\DataPath|Ram|s_memory~2847\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2847_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~747_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~107_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~747_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~107_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2847_combout\);

-- Location: FF_X56_Y44_N9
\DataPath|Ram|s_memory~2027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2027_q\);

-- Location: LCCOMB_X56_Y44_N8
\DataPath|Ram|s_memory~2848\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2848_combout\ = (\DataPath|Ram|s_memory~2847_combout\ & (((\DataPath|Ram|s_memory~2027_q\) # (!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~2847_combout\ & (\DataPath|Ram|s_memory~1387_q\ & 
-- ((\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1387_q\,
	datab => \DataPath|Ram|s_memory~2847_combout\,
	datac => \DataPath|Ram|s_memory~2027_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2848_combout\);

-- Location: LCCOMB_X56_Y44_N18
\DataPath|Ram|s_memory~2849\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2849_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2846_combout\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2848_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~2846_combout\,
	datac => \DataPath|Ram|s_memory~2848_combout\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~2849_combout\);

-- Location: LCCOMB_X59_Y43_N16
\DataPath|Ram|s_memory~1227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1227feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1227feeder_combout\);

-- Location: FF_X59_Y43_N17
\DataPath|Ram|s_memory~1227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1227feeder_combout\,
	ena => \DataPath|Ram|s_memory~4381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1227_q\);

-- Location: FF_X67_Y41_N23
\DataPath|Ram|s_memory~2507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2507_q\);

-- Location: LCCOMB_X65_Y44_N4
\DataPath|Ram|s_memory~1867feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1867feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1867feeder_combout\);

-- Location: FF_X65_Y44_N5
\DataPath|Ram|s_memory~1867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1867feeder_combout\,
	ena => \DataPath|Ram|s_memory~4349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1867_q\);

-- Location: FF_X66_Y45_N5
\DataPath|Ram|s_memory~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~587_q\);

-- Location: LCCOMB_X66_Y45_N4
\DataPath|Ram|s_memory~2850\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2850_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1867_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~587_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1867_q\,
	datac => \DataPath|Ram|s_memory~587_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2850_combout\);

-- Location: LCCOMB_X67_Y41_N22
\DataPath|Ram|s_memory~2851\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2851_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2850_combout\ & ((\DataPath|Ram|s_memory~2507_q\))) # (!\DataPath|Ram|s_memory~2850_combout\ & (\DataPath|Ram|s_memory~1227_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~2850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1227_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2507_q\,
	datad => \DataPath|Ram|s_memory~2850_combout\,
	combout => \DataPath|Ram|s_memory~2851_combout\);

-- Location: FF_X57_Y45_N3
\DataPath|Ram|s_memory~1707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1707_q\);

-- Location: FF_X55_Y42_N3
\DataPath|Ram|s_memory~2347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2347_q\);

-- Location: FF_X58_Y45_N11
\DataPath|Ram|s_memory~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~427_q\);

-- Location: LCCOMB_X59_Y43_N2
\DataPath|Ram|s_memory~1067feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1067feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1067feeder_combout\);

-- Location: FF_X59_Y43_N3
\DataPath|Ram|s_memory~1067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1067feeder_combout\,
	ena => \DataPath|Ram|s_memory~4366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1067_q\);

-- Location: LCCOMB_X58_Y45_N10
\DataPath|Ram|s_memory~2843\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2843_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1067_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~427_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~427_q\,
	datad => \DataPath|Ram|s_memory~1067_q\,
	combout => \DataPath|Ram|s_memory~2843_combout\);

-- Location: LCCOMB_X55_Y42_N2
\DataPath|Ram|s_memory~2844\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2844_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2843_combout\ & ((\DataPath|Ram|s_memory~2347_q\))) # (!\DataPath|Ram|s_memory~2843_combout\ & (\DataPath|Ram|s_memory~1707_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~2843_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1707_q\,
	datac => \DataPath|Ram|s_memory~2347_q\,
	datad => \DataPath|Ram|s_memory~2843_combout\,
	combout => \DataPath|Ram|s_memory~2844_combout\);

-- Location: LCCOMB_X56_Y44_N24
\DataPath|Ram|s_memory~2852\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2852_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2849_combout\ & (\DataPath|Ram|s_memory~2851_combout\)) # (!\DataPath|Ram|s_memory~2849_combout\ & ((\DataPath|Ram|s_memory~2844_combout\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~2849_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~2849_combout\,
	datac => \DataPath|Ram|s_memory~2851_combout\,
	datad => \DataPath|Ram|s_memory~2844_combout\,
	combout => \DataPath|Ram|s_memory~2852_combout\);

-- Location: LCCOMB_X56_Y44_N22
\DataPath|Ram|s_memory~2863\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2863_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2852_combout\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~2862_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~2852_combout\,
	combout => \DataPath|Ram|s_memory~2863_combout\);

-- Location: FF_X54_Y41_N31
\DataPath|Ram|s_memory~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~307_q\);

-- Location: FF_X54_Y41_N13
\DataPath|Ram|s_memory~1587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1587_q\);

-- Location: LCCOMB_X54_Y41_N30
\DataPath|Ram|s_memory~2864\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2864_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1587_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~307_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~307_q\,
	datad => \DataPath|Ram|s_memory~1587_q\,
	combout => \DataPath|Ram|s_memory~2864_combout\);

-- Location: FF_X56_Y40_N15
\DataPath|Ram|s_memory~2227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2227_q\);

-- Location: LCCOMB_X55_Y40_N24
\DataPath|Ram|s_memory~947feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~947feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~947feeder_combout\);

-- Location: FF_X55_Y40_N25
\DataPath|Ram|s_memory~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~947feeder_combout\,
	ena => \DataPath|Ram|s_memory~4423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~947_q\);

-- Location: LCCOMB_X56_Y40_N14
\DataPath|Ram|s_memory~2865\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2865_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2864_combout\ & (\DataPath|Ram|s_memory~2227_q\)) # (!\DataPath|Ram|s_memory~2864_combout\ & ((\DataPath|Ram|s_memory~947_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~2864_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~2864_combout\,
	datac => \DataPath|Ram|s_memory~2227_q\,
	datad => \DataPath|Ram|s_memory~947_q\,
	combout => \DataPath|Ram|s_memory~2865_combout\);

-- Location: FF_X60_Y40_N3
\DataPath|Ram|s_memory~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~467_q\);

-- Location: LCCOMB_X59_Y40_N24
\DataPath|Ram|s_memory~1107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1107feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1107feeder_combout\);

-- Location: FF_X59_Y40_N25
\DataPath|Ram|s_memory~1107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1107feeder_combout\,
	ena => \DataPath|Ram|s_memory~4424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1107_q\);

-- Location: LCCOMB_X60_Y40_N2
\DataPath|Ram|s_memory~2866\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2866_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1107_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~467_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~467_q\,
	datad => \DataPath|Ram|s_memory~1107_q\,
	combout => \DataPath|Ram|s_memory~2866_combout\);

-- Location: FF_X55_Y42_N25
\DataPath|Ram|s_memory~2387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2387_q\);

-- Location: LCCOMB_X54_Y46_N28
\DataPath|Ram|s_memory~1747feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1747feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1747feeder_combout\);

-- Location: FF_X54_Y46_N29
\DataPath|Ram|s_memory~1747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1747feeder_combout\,
	ena => \DataPath|Ram|s_memory~4324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1747_q\);

-- Location: LCCOMB_X55_Y42_N24
\DataPath|Ram|s_memory~2867\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2867_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2866_combout\ & (\DataPath|Ram|s_memory~2387_q\)) # (!\DataPath|Ram|s_memory~2866_combout\ & ((\DataPath|Ram|s_memory~1747_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~2866_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~2866_combout\,
	datac => \DataPath|Ram|s_memory~2387_q\,
	datad => \DataPath|Ram|s_memory~1747_q\,
	combout => \DataPath|Ram|s_memory~2867_combout\);

-- Location: FF_X55_Y46_N29
\DataPath|Ram|s_memory~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~147_q\);

-- Location: LCCOMB_X56_Y46_N26
\DataPath|Ram|s_memory~787feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~787feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~787feeder_combout\);

-- Location: FF_X56_Y46_N27
\DataPath|Ram|s_memory~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~787feeder_combout\,
	ena => \DataPath|Ram|s_memory~4425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~787_q\);

-- Location: LCCOMB_X55_Y46_N28
\DataPath|Ram|s_memory~2868\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2868_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~787_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~147_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~147_q\,
	datad => \DataPath|Ram|s_memory~787_q\,
	combout => \DataPath|Ram|s_memory~2868_combout\);

-- Location: FF_X56_Y44_N29
\DataPath|Ram|s_memory~2067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2067_q\);

-- Location: FF_X57_Y44_N23
\DataPath|Ram|s_memory~1427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1427_q\);

-- Location: LCCOMB_X56_Y44_N28
\DataPath|Ram|s_memory~2869\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2869_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2868_combout\ & (\DataPath|Ram|s_memory~2067_q\)) # (!\DataPath|Ram|s_memory~2868_combout\ & ((\DataPath|Ram|s_memory~1427_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~2868_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~2868_combout\,
	datac => \DataPath|Ram|s_memory~2067_q\,
	datad => \DataPath|Ram|s_memory~1427_q\,
	combout => \DataPath|Ram|s_memory~2869_combout\);

-- Location: LCCOMB_X57_Y40_N28
\DataPath|Ram|s_memory~2870\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2870_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2867_combout\) # ((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (((!\DataPath|s_ramAddress[4]~4_combout\ & 
-- \DataPath|Ram|s_memory~2869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~2867_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~2869_combout\,
	combout => \DataPath|Ram|s_memory~2870_combout\);

-- Location: FF_X57_Y40_N3
\DataPath|Ram|s_memory~1267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1267_q\);

-- Location: FF_X57_Y40_N13
\DataPath|Ram|s_memory~2547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2547_q\);

-- Location: FF_X58_Y40_N11
\DataPath|Ram|s_memory~1907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1907_q\);

-- Location: FF_X58_Y40_N29
\DataPath|Ram|s_memory~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~627_q\);

-- Location: LCCOMB_X58_Y40_N28
\DataPath|Ram|s_memory~2871\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2871_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1907_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~627_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1907_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~627_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2871_combout\);

-- Location: LCCOMB_X57_Y40_N12
\DataPath|Ram|s_memory~2872\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2872_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2871_combout\ & ((\DataPath|Ram|s_memory~2547_q\))) # (!\DataPath|Ram|s_memory~2871_combout\ & (\DataPath|Ram|s_memory~1267_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~2871_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1267_q\,
	datac => \DataPath|Ram|s_memory~2547_q\,
	datad => \DataPath|Ram|s_memory~2871_combout\,
	combout => \DataPath|Ram|s_memory~2872_combout\);

-- Location: LCCOMB_X57_Y40_N10
\DataPath|Ram|s_memory~2873\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2873_combout\ = (\DataPath|Ram|s_memory~2870_combout\ & (((\DataPath|Ram|s_memory~2872_combout\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~2870_combout\ & (\DataPath|Ram|s_memory~2865_combout\ & 
-- (\DataPath|s_ramAddress[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2865_combout\,
	datab => \DataPath|Ram|s_memory~2870_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~2872_combout\,
	combout => \DataPath|Ram|s_memory~2873_combout\);

-- Location: FF_X57_Y39_N31
\DataPath|Ram|s_memory~1507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1507_q\);

-- Location: FF_X57_Y39_N1
\DataPath|Ram|s_memory~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~227_q\);

-- Location: LCCOMB_X57_Y39_N0
\DataPath|Ram|s_memory~2833\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2833_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1507_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~227_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1507_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~227_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2833_combout\);

-- Location: FF_X56_Y40_N13
\DataPath|Ram|s_memory~2147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2147_q\);

-- Location: FF_X55_Y39_N5
\DataPath|Ram|s_memory~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~867_q\);

-- Location: LCCOMB_X56_Y40_N12
\DataPath|Ram|s_memory~2834\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2834_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2833_combout\ & (\DataPath|Ram|s_memory~2147_q\)) # (!\DataPath|Ram|s_memory~2833_combout\ & ((\DataPath|Ram|s_memory~867_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~2833_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~2833_combout\,
	datac => \DataPath|Ram|s_memory~2147_q\,
	datad => \DataPath|Ram|s_memory~867_q\,
	combout => \DataPath|Ram|s_memory~2834_combout\);

-- Location: FF_X58_Y43_N29
\DataPath|Ram|s_memory~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~547_q\);

-- Location: FF_X58_Y43_N3
\DataPath|Ram|s_memory~1827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1827_q\);

-- Location: LCCOMB_X58_Y43_N28
\DataPath|Ram|s_memory~2840\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2840_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1827_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~547_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~547_q\,
	datad => \DataPath|Ram|s_memory~1827_q\,
	combout => \DataPath|Ram|s_memory~2840_combout\);

-- Location: FF_X59_Y39_N27
\DataPath|Ram|s_memory~2467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2467_q\);

-- Location: FF_X55_Y39_N15
\DataPath|Ram|s_memory~1187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1187_q\);

-- Location: LCCOMB_X59_Y39_N26
\DataPath|Ram|s_memory~2841\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2841_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2840_combout\ & (\DataPath|Ram|s_memory~2467_q\)) # (!\DataPath|Ram|s_memory~2840_combout\ & ((\DataPath|Ram|s_memory~1187_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~2840_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~2840_combout\,
	datac => \DataPath|Ram|s_memory~2467_q\,
	datad => \DataPath|Ram|s_memory~1187_q\,
	combout => \DataPath|Ram|s_memory~2841_combout\);

-- Location: FF_X58_Y47_N17
\DataPath|Ram|s_memory~1347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1347_q\);

-- Location: FF_X57_Y42_N1
\DataPath|Ram|s_memory~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~67_q\);

-- Location: LCCOMB_X60_Y42_N28
\DataPath|Ram|s_memory~707feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~707feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~707feeder_combout\);

-- Location: FF_X60_Y42_N29
\DataPath|Ram|s_memory~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~707feeder_combout\,
	ena => \DataPath|Ram|s_memory~4393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~707_q\);

-- Location: LCCOMB_X57_Y42_N0
\DataPath|Ram|s_memory~2837\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2837_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~707_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~67_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~67_q\,
	datad => \DataPath|Ram|s_memory~707_q\,
	combout => \DataPath|Ram|s_memory~2837_combout\);

-- Location: FF_X59_Y42_N29
\DataPath|Ram|s_memory~1987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1987_q\);

-- Location: LCCOMB_X59_Y42_N28
\DataPath|Ram|s_memory~2838\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2838_combout\ = (\DataPath|Ram|s_memory~2837_combout\ & (((\DataPath|Ram|s_memory~1987_q\) # (!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~2837_combout\ & (\DataPath|Ram|s_memory~1347_q\ & 
-- ((\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1347_q\,
	datab => \DataPath|Ram|s_memory~2837_combout\,
	datac => \DataPath|Ram|s_memory~1987_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2838_combout\);

-- Location: FF_X57_Y42_N31
\DataPath|Ram|s_memory~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~387_q\);

-- Location: LCCOMB_X56_Y39_N16
\DataPath|Ram|s_memory~1027feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1027feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1027feeder_combout\);

-- Location: FF_X56_Y39_N17
\DataPath|Ram|s_memory~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1027feeder_combout\,
	ena => \DataPath|Ram|s_memory~4391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1027_q\);

-- Location: LCCOMB_X57_Y42_N30
\DataPath|Ram|s_memory~2835\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2835_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1027_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~387_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~387_q\,
	datad => \DataPath|Ram|s_memory~1027_q\,
	combout => \DataPath|Ram|s_memory~2835_combout\);

-- Location: FF_X56_Y42_N15
\DataPath|Ram|s_memory~2307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2307_q\);

-- Location: FF_X57_Y46_N27
\DataPath|Ram|s_memory~1667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1667_q\);

-- Location: LCCOMB_X56_Y42_N14
\DataPath|Ram|s_memory~2836\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2836_combout\ = (\DataPath|Ram|s_memory~2835_combout\ & (((\DataPath|Ram|s_memory~2307_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~2835_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1667_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2835_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2307_q\,
	datad => \DataPath|Ram|s_memory~1667_q\,
	combout => \DataPath|Ram|s_memory~2836_combout\);

-- Location: LCCOMB_X59_Y42_N18
\DataPath|Ram|s_memory~2839\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2839_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2836_combout\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~2838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2838_combout\,
	datac => \DataPath|Ram|s_memory~2836_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2839_combout\);

-- Location: LCCOMB_X58_Y38_N16
\DataPath|Ram|s_memory~2842\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2842_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2839_combout\ & ((\DataPath|Ram|s_memory~2841_combout\))) # (!\DataPath|Ram|s_memory~2839_combout\ & (\DataPath|Ram|s_memory~2834_combout\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~2839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2834_combout\,
	datab => \DataPath|Ram|s_memory~2841_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~2839_combout\,
	combout => \DataPath|Ram|s_memory~2842_combout\);

-- Location: LCCOMB_X60_Y36_N8
\DataPath|Ram|s_memory~2874\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2874_combout\ = (\DataPath|Ram|s_memory~2863_combout\ & ((\DataPath|Ram|s_memory~2873_combout\) # ((!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~2863_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\ & 
-- \DataPath|Ram|s_memory~2842_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2863_combout\,
	datab => \DataPath|Ram|s_memory~2873_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~2842_combout\,
	combout => \DataPath|Ram|s_memory~2874_combout\);

-- Location: FF_X66_Y40_N25
\DataPath|Ram|s_memory~1917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1917_q\);

-- Location: FF_X66_Y40_N3
\DataPath|Ram|s_memory~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~637_q\);

-- Location: LCCOMB_X66_Y40_N2
\DataPath|Ram|s_memory~2829\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2829_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1917_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~637_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1917_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~637_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2829_combout\);

-- Location: FF_X66_Y36_N15
\DataPath|Ram|s_memory~2557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2557_q\);

-- Location: FF_X67_Y38_N15
\DataPath|Ram|s_memory~1277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1277_q\);

-- Location: LCCOMB_X66_Y36_N14
\DataPath|Ram|s_memory~2830\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2830_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2829_combout\ & (\DataPath|Ram|s_memory~2557_q\)) # (!\DataPath|Ram|s_memory~2829_combout\ & ((\DataPath|Ram|s_memory~1277_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~2829_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~2829_combout\,
	datac => \DataPath|Ram|s_memory~2557_q\,
	datad => \DataPath|Ram|s_memory~1277_q\,
	combout => \DataPath|Ram|s_memory~2830_combout\);

-- Location: FF_X66_Y44_N19
\DataPath|Ram|s_memory~1877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1877_q\);

-- Location: FF_X66_Y44_N29
\DataPath|Ram|s_memory~2517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2517_q\);

-- Location: FF_X67_Y44_N23
\DataPath|Ram|s_memory~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~597_q\);

-- Location: FF_X67_Y44_N29
\DataPath|Ram|s_memory~1237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1237_q\);

-- Location: LCCOMB_X67_Y44_N22
\DataPath|Ram|s_memory~2824\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2824_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1237_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~597_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~597_q\,
	datad => \DataPath|Ram|s_memory~1237_q\,
	combout => \DataPath|Ram|s_memory~2824_combout\);

-- Location: LCCOMB_X66_Y44_N28
\DataPath|Ram|s_memory~2825\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2825_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2824_combout\ & ((\DataPath|Ram|s_memory~2517_q\))) # (!\DataPath|Ram|s_memory~2824_combout\ & (\DataPath|Ram|s_memory~1877_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~2824_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1877_q\,
	datac => \DataPath|Ram|s_memory~2517_q\,
	datad => \DataPath|Ram|s_memory~2824_combout\,
	combout => \DataPath|Ram|s_memory~2825_combout\);

-- Location: FF_X66_Y37_N1
\DataPath|Ram|s_memory~1157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1157_q\);

-- Location: FF_X66_Y37_N11
\DataPath|Ram|s_memory~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~517_q\);

-- Location: LCCOMB_X66_Y37_N10
\DataPath|Ram|s_memory~2826\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2826_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~1157_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~517_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1157_q\,
	datac => \DataPath|Ram|s_memory~517_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2826_combout\);

-- Location: FF_X67_Y37_N19
\DataPath|Ram|s_memory~2437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2437_q\);

-- Location: LCCOMB_X67_Y37_N28
\DataPath|Ram|s_memory~1797feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1797feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1797feeder_combout\);

-- Location: FF_X67_Y37_N29
\DataPath|Ram|s_memory~1797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1797feeder_combout\,
	ena => \DataPath|Ram|s_memory~4356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1797_q\);

-- Location: LCCOMB_X67_Y37_N18
\DataPath|Ram|s_memory~2827\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2827_combout\ = (\DataPath|Ram|s_memory~2826_combout\ & (((\DataPath|Ram|s_memory~2437_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~2826_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1797_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2826_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2437_q\,
	datad => \DataPath|Ram|s_memory~1797_q\,
	combout => \DataPath|Ram|s_memory~2827_combout\);

-- Location: LCCOMB_X62_Y36_N4
\DataPath|Ram|s_memory~2828\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2828_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2825_combout\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2827_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~2825_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~2827_combout\,
	combout => \DataPath|Ram|s_memory~2828_combout\);

-- Location: FF_X67_Y36_N29
\DataPath|Ram|s_memory~1837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1837_q\);

-- Location: FF_X67_Y36_N15
\DataPath|Ram|s_memory~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~557_q\);

-- Location: LCCOMB_X67_Y36_N14
\DataPath|Ram|s_memory~2822\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2822_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1837_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~557_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1837_q\,
	datac => \DataPath|Ram|s_memory~557_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2822_combout\);

-- Location: FF_X68_Y36_N29
\DataPath|Ram|s_memory~1197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1197_q\);

-- Location: FF_X68_Y36_N31
\DataPath|Ram|s_memory~2477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2477_q\);

-- Location: LCCOMB_X68_Y36_N30
\DataPath|Ram|s_memory~2823\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2823_combout\ = (\DataPath|Ram|s_memory~2822_combout\ & (((\DataPath|Ram|s_memory~2477_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~2822_combout\ & (\DataPath|Ram|s_memory~1197_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2822_combout\,
	datab => \DataPath|Ram|s_memory~1197_q\,
	datac => \DataPath|Ram|s_memory~2477_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2823_combout\);

-- Location: LCCOMB_X62_Y36_N6
\DataPath|Ram|s_memory~2831\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2831_combout\ = (\DataPath|Ram|s_memory~2828_combout\ & ((\DataPath|Ram|s_memory~2830_combout\) # ((!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~2828_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\ & 
-- \DataPath|Ram|s_memory~2823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2830_combout\,
	datab => \DataPath|Ram|s_memory~2828_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~2823_combout\,
	combout => \DataPath|Ram|s_memory~2831_combout\);

-- Location: FF_X59_Y44_N19
\DataPath|Ram|s_memory~1077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1077_q\);

-- Location: FF_X59_Y44_N13
\DataPath|Ram|s_memory~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~437_q\);

-- Location: LCCOMB_X59_Y44_N12
\DataPath|Ram|s_memory~2791\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2791_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1077_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~437_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1077_q\,
	datac => \DataPath|Ram|s_memory~437_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2791_combout\);

-- Location: FF_X62_Y40_N1
\DataPath|Ram|s_memory~2357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2357_q\);

-- Location: FF_X62_Y39_N1
\DataPath|Ram|s_memory~1717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1717_q\);

-- Location: LCCOMB_X62_Y40_N0
\DataPath|Ram|s_memory~2792\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2792_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2791_combout\ & (\DataPath|Ram|s_memory~2357_q\)) # (!\DataPath|Ram|s_memory~2791_combout\ & ((\DataPath|Ram|s_memory~1717_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~2791_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~2791_combout\,
	datac => \DataPath|Ram|s_memory~2357_q\,
	datad => \DataPath|Ram|s_memory~1717_q\,
	combout => \DataPath|Ram|s_memory~2792_combout\);

-- Location: FF_X65_Y39_N15
\DataPath|Ram|s_memory~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~357_q\);

-- Location: FF_X63_Y39_N1
\DataPath|Ram|s_memory~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~997_q\);

-- Location: LCCOMB_X65_Y39_N14
\DataPath|Ram|s_memory~2795\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2795_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~997_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~357_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~357_q\,
	datad => \DataPath|Ram|s_memory~997_q\,
	combout => \DataPath|Ram|s_memory~2795_combout\);

-- Location: FF_X63_Y39_N11
\DataPath|Ram|s_memory~2277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2277_q\);

-- Location: FF_X62_Y39_N15
\DataPath|Ram|s_memory~1637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1637_q\);

-- Location: LCCOMB_X63_Y39_N10
\DataPath|Ram|s_memory~2796\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2796_combout\ = (\DataPath|Ram|s_memory~2795_combout\ & (((\DataPath|Ram|s_memory~2277_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~2795_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1637_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2795_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2277_q\,
	datad => \DataPath|Ram|s_memory~1637_q\,
	combout => \DataPath|Ram|s_memory~2796_combout\);

-- Location: FF_X60_Y39_N19
\DataPath|Ram|s_memory~1677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1677_q\);

-- Location: FF_X60_Y39_N9
\DataPath|Ram|s_memory~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~397_q\);

-- Location: LCCOMB_X60_Y39_N8
\DataPath|Ram|s_memory~2793\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2793_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1677_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~397_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1677_q\,
	datac => \DataPath|Ram|s_memory~397_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2793_combout\);

-- Location: FF_X61_Y36_N25
\DataPath|Ram|s_memory~2317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2317_q\);

-- Location: FF_X62_Y38_N17
\DataPath|Ram|s_memory~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1037_q\);

-- Location: LCCOMB_X61_Y36_N24
\DataPath|Ram|s_memory~2794\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2794_combout\ = (\DataPath|Ram|s_memory~2793_combout\ & (((\DataPath|Ram|s_memory~2317_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~2793_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~1037_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2793_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2317_q\,
	datad => \DataPath|Ram|s_memory~1037_q\,
	combout => \DataPath|Ram|s_memory~2794_combout\);

-- Location: LCCOMB_X62_Y36_N14
\DataPath|Ram|s_memory~2797\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2797_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2794_combout\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2796_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2796_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~2794_combout\,
	combout => \DataPath|Ram|s_memory~2797_combout\);

-- Location: FF_X61_Y39_N31
\DataPath|Ram|s_memory~1757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1757_q\);

-- Location: FF_X61_Y39_N21
\DataPath|Ram|s_memory~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~477_q\);

-- Location: LCCOMB_X61_Y39_N20
\DataPath|Ram|s_memory~2798\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2798_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1757_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~477_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1757_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~477_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2798_combout\);

-- Location: FF_X62_Y36_N19
\DataPath|Ram|s_memory~2397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2397_q\);

-- Location: FF_X62_Y36_N29
\DataPath|Ram|s_memory~1117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1117_q\);

-- Location: LCCOMB_X62_Y36_N18
\DataPath|Ram|s_memory~2799\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2799_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2798_combout\ & (\DataPath|Ram|s_memory~2397_q\)) # (!\DataPath|Ram|s_memory~2798_combout\ & ((\DataPath|Ram|s_memory~1117_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~2798_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~2798_combout\,
	datac => \DataPath|Ram|s_memory~2397_q\,
	datad => \DataPath|Ram|s_memory~1117_q\,
	combout => \DataPath|Ram|s_memory~2799_combout\);

-- Location: LCCOMB_X62_Y36_N20
\DataPath|Ram|s_memory~2800\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2800_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2797_combout\ & ((\DataPath|Ram|s_memory~2799_combout\))) # (!\DataPath|Ram|s_memory~2797_combout\ & (\DataPath|Ram|s_memory~2792_combout\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2797_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2792_combout\,
	datac => \DataPath|Ram|s_memory~2797_combout\,
	datad => \DataPath|Ram|s_memory~2799_combout\,
	combout => \DataPath|Ram|s_memory~2800_combout\);

-- Location: LCCOMB_X68_Y44_N28
\DataPath|Ram|s_memory~1357feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1357feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1357feeder_combout\);

-- Location: FF_X68_Y44_N29
\DataPath|Ram|s_memory~1357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1357feeder_combout\,
	ena => \DataPath|Ram|s_memory~4330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1357_q\);

-- Location: FF_X69_Y38_N27
\DataPath|Ram|s_memory~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~77_q\);

-- Location: LCCOMB_X69_Y38_N26
\DataPath|Ram|s_memory~2813\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2813_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1357_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~77_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1357_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~77_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2813_combout\);

-- Location: FF_X61_Y38_N3
\DataPath|Ram|s_memory~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~717_q\);

-- Location: FF_X61_Y38_N13
\DataPath|Ram|s_memory~1997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1997_q\);

-- Location: LCCOMB_X61_Y38_N12
\DataPath|Ram|s_memory~2814\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2814_combout\ = (\DataPath|Ram|s_memory~2813_combout\ & (((\DataPath|Ram|s_memory~1997_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~2813_combout\ & (\DataPath|Ram|s_memory~717_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2813_combout\,
	datab => \DataPath|Ram|s_memory~717_q\,
	datac => \DataPath|Ram|s_memory~1997_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2814_combout\);

-- Location: FF_X61_Y41_N19
\DataPath|Ram|s_memory~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~37_q\);

-- Location: LCCOMB_X62_Y41_N6
\DataPath|Ram|s_memory~677feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~677feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~677feeder_combout\);

-- Location: FF_X62_Y41_N7
\DataPath|Ram|s_memory~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~677feeder_combout\,
	ena => \DataPath|Ram|s_memory~4405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~677_q\);

-- Location: LCCOMB_X61_Y41_N18
\DataPath|Ram|s_memory~2815\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2815_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~677_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~37_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~37_q\,
	datad => \DataPath|Ram|s_memory~677_q\,
	combout => \DataPath|Ram|s_memory~2815_combout\);

-- Location: FF_X61_Y41_N21
\DataPath|Ram|s_memory~1957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1957_q\);

-- Location: LCCOMB_X63_Y41_N6
\DataPath|Ram|s_memory~1317feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1317feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1317feeder_combout\);

-- Location: FF_X63_Y41_N7
\DataPath|Ram|s_memory~1317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1317feeder_combout\,
	ena => \DataPath|Ram|s_memory~4332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1317_q\);

-- Location: LCCOMB_X61_Y41_N20
\DataPath|Ram|s_memory~2816\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2816_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2815_combout\ & (\DataPath|Ram|s_memory~1957_q\)) # (!\DataPath|Ram|s_memory~2815_combout\ & ((\DataPath|Ram|s_memory~1317_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~2815_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~2815_combout\,
	datac => \DataPath|Ram|s_memory~1957_q\,
	datad => \DataPath|Ram|s_memory~1317_q\,
	combout => \DataPath|Ram|s_memory~2816_combout\);

-- Location: LCCOMB_X61_Y36_N14
\DataPath|Ram|s_memory~2817\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2817_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2814_combout\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2816_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2814_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~2816_combout\,
	combout => \DataPath|Ram|s_memory~2817_combout\);

-- Location: LCCOMB_X63_Y41_N20
\DataPath|Ram|s_memory~1397feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1397feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1397feeder_combout\);

-- Location: FF_X63_Y41_N21
\DataPath|Ram|s_memory~1397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1397feeder_combout\,
	ena => \DataPath|Ram|s_memory~4331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1397_q\);

-- Location: FF_X62_Y40_N31
\DataPath|Ram|s_memory~2037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2037_q\);

-- Location: FF_X63_Y42_N17
\DataPath|Ram|s_memory~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~117_q\);

-- Location: FF_X63_Y42_N19
\DataPath|Ram|s_memory~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~757_q\);

-- Location: LCCOMB_X63_Y42_N16
\DataPath|Ram|s_memory~2811\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2811_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~757_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~117_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~117_q\,
	datad => \DataPath|Ram|s_memory~757_q\,
	combout => \DataPath|Ram|s_memory~2811_combout\);

-- Location: LCCOMB_X62_Y40_N30
\DataPath|Ram|s_memory~2812\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2812_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2811_combout\ & ((\DataPath|Ram|s_memory~2037_q\))) # (!\DataPath|Ram|s_memory~2811_combout\ & (\DataPath|Ram|s_memory~1397_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~2811_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1397_q\,
	datac => \DataPath|Ram|s_memory~2037_q\,
	datad => \DataPath|Ram|s_memory~2811_combout\,
	combout => \DataPath|Ram|s_memory~2812_combout\);

-- Location: FF_X69_Y39_N5
\DataPath|Ram|s_memory~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~157_q\);

-- Location: FF_X69_Y39_N19
\DataPath|Ram|s_memory~1437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1437_q\);

-- Location: LCCOMB_X69_Y39_N4
\DataPath|Ram|s_memory~2818\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2818_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1437_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~157_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~157_q\,
	datad => \DataPath|Ram|s_memory~1437_q\,
	combout => \DataPath|Ram|s_memory~2818_combout\);

-- Location: LCCOMB_X63_Y38_N24
\DataPath|Ram|s_memory~797feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~797feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~797feeder_combout\);

-- Location: FF_X63_Y38_N25
\DataPath|Ram|s_memory~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~797feeder_combout\,
	ena => \DataPath|Ram|s_memory~4421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~797_q\);

-- Location: FF_X65_Y37_N23
\DataPath|Ram|s_memory~2077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2077_q\);

-- Location: LCCOMB_X65_Y37_N22
\DataPath|Ram|s_memory~2819\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2819_combout\ = (\DataPath|Ram|s_memory~2818_combout\ & (((\DataPath|Ram|s_memory~2077_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~2818_combout\ & (\DataPath|Ram|s_memory~797_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2818_combout\,
	datab => \DataPath|Ram|s_memory~797_q\,
	datac => \DataPath|Ram|s_memory~2077_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2819_combout\);

-- Location: LCCOMB_X61_Y36_N16
\DataPath|Ram|s_memory~2820\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2820_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2817_combout\ & ((\DataPath|Ram|s_memory~2819_combout\))) # (!\DataPath|Ram|s_memory~2817_combout\ & (\DataPath|Ram|s_memory~2812_combout\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2817_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2817_combout\,
	datac => \DataPath|Ram|s_memory~2812_combout\,
	datad => \DataPath|Ram|s_memory~2819_combout\,
	combout => \DataPath|Ram|s_memory~2820_combout\);

-- Location: FF_X63_Y44_N13
\DataPath|Ram|s_memory~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~917_q\);

-- Location: FF_X63_Y44_N27
\DataPath|Ram|s_memory~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~277_q\);

-- Location: LCCOMB_X63_Y44_N26
\DataPath|Ram|s_memory~2803\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2803_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~917_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~277_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~917_q\,
	datac => \DataPath|Ram|s_memory~277_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2803_combout\);

-- Location: FF_X63_Y40_N31
\DataPath|Ram|s_memory~2197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2197_q\);

-- Location: FF_X63_Y40_N29
\DataPath|Ram|s_memory~1557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1557_q\);

-- Location: LCCOMB_X63_Y40_N30
\DataPath|Ram|s_memory~2804\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2804_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2803_combout\ & (\DataPath|Ram|s_memory~2197_q\)) # (!\DataPath|Ram|s_memory~2803_combout\ & ((\DataPath|Ram|s_memory~1557_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~2803_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~2803_combout\,
	datac => \DataPath|Ram|s_memory~2197_q\,
	datad => \DataPath|Ram|s_memory~1557_q\,
	combout => \DataPath|Ram|s_memory~2804_combout\);

-- Location: LCCOMB_X61_Y40_N16
\DataPath|Ram|s_memory~1477feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1477feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1477feeder_combout\);

-- Location: FF_X61_Y40_N17
\DataPath|Ram|s_memory~1477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1477feeder_combout\,
	ena => \DataPath|Ram|s_memory~4293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1477_q\);

-- Location: FF_X61_Y37_N5
\DataPath|Ram|s_memory~2117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2117_q\);

-- Location: LCCOMB_X62_Y41_N8
\DataPath|Ram|s_memory~837feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~837feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~837feeder_combout\);

-- Location: FF_X62_Y41_N9
\DataPath|Ram|s_memory~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~837feeder_combout\,
	ena => \DataPath|Ram|s_memory~4403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~837_q\);

-- Location: FF_X60_Y37_N21
\DataPath|Ram|s_memory~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~197_q\);

-- Location: LCCOMB_X60_Y37_N20
\DataPath|Ram|s_memory~2805\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2805_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~837_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~197_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~837_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~197_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2805_combout\);

-- Location: LCCOMB_X61_Y37_N4
\DataPath|Ram|s_memory~2806\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2806_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2805_combout\ & ((\DataPath|Ram|s_memory~2117_q\))) # (!\DataPath|Ram|s_memory~2805_combout\ & (\DataPath|Ram|s_memory~1477_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~2805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1477_q\,
	datac => \DataPath|Ram|s_memory~2117_q\,
	datad => \DataPath|Ram|s_memory~2805_combout\,
	combout => \DataPath|Ram|s_memory~2806_combout\);

-- Location: LCCOMB_X62_Y36_N30
\DataPath|Ram|s_memory~2807\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2807_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2804_combout\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((!\DataPath|s_ramAddress[2]~1_combout\ & 
-- \DataPath|Ram|s_memory~2806_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2804_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~2806_combout\,
	combout => \DataPath|Ram|s_memory~2807_combout\);

-- Location: LCCOMB_X65_Y36_N10
\DataPath|Ram|s_memory~1517feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1517feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1517feeder_combout\);

-- Location: FF_X65_Y36_N11
\DataPath|Ram|s_memory~1517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1517feeder_combout\,
	ena => \DataPath|Ram|s_memory~4289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1517_q\);

-- Location: FF_X65_Y36_N13
\DataPath|Ram|s_memory~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~237_q\);

-- Location: LCCOMB_X65_Y36_N12
\DataPath|Ram|s_memory~2801\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2801_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1517_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~237_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1517_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~237_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2801_combout\);

-- Location: FF_X63_Y36_N17
\DataPath|Ram|s_memory~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~877_q\);

-- Location: FF_X63_Y36_N15
\DataPath|Ram|s_memory~2157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2157_q\);

-- Location: LCCOMB_X63_Y36_N14
\DataPath|Ram|s_memory~2802\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2802_combout\ = (\DataPath|Ram|s_memory~2801_combout\ & (((\DataPath|Ram|s_memory~2157_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~2801_combout\ & (\DataPath|Ram|s_memory~877_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2801_combout\,
	datab => \DataPath|Ram|s_memory~877_q\,
	datac => \DataPath|Ram|s_memory~2157_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2802_combout\);

-- Location: LCCOMB_X62_Y37_N10
\DataPath|Ram|s_memory~1597feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1597feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~1597feeder_combout\);

-- Location: FF_X62_Y37_N11
\DataPath|Ram|s_memory~1597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1597feeder_combout\,
	ena => \DataPath|Ram|s_memory~4295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1597_q\);

-- Location: FF_X62_Y37_N17
\DataPath|Ram|s_memory~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~317_q\);

-- Location: LCCOMB_X62_Y37_N16
\DataPath|Ram|s_memory~2808\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2808_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1597_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~317_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1597_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~317_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2808_combout\);

-- Location: FF_X65_Y37_N29
\DataPath|Ram|s_memory~2237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(8),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2237_q\);

-- Location: LCCOMB_X63_Y37_N6
\DataPath|Ram|s_memory~957feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~957feeder_combout\ = \DataPath|Counter_1|s_counterValue\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(8),
	combout => \DataPath|Ram|s_memory~957feeder_combout\);

-- Location: FF_X63_Y37_N7
\DataPath|Ram|s_memory~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~957feeder_combout\,
	ena => \DataPath|Ram|s_memory~4420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~957_q\);

-- Location: LCCOMB_X65_Y37_N28
\DataPath|Ram|s_memory~2809\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2809_combout\ = (\DataPath|Ram|s_memory~2808_combout\ & (((\DataPath|Ram|s_memory~2237_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~2808_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~957_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2808_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2237_q\,
	datad => \DataPath|Ram|s_memory~957_q\,
	combout => \DataPath|Ram|s_memory~2809_combout\);

-- Location: LCCOMB_X62_Y36_N0
\DataPath|Ram|s_memory~2810\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2810_combout\ = (\DataPath|Ram|s_memory~2807_combout\ & (((\DataPath|Ram|s_memory~2809_combout\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~2807_combout\ & (\DataPath|Ram|s_memory~2802_combout\ & 
-- (\DataPath|s_ramAddress[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2807_combout\,
	datab => \DataPath|Ram|s_memory~2802_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~2809_combout\,
	combout => \DataPath|Ram|s_memory~2810_combout\);

-- Location: LCCOMB_X62_Y36_N22
\DataPath|Ram|s_memory~2821\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2821_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~2810_combout\) # (\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2820_combout\ & 
-- ((!\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2820_combout\,
	datab => \DataPath|Ram|s_memory~2810_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2821_combout\);

-- Location: LCCOMB_X62_Y36_N8
\DataPath|Ram|s_memory~2832\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2832_combout\ = (\DataPath|Ram|s_memory~2821_combout\ & ((\DataPath|Ram|s_memory~2831_combout\) # ((!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~2821_combout\ & (((\DataPath|Ram|s_memory~2800_combout\ & 
-- \DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2831_combout\,
	datab => \DataPath|Ram|s_memory~2800_combout\,
	datac => \DataPath|Ram|s_memory~2821_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~2832_combout\);

-- Location: LCCOMB_X73_Y36_N24
\DataPath|Ram|s_memory~2875\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2875_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2832_combout\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2874_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~2832_combout\,
	combout => \DataPath|Ram|s_memory~2875_combout\);

-- Location: LCCOMB_X79_Y36_N12
\DataPath|Ram|s_memory~2918\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2918_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2875_combout\ & (\DataPath|Ram|s_memory~2917_combout\)) # (!\DataPath|Ram|s_memory~2875_combout\ & ((\DataPath|Ram|s_memory~2790_combout\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~2875_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2917_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2790_combout\,
	datad => \DataPath|Ram|s_memory~2875_combout\,
	combout => \DataPath|Ram|s_memory~2918_combout\);

-- Location: LCCOMB_X80_Y36_N30
\DataPath|s_data[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_data[8]~1_combout\ = (\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~2918_combout\))) # (!\ControlPath|pState.Visor~q\ & (\SW[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Visor~q\,
	datac => \SW[8]~input_o\,
	datad => \DataPath|Ram|s_memory~2918_combout\,
	combout => \DataPath|s_data[8]~1_combout\);

-- Location: LCCOMB_X59_Y49_N16
\DataPath|Ram|s_memory~1846feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1846feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1846feeder_combout\);

-- Location: FF_X59_Y49_N17
\DataPath|Ram|s_memory~1846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1846feeder_combout\,
	ena => \DataPath|Ram|s_memory~4352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1846_q\);

-- Location: FF_X67_Y43_N25
\DataPath|Ram|s_memory~1856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1856_q\);

-- Location: FF_X66_Y35_N21
\DataPath|Ram|s_memory~1836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1836_q\);

-- Location: FF_X58_Y43_N19
\DataPath|Ram|s_memory~1826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1826_q\);

-- Location: LCCOMB_X58_Y43_N18
\DataPath|Ram|s_memory~2994\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2994_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~1836_q\)) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1826_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1836_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1826_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~2994_combout\);

-- Location: LCCOMB_X67_Y43_N24
\DataPath|Ram|s_memory~2995\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2995_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2994_combout\ & ((\DataPath|Ram|s_memory~1856_q\))) # (!\DataPath|Ram|s_memory~2994_combout\ & (\DataPath|Ram|s_memory~1846_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~2994_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~1846_q\,
	datac => \DataPath|Ram|s_memory~1856_q\,
	datad => \DataPath|Ram|s_memory~2994_combout\,
	combout => \DataPath|Ram|s_memory~2995_combout\);

-- Location: FF_X58_Y39_N11
\DataPath|Ram|s_memory~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~546_q\);

-- Location: FF_X66_Y35_N7
\DataPath|Ram|s_memory~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~556_q\);

-- Location: LCCOMB_X66_Y35_N6
\DataPath|Ram|s_memory~2996\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2996_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~556_q\) # (\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~546_q\ & 
-- ((!\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~546_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~556_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2996_combout\);

-- Location: FF_X67_Y43_N27
\DataPath|Ram|s_memory~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~576_q\);

-- Location: FF_X59_Y47_N27
\DataPath|Ram|s_memory~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~566_q\);

-- Location: LCCOMB_X67_Y43_N26
\DataPath|Ram|s_memory~2997\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2997_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2996_combout\ & (\DataPath|Ram|s_memory~576_q\)) # (!\DataPath|Ram|s_memory~2996_combout\ & ((\DataPath|Ram|s_memory~566_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2996_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~2996_combout\,
	datac => \DataPath|Ram|s_memory~576_q\,
	datad => \DataPath|Ram|s_memory~566_q\,
	combout => \DataPath|Ram|s_memory~2997_combout\);

-- Location: LCCOMB_X67_Y39_N6
\DataPath|Ram|s_memory~2998\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2998_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2995_combout\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((!\DataPath|s_ramAddress[6]~7_combout\ & 
-- \DataPath|Ram|s_memory~2997_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2995_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~2997_combout\,
	combout => \DataPath|Ram|s_memory~2998_combout\);

-- Location: LCCOMB_X68_Y36_N8
\DataPath|Ram|s_memory~1196feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1196feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1196feeder_combout\);

-- Location: FF_X68_Y36_N9
\DataPath|Ram|s_memory~1196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1196feeder_combout\,
	ena => \DataPath|Ram|s_memory~4386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1196_q\);

-- Location: FF_X67_Y39_N9
\DataPath|Ram|s_memory~1216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1216_q\);

-- Location: FF_X55_Y39_N19
\DataPath|Ram|s_memory~1186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1186_q\);

-- Location: FF_X55_Y47_N23
\DataPath|Ram|s_memory~1206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1206_q\);

-- Location: LCCOMB_X55_Y39_N18
\DataPath|Ram|s_memory~2992\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2992_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1206_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1186_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1186_q\,
	datad => \DataPath|Ram|s_memory~1206_q\,
	combout => \DataPath|Ram|s_memory~2992_combout\);

-- Location: LCCOMB_X67_Y39_N8
\DataPath|Ram|s_memory~2993\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2993_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2992_combout\ & ((\DataPath|Ram|s_memory~1216_q\))) # (!\DataPath|Ram|s_memory~2992_combout\ & (\DataPath|Ram|s_memory~1196_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2992_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~1196_q\,
	datac => \DataPath|Ram|s_memory~1216_q\,
	datad => \DataPath|Ram|s_memory~2992_combout\,
	combout => \DataPath|Ram|s_memory~2993_combout\);

-- Location: LCCOMB_X68_Y36_N10
\DataPath|Ram|s_memory~2476feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2476feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~2476feeder_combout\);

-- Location: FF_X68_Y36_N11
\DataPath|Ram|s_memory~2476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2476feeder_combout\,
	ena => \DataPath|Ram|s_memory~4510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2476_q\);

-- Location: FF_X67_Y39_N17
\DataPath|Ram|s_memory~2496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2496_q\);

-- Location: FF_X62_Y50_N1
\DataPath|Ram|s_memory~2486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2486_q\);

-- Location: FF_X59_Y39_N9
\DataPath|Ram|s_memory~2466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2466_q\);

-- Location: LCCOMB_X59_Y39_N8
\DataPath|Ram|s_memory~2999\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2999_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2486_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2466_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~2486_q\,
	datac => \DataPath|Ram|s_memory~2466_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2999_combout\);

-- Location: LCCOMB_X67_Y39_N16
\DataPath|Ram|s_memory~3000\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3000_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2999_combout\ & ((\DataPath|Ram|s_memory~2496_q\))) # (!\DataPath|Ram|s_memory~2999_combout\ & (\DataPath|Ram|s_memory~2476_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~2476_q\,
	datac => \DataPath|Ram|s_memory~2496_q\,
	datad => \DataPath|Ram|s_memory~2999_combout\,
	combout => \DataPath|Ram|s_memory~3000_combout\);

-- Location: LCCOMB_X67_Y39_N14
\DataPath|Ram|s_memory~3001\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3001_combout\ = (\DataPath|Ram|s_memory~2998_combout\ & (((\DataPath|Ram|s_memory~3000_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~2998_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~2993_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2998_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2993_combout\,
	datad => \DataPath|Ram|s_memory~3000_combout\,
	combout => \DataPath|Ram|s_memory~3001_combout\);

-- Location: FF_X56_Y42_N27
\DataPath|Ram|s_memory~2306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2306_q\);

-- Location: FF_X65_Y50_N13
\DataPath|Ram|s_memory~2326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2326_q\);

-- Location: LCCOMB_X56_Y42_N26
\DataPath|Ram|s_memory~2978\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2978_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2326_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2306_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2306_q\,
	datad => \DataPath|Ram|s_memory~2326_q\,
	combout => \DataPath|Ram|s_memory~2978_combout\);

-- Location: FF_X63_Y35_N19
\DataPath|Ram|s_memory~2336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2336_q\);

-- Location: FF_X63_Y35_N29
\DataPath|Ram|s_memory~2316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2316_q\);

-- Location: LCCOMB_X63_Y35_N18
\DataPath|Ram|s_memory~2979\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2979_combout\ = (\DataPath|Ram|s_memory~2978_combout\ & (((\DataPath|Ram|s_memory~2336_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~2978_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~2316_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2978_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2336_q\,
	datad => \DataPath|Ram|s_memory~2316_q\,
	combout => \DataPath|Ram|s_memory~2979_combout\);

-- Location: FF_X57_Y47_N15
\DataPath|Ram|s_memory~1666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1666_q\);

-- Location: LCCOMB_X60_Y39_N26
\DataPath|Ram|s_memory~1676feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1676feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1676feeder_combout\);

-- Location: FF_X60_Y39_N27
\DataPath|Ram|s_memory~1676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1676feeder_combout\,
	ena => \DataPath|Ram|s_memory~4313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1676_q\);

-- Location: LCCOMB_X57_Y47_N14
\DataPath|Ram|s_memory~2971\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2971_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1676_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1666_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1666_q\,
	datad => \DataPath|Ram|s_memory~1676_q\,
	combout => \DataPath|Ram|s_memory~2971_combout\);

-- Location: LCCOMB_X61_Y47_N6
\DataPath|Ram|s_memory~1686feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1686feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1686feeder_combout\);

-- Location: FF_X61_Y47_N7
\DataPath|Ram|s_memory~1686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1686feeder_combout\,
	ena => \DataPath|Ram|s_memory~4318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1686_q\);

-- Location: FF_X62_Y47_N13
\DataPath|Ram|s_memory~1696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1696_q\);

-- Location: LCCOMB_X62_Y47_N12
\DataPath|Ram|s_memory~2972\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2972_combout\ = (\DataPath|Ram|s_memory~2971_combout\ & (((\DataPath|Ram|s_memory~1696_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~2971_combout\ & (\DataPath|Ram|s_memory~1686_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2971_combout\,
	datab => \DataPath|Ram|s_memory~1686_q\,
	datac => \DataPath|Ram|s_memory~1696_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2972_combout\);

-- Location: FF_X56_Y39_N23
\DataPath|Ram|s_memory~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1026_q\);

-- Location: LCCOMB_X60_Y50_N4
\DataPath|Ram|s_memory~1046feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1046feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1046feeder_combout\);

-- Location: FF_X60_Y50_N5
\DataPath|Ram|s_memory~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1046feeder_combout\,
	ena => \DataPath|Ram|s_memory~4387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1046_q\);

-- Location: LCCOMB_X56_Y39_N22
\DataPath|Ram|s_memory~2973\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2973_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~1046_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~1026_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1026_q\,
	datad => \DataPath|Ram|s_memory~1046_q\,
	combout => \DataPath|Ram|s_memory~2973_combout\);

-- Location: LCCOMB_X62_Y38_N18
\DataPath|Ram|s_memory~1036feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1036feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1036feeder_combout\);

-- Location: FF_X62_Y38_N19
\DataPath|Ram|s_memory~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1036feeder_combout\,
	ena => \DataPath|Ram|s_memory~4384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1036_q\);

-- Location: FF_X68_Y35_N5
\DataPath|Ram|s_memory~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1056_q\);

-- Location: LCCOMB_X68_Y35_N4
\DataPath|Ram|s_memory~2974\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2974_combout\ = (\DataPath|Ram|s_memory~2973_combout\ & (((\DataPath|Ram|s_memory~1056_q\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~2973_combout\ & (\DataPath|Ram|s_memory~1036_q\ & 
-- ((\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2973_combout\,
	datab => \DataPath|Ram|s_memory~1036_q\,
	datac => \DataPath|Ram|s_memory~1056_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~2974_combout\);

-- Location: FF_X57_Y42_N19
\DataPath|Ram|s_memory~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~386_q\);

-- Location: LCCOMB_X60_Y39_N0
\DataPath|Ram|s_memory~396feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~396feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~396feeder_combout\);

-- Location: FF_X60_Y39_N1
\DataPath|Ram|s_memory~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~396feeder_combout\,
	ena => \DataPath|Ram|s_memory~4436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~396_q\);

-- Location: LCCOMB_X57_Y42_N18
\DataPath|Ram|s_memory~2975\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2975_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~396_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~386_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~386_q\,
	datad => \DataPath|Ram|s_memory~396_q\,
	combout => \DataPath|Ram|s_memory~2975_combout\);

-- Location: FF_X68_Y42_N7
\DataPath|Ram|s_memory~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~416_q\);

-- Location: LCCOMB_X58_Y42_N8
\DataPath|Ram|s_memory~406feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~406feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~406feeder_combout\);

-- Location: FF_X58_Y42_N9
\DataPath|Ram|s_memory~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~406feeder_combout\,
	ena => \DataPath|Ram|s_memory~4437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~406_q\);

-- Location: LCCOMB_X68_Y42_N6
\DataPath|Ram|s_memory~2976\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2976_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2975_combout\ & (\DataPath|Ram|s_memory~416_q\)) # (!\DataPath|Ram|s_memory~2975_combout\ & ((\DataPath|Ram|s_memory~406_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2975_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~2975_combout\,
	datac => \DataPath|Ram|s_memory~416_q\,
	datad => \DataPath|Ram|s_memory~406_q\,
	combout => \DataPath|Ram|s_memory~2976_combout\);

-- Location: LCCOMB_X68_Y39_N12
\DataPath|Ram|s_memory~2977\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2977_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2974_combout\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((!\DataPath|s_ramAddress[7]~6_combout\ & 
-- \DataPath|Ram|s_memory~2976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~2974_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~2976_combout\,
	combout => \DataPath|Ram|s_memory~2977_combout\);

-- Location: LCCOMB_X68_Y39_N26
\DataPath|Ram|s_memory~2980\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2980_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2977_combout\ & (\DataPath|Ram|s_memory~2979_combout\)) # (!\DataPath|Ram|s_memory~2977_combout\ & ((\DataPath|Ram|s_memory~2972_combout\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~2977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2979_combout\,
	datab => \DataPath|Ram|s_memory~2972_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~2977_combout\,
	combout => \DataPath|Ram|s_memory~2980_combout\);

-- Location: FF_X59_Y42_N25
\DataPath|Ram|s_memory~1986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1986_q\);

-- Location: FF_X65_Y50_N31
\DataPath|Ram|s_memory~2006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2006_q\);

-- Location: LCCOMB_X60_Y42_N10
\DataPath|Ram|s_memory~2988\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2988_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2006_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1986_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1986_q\,
	datab => \DataPath|Ram|s_memory~2006_q\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2988_combout\);

-- Location: FF_X65_Y38_N17
\DataPath|Ram|s_memory~1996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1996_q\);

-- Location: FF_X73_Y39_N15
\DataPath|Ram|s_memory~2016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2016_q\);

-- Location: LCCOMB_X73_Y39_N14
\DataPath|Ram|s_memory~2989\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2989_combout\ = (\DataPath|Ram|s_memory~2988_combout\ & (((\DataPath|Ram|s_memory~2016_q\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~2988_combout\ & (\DataPath|Ram|s_memory~1996_q\ & 
-- ((\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2988_combout\,
	datab => \DataPath|Ram|s_memory~1996_q\,
	datac => \DataPath|Ram|s_memory~2016_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~2989_combout\);

-- Location: FF_X58_Y47_N5
\DataPath|Ram|s_memory~1346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1346_q\);

-- Location: FF_X68_Y44_N11
\DataPath|Ram|s_memory~1356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1356_q\);

-- Location: LCCOMB_X58_Y47_N4
\DataPath|Ram|s_memory~2981\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2981_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1356_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~1346_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1346_q\,
	datad => \DataPath|Ram|s_memory~1356_q\,
	combout => \DataPath|Ram|s_memory~2981_combout\);

-- Location: LCCOMB_X60_Y49_N22
\DataPath|Ram|s_memory~1366feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1366feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1366feeder_combout\);

-- Location: FF_X60_Y49_N23
\DataPath|Ram|s_memory~1366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1366feeder_combout\,
	ena => \DataPath|Ram|s_memory~4335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1366_q\);

-- Location: FF_X67_Y47_N21
\DataPath|Ram|s_memory~1376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1376_q\);

-- Location: LCCOMB_X67_Y47_N20
\DataPath|Ram|s_memory~2982\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2982_combout\ = (\DataPath|Ram|s_memory~2981_combout\ & (((\DataPath|Ram|s_memory~1376_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~2981_combout\ & (\DataPath|Ram|s_memory~1366_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2981_combout\,
	datab => \DataPath|Ram|s_memory~1366_q\,
	datac => \DataPath|Ram|s_memory~1376_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2982_combout\);

-- Location: FF_X59_Y45_N11
\DataPath|Ram|s_memory~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~86_q\);

-- Location: FF_X68_Y42_N25
\DataPath|Ram|s_memory~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~66_q\);

-- Location: LCCOMB_X69_Y38_N12
\DataPath|Ram|s_memory~76feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~76feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~76feeder_combout\);

-- Location: FF_X69_Y38_N13
\DataPath|Ram|s_memory~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~76feeder_combout\,
	ena => \DataPath|Ram|s_memory~4470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~76_q\);

-- Location: LCCOMB_X68_Y42_N24
\DataPath|Ram|s_memory~2985\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2985_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~76_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~66_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~66_q\,
	datad => \DataPath|Ram|s_memory~76_q\,
	combout => \DataPath|Ram|s_memory~2985_combout\);

-- Location: FF_X69_Y42_N23
\DataPath|Ram|s_memory~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~96_q\);

-- Location: LCCOMB_X69_Y42_N22
\DataPath|Ram|s_memory~2986\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2986_combout\ = (\DataPath|Ram|s_memory~2985_combout\ & (((\DataPath|Ram|s_memory~96_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~2985_combout\ & (\DataPath|Ram|s_memory~86_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~86_q\,
	datab => \DataPath|Ram|s_memory~2985_combout\,
	datac => \DataPath|Ram|s_memory~96_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2986_combout\);

-- Location: LCCOMB_X61_Y38_N6
\DataPath|Ram|s_memory~716feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~716feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~716feeder_combout\);

-- Location: FF_X61_Y38_N7
\DataPath|Ram|s_memory~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~716feeder_combout\,
	ena => \DataPath|Ram|s_memory~4385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~716_q\);

-- Location: FF_X68_Y35_N3
\DataPath|Ram|s_memory~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~736_q\);

-- Location: FF_X61_Y50_N27
\DataPath|Ram|s_memory~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~726_q\);

-- Location: FF_X61_Y42_N31
\DataPath|Ram|s_memory~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~706_q\);

-- Location: LCCOMB_X61_Y42_N30
\DataPath|Ram|s_memory~2983\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2983_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~726_q\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~706_q\ & 
-- !\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~726_q\,
	datac => \DataPath|Ram|s_memory~706_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~2983_combout\);

-- Location: LCCOMB_X68_Y35_N2
\DataPath|Ram|s_memory~2984\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2984_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2983_combout\ & ((\DataPath|Ram|s_memory~736_q\))) # (!\DataPath|Ram|s_memory~2983_combout\ & (\DataPath|Ram|s_memory~716_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2983_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~716_q\,
	datac => \DataPath|Ram|s_memory~736_q\,
	datad => \DataPath|Ram|s_memory~2983_combout\,
	combout => \DataPath|Ram|s_memory~2984_combout\);

-- Location: LCCOMB_X68_Y39_N20
\DataPath|Ram|s_memory~2987\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2987_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2984_combout\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~2986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2986_combout\,
	datad => \DataPath|Ram|s_memory~2984_combout\,
	combout => \DataPath|Ram|s_memory~2987_combout\);

-- Location: LCCOMB_X68_Y39_N10
\DataPath|Ram|s_memory~2990\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2990_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2987_combout\ & (\DataPath|Ram|s_memory~2989_combout\)) # (!\DataPath|Ram|s_memory~2987_combout\ & ((\DataPath|Ram|s_memory~2982_combout\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~2987_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2989_combout\,
	datab => \DataPath|Ram|s_memory~2982_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~2987_combout\,
	combout => \DataPath|Ram|s_memory~2990_combout\);

-- Location: LCCOMB_X68_Y39_N16
\DataPath|Ram|s_memory~2991\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2991_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~2980_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~2990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2980_combout\,
	datad => \DataPath|Ram|s_memory~2990_combout\,
	combout => \DataPath|Ram|s_memory~2991_combout\);

-- Location: FF_X70_Y36_N25
\DataPath|Ram|s_memory~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~876_q\);

-- Location: FF_X74_Y39_N29
\DataPath|Ram|s_memory~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~896_q\);

-- Location: FF_X55_Y39_N17
\DataPath|Ram|s_memory~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~866_q\);

-- Location: FF_X61_Y50_N5
\DataPath|Ram|s_memory~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~886_q\);

-- Location: LCCOMB_X55_Y39_N16
\DataPath|Ram|s_memory~2961\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2961_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~886_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~866_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~866_q\,
	datad => \DataPath|Ram|s_memory~886_q\,
	combout => \DataPath|Ram|s_memory~2961_combout\);

-- Location: LCCOMB_X74_Y39_N28
\DataPath|Ram|s_memory~2962\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2962_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2961_combout\ & ((\DataPath|Ram|s_memory~896_q\))) # (!\DataPath|Ram|s_memory~2961_combout\ & (\DataPath|Ram|s_memory~876_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2961_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~876_q\,
	datac => \DataPath|Ram|s_memory~896_q\,
	datad => \DataPath|Ram|s_memory~2961_combout\,
	combout => \DataPath|Ram|s_memory~2962_combout\);

-- Location: FF_X56_Y40_N29
\DataPath|Ram|s_memory~2146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2146_q\);

-- Location: FF_X63_Y51_N15
\DataPath|Ram|s_memory~2166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2166_q\);

-- Location: LCCOMB_X56_Y40_N28
\DataPath|Ram|s_memory~2968\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2968_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2166_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2146_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2146_q\,
	datad => \DataPath|Ram|s_memory~2166_q\,
	combout => \DataPath|Ram|s_memory~2968_combout\);

-- Location: FF_X68_Y39_N29
\DataPath|Ram|s_memory~2176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2176_q\);

-- Location: FF_X68_Y39_N19
\DataPath|Ram|s_memory~2156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2156_q\);

-- Location: LCCOMB_X68_Y39_N28
\DataPath|Ram|s_memory~2969\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2969_combout\ = (\DataPath|Ram|s_memory~2968_combout\ & (((\DataPath|Ram|s_memory~2176_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~2968_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~2156_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2968_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2176_q\,
	datad => \DataPath|Ram|s_memory~2156_q\,
	combout => \DataPath|Ram|s_memory~2969_combout\);

-- Location: LCCOMB_X65_Y36_N22
\DataPath|Ram|s_memory~1516feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1516feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1516feeder_combout\);

-- Location: FF_X65_Y36_N23
\DataPath|Ram|s_memory~1516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1516feeder_combout\,
	ena => \DataPath|Ram|s_memory~4289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1516_q\);

-- Location: FF_X57_Y39_N27
\DataPath|Ram|s_memory~1506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1506_q\);

-- Location: LCCOMB_X57_Y39_N26
\DataPath|Ram|s_memory~2963\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2963_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1516_q\) # ((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~1506_q\ & 
-- !\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1516_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1506_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2963_combout\);

-- Location: FF_X65_Y42_N21
\DataPath|Ram|s_memory~1536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1536_q\);

-- Location: FF_X58_Y49_N25
\DataPath|Ram|s_memory~1526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1526_q\);

-- Location: LCCOMB_X65_Y42_N20
\DataPath|Ram|s_memory~2964\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2964_combout\ = (\DataPath|Ram|s_memory~2963_combout\ & (((\DataPath|Ram|s_memory~1536_q\)) # (!\DataPath|s_ramAddress[1]~2_combout\))) # (!\DataPath|Ram|s_memory~2963_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~1526_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2963_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1536_q\,
	datad => \DataPath|Ram|s_memory~1526_q\,
	combout => \DataPath|Ram|s_memory~2964_combout\);

-- Location: FF_X59_Y47_N29
\DataPath|Ram|s_memory~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~246_q\);

-- Location: FF_X66_Y39_N25
\DataPath|Ram|s_memory~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~256_q\);

-- Location: FF_X58_Y39_N21
\DataPath|Ram|s_memory~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~226_q\);

-- Location: LCCOMB_X65_Y36_N24
\DataPath|Ram|s_memory~236feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~236feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~236feeder_combout\);

-- Location: FF_X65_Y36_N25
\DataPath|Ram|s_memory~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~236feeder_combout\,
	ena => \DataPath|Ram|s_memory~4449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~236_q\);

-- Location: LCCOMB_X58_Y39_N20
\DataPath|Ram|s_memory~2965\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2965_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~236_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~226_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~226_q\,
	datad => \DataPath|Ram|s_memory~236_q\,
	combout => \DataPath|Ram|s_memory~2965_combout\);

-- Location: LCCOMB_X66_Y39_N24
\DataPath|Ram|s_memory~2966\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2966_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2965_combout\ & ((\DataPath|Ram|s_memory~256_q\))) # (!\DataPath|Ram|s_memory~2965_combout\ & (\DataPath|Ram|s_memory~246_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~2965_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~246_q\,
	datac => \DataPath|Ram|s_memory~256_q\,
	datad => \DataPath|Ram|s_memory~2965_combout\,
	combout => \DataPath|Ram|s_memory~2966_combout\);

-- Location: LCCOMB_X68_Y39_N8
\DataPath|Ram|s_memory~2967\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2967_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~2964_combout\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2966_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~2964_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~2966_combout\,
	combout => \DataPath|Ram|s_memory~2967_combout\);

-- Location: LCCOMB_X68_Y39_N2
\DataPath|Ram|s_memory~2970\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2970_combout\ = (\DataPath|Ram|s_memory~2967_combout\ & (((\DataPath|Ram|s_memory~2969_combout\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~2967_combout\ & (\DataPath|Ram|s_memory~2962_combout\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2962_combout\,
	datab => \DataPath|Ram|s_memory~2969_combout\,
	datac => \DataPath|Ram|s_memory~2967_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2970_combout\);

-- Location: LCCOMB_X68_Y39_N22
\DataPath|Ram|s_memory~3002\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3002_combout\ = (\DataPath|Ram|s_memory~2991_combout\ & ((\DataPath|Ram|s_memory~3001_combout\) # ((!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~2991_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\ & 
-- \DataPath|Ram|s_memory~2970_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3001_combout\,
	datab => \DataPath|Ram|s_memory~2991_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~2970_combout\,
	combout => \DataPath|Ram|s_memory~3002_combout\);

-- Location: LCCOMB_X63_Y39_N6
\DataPath|Ram|s_memory~2276feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2276feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~2276feeder_combout\);

-- Location: FF_X63_Y39_N7
\DataPath|Ram|s_memory~2276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2276feeder_combout\,
	ena => \DataPath|Ram|s_memory~4512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2276_q\);

-- Location: FF_X72_Y43_N1
\DataPath|Ram|s_memory~2296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2296_q\);

-- Location: FF_X65_Y43_N11
\DataPath|Ram|s_memory~2266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2266_q\);

-- Location: LCCOMB_X65_Y51_N28
\DataPath|Ram|s_memory~2286feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2286feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~2286feeder_combout\);

-- Location: FF_X65_Y51_N29
\DataPath|Ram|s_memory~2286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2286feeder_combout\,
	ena => \DataPath|Ram|s_memory~4525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2286_q\);

-- Location: LCCOMB_X65_Y43_N10
\DataPath|Ram|s_memory~3010\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3010_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~2286_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~2266_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2266_q\,
	datad => \DataPath|Ram|s_memory~2286_q\,
	combout => \DataPath|Ram|s_memory~3010_combout\);

-- Location: LCCOMB_X72_Y43_N0
\DataPath|Ram|s_memory~3011\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3011_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3010_combout\ & ((\DataPath|Ram|s_memory~2296_q\))) # (!\DataPath|Ram|s_memory~3010_combout\ & (\DataPath|Ram|s_memory~2276_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3010_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2276_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2296_q\,
	datad => \DataPath|Ram|s_memory~3010_combout\,
	combout => \DataPath|Ram|s_memory~3011_combout\);

-- Location: FF_X57_Y47_N9
\DataPath|Ram|s_memory~1626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1626_q\);

-- Location: LCCOMB_X62_Y39_N18
\DataPath|Ram|s_memory~1636feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1636feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1636feeder_combout\);

-- Location: FF_X62_Y39_N19
\DataPath|Ram|s_memory~1636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1636feeder_combout\,
	ena => \DataPath|Ram|s_memory~4315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1636_q\);

-- Location: LCCOMB_X57_Y47_N8
\DataPath|Ram|s_memory~3003\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3003_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1636_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1626_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1626_q\,
	datad => \DataPath|Ram|s_memory~1636_q\,
	combout => \DataPath|Ram|s_memory~3003_combout\);

-- Location: LCCOMB_X63_Y47_N22
\DataPath|Ram|s_memory~1646feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1646feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1646feeder_combout\);

-- Location: FF_X63_Y47_N23
\DataPath|Ram|s_memory~1646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1646feeder_combout\,
	ena => \DataPath|Ram|s_memory~4319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1646_q\);

-- Location: FF_X70_Y47_N29
\DataPath|Ram|s_memory~1656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1656_q\);

-- Location: LCCOMB_X70_Y47_N28
\DataPath|Ram|s_memory~3004\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3004_combout\ = (\DataPath|Ram|s_memory~3003_combout\ & (((\DataPath|Ram|s_memory~1656_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3003_combout\ & (\DataPath|Ram|s_memory~1646_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3003_combout\,
	datab => \DataPath|Ram|s_memory~1646_q\,
	datac => \DataPath|Ram|s_memory~1656_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3004_combout\);

-- Location: FF_X61_Y43_N13
\DataPath|Ram|s_memory~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~366_q\);

-- Location: FF_X68_Y43_N29
\DataPath|Ram|s_memory~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~376_q\);

-- Location: FF_X65_Y43_N1
\DataPath|Ram|s_memory~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~346_q\);

-- Location: LCCOMB_X65_Y39_N0
\DataPath|Ram|s_memory~356feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~356feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~356feeder_combout\);

-- Location: FF_X65_Y39_N1
\DataPath|Ram|s_memory~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~356feeder_combout\,
	ena => \DataPath|Ram|s_memory~4441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~356_q\);

-- Location: LCCOMB_X65_Y43_N0
\DataPath|Ram|s_memory~3007\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3007_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~356_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~346_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~346_q\,
	datad => \DataPath|Ram|s_memory~356_q\,
	combout => \DataPath|Ram|s_memory~3007_combout\);

-- Location: LCCOMB_X68_Y43_N28
\DataPath|Ram|s_memory~3008\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3008_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3007_combout\ & ((\DataPath|Ram|s_memory~376_q\))) # (!\DataPath|Ram|s_memory~3007_combout\ & (\DataPath|Ram|s_memory~366_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3007_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~366_q\,
	datac => \DataPath|Ram|s_memory~376_q\,
	datad => \DataPath|Ram|s_memory~3007_combout\,
	combout => \DataPath|Ram|s_memory~3008_combout\);

-- Location: FF_X66_Y43_N27
\DataPath|Ram|s_memory~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~986_q\);

-- Location: FF_X73_Y44_N31
\DataPath|Ram|s_memory~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1006_q\);

-- Location: LCCOMB_X66_Y43_N26
\DataPath|Ram|s_memory~3005\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3005_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1006_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~986_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~986_q\,
	datad => \DataPath|Ram|s_memory~1006_q\,
	combout => \DataPath|Ram|s_memory~3005_combout\);

-- Location: LCCOMB_X63_Y39_N16
\DataPath|Ram|s_memory~996feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~996feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~996feeder_combout\);

-- Location: FF_X63_Y39_N17
\DataPath|Ram|s_memory~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~996feeder_combout\,
	ena => \DataPath|Ram|s_memory~4404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~996_q\);

-- Location: FF_X74_Y43_N1
\DataPath|Ram|s_memory~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1016_q\);

-- Location: LCCOMB_X74_Y43_N0
\DataPath|Ram|s_memory~3006\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3006_combout\ = (\DataPath|Ram|s_memory~3005_combout\ & (((\DataPath|Ram|s_memory~1016_q\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~3005_combout\ & (\DataPath|Ram|s_memory~996_q\ & 
-- ((\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3005_combout\,
	datab => \DataPath|Ram|s_memory~996_q\,
	datac => \DataPath|Ram|s_memory~1016_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3006_combout\);

-- Location: LCCOMB_X72_Y47_N20
\DataPath|Ram|s_memory~3009\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3009_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\) # (\DataPath|Ram|s_memory~3006_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3008_combout\ & 
-- (!\DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3008_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3006_combout\,
	combout => \DataPath|Ram|s_memory~3009_combout\);

-- Location: LCCOMB_X72_Y47_N22
\DataPath|Ram|s_memory~3012\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3012_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3009_combout\ & (\DataPath|Ram|s_memory~3011_combout\)) # (!\DataPath|Ram|s_memory~3009_combout\ & ((\DataPath|Ram|s_memory~3004_combout\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3011_combout\,
	datab => \DataPath|Ram|s_memory~3004_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3009_combout\,
	combout => \DataPath|Ram|s_memory~3012_combout\);

-- Location: LCCOMB_X66_Y37_N16
\DataPath|Ram|s_memory~1156feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1156feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1156feeder_combout\);

-- Location: FF_X66_Y37_N17
\DataPath|Ram|s_memory~1156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1156feeder_combout\,
	ena => \DataPath|Ram|s_memory~4406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1156_q\);

-- Location: FF_X66_Y43_N13
\DataPath|Ram|s_memory~1146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1146_q\);

-- Location: FF_X66_Y49_N9
\DataPath|Ram|s_memory~1166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1166_q\);

-- Location: LCCOMB_X66_Y43_N12
\DataPath|Ram|s_memory~3034\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3034_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1166_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1146_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1146_q\,
	datad => \DataPath|Ram|s_memory~1166_q\,
	combout => \DataPath|Ram|s_memory~3034_combout\);

-- Location: FF_X74_Y43_N15
\DataPath|Ram|s_memory~1176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1176_q\);

-- Location: LCCOMB_X74_Y43_N14
\DataPath|Ram|s_memory~3035\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3035_combout\ = (\DataPath|Ram|s_memory~3034_combout\ & (((\DataPath|Ram|s_memory~1176_q\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~3034_combout\ & (\DataPath|Ram|s_memory~1156_q\ & 
-- ((\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1156_q\,
	datab => \DataPath|Ram|s_memory~3034_combout\,
	datac => \DataPath|Ram|s_memory~1176_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3035_combout\);

-- Location: FF_X66_Y41_N11
\DataPath|Ram|s_memory~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~506_q\);

-- Location: LCCOMB_X65_Y41_N14
\DataPath|Ram|s_memory~516feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~516feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~516feeder_combout\);

-- Location: FF_X65_Y41_N15
\DataPath|Ram|s_memory~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~516feeder_combout\,
	ena => \DataPath|Ram|s_memory~4492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~516_q\);

-- Location: LCCOMB_X66_Y41_N10
\DataPath|Ram|s_memory~3038\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3038_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~516_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~506_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~506_q\,
	datad => \DataPath|Ram|s_memory~516_q\,
	combout => \DataPath|Ram|s_memory~3038_combout\);

-- Location: FF_X68_Y46_N11
\DataPath|Ram|s_memory~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~536_q\);

-- Location: FF_X66_Y49_N31
\DataPath|Ram|s_memory~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~526_q\);

-- Location: LCCOMB_X68_Y46_N10
\DataPath|Ram|s_memory~3039\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3039_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3038_combout\ & (\DataPath|Ram|s_memory~536_q\)) # (!\DataPath|Ram|s_memory~3038_combout\ & ((\DataPath|Ram|s_memory~526_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3038_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3038_combout\,
	datac => \DataPath|Ram|s_memory~536_q\,
	datad => \DataPath|Ram|s_memory~526_q\,
	combout => \DataPath|Ram|s_memory~3039_combout\);

-- Location: FF_X67_Y49_N5
\DataPath|Ram|s_memory~1806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1806_q\);

-- Location: FF_X68_Y45_N3
\DataPath|Ram|s_memory~1816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1816_q\);

-- Location: LCCOMB_X67_Y37_N20
\DataPath|Ram|s_memory~1796feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1796feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1796feeder_combout\);

-- Location: FF_X67_Y37_N21
\DataPath|Ram|s_memory~1796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1796feeder_combout\,
	ena => \DataPath|Ram|s_memory~4356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1796_q\);

-- Location: FF_X67_Y45_N13
\DataPath|Ram|s_memory~1786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1786_q\);

-- Location: LCCOMB_X67_Y45_N12
\DataPath|Ram|s_memory~3036\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3036_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1796_q\) # ((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~1786_q\ & 
-- !\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~1796_q\,
	datac => \DataPath|Ram|s_memory~1786_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3036_combout\);

-- Location: LCCOMB_X68_Y45_N2
\DataPath|Ram|s_memory~3037\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3037_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3036_combout\ & ((\DataPath|Ram|s_memory~1816_q\))) # (!\DataPath|Ram|s_memory~3036_combout\ & (\DataPath|Ram|s_memory~1806_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3036_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1806_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1816_q\,
	datad => \DataPath|Ram|s_memory~3036_combout\,
	combout => \DataPath|Ram|s_memory~3037_combout\);

-- Location: LCCOMB_X68_Y46_N0
\DataPath|Ram|s_memory~3040\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3040_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3037_combout\) # (\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3039_combout\ & 
-- ((!\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3039_combout\,
	datab => \DataPath|Ram|s_memory~3037_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3040_combout\);

-- Location: FF_X67_Y40_N23
\DataPath|Ram|s_memory~2436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2436_q\);

-- Location: FF_X67_Y41_N17
\DataPath|Ram|s_memory~2426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2426_q\);

-- Location: LCCOMB_X75_Y38_N24
\DataPath|Ram|s_memory~2446feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2446feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~2446feeder_combout\);

-- Location: FF_X75_Y38_N25
\DataPath|Ram|s_memory~2446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2446feeder_combout\,
	ena => \DataPath|Ram|s_memory~4533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2446_q\);

-- Location: LCCOMB_X67_Y41_N16
\DataPath|Ram|s_memory~3041\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3041_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~2446_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~2426_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2426_q\,
	datad => \DataPath|Ram|s_memory~2446_q\,
	combout => \DataPath|Ram|s_memory~3041_combout\);

-- Location: FF_X75_Y41_N3
\DataPath|Ram|s_memory~2456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2456_q\);

-- Location: LCCOMB_X75_Y41_N2
\DataPath|Ram|s_memory~3042\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3042_combout\ = (\DataPath|Ram|s_memory~3041_combout\ & (((\DataPath|Ram|s_memory~2456_q\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~3041_combout\ & (\DataPath|Ram|s_memory~2436_q\ & 
-- ((\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2436_q\,
	datab => \DataPath|Ram|s_memory~3041_combout\,
	datac => \DataPath|Ram|s_memory~2456_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3042_combout\);

-- Location: LCCOMB_X72_Y47_N4
\DataPath|Ram|s_memory~3043\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3043_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3040_combout\ & ((\DataPath|Ram|s_memory~3042_combout\))) # (!\DataPath|Ram|s_memory~3040_combout\ & (\DataPath|Ram|s_memory~3035_combout\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3040_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3035_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~3040_combout\,
	datad => \DataPath|Ram|s_memory~3042_combout\,
	combout => \DataPath|Ram|s_memory~3043_combout\);

-- Location: FF_X65_Y45_N3
\DataPath|Ram|s_memory~1306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1306_q\);

-- Location: FF_X65_Y45_N29
\DataPath|Ram|s_memory~1316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1316_q\);

-- Location: LCCOMB_X65_Y45_N2
\DataPath|Ram|s_memory~3023\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3023_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1316_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~1306_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1306_q\,
	datad => \DataPath|Ram|s_memory~1316_q\,
	combout => \DataPath|Ram|s_memory~3023_combout\);

-- Location: FF_X63_Y48_N29
\DataPath|Ram|s_memory~1326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1326_q\);

-- Location: FF_X68_Y47_N9
\DataPath|Ram|s_memory~1336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1336_q\);

-- Location: LCCOMB_X68_Y47_N8
\DataPath|Ram|s_memory~3024\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3024_combout\ = (\DataPath|Ram|s_memory~3023_combout\ & (((\DataPath|Ram|s_memory~1336_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3023_combout\ & (\DataPath|Ram|s_memory~1326_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3023_combout\,
	datab => \DataPath|Ram|s_memory~1326_q\,
	datac => \DataPath|Ram|s_memory~1336_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3024_combout\);

-- Location: FF_X65_Y38_N23
\DataPath|Ram|s_memory~1956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1956_q\);

-- Location: FF_X73_Y42_N11
\DataPath|Ram|s_memory~1976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1976_q\);

-- Location: FF_X62_Y42_N25
\DataPath|Ram|s_memory~1946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1946_q\);

-- Location: LCCOMB_X66_Y50_N30
\DataPath|Ram|s_memory~1966feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1966feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1966feeder_combout\);

-- Location: FF_X66_Y50_N31
\DataPath|Ram|s_memory~1966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1966feeder_combout\,
	ena => \DataPath|Ram|s_memory~4529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1966_q\);

-- Location: LCCOMB_X62_Y42_N24
\DataPath|Ram|s_memory~3030\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3030_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1966_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1946_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1946_q\,
	datad => \DataPath|Ram|s_memory~1966_q\,
	combout => \DataPath|Ram|s_memory~3030_combout\);

-- Location: LCCOMB_X73_Y42_N10
\DataPath|Ram|s_memory~3031\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3031_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3030_combout\ & ((\DataPath|Ram|s_memory~1976_q\))) # (!\DataPath|Ram|s_memory~3030_combout\ & (\DataPath|Ram|s_memory~1956_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3030_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~1956_q\,
	datac => \DataPath|Ram|s_memory~1976_q\,
	datad => \DataPath|Ram|s_memory~3030_combout\,
	combout => \DataPath|Ram|s_memory~3031_combout\);

-- Location: FF_X63_Y43_N1
\DataPath|Ram|s_memory~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~666_q\);

-- Location: FF_X65_Y49_N31
\DataPath|Ram|s_memory~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~686_q\);

-- Location: LCCOMB_X63_Y43_N0
\DataPath|Ram|s_memory~3025\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3025_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~686_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~666_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~666_q\,
	datad => \DataPath|Ram|s_memory~686_q\,
	combout => \DataPath|Ram|s_memory~3025_combout\);

-- Location: FF_X70_Y46_N13
\DataPath|Ram|s_memory~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~696_q\);

-- Location: FF_X68_Y38_N9
\DataPath|Ram|s_memory~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~676_q\);

-- Location: LCCOMB_X70_Y46_N12
\DataPath|Ram|s_memory~3026\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3026_combout\ = (\DataPath|Ram|s_memory~3025_combout\ & (((\DataPath|Ram|s_memory~696_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3025_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~676_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3025_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~696_q\,
	datad => \DataPath|Ram|s_memory~676_q\,
	combout => \DataPath|Ram|s_memory~3026_combout\);

-- Location: FF_X59_Y46_N11
\DataPath|Ram|s_memory~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~46_q\);

-- Location: FF_X62_Y42_N23
\DataPath|Ram|s_memory~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~26_q\);

-- Location: LCCOMB_X61_Y41_N2
\DataPath|Ram|s_memory~36feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~36feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~36feeder_combout\);

-- Location: FF_X61_Y41_N3
\DataPath|Ram|s_memory~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~36feeder_combout\,
	ena => \DataPath|Ram|s_memory~4475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~36_q\);

-- Location: LCCOMB_X62_Y42_N22
\DataPath|Ram|s_memory~3027\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3027_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~36_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~26_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~26_q\,
	datad => \DataPath|Ram|s_memory~36_q\,
	combout => \DataPath|Ram|s_memory~3027_combout\);

-- Location: FF_X69_Y46_N17
\DataPath|Ram|s_memory~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~56_q\);

-- Location: LCCOMB_X69_Y46_N16
\DataPath|Ram|s_memory~3028\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3028_combout\ = (\DataPath|Ram|s_memory~3027_combout\ & (((\DataPath|Ram|s_memory~56_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3027_combout\ & (\DataPath|Ram|s_memory~46_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~46_q\,
	datab => \DataPath|Ram|s_memory~3027_combout\,
	datac => \DataPath|Ram|s_memory~56_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3028_combout\);

-- Location: LCCOMB_X69_Y46_N18
\DataPath|Ram|s_memory~3029\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3029_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3026_combout\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((!\DataPath|s_ramAddress[7]~6_combout\ & 
-- \DataPath|Ram|s_memory~3028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3026_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3028_combout\,
	combout => \DataPath|Ram|s_memory~3029_combout\);

-- Location: LCCOMB_X72_Y46_N4
\DataPath|Ram|s_memory~3032\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3032_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3029_combout\ & ((\DataPath|Ram|s_memory~3031_combout\))) # (!\DataPath|Ram|s_memory~3029_combout\ & (\DataPath|Ram|s_memory~3024_combout\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3029_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3024_combout\,
	datab => \DataPath|Ram|s_memory~3031_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3029_combout\,
	combout => \DataPath|Ram|s_memory~3032_combout\);

-- Location: FF_X60_Y37_N17
\DataPath|Ram|s_memory~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~186_q\);

-- Location: FF_X60_Y37_N19
\DataPath|Ram|s_memory~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~196_q\);

-- Location: LCCOMB_X60_Y37_N16
\DataPath|Ram|s_memory~3017\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3017_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~196_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~186_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~186_q\,
	datad => \DataPath|Ram|s_memory~196_q\,
	combout => \DataPath|Ram|s_memory~3017_combout\);

-- Location: FF_X68_Y41_N11
\DataPath|Ram|s_memory~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~216_q\);

-- Location: LCCOMB_X60_Y44_N14
\DataPath|Ram|s_memory~206feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~206feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~206feeder_combout\);

-- Location: FF_X60_Y44_N15
\DataPath|Ram|s_memory~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~206feeder_combout\,
	ena => \DataPath|Ram|s_memory~4457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~206_q\);

-- Location: LCCOMB_X68_Y41_N10
\DataPath|Ram|s_memory~3018\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3018_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3017_combout\ & (\DataPath|Ram|s_memory~216_q\)) # (!\DataPath|Ram|s_memory~3017_combout\ & ((\DataPath|Ram|s_memory~206_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3017_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3017_combout\,
	datac => \DataPath|Ram|s_memory~216_q\,
	datad => \DataPath|Ram|s_memory~206_q\,
	combout => \DataPath|Ram|s_memory~3018_combout\);

-- Location: FF_X56_Y41_N11
\DataPath|Ram|s_memory~1466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1466_q\);

-- Location: FF_X56_Y41_N29
\DataPath|Ram|s_memory~1476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1476_q\);

-- Location: LCCOMB_X56_Y41_N10
\DataPath|Ram|s_memory~3015\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3015_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1476_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1466_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1466_q\,
	datad => \DataPath|Ram|s_memory~1476_q\,
	combout => \DataPath|Ram|s_memory~3015_combout\);

-- Location: FF_X66_Y42_N15
\DataPath|Ram|s_memory~1496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1496_q\);

-- Location: LCCOMB_X62_Y48_N12
\DataPath|Ram|s_memory~1486feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1486feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1486feeder_combout\);

-- Location: FF_X62_Y48_N13
\DataPath|Ram|s_memory~1486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1486feeder_combout\,
	ena => \DataPath|Ram|s_memory~4285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1486_q\);

-- Location: LCCOMB_X66_Y42_N14
\DataPath|Ram|s_memory~3016\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3016_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3015_combout\ & (\DataPath|Ram|s_memory~1496_q\)) # (!\DataPath|Ram|s_memory~3015_combout\ & ((\DataPath|Ram|s_memory~1486_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3015_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3015_combout\,
	datac => \DataPath|Ram|s_memory~1496_q\,
	datad => \DataPath|Ram|s_memory~1486_q\,
	combout => \DataPath|Ram|s_memory~3016_combout\);

-- Location: LCCOMB_X67_Y42_N20
\DataPath|Ram|s_memory~3019\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3019_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\) # (\DataPath|Ram|s_memory~3016_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3018_combout\ & 
-- (!\DataPath|s_ramAddress[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3018_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~3016_combout\,
	combout => \DataPath|Ram|s_memory~3019_combout\);

-- Location: LCCOMB_X61_Y51_N20
\DataPath|Ram|s_memory~2126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2126feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~2126feeder_combout\);

-- Location: FF_X61_Y51_N21
\DataPath|Ram|s_memory~2126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2126feeder_combout\,
	ena => \DataPath|Ram|s_memory~4521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2126_q\);

-- Location: FF_X60_Y41_N23
\DataPath|Ram|s_memory~2106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2106_q\);

-- Location: LCCOMB_X60_Y41_N22
\DataPath|Ram|s_memory~3020\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3020_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2126_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2106_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2126_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2106_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3020_combout\);

-- Location: FF_X74_Y41_N3
\DataPath|Ram|s_memory~2136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2136_q\);

-- Location: LCCOMB_X73_Y37_N20
\DataPath|Ram|s_memory~2116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2116feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~2116feeder_combout\);

-- Location: FF_X73_Y37_N21
\DataPath|Ram|s_memory~2116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2116feeder_combout\,
	ena => \DataPath|Ram|s_memory~4511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2116_q\);

-- Location: LCCOMB_X74_Y41_N2
\DataPath|Ram|s_memory~3021\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3021_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3020_combout\ & (\DataPath|Ram|s_memory~2136_q\)) # (!\DataPath|Ram|s_memory~3020_combout\ & ((\DataPath|Ram|s_memory~2116_q\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3020_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~3020_combout\,
	datac => \DataPath|Ram|s_memory~2136_q\,
	datad => \DataPath|Ram|s_memory~2116_q\,
	combout => \DataPath|Ram|s_memory~3021_combout\);

-- Location: LCCOMB_X62_Y41_N20
\DataPath|Ram|s_memory~836feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~836feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~836feeder_combout\);

-- Location: FF_X62_Y41_N21
\DataPath|Ram|s_memory~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~836feeder_combout\,
	ena => \DataPath|Ram|s_memory~4403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~836_q\);

-- Location: FF_X75_Y43_N23
\DataPath|Ram|s_memory~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~856_q\);

-- Location: FF_X63_Y43_N31
\DataPath|Ram|s_memory~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~826_q\);

-- Location: FF_X65_Y49_N21
\DataPath|Ram|s_memory~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~846_q\);

-- Location: LCCOMB_X63_Y43_N30
\DataPath|Ram|s_memory~3013\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3013_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~846_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~826_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~826_q\,
	datad => \DataPath|Ram|s_memory~846_q\,
	combout => \DataPath|Ram|s_memory~3013_combout\);

-- Location: LCCOMB_X75_Y43_N22
\DataPath|Ram|s_memory~3014\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3014_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3013_combout\ & ((\DataPath|Ram|s_memory~856_q\))) # (!\DataPath|Ram|s_memory~3013_combout\ & (\DataPath|Ram|s_memory~836_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3013_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~836_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~856_q\,
	datad => \DataPath|Ram|s_memory~3013_combout\,
	combout => \DataPath|Ram|s_memory~3014_combout\);

-- Location: LCCOMB_X74_Y46_N26
\DataPath|Ram|s_memory~3022\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3022_combout\ = (\DataPath|Ram|s_memory~3019_combout\ & ((\DataPath|Ram|s_memory~3021_combout\) # ((!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3019_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\ & 
-- \DataPath|Ram|s_memory~3014_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3019_combout\,
	datab => \DataPath|Ram|s_memory~3021_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~3014_combout\,
	combout => \DataPath|Ram|s_memory~3022_combout\);

-- Location: LCCOMB_X73_Y46_N0
\DataPath|Ram|s_memory~3033\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3033_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\) # (\DataPath|Ram|s_memory~3022_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3032_combout\ & 
-- (!\DataPath|s_ramAddress[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3032_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~3022_combout\,
	combout => \DataPath|Ram|s_memory~3033_combout\);

-- Location: LCCOMB_X72_Y47_N10
\DataPath|Ram|s_memory~3044\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3044_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3033_combout\ & ((\DataPath|Ram|s_memory~3043_combout\))) # (!\DataPath|Ram|s_memory~3033_combout\ & (\DataPath|Ram|s_memory~3012_combout\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3012_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~3043_combout\,
	datad => \DataPath|Ram|s_memory~3033_combout\,
	combout => \DataPath|Ram|s_memory~3044_combout\);

-- Location: LCCOMB_X66_Y47_N28
\DataPath|Ram|s_memory~3045\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3045_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3002_combout\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3044_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3002_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3044_combout\,
	combout => \DataPath|Ram|s_memory~3045_combout\);

-- Location: FF_X72_Y39_N17
\DataPath|Ram|s_memory~2416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2416_q\);

-- Location: FF_X73_Y39_N21
\DataPath|Ram|s_memory~2096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2096_q\);

-- Location: LCCOMB_X73_Y39_N20
\DataPath|Ram|s_memory~3084\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3084_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~2416_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2096_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2416_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2096_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3084_combout\);

-- Location: FF_X74_Y40_N15
\DataPath|Ram|s_memory~2576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2576_q\);

-- Location: FF_X74_Y40_N13
\DataPath|Ram|s_memory~2256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2256_q\);

-- Location: LCCOMB_X74_Y40_N14
\DataPath|Ram|s_memory~3085\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3085_combout\ = (\DataPath|Ram|s_memory~3084_combout\ & (((\DataPath|Ram|s_memory~2576_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3084_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~2256_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3084_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2576_q\,
	datad => \DataPath|Ram|s_memory~2256_q\,
	combout => \DataPath|Ram|s_memory~3085_combout\);

-- Location: FF_X66_Y51_N5
\DataPath|Ram|s_memory~2406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2406_q\);

-- Location: FF_X67_Y51_N5
\DataPath|Ram|s_memory~2566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2566_q\);

-- Location: FF_X68_Y51_N13
\DataPath|Ram|s_memory~2246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2246_q\);

-- Location: FF_X66_Y51_N19
\DataPath|Ram|s_memory~2086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2086_q\);

-- Location: LCCOMB_X66_Y51_N18
\DataPath|Ram|s_memory~3079\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3079_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2246_q\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2086_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~2246_q\,
	datac => \DataPath|Ram|s_memory~2086_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3079_combout\);

-- Location: LCCOMB_X67_Y51_N4
\DataPath|Ram|s_memory~3080\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3080_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3079_combout\ & ((\DataPath|Ram|s_memory~2566_q\))) # (!\DataPath|Ram|s_memory~3079_combout\ & (\DataPath|Ram|s_memory~2406_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~2406_q\,
	datac => \DataPath|Ram|s_memory~2566_q\,
	datad => \DataPath|Ram|s_memory~3079_combout\,
	combout => \DataPath|Ram|s_memory~3080_combout\);

-- Location: FF_X60_Y36_N5
\DataPath|Ram|s_memory~2386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2386_q\);

-- Location: FF_X56_Y40_N3
\DataPath|Ram|s_memory~2226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2226_q\);

-- Location: FF_X59_Y38_N1
\DataPath|Ram|s_memory~2066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2066_q\);

-- Location: LCCOMB_X59_Y38_N0
\DataPath|Ram|s_memory~3081\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3081_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2226_q\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2066_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~2226_q\,
	datac => \DataPath|Ram|s_memory~2066_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3081_combout\);

-- Location: FF_X59_Y39_N19
\DataPath|Ram|s_memory~2546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2546_q\);

-- Location: LCCOMB_X59_Y39_N18
\DataPath|Ram|s_memory~3082\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3082_combout\ = (\DataPath|Ram|s_memory~3081_combout\ & (((\DataPath|Ram|s_memory~2546_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3081_combout\ & (\DataPath|Ram|s_memory~2386_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2386_q\,
	datab => \DataPath|Ram|s_memory~3081_combout\,
	datac => \DataPath|Ram|s_memory~2546_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3082_combout\);

-- Location: LCCOMB_X59_Y39_N12
\DataPath|Ram|s_memory~3083\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3083_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3080_combout\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((!\DataPath|s_ramAddress[0]~3_combout\ & 
-- \DataPath|Ram|s_memory~3082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3080_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3082_combout\,
	combout => \DataPath|Ram|s_memory~3083_combout\);

-- Location: FF_X65_Y37_N31
\DataPath|Ram|s_memory~2076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2076_q\);

-- Location: FF_X60_Y36_N15
\DataPath|Ram|s_memory~2396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2396_q\);

-- Location: LCCOMB_X65_Y37_N30
\DataPath|Ram|s_memory~3077\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3077_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2396_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~2076_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2076_q\,
	datad => \DataPath|Ram|s_memory~2396_q\,
	combout => \DataPath|Ram|s_memory~3077_combout\);

-- Location: FF_X66_Y36_N29
\DataPath|Ram|s_memory~2556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2556_q\);

-- Location: FF_X65_Y37_N5
\DataPath|Ram|s_memory~2236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2236_q\);

-- Location: LCCOMB_X66_Y36_N28
\DataPath|Ram|s_memory~3078\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3078_combout\ = (\DataPath|Ram|s_memory~3077_combout\ & (((\DataPath|Ram|s_memory~2556_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3077_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~2236_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3077_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2556_q\,
	datad => \DataPath|Ram|s_memory~2236_q\,
	combout => \DataPath|Ram|s_memory~3078_combout\);

-- Location: LCCOMB_X66_Y36_N2
\DataPath|Ram|s_memory~3086\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3086_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3083_combout\ & (\DataPath|Ram|s_memory~3085_combout\)) # (!\DataPath|Ram|s_memory~3083_combout\ & ((\DataPath|Ram|s_memory~3078_combout\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3083_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3085_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~3083_combout\,
	datad => \DataPath|Ram|s_memory~3078_combout\,
	combout => \DataPath|Ram|s_memory~3086_combout\);

-- Location: FF_X62_Y44_N5
\DataPath|Ram|s_memory~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~486_q\);

-- Location: FF_X58_Y48_N31
\DataPath|Ram|s_memory~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~646_q\);

-- Location: FF_X59_Y48_N27
\DataPath|Ram|s_memory~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~166_q\);

-- Location: FF_X59_Y48_N29
\DataPath|Ram|s_memory~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~326_q\);

-- Location: LCCOMB_X59_Y48_N26
\DataPath|Ram|s_memory~3066\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3066_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~326_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~166_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~166_q\,
	datad => \DataPath|Ram|s_memory~326_q\,
	combout => \DataPath|Ram|s_memory~3066_combout\);

-- Location: LCCOMB_X58_Y48_N30
\DataPath|Ram|s_memory~3067\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3067_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3066_combout\ & ((\DataPath|Ram|s_memory~646_q\))) # (!\DataPath|Ram|s_memory~3066_combout\ & (\DataPath|Ram|s_memory~486_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~486_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~646_q\,
	datad => \DataPath|Ram|s_memory~3066_combout\,
	combout => \DataPath|Ram|s_memory~3067_combout\);

-- Location: FF_X72_Y40_N29
\DataPath|Ram|s_memory~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~336_q\);

-- Location: FF_X70_Y40_N23
\DataPath|Ram|s_memory~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~656_q\);

-- Location: LCCOMB_X68_Y40_N18
\DataPath|Ram|s_memory~496feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~496feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~496feeder_combout\);

-- Location: FF_X68_Y40_N19
\DataPath|Ram|s_memory~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~496feeder_combout\,
	ena => \DataPath|Ram|s_memory~4447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~496_q\);

-- Location: FF_X72_Y40_N23
\DataPath|Ram|s_memory~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~176_q\);

-- Location: LCCOMB_X72_Y40_N22
\DataPath|Ram|s_memory~3073\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3073_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~496_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~176_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~496_q\,
	datac => \DataPath|Ram|s_memory~176_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3073_combout\);

-- Location: LCCOMB_X70_Y40_N22
\DataPath|Ram|s_memory~3074\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3074_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3073_combout\ & ((\DataPath|Ram|s_memory~656_q\))) # (!\DataPath|Ram|s_memory~3073_combout\ & (\DataPath|Ram|s_memory~336_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~336_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~656_q\,
	datad => \DataPath|Ram|s_memory~3073_combout\,
	combout => \DataPath|Ram|s_memory~3074_combout\);

-- Location: FF_X69_Y39_N13
\DataPath|Ram|s_memory~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~156_q\);

-- Location: LCCOMB_X61_Y39_N8
\DataPath|Ram|s_memory~476feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~476feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~476feeder_combout\);

-- Location: FF_X61_Y39_N9
\DataPath|Ram|s_memory~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~476feeder_combout\,
	ena => \DataPath|Ram|s_memory~4444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~476_q\);

-- Location: LCCOMB_X69_Y39_N12
\DataPath|Ram|s_memory~3068\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3068_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~476_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~156_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~156_q\,
	datad => \DataPath|Ram|s_memory~476_q\,
	combout => \DataPath|Ram|s_memory~3068_combout\);

-- Location: LCCOMB_X69_Y37_N12
\DataPath|Ram|s_memory~316feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~316feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~316feeder_combout\);

-- Location: FF_X69_Y37_N13
\DataPath|Ram|s_memory~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~316feeder_combout\,
	ena => \DataPath|Ram|s_memory~4461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~316_q\);

-- Location: FF_X68_Y37_N25
\DataPath|Ram|s_memory~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~636_q\);

-- Location: LCCOMB_X68_Y37_N24
\DataPath|Ram|s_memory~3069\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3069_combout\ = (\DataPath|Ram|s_memory~3068_combout\ & (((\DataPath|Ram|s_memory~636_q\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~3068_combout\ & (\DataPath|Ram|s_memory~316_q\ & 
-- ((\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3068_combout\,
	datab => \DataPath|Ram|s_memory~316_q\,
	datac => \DataPath|Ram|s_memory~636_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3069_combout\);

-- Location: FF_X54_Y42_N13
\DataPath|Ram|s_memory~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~306_q\);

-- Location: FF_X54_Y42_N7
\DataPath|Ram|s_memory~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~146_q\);

-- Location: LCCOMB_X54_Y42_N6
\DataPath|Ram|s_memory~3070\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3070_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~306_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~146_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~306_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~146_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3070_combout\);

-- Location: FF_X54_Y40_N29
\DataPath|Ram|s_memory~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~626_q\);

-- Location: LCCOMB_X60_Y40_N14
\DataPath|Ram|s_memory~466feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~466feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~466feeder_combout\);

-- Location: FF_X60_Y40_N15
\DataPath|Ram|s_memory~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~466feeder_combout\,
	ena => \DataPath|Ram|s_memory~4446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~466_q\);

-- Location: LCCOMB_X54_Y40_N28
\DataPath|Ram|s_memory~3071\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3071_combout\ = (\DataPath|Ram|s_memory~3070_combout\ & (((\DataPath|Ram|s_memory~626_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3070_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~466_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3070_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~626_q\,
	datad => \DataPath|Ram|s_memory~466_q\,
	combout => \DataPath|Ram|s_memory~3071_combout\);

-- Location: LCCOMB_X54_Y40_N6
\DataPath|Ram|s_memory~3072\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3072_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~3069_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~3071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~3069_combout\,
	datad => \DataPath|Ram|s_memory~3071_combout\,
	combout => \DataPath|Ram|s_memory~3072_combout\);

-- Location: LCCOMB_X58_Y40_N0
\DataPath|Ram|s_memory~3075\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3075_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3072_combout\ & ((\DataPath|Ram|s_memory~3074_combout\))) # (!\DataPath|Ram|s_memory~3072_combout\ & (\DataPath|Ram|s_memory~3067_combout\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3067_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~3074_combout\,
	datad => \DataPath|Ram|s_memory~3072_combout\,
	combout => \DataPath|Ram|s_memory~3075_combout\);

-- Location: FF_X62_Y49_N21
\DataPath|Ram|s_memory~1446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1446_q\);

-- Location: FF_X61_Y49_N29
\DataPath|Ram|s_memory~1606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1606_q\);

-- Location: LCCOMB_X62_Y49_N20
\DataPath|Ram|s_memory~3056\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3056_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~1606_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~1446_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1446_q\,
	datad => \DataPath|Ram|s_memory~1606_q\,
	combout => \DataPath|Ram|s_memory~3056_combout\);

-- Location: FF_X58_Y48_N5
\DataPath|Ram|s_memory~1926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1926_q\);

-- Location: FF_X60_Y47_N1
\DataPath|Ram|s_memory~1766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1766_q\);

-- Location: LCCOMB_X58_Y48_N4
\DataPath|Ram|s_memory~3057\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3057_combout\ = (\DataPath|Ram|s_memory~3056_combout\ & (((\DataPath|Ram|s_memory~1926_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3056_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~1766_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3056_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1926_q\,
	datad => \DataPath|Ram|s_memory~1766_q\,
	combout => \DataPath|Ram|s_memory~3057_combout\);

-- Location: LCCOMB_X57_Y41_N18
\DataPath|Ram|s_memory~1586feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1586feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1586feeder_combout\);

-- Location: FF_X57_Y41_N19
\DataPath|Ram|s_memory~1586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1586feeder_combout\,
	ena => \DataPath|Ram|s_memory~4303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1586_q\);

-- Location: FF_X57_Y44_N27
\DataPath|Ram|s_memory~1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1426_q\);

-- Location: LCCOMB_X57_Y44_N26
\DataPath|Ram|s_memory~3060\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3060_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~1586_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~1426_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~1586_q\,
	datac => \DataPath|Ram|s_memory~1426_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3060_combout\);

-- Location: FF_X58_Y40_N15
\DataPath|Ram|s_memory~1906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1906_q\);

-- Location: LCCOMB_X60_Y40_N28
\DataPath|Ram|s_memory~1746feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1746feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1746feeder_combout\);

-- Location: FF_X60_Y40_N29
\DataPath|Ram|s_memory~1746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1746feeder_combout\,
	ena => \DataPath|Ram|s_memory~4324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1746_q\);

-- Location: LCCOMB_X58_Y40_N14
\DataPath|Ram|s_memory~3061\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3061_combout\ = (\DataPath|Ram|s_memory~3060_combout\ & (((\DataPath|Ram|s_memory~1906_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3060_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~1746_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3060_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1906_q\,
	datad => \DataPath|Ram|s_memory~1746_q\,
	combout => \DataPath|Ram|s_memory~3061_combout\);

-- Location: LCCOMB_X62_Y37_N26
\DataPath|Ram|s_memory~1596feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1596feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1596feeder_combout\);

-- Location: FF_X62_Y37_N27
\DataPath|Ram|s_memory~1596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1596feeder_combout\,
	ena => \DataPath|Ram|s_memory~4295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1596_q\);

-- Location: FF_X66_Y40_N9
\DataPath|Ram|s_memory~1916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1916_q\);

-- Location: FF_X69_Y39_N3
\DataPath|Ram|s_memory~1436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1436_q\);

-- Location: LCCOMB_X61_Y39_N6
\DataPath|Ram|s_memory~1756feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1756feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1756feeder_combout\);

-- Location: FF_X61_Y39_N7
\DataPath|Ram|s_memory~1756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1756feeder_combout\,
	ena => \DataPath|Ram|s_memory~4316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1756_q\);

-- Location: LCCOMB_X69_Y39_N2
\DataPath|Ram|s_memory~3058\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3058_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~1756_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~1436_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1436_q\,
	datad => \DataPath|Ram|s_memory~1756_q\,
	combout => \DataPath|Ram|s_memory~3058_combout\);

-- Location: LCCOMB_X66_Y40_N8
\DataPath|Ram|s_memory~3059\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3059_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3058_combout\ & ((\DataPath|Ram|s_memory~1916_q\))) # (!\DataPath|Ram|s_memory~3058_combout\ & (\DataPath|Ram|s_memory~1596_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3058_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~1596_q\,
	datac => \DataPath|Ram|s_memory~1916_q\,
	datad => \DataPath|Ram|s_memory~3058_combout\,
	combout => \DataPath|Ram|s_memory~3059_combout\);

-- Location: LCCOMB_X58_Y40_N4
\DataPath|Ram|s_memory~3062\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3062_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~3059_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~3061_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~3061_combout\,
	datad => \DataPath|Ram|s_memory~3059_combout\,
	combout => \DataPath|Ram|s_memory~3062_combout\);

-- Location: FF_X65_Y42_N27
\DataPath|Ram|s_memory~1616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1616_q\);

-- Location: FF_X65_Y40_N5
\DataPath|Ram|s_memory~1936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1936_q\);

-- Location: FF_X65_Y46_N25
\DataPath|Ram|s_memory~1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1456_q\);

-- Location: FF_X62_Y47_N31
\DataPath|Ram|s_memory~1776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1776_q\);

-- Location: LCCOMB_X65_Y46_N24
\DataPath|Ram|s_memory~3063\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3063_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~1776_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~1456_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1456_q\,
	datad => \DataPath|Ram|s_memory~1776_q\,
	combout => \DataPath|Ram|s_memory~3063_combout\);

-- Location: LCCOMB_X65_Y40_N4
\DataPath|Ram|s_memory~3064\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3064_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3063_combout\ & ((\DataPath|Ram|s_memory~1936_q\))) # (!\DataPath|Ram|s_memory~3063_combout\ & (\DataPath|Ram|s_memory~1616_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3063_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1616_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1936_q\,
	datad => \DataPath|Ram|s_memory~3063_combout\,
	combout => \DataPath|Ram|s_memory~3064_combout\);

-- Location: LCCOMB_X58_Y40_N26
\DataPath|Ram|s_memory~3065\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3065_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3062_combout\ & ((\DataPath|Ram|s_memory~3064_combout\))) # (!\DataPath|Ram|s_memory~3062_combout\ & (\DataPath|Ram|s_memory~3057_combout\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3057_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~3062_combout\,
	datad => \DataPath|Ram|s_memory~3064_combout\,
	combout => \DataPath|Ram|s_memory~3065_combout\);

-- Location: LCCOMB_X56_Y41_N12
\DataPath|Ram|s_memory~3076\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3076_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3065_combout\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3075_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3065_combout\,
	combout => \DataPath|Ram|s_memory~3076_combout\);

-- Location: FF_X76_Y44_N11
\DataPath|Ram|s_memory~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~816_q\);

-- Location: FF_X76_Y44_N29
\DataPath|Ram|s_memory~1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1136_q\);

-- Location: LCCOMB_X76_Y44_N10
\DataPath|Ram|s_memory~3053\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3053_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1136_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~816_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~816_q\,
	datad => \DataPath|Ram|s_memory~1136_q\,
	combout => \DataPath|Ram|s_memory~3053_combout\);

-- Location: FF_X75_Y44_N15
\DataPath|Ram|s_memory~1296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1296_q\);

-- Location: FF_X75_Y44_N17
\DataPath|Ram|s_memory~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~976_q\);

-- Location: LCCOMB_X75_Y44_N14
\DataPath|Ram|s_memory~3054\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3054_combout\ = (\DataPath|Ram|s_memory~3053_combout\ & (((\DataPath|Ram|s_memory~1296_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3053_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~976_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3053_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1296_q\,
	datad => \DataPath|Ram|s_memory~976_q\,
	combout => \DataPath|Ram|s_memory~3054_combout\);

-- Location: FF_X68_Y50_N13
\DataPath|Ram|s_memory~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~806_q\);

-- Location: LCCOMB_X68_Y49_N0
\DataPath|Ram|s_memory~966feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~966feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~966feeder_combout\);

-- Location: FF_X68_Y49_N1
\DataPath|Ram|s_memory~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~966feeder_combout\,
	ena => \DataPath|Ram|s_memory~4415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~966_q\);

-- Location: LCCOMB_X68_Y50_N12
\DataPath|Ram|s_memory~3048\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3048_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~966_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~806_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~806_q\,
	datad => \DataPath|Ram|s_memory~966_q\,
	combout => \DataPath|Ram|s_memory~3048_combout\);

-- Location: FF_X67_Y51_N27
\DataPath|Ram|s_memory~1286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1286_q\);

-- Location: FF_X68_Y50_N15
\DataPath|Ram|s_memory~1126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1126_q\);

-- Location: LCCOMB_X67_Y51_N26
\DataPath|Ram|s_memory~3049\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3049_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3048_combout\ & (\DataPath|Ram|s_memory~1286_q\)) # (!\DataPath|Ram|s_memory~3048_combout\ & ((\DataPath|Ram|s_memory~1126_q\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3048_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3048_combout\,
	datac => \DataPath|Ram|s_memory~1286_q\,
	datad => \DataPath|Ram|s_memory~1126_q\,
	combout => \DataPath|Ram|s_memory~3049_combout\);

-- Location: FF_X59_Y40_N3
\DataPath|Ram|s_memory~1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1106_q\);

-- Location: FF_X57_Y40_N1
\DataPath|Ram|s_memory~1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1266_q\);

-- Location: FF_X59_Y40_N5
\DataPath|Ram|s_memory~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~786_q\);

-- Location: LCCOMB_X55_Y40_N6
\DataPath|Ram|s_memory~946feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~946feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~946feeder_combout\);

-- Location: FF_X55_Y40_N7
\DataPath|Ram|s_memory~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~946feeder_combout\,
	ena => \DataPath|Ram|s_memory~4423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~946_q\);

-- Location: LCCOMB_X59_Y40_N4
\DataPath|Ram|s_memory~3050\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3050_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~946_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~786_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~786_q\,
	datad => \DataPath|Ram|s_memory~946_q\,
	combout => \DataPath|Ram|s_memory~3050_combout\);

-- Location: LCCOMB_X57_Y40_N0
\DataPath|Ram|s_memory~3051\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3051_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3050_combout\ & ((\DataPath|Ram|s_memory~1266_q\))) # (!\DataPath|Ram|s_memory~3050_combout\ & (\DataPath|Ram|s_memory~1106_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3050_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~1106_q\,
	datac => \DataPath|Ram|s_memory~1266_q\,
	datad => \DataPath|Ram|s_memory~3050_combout\,
	combout => \DataPath|Ram|s_memory~3051_combout\);

-- Location: LCCOMB_X66_Y47_N14
\DataPath|Ram|s_memory~3052\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3052_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3049_combout\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3051_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~3049_combout\,
	datac => \DataPath|Ram|s_memory~3051_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3052_combout\);

-- Location: FF_X63_Y38_N21
\DataPath|Ram|s_memory~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~796_q\);

-- Location: FF_X63_Y38_N19
\DataPath|Ram|s_memory~1116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1116_q\);

-- Location: LCCOMB_X63_Y38_N20
\DataPath|Ram|s_memory~3046\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3046_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~1116_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~796_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~796_q\,
	datad => \DataPath|Ram|s_memory~1116_q\,
	combout => \DataPath|Ram|s_memory~3046_combout\);

-- Location: FF_X63_Y37_N23
\DataPath|Ram|s_memory~1276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1276_q\);

-- Location: FF_X63_Y37_N25
\DataPath|Ram|s_memory~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~956_q\);

-- Location: LCCOMB_X63_Y37_N22
\DataPath|Ram|s_memory~3047\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3047_combout\ = (\DataPath|Ram|s_memory~3046_combout\ & (((\DataPath|Ram|s_memory~1276_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3046_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~956_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3046_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1276_q\,
	datad => \DataPath|Ram|s_memory~956_q\,
	combout => \DataPath|Ram|s_memory~3047_combout\);

-- Location: LCCOMB_X66_Y47_N24
\DataPath|Ram|s_memory~3055\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3055_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3052_combout\ & (\DataPath|Ram|s_memory~3054_combout\)) # (!\DataPath|Ram|s_memory~3052_combout\ & ((\DataPath|Ram|s_memory~3047_combout\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~3054_combout\,
	datac => \DataPath|Ram|s_memory~3052_combout\,
	datad => \DataPath|Ram|s_memory~3047_combout\,
	combout => \DataPath|Ram|s_memory~3055_combout\);

-- Location: LCCOMB_X66_Y47_N30
\DataPath|Ram|s_memory~3087\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3087_combout\ = (\DataPath|Ram|s_memory~3076_combout\ & ((\DataPath|Ram|s_memory~3086_combout\) # ((!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3076_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\ & 
-- \DataPath|Ram|s_memory~3055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3086_combout\,
	datab => \DataPath|Ram|s_memory~3076_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~3055_combout\,
	combout => \DataPath|Ram|s_memory~3087_combout\);

-- Location: FF_X59_Y46_N1
\DataPath|Ram|s_memory~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~126_q\);

-- Location: FF_X72_Y46_N3
\DataPath|Ram|s_memory~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~766_q\);

-- Location: LCCOMB_X59_Y46_N0
\DataPath|Ram|s_memory~2939\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2939_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~766_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~126_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~126_q\,
	datad => \DataPath|Ram|s_memory~766_q\,
	combout => \DataPath|Ram|s_memory~2939_combout\);

-- Location: FF_X69_Y47_N27
\DataPath|Ram|s_memory~2046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2046_q\);

-- Location: FF_X62_Y49_N11
\DataPath|Ram|s_memory~1406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1406_q\);

-- Location: LCCOMB_X69_Y47_N26
\DataPath|Ram|s_memory~2940\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2940_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2939_combout\ & (\DataPath|Ram|s_memory~2046_q\)) # (!\DataPath|Ram|s_memory~2939_combout\ & ((\DataPath|Ram|s_memory~1406_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~2939_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~2939_combout\,
	datac => \DataPath|Ram|s_memory~2046_q\,
	datad => \DataPath|Ram|s_memory~1406_q\,
	combout => \DataPath|Ram|s_memory~2940_combout\);

-- Location: FF_X56_Y46_N21
\DataPath|Ram|s_memory~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~746_q\);

-- Location: FF_X56_Y45_N21
\DataPath|Ram|s_memory~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~106_q\);

-- Location: LCCOMB_X56_Y45_N20
\DataPath|Ram|s_memory~2943\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2943_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~746_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~106_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~746_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~106_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2943_combout\);

-- Location: FF_X56_Y44_N27
\DataPath|Ram|s_memory~2026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2026_q\);

-- Location: FF_X57_Y44_N29
\DataPath|Ram|s_memory~1386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1386_q\);

-- Location: LCCOMB_X56_Y44_N26
\DataPath|Ram|s_memory~2944\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2944_combout\ = (\DataPath|Ram|s_memory~2943_combout\ & (((\DataPath|Ram|s_memory~2026_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~2943_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1386_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2943_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2026_q\,
	datad => \DataPath|Ram|s_memory~1386_q\,
	combout => \DataPath|Ram|s_memory~2944_combout\);

-- Location: FF_X63_Y42_N5
\DataPath|Ram|s_memory~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~116_q\);

-- Location: FF_X63_Y41_N1
\DataPath|Ram|s_memory~1396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1396_q\);

-- Location: LCCOMB_X63_Y42_N4
\DataPath|Ram|s_memory~2941\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2941_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1396_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~116_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~116_q\,
	datad => \DataPath|Ram|s_memory~1396_q\,
	combout => \DataPath|Ram|s_memory~2941_combout\);

-- Location: FF_X62_Y40_N17
\DataPath|Ram|s_memory~2036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2036_q\);

-- Location: FF_X63_Y42_N3
\DataPath|Ram|s_memory~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~756_q\);

-- Location: LCCOMB_X62_Y40_N16
\DataPath|Ram|s_memory~2942\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2942_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2941_combout\ & (\DataPath|Ram|s_memory~2036_q\)) # (!\DataPath|Ram|s_memory~2941_combout\ & ((\DataPath|Ram|s_memory~756_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~2941_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~2941_combout\,
	datac => \DataPath|Ram|s_memory~2036_q\,
	datad => \DataPath|Ram|s_memory~756_q\,
	combout => \DataPath|Ram|s_memory~2942_combout\);

-- Location: LCCOMB_X62_Y40_N26
\DataPath|Ram|s_memory~2945\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2945_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2942_combout\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2944_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2944_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~2942_combout\,
	combout => \DataPath|Ram|s_memory~2945_combout\);

-- Location: FF_X70_Y46_N7
\DataPath|Ram|s_memory~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~776_q\);

-- Location: FF_X73_Y42_N21
\DataPath|Ram|s_memory~2056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2056_q\);

-- Location: LCCOMB_X73_Y46_N30
\DataPath|Ram|s_memory~1416feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1416feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1416feeder_combout\);

-- Location: FF_X73_Y46_N31
\DataPath|Ram|s_memory~1416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1416feeder_combout\,
	ena => \DataPath|Ram|s_memory~4343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1416_q\);

-- Location: FF_X73_Y45_N5
\DataPath|Ram|s_memory~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~136_q\);

-- Location: LCCOMB_X73_Y45_N4
\DataPath|Ram|s_memory~2946\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2946_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1416_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~136_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1416_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~136_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2946_combout\);

-- Location: LCCOMB_X73_Y42_N20
\DataPath|Ram|s_memory~2947\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2947_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2946_combout\ & ((\DataPath|Ram|s_memory~2056_q\))) # (!\DataPath|Ram|s_memory~2946_combout\ & (\DataPath|Ram|s_memory~776_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~2946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~776_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2056_q\,
	datad => \DataPath|Ram|s_memory~2946_combout\,
	combout => \DataPath|Ram|s_memory~2947_combout\);

-- Location: LCCOMB_X62_Y40_N8
\DataPath|Ram|s_memory~2948\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2948_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2945_combout\ & ((\DataPath|Ram|s_memory~2947_combout\))) # (!\DataPath|Ram|s_memory~2945_combout\ & (\DataPath|Ram|s_memory~2940_combout\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~2945_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2940_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2945_combout\,
	datad => \DataPath|Ram|s_memory~2947_combout\,
	combout => \DataPath|Ram|s_memory~2948_combout\);

-- Location: LCCOMB_X74_Y46_N16
\DataPath|Ram|s_memory~2206feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2206feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~2206feeder_combout\);

-- Location: FF_X74_Y46_N17
\DataPath|Ram|s_memory~2206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2206feeder_combout\,
	ena => \DataPath|Ram|s_memory~4519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2206_q\);

-- Location: FF_X59_Y41_N31
\DataPath|Ram|s_memory~2186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2186_q\);

-- Location: FF_X59_Y41_N1
\DataPath|Ram|s_memory~2196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2196_q\);

-- Location: LCCOMB_X59_Y41_N30
\DataPath|Ram|s_memory~2936\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2936_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2196_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2186_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2186_q\,
	datad => \DataPath|Ram|s_memory~2196_q\,
	combout => \DataPath|Ram|s_memory~2936_combout\);

-- Location: FF_X74_Y41_N29
\DataPath|Ram|s_memory~2216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2216_q\);

-- Location: LCCOMB_X74_Y41_N28
\DataPath|Ram|s_memory~2937\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2937_combout\ = (\DataPath|Ram|s_memory~2936_combout\ & (((\DataPath|Ram|s_memory~2216_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~2936_combout\ & (\DataPath|Ram|s_memory~2206_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2206_q\,
	datab => \DataPath|Ram|s_memory~2936_combout\,
	datac => \DataPath|Ram|s_memory~2216_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2937_combout\);

-- Location: FF_X58_Y44_N25
\DataPath|Ram|s_memory~1546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1546_q\);

-- Location: LCCOMB_X62_Y48_N22
\DataPath|Ram|s_memory~1566feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1566feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1566feeder_combout\);

-- Location: FF_X62_Y48_N23
\DataPath|Ram|s_memory~1566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1566feeder_combout\,
	ena => \DataPath|Ram|s_memory~4281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1566_q\);

-- Location: LCCOMB_X58_Y44_N24
\DataPath|Ram|s_memory~2929\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2929_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~1566_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~1546_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1546_q\,
	datad => \DataPath|Ram|s_memory~1566_q\,
	combout => \DataPath|Ram|s_memory~2929_combout\);

-- Location: FF_X66_Y42_N9
\DataPath|Ram|s_memory~1576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1576_q\);

-- Location: LCCOMB_X63_Y40_N8
\DataPath|Ram|s_memory~1556feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1556feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1556feeder_combout\);

-- Location: FF_X63_Y40_N9
\DataPath|Ram|s_memory~1556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1556feeder_combout\,
	ena => \DataPath|Ram|s_memory~4291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1556_q\);

-- Location: LCCOMB_X66_Y42_N8
\DataPath|Ram|s_memory~2930\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2930_combout\ = (\DataPath|Ram|s_memory~2929_combout\ & (((\DataPath|Ram|s_memory~1576_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~2929_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~1556_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2929_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1576_q\,
	datad => \DataPath|Ram|s_memory~1556_q\,
	combout => \DataPath|Ram|s_memory~2930_combout\);

-- Location: FF_X69_Y48_N15
\DataPath|Ram|s_memory~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~926_q\);

-- Location: FF_X63_Y46_N31
\DataPath|Ram|s_memory~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~906_q\);

-- Location: LCCOMB_X63_Y44_N0
\DataPath|Ram|s_memory~916feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~916feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~916feeder_combout\);

-- Location: FF_X63_Y44_N1
\DataPath|Ram|s_memory~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~916feeder_combout\,
	ena => \DataPath|Ram|s_memory~4369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~916_q\);

-- Location: LCCOMB_X63_Y46_N30
\DataPath|Ram|s_memory~2931\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2931_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~916_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~906_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~906_q\,
	datad => \DataPath|Ram|s_memory~916_q\,
	combout => \DataPath|Ram|s_memory~2931_combout\);

-- Location: FF_X70_Y44_N23
\DataPath|Ram|s_memory~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~936_q\);

-- Location: LCCOMB_X70_Y44_N22
\DataPath|Ram|s_memory~2932\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2932_combout\ = (\DataPath|Ram|s_memory~2931_combout\ & (((\DataPath|Ram|s_memory~936_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~2931_combout\ & (\DataPath|Ram|s_memory~926_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~926_q\,
	datab => \DataPath|Ram|s_memory~2931_combout\,
	datac => \DataPath|Ram|s_memory~936_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2932_combout\);

-- Location: FF_X58_Y44_N27
\DataPath|Ram|s_memory~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~266_q\);

-- Location: FF_X61_Y44_N23
\DataPath|Ram|s_memory~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~286_q\);

-- Location: LCCOMB_X58_Y44_N26
\DataPath|Ram|s_memory~2933\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2933_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~286_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~266_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~266_q\,
	datad => \DataPath|Ram|s_memory~286_q\,
	combout => \DataPath|Ram|s_memory~2933_combout\);

-- Location: FF_X73_Y44_N21
\DataPath|Ram|s_memory~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~296_q\);

-- Location: LCCOMB_X63_Y44_N18
\DataPath|Ram|s_memory~276feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~276feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~276feeder_combout\);

-- Location: FF_X63_Y44_N19
\DataPath|Ram|s_memory~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~276feeder_combout\,
	ena => \DataPath|Ram|s_memory~4454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~276_q\);

-- Location: LCCOMB_X73_Y44_N20
\DataPath|Ram|s_memory~2934\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2934_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2933_combout\ & (\DataPath|Ram|s_memory~296_q\)) # (!\DataPath|Ram|s_memory~2933_combout\ & ((\DataPath|Ram|s_memory~276_q\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2933_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~2933_combout\,
	datac => \DataPath|Ram|s_memory~296_q\,
	datad => \DataPath|Ram|s_memory~276_q\,
	combout => \DataPath|Ram|s_memory~2934_combout\);

-- Location: LCCOMB_X62_Y40_N12
\DataPath|Ram|s_memory~2935\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2935_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2932_combout\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~2934_combout\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~2932_combout\,
	datac => \DataPath|Ram|s_memory~2934_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2935_combout\);

-- Location: LCCOMB_X62_Y40_N18
\DataPath|Ram|s_memory~2938\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2938_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2935_combout\ & (\DataPath|Ram|s_memory~2937_combout\)) # (!\DataPath|Ram|s_memory~2935_combout\ & ((\DataPath|Ram|s_memory~2930_combout\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~2935_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~2937_combout\,
	datac => \DataPath|Ram|s_memory~2930_combout\,
	datad => \DataPath|Ram|s_memory~2935_combout\,
	combout => \DataPath|Ram|s_memory~2938_combout\);

-- Location: LCCOMB_X62_Y40_N10
\DataPath|Ram|s_memory~2949\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2949_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2938_combout\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2948_combout\,
	datad => \DataPath|Ram|s_memory~2938_combout\,
	combout => \DataPath|Ram|s_memory~2949_combout\);

-- Location: FF_X67_Y40_N5
\DataPath|Ram|s_memory~2516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2516_q\);

-- Location: FF_X70_Y41_N1
\DataPath|Ram|s_memory~2536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2536_q\);

-- Location: FF_X67_Y41_N15
\DataPath|Ram|s_memory~2506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2506_q\);

-- Location: FF_X72_Y44_N13
\DataPath|Ram|s_memory~2526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2526_q\);

-- Location: LCCOMB_X67_Y41_N14
\DataPath|Ram|s_memory~2957\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2957_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~2526_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~2506_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2506_q\,
	datad => \DataPath|Ram|s_memory~2526_q\,
	combout => \DataPath|Ram|s_memory~2957_combout\);

-- Location: LCCOMB_X70_Y41_N0
\DataPath|Ram|s_memory~2958\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2958_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2957_combout\ & ((\DataPath|Ram|s_memory~2536_q\))) # (!\DataPath|Ram|s_memory~2957_combout\ & (\DataPath|Ram|s_memory~2516_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~2516_q\,
	datac => \DataPath|Ram|s_memory~2536_q\,
	datad => \DataPath|Ram|s_memory~2957_combout\,
	combout => \DataPath|Ram|s_memory~2958_combout\);

-- Location: FF_X70_Y48_N21
\DataPath|Ram|s_memory~1246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1246_q\);

-- Location: FF_X66_Y45_N23
\DataPath|Ram|s_memory~1226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1226_q\);

-- Location: LCCOMB_X66_Y45_N22
\DataPath|Ram|s_memory~2950\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2950_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1246_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1226_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1246_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1226_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~2950_combout\);

-- Location: FF_X69_Y45_N1
\DataPath|Ram|s_memory~1256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1256_q\);

-- Location: LCCOMB_X67_Y44_N0
\DataPath|Ram|s_memory~1236feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1236feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1236feeder_combout\);

-- Location: FF_X67_Y44_N1
\DataPath|Ram|s_memory~1236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1236feeder_combout\,
	ena => \DataPath|Ram|s_memory~4379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1236_q\);

-- Location: LCCOMB_X69_Y45_N0
\DataPath|Ram|s_memory~2951\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2951_combout\ = (\DataPath|Ram|s_memory~2950_combout\ & (((\DataPath|Ram|s_memory~1256_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~2950_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~1236_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2950_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1256_q\,
	datad => \DataPath|Ram|s_memory~1236_q\,
	combout => \DataPath|Ram|s_memory~2951_combout\);

-- Location: FF_X68_Y46_N9
\DataPath|Ram|s_memory~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~606_q\);

-- Location: FF_X69_Y45_N7
\DataPath|Ram|s_memory~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~616_q\);

-- Location: FF_X66_Y45_N9
\DataPath|Ram|s_memory~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~586_q\);

-- Location: LCCOMB_X67_Y44_N18
\DataPath|Ram|s_memory~596feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~596feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~596feeder_combout\);

-- Location: FF_X67_Y44_N19
\DataPath|Ram|s_memory~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~596feeder_combout\,
	ena => \DataPath|Ram|s_memory~4488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~596_q\);

-- Location: LCCOMB_X66_Y45_N8
\DataPath|Ram|s_memory~2954\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2954_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~596_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~586_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~586_q\,
	datad => \DataPath|Ram|s_memory~596_q\,
	combout => \DataPath|Ram|s_memory~2954_combout\);

-- Location: LCCOMB_X69_Y45_N6
\DataPath|Ram|s_memory~2955\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2955_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2954_combout\ & ((\DataPath|Ram|s_memory~616_q\))) # (!\DataPath|Ram|s_memory~2954_combout\ & (\DataPath|Ram|s_memory~606_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~2954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~606_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~616_q\,
	datad => \DataPath|Ram|s_memory~2954_combout\,
	combout => \DataPath|Ram|s_memory~2955_combout\);

-- Location: FF_X65_Y44_N23
\DataPath|Ram|s_memory~1866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1866_q\);

-- Location: FF_X66_Y44_N27
\DataPath|Ram|s_memory~1876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1876_q\);

-- Location: LCCOMB_X65_Y44_N22
\DataPath|Ram|s_memory~2952\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2952_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1876_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1866_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1866_q\,
	datad => \DataPath|Ram|s_memory~1876_q\,
	combout => \DataPath|Ram|s_memory~2952_combout\);

-- Location: FF_X66_Y47_N17
\DataPath|Ram|s_memory~1896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1896_q\);

-- Location: FF_X66_Y47_N7
\DataPath|Ram|s_memory~1886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1886_q\);

-- Location: LCCOMB_X66_Y47_N16
\DataPath|Ram|s_memory~2953\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2953_combout\ = (\DataPath|Ram|s_memory~2952_combout\ & (((\DataPath|Ram|s_memory~1896_q\)) # (!\DataPath|s_ramAddress[1]~2_combout\))) # (!\DataPath|Ram|s_memory~2952_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~1886_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2952_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1896_q\,
	datad => \DataPath|Ram|s_memory~1886_q\,
	combout => \DataPath|Ram|s_memory~2953_combout\);

-- Location: LCCOMB_X66_Y47_N10
\DataPath|Ram|s_memory~2956\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2956_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2953_combout\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~2955_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2955_combout\,
	datad => \DataPath|Ram|s_memory~2953_combout\,
	combout => \DataPath|Ram|s_memory~2956_combout\);

-- Location: LCCOMB_X66_Y47_N20
\DataPath|Ram|s_memory~2959\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2959_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~2956_combout\ & (\DataPath|Ram|s_memory~2958_combout\)) # (!\DataPath|Ram|s_memory~2956_combout\ & ((\DataPath|Ram|s_memory~2951_combout\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~2956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2958_combout\,
	datab => \DataPath|Ram|s_memory~2951_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~2956_combout\,
	combout => \DataPath|Ram|s_memory~2959_combout\);

-- Location: FF_X73_Y43_N5
\DataPath|Ram|s_memory~1096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1096_q\);

-- Location: FF_X72_Y45_N7
\DataPath|Ram|s_memory~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~456_q\);

-- Location: LCCOMB_X72_Y45_N6
\DataPath|Ram|s_memory~2926\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2926_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1096_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~456_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1096_q\,
	datac => \DataPath|Ram|s_memory~456_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2926_combout\);

-- Location: FF_X72_Y43_N23
\DataPath|Ram|s_memory~2376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2376_q\);

-- Location: FF_X72_Y45_N1
\DataPath|Ram|s_memory~1736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1736_q\);

-- Location: LCCOMB_X72_Y43_N22
\DataPath|Ram|s_memory~2927\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2927_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~2926_combout\ & (\DataPath|Ram|s_memory~2376_q\)) # (!\DataPath|Ram|s_memory~2926_combout\ & ((\DataPath|Ram|s_memory~1736_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~2926_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~2926_combout\,
	datac => \DataPath|Ram|s_memory~2376_q\,
	datad => \DataPath|Ram|s_memory~1736_q\,
	combout => \DataPath|Ram|s_memory~2927_combout\);

-- Location: FF_X59_Y44_N3
\DataPath|Ram|s_memory~1076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1076_q\);

-- Location: FF_X59_Y44_N29
\DataPath|Ram|s_memory~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~436_q\);

-- Location: LCCOMB_X59_Y44_N28
\DataPath|Ram|s_memory~2919\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2919_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1076_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~436_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1076_q\,
	datac => \DataPath|Ram|s_memory~436_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~2919_combout\);

-- Location: FF_X62_Y44_N15
\DataPath|Ram|s_memory~2356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2356_q\);

-- Location: LCCOMB_X62_Y39_N28
\DataPath|Ram|s_memory~1716feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1716feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1716feeder_combout\);

-- Location: FF_X62_Y39_N29
\DataPath|Ram|s_memory~1716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1716feeder_combout\,
	ena => \DataPath|Ram|s_memory~4314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1716_q\);

-- Location: LCCOMB_X62_Y44_N14
\DataPath|Ram|s_memory~2920\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2920_combout\ = (\DataPath|Ram|s_memory~2919_combout\ & (((\DataPath|Ram|s_memory~2356_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~2919_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1716_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2919_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2356_q\,
	datad => \DataPath|Ram|s_memory~1716_q\,
	combout => \DataPath|Ram|s_memory~2920_combout\);

-- Location: FF_X59_Y43_N7
\DataPath|Ram|s_memory~1066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1066_q\);

-- Location: FF_X58_Y45_N25
\DataPath|Ram|s_memory~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~426_q\);

-- Location: LCCOMB_X57_Y45_N28
\DataPath|Ram|s_memory~1706feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1706feeder_combout\ = \DataPath|Counter_1|s_counterValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(7),
	combout => \DataPath|Ram|s_memory~1706feeder_combout\);

-- Location: FF_X57_Y45_N29
\DataPath|Ram|s_memory~1706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1706feeder_combout\,
	ena => \DataPath|Ram|s_memory~4321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1706_q\);

-- Location: LCCOMB_X58_Y45_N24
\DataPath|Ram|s_memory~2923\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2923_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1706_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~426_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~426_q\,
	datad => \DataPath|Ram|s_memory~1706_q\,
	combout => \DataPath|Ram|s_memory~2923_combout\);

-- Location: FF_X57_Y43_N25
\DataPath|Ram|s_memory~2346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2346_q\);

-- Location: LCCOMB_X57_Y43_N24
\DataPath|Ram|s_memory~2924\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2924_combout\ = (\DataPath|Ram|s_memory~2923_combout\ & (((\DataPath|Ram|s_memory~2346_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~2923_combout\ & (\DataPath|Ram|s_memory~1066_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1066_q\,
	datab => \DataPath|Ram|s_memory~2923_combout\,
	datac => \DataPath|Ram|s_memory~2346_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~2924_combout\);

-- Location: FF_X63_Y47_N29
\DataPath|Ram|s_memory~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~446_q\);

-- Location: FF_X60_Y47_N27
\DataPath|Ram|s_memory~1726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1726_q\);

-- Location: LCCOMB_X63_Y47_N28
\DataPath|Ram|s_memory~2921\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2921_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1726_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~446_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~446_q\,
	datad => \DataPath|Ram|s_memory~1726_q\,
	combout => \DataPath|Ram|s_memory~2921_combout\);

-- Location: FF_X65_Y47_N11
\DataPath|Ram|s_memory~2366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2366_q\);

-- Location: FF_X65_Y47_N29
\DataPath|Ram|s_memory~1086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(7),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1086_q\);

-- Location: LCCOMB_X65_Y47_N10
\DataPath|Ram|s_memory~2922\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2922_combout\ = (\DataPath|Ram|s_memory~2921_combout\ & (((\DataPath|Ram|s_memory~2366_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~2921_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~1086_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2921_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2366_q\,
	datad => \DataPath|Ram|s_memory~1086_q\,
	combout => \DataPath|Ram|s_memory~2922_combout\);

-- Location: LCCOMB_X65_Y47_N24
\DataPath|Ram|s_memory~2925\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2925_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\) # (\DataPath|Ram|s_memory~2922_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2924_combout\ & 
-- (!\DataPath|s_ramAddress[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~2924_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~2922_combout\,
	combout => \DataPath|Ram|s_memory~2925_combout\);

-- Location: LCCOMB_X65_Y47_N14
\DataPath|Ram|s_memory~2928\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2928_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2925_combout\ & (\DataPath|Ram|s_memory~2927_combout\)) # (!\DataPath|Ram|s_memory~2925_combout\ & ((\DataPath|Ram|s_memory~2920_combout\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2925_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2927_combout\,
	datab => \DataPath|Ram|s_memory~2920_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~2925_combout\,
	combout => \DataPath|Ram|s_memory~2928_combout\);

-- Location: LCCOMB_X66_Y47_N2
\DataPath|Ram|s_memory~2960\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2960_combout\ = (\DataPath|Ram|s_memory~2949_combout\ & ((\DataPath|Ram|s_memory~2959_combout\) # ((!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~2949_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\ & 
-- \DataPath|Ram|s_memory~2928_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2949_combout\,
	datab => \DataPath|Ram|s_memory~2959_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~2928_combout\,
	combout => \DataPath|Ram|s_memory~2960_combout\);

-- Location: LCCOMB_X66_Y47_N8
\DataPath|Ram|s_memory~3088\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3088_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3045_combout\ & (\DataPath|Ram|s_memory~3087_combout\)) # (!\DataPath|Ram|s_memory~3045_combout\ & ((\DataPath|Ram|s_memory~2960_combout\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3045_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3045_combout\,
	datac => \DataPath|Ram|s_memory~3087_combout\,
	datad => \DataPath|Ram|s_memory~2960_combout\,
	combout => \DataPath|Ram|s_memory~3088_combout\);

-- Location: LCCOMB_X77_Y35_N24
\DataPath|s_data[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_data[7]~2_combout\ = (\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~3088_combout\))) # (!\ControlPath|pState.Visor~q\ & (\SW[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Visor~q\,
	datac => \SW[7]~input_o\,
	datad => \DataPath|Ram|s_memory~3088_combout\,
	combout => \DataPath|s_data[7]~2_combout\);

-- Location: FF_X59_Y49_N1
\DataPath|Ram|s_memory~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~565_q\);

-- Location: FF_X59_Y49_N7
\DataPath|Ram|s_memory~1845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1845_q\);

-- Location: LCCOMB_X59_Y49_N0
\DataPath|Ram|s_memory~3228\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3228_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1845_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~565_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~565_q\,
	datad => \DataPath|Ram|s_memory~1845_q\,
	combout => \DataPath|Ram|s_memory~3228_combout\);

-- Location: FF_X62_Y50_N29
\DataPath|Ram|s_memory~2485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2485_q\);

-- Location: FF_X62_Y50_N11
\DataPath|Ram|s_memory~1205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1205_q\);

-- Location: LCCOMB_X62_Y50_N28
\DataPath|Ram|s_memory~3229\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3229_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3228_combout\ & (\DataPath|Ram|s_memory~2485_q\)) # (!\DataPath|Ram|s_memory~3228_combout\ & ((\DataPath|Ram|s_memory~1205_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3228_combout\,
	datac => \DataPath|Ram|s_memory~2485_q\,
	datad => \DataPath|Ram|s_memory~1205_q\,
	combout => \DataPath|Ram|s_memory~3229_combout\);

-- Location: FF_X67_Y49_N23
\DataPath|Ram|s_memory~1805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1805_q\);

-- Location: FF_X67_Y49_N1
\DataPath|Ram|s_memory~2445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2445_q\);

-- Location: FF_X66_Y49_N23
\DataPath|Ram|s_memory~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~525_q\);

-- Location: FF_X66_Y49_N29
\DataPath|Ram|s_memory~1165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1165_q\);

-- Location: LCCOMB_X66_Y49_N22
\DataPath|Ram|s_memory~3230\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3230_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1165_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~525_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~525_q\,
	datad => \DataPath|Ram|s_memory~1165_q\,
	combout => \DataPath|Ram|s_memory~3230_combout\);

-- Location: LCCOMB_X67_Y49_N0
\DataPath|Ram|s_memory~3231\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3231_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3230_combout\ & ((\DataPath|Ram|s_memory~2445_q\))) # (!\DataPath|Ram|s_memory~3230_combout\ & (\DataPath|Ram|s_memory~1805_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1805_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2445_q\,
	datad => \DataPath|Ram|s_memory~3230_combout\,
	combout => \DataPath|Ram|s_memory~3231_combout\);

-- Location: LCCOMB_X66_Y48_N14
\DataPath|Ram|s_memory~3232\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3232_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3229_combout\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((!\DataPath|s_ramAddress[3]~0_combout\ & 
-- \DataPath|Ram|s_memory~3231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3229_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3231_combout\,
	combout => \DataPath|Ram|s_memory~3232_combout\);

-- Location: FF_X58_Y48_N11
\DataPath|Ram|s_memory~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~645_q\);

-- Location: FF_X58_Y48_N17
\DataPath|Ram|s_memory~1925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1925_q\);

-- Location: LCCOMB_X58_Y48_N10
\DataPath|Ram|s_memory~3233\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3233_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1925_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~645_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~645_q\,
	datad => \DataPath|Ram|s_memory~1925_q\,
	combout => \DataPath|Ram|s_memory~3233_combout\);

-- Location: FF_X67_Y48_N5
\DataPath|Ram|s_memory~2565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2565_q\);

-- Location: LCCOMB_X67_Y51_N30
\DataPath|Ram|s_memory~1285feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1285feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1285feeder_combout\);

-- Location: FF_X67_Y51_N31
\DataPath|Ram|s_memory~1285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1285feeder_combout\,
	ena => \DataPath|Ram|s_memory~4418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1285_q\);

-- Location: LCCOMB_X67_Y48_N4
\DataPath|Ram|s_memory~3234\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3234_combout\ = (\DataPath|Ram|s_memory~3233_combout\ & (((\DataPath|Ram|s_memory~2565_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3233_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~1285_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3233_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2565_q\,
	datad => \DataPath|Ram|s_memory~1285_q\,
	combout => \DataPath|Ram|s_memory~3234_combout\);

-- Location: FF_X66_Y48_N13
\DataPath|Ram|s_memory~1885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1885_q\);

-- Location: FF_X67_Y48_N19
\DataPath|Ram|s_memory~2525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2525_q\);

-- Location: FF_X68_Y48_N17
\DataPath|Ram|s_memory~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~605_q\);

-- Location: FF_X68_Y48_N11
\DataPath|Ram|s_memory~1245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1245_q\);

-- Location: LCCOMB_X68_Y48_N16
\DataPath|Ram|s_memory~3226\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3226_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1245_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~605_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~605_q\,
	datad => \DataPath|Ram|s_memory~1245_q\,
	combout => \DataPath|Ram|s_memory~3226_combout\);

-- Location: LCCOMB_X67_Y48_N18
\DataPath|Ram|s_memory~3227\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3227_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3226_combout\ & ((\DataPath|Ram|s_memory~2525_q\))) # (!\DataPath|Ram|s_memory~3226_combout\ & (\DataPath|Ram|s_memory~1885_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1885_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2525_q\,
	datad => \DataPath|Ram|s_memory~3226_combout\,
	combout => \DataPath|Ram|s_memory~3227_combout\);

-- Location: LCCOMB_X67_Y48_N2
\DataPath|Ram|s_memory~3235\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3235_combout\ = (\DataPath|Ram|s_memory~3232_combout\ & (((\DataPath|Ram|s_memory~3234_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~3232_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~3227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3232_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~3234_combout\,
	datad => \DataPath|Ram|s_memory~3227_combout\,
	combout => \DataPath|Ram|s_memory~3235_combout\);

-- Location: FF_X57_Y40_N27
\DataPath|Ram|s_memory~1265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1265_q\);

-- Location: FF_X58_Y40_N13
\DataPath|Ram|s_memory~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~625_q\);

-- Location: FF_X58_Y40_N7
\DataPath|Ram|s_memory~1905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1905_q\);

-- Location: LCCOMB_X58_Y40_N12
\DataPath|Ram|s_memory~3243\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3243_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1905_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~625_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~625_q\,
	datad => \DataPath|Ram|s_memory~1905_q\,
	combout => \DataPath|Ram|s_memory~3243_combout\);

-- Location: FF_X57_Y40_N17
\DataPath|Ram|s_memory~2545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2545_q\);

-- Location: LCCOMB_X57_Y40_N16
\DataPath|Ram|s_memory~3244\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3244_combout\ = (\DataPath|Ram|s_memory~3243_combout\ & (((\DataPath|Ram|s_memory~2545_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3243_combout\ & (\DataPath|Ram|s_memory~1265_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1265_q\,
	datab => \DataPath|Ram|s_memory~3243_combout\,
	datac => \DataPath|Ram|s_memory~2545_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3244_combout\);

-- Location: FF_X58_Y41_N13
\DataPath|Ram|s_memory~1185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1185_q\);

-- Location: FF_X58_Y41_N11
\DataPath|Ram|s_memory~2465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2465_q\);

-- Location: FF_X58_Y43_N27
\DataPath|Ram|s_memory~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~545_q\);

-- Location: FF_X58_Y43_N21
\DataPath|Ram|s_memory~1825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1825_q\);

-- Location: LCCOMB_X58_Y43_N26
\DataPath|Ram|s_memory~3238\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3238_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1825_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~545_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~545_q\,
	datad => \DataPath|Ram|s_memory~1825_q\,
	combout => \DataPath|Ram|s_memory~3238_combout\);

-- Location: LCCOMB_X58_Y41_N10
\DataPath|Ram|s_memory~3239\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3239_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3238_combout\ & ((\DataPath|Ram|s_memory~2465_q\))) # (!\DataPath|Ram|s_memory~3238_combout\ & (\DataPath|Ram|s_memory~1185_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1185_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2465_q\,
	datad => \DataPath|Ram|s_memory~3238_combout\,
	combout => \DataPath|Ram|s_memory~3239_combout\);

-- Location: FF_X66_Y41_N27
\DataPath|Ram|s_memory~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~505_q\);

-- Location: FF_X66_Y41_N29
\DataPath|Ram|s_memory~1145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1145_q\);

-- Location: LCCOMB_X66_Y41_N26
\DataPath|Ram|s_memory~3240\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3240_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1145_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~505_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~505_q\,
	datad => \DataPath|Ram|s_memory~1145_q\,
	combout => \DataPath|Ram|s_memory~3240_combout\);

-- Location: FF_X67_Y45_N17
\DataPath|Ram|s_memory~2425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2425_q\);

-- Location: FF_X67_Y45_N3
\DataPath|Ram|s_memory~1785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1785_q\);

-- Location: LCCOMB_X67_Y45_N16
\DataPath|Ram|s_memory~3241\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3241_combout\ = (\DataPath|Ram|s_memory~3240_combout\ & (((\DataPath|Ram|s_memory~2425_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~3240_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1785_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3240_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2425_q\,
	datad => \DataPath|Ram|s_memory~1785_q\,
	combout => \DataPath|Ram|s_memory~3241_combout\);

-- Location: LCCOMB_X66_Y48_N20
\DataPath|Ram|s_memory~3242\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3242_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3239_combout\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((!\DataPath|s_ramAddress[3]~0_combout\ & 
-- \DataPath|Ram|s_memory~3241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3239_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3241_combout\,
	combout => \DataPath|Ram|s_memory~3242_combout\);

-- Location: FF_X66_Y45_N19
\DataPath|Ram|s_memory~1225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1225_q\);

-- Location: FF_X66_Y45_N17
\DataPath|Ram|s_memory~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~585_q\);

-- Location: LCCOMB_X66_Y45_N16
\DataPath|Ram|s_memory~3236\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3236_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1225_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~585_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1225_q\,
	datac => \DataPath|Ram|s_memory~585_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3236_combout\);

-- Location: FF_X65_Y44_N15
\DataPath|Ram|s_memory~2505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2505_q\);

-- Location: FF_X65_Y44_N17
\DataPath|Ram|s_memory~1865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1865_q\);

-- Location: LCCOMB_X65_Y44_N14
\DataPath|Ram|s_memory~3237\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3237_combout\ = (\DataPath|Ram|s_memory~3236_combout\ & (((\DataPath|Ram|s_memory~2505_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~3236_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1865_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3236_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2505_q\,
	datad => \DataPath|Ram|s_memory~1865_q\,
	combout => \DataPath|Ram|s_memory~3237_combout\);

-- Location: LCCOMB_X66_Y48_N2
\DataPath|Ram|s_memory~3245\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3245_combout\ = (\DataPath|Ram|s_memory~3242_combout\ & ((\DataPath|Ram|s_memory~3244_combout\) # ((!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~3242_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\ & 
-- \DataPath|Ram|s_memory~3237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3244_combout\,
	datab => \DataPath|Ram|s_memory~3242_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3237_combout\,
	combout => \DataPath|Ram|s_memory~3245_combout\);

-- Location: LCCOMB_X66_Y48_N8
\DataPath|Ram|s_memory~3246\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3246_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3235_combout\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3245_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3235_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3245_combout\,
	combout => \DataPath|Ram|s_memory~3246_combout\);

-- Location: FF_X66_Y44_N13
\DataPath|Ram|s_memory~1875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1875_q\);

-- Location: FF_X67_Y44_N11
\DataPath|Ram|s_memory~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~595_q\);

-- Location: FF_X67_Y44_N21
\DataPath|Ram|s_memory~1235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1235_q\);

-- Location: LCCOMB_X67_Y44_N10
\DataPath|Ram|s_memory~3218\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3218_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1235_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~595_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~595_q\,
	datad => \DataPath|Ram|s_memory~1235_q\,
	combout => \DataPath|Ram|s_memory~3218_combout\);

-- Location: FF_X66_Y44_N11
\DataPath|Ram|s_memory~2515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2515_q\);

-- Location: LCCOMB_X66_Y44_N10
\DataPath|Ram|s_memory~3219\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3219_combout\ = (\DataPath|Ram|s_memory~3218_combout\ & (((\DataPath|Ram|s_memory~2515_q\) # (!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~3218_combout\ & (\DataPath|Ram|s_memory~1875_q\ & 
-- ((\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1875_q\,
	datab => \DataPath|Ram|s_memory~3218_combout\,
	datac => \DataPath|Ram|s_memory~2515_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3219_combout\);

-- Location: FF_X67_Y37_N11
\DataPath|Ram|s_memory~1795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1795_q\);

-- Location: FF_X67_Y37_N5
\DataPath|Ram|s_memory~2435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2435_q\);

-- Location: FF_X66_Y37_N19
\DataPath|Ram|s_memory~1155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1155_q\);

-- Location: FF_X66_Y37_N25
\DataPath|Ram|s_memory~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~515_q\);

-- Location: LCCOMB_X66_Y37_N24
\DataPath|Ram|s_memory~3220\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3220_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~1155_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~515_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1155_q\,
	datac => \DataPath|Ram|s_memory~515_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3220_combout\);

-- Location: LCCOMB_X67_Y37_N4
\DataPath|Ram|s_memory~3221\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3221_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3220_combout\ & ((\DataPath|Ram|s_memory~2435_q\))) # (!\DataPath|Ram|s_memory~3220_combout\ & (\DataPath|Ram|s_memory~1795_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1795_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2435_q\,
	datad => \DataPath|Ram|s_memory~3220_combout\,
	combout => \DataPath|Ram|s_memory~3221_combout\);

-- Location: LCCOMB_X68_Y36_N20
\DataPath|Ram|s_memory~3222\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3222_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3219_combout\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((!\DataPath|s_ramAddress[2]~1_combout\ & 
-- \DataPath|Ram|s_memory~3221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3219_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3221_combout\,
	combout => \DataPath|Ram|s_memory~3222_combout\);

-- Location: FF_X66_Y40_N31
\DataPath|Ram|s_memory~1915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1915_q\);

-- Location: FF_X66_Y40_N13
\DataPath|Ram|s_memory~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~635_q\);

-- Location: LCCOMB_X66_Y40_N12
\DataPath|Ram|s_memory~3223\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3223_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1915_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~635_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1915_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~635_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3223_combout\);

-- Location: FF_X67_Y38_N19
\DataPath|Ram|s_memory~2555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2555_q\);

-- Location: FF_X67_Y38_N29
\DataPath|Ram|s_memory~1275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1275_q\);

-- Location: LCCOMB_X67_Y38_N18
\DataPath|Ram|s_memory~3224\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3224_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3223_combout\ & (\DataPath|Ram|s_memory~2555_q\)) # (!\DataPath|Ram|s_memory~3223_combout\ & ((\DataPath|Ram|s_memory~1275_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3223_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3223_combout\,
	datac => \DataPath|Ram|s_memory~2555_q\,
	datad => \DataPath|Ram|s_memory~1275_q\,
	combout => \DataPath|Ram|s_memory~3224_combout\);

-- Location: FF_X67_Y36_N5
\DataPath|Ram|s_memory~1835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1835_q\);

-- Location: FF_X67_Y36_N3
\DataPath|Ram|s_memory~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~555_q\);

-- Location: LCCOMB_X67_Y36_N2
\DataPath|Ram|s_memory~3216\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3216_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1835_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~555_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1835_q\,
	datac => \DataPath|Ram|s_memory~555_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3216_combout\);

-- Location: FF_X68_Y36_N19
\DataPath|Ram|s_memory~2475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2475_q\);

-- Location: FF_X68_Y36_N17
\DataPath|Ram|s_memory~1195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1195_q\);

-- Location: LCCOMB_X68_Y36_N18
\DataPath|Ram|s_memory~3217\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3217_combout\ = (\DataPath|Ram|s_memory~3216_combout\ & (((\DataPath|Ram|s_memory~2475_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3216_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~1195_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3216_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2475_q\,
	datad => \DataPath|Ram|s_memory~1195_q\,
	combout => \DataPath|Ram|s_memory~3217_combout\);

-- Location: LCCOMB_X68_Y36_N22
\DataPath|Ram|s_memory~3225\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3225_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3222_combout\ & (\DataPath|Ram|s_memory~3224_combout\)) # (!\DataPath|Ram|s_memory~3222_combout\ & ((\DataPath|Ram|s_memory~3217_combout\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3222_combout\,
	datac => \DataPath|Ram|s_memory~3224_combout\,
	datad => \DataPath|Ram|s_memory~3217_combout\,
	combout => \DataPath|Ram|s_memory~3225_combout\);

-- Location: FF_X69_Y40_N5
\DataPath|Ram|s_memory~1295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1295_q\);

-- Location: FF_X69_Y40_N27
\DataPath|Ram|s_memory~2575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2575_q\);

-- Location: FF_X70_Y40_N7
\DataPath|Ram|s_memory~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~655_q\);

-- Location: FF_X70_Y40_N1
\DataPath|Ram|s_memory~1935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1935_q\);

-- Location: LCCOMB_X70_Y40_N6
\DataPath|Ram|s_memory~3254\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3254_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1935_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~655_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~655_q\,
	datad => \DataPath|Ram|s_memory~1935_q\,
	combout => \DataPath|Ram|s_memory~3254_combout\);

-- Location: LCCOMB_X69_Y40_N26
\DataPath|Ram|s_memory~3255\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3255_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3254_combout\ & ((\DataPath|Ram|s_memory~2575_q\))) # (!\DataPath|Ram|s_memory~3254_combout\ & (\DataPath|Ram|s_memory~1295_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1295_q\,
	datac => \DataPath|Ram|s_memory~2575_q\,
	datad => \DataPath|Ram|s_memory~3254_combout\,
	combout => \DataPath|Ram|s_memory~3255_combout\);

-- Location: FF_X67_Y43_N11
\DataPath|Ram|s_memory~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~575_q\);

-- Location: FF_X67_Y43_N29
\DataPath|Ram|s_memory~1855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1855_q\);

-- Location: LCCOMB_X67_Y43_N10
\DataPath|Ram|s_memory~3247\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3247_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1855_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~575_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~575_q\,
	datad => \DataPath|Ram|s_memory~1855_q\,
	combout => \DataPath|Ram|s_memory~3247_combout\);

-- Location: FF_X67_Y39_N27
\DataPath|Ram|s_memory~2495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2495_q\);

-- Location: FF_X67_Y39_N21
\DataPath|Ram|s_memory~1215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1215_q\);

-- Location: LCCOMB_X67_Y39_N26
\DataPath|Ram|s_memory~3248\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3248_combout\ = (\DataPath|Ram|s_memory~3247_combout\ & (((\DataPath|Ram|s_memory~2495_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3247_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~1215_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3247_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2495_q\,
	datad => \DataPath|Ram|s_memory~1215_q\,
	combout => \DataPath|Ram|s_memory~3248_combout\);

-- Location: FF_X69_Y41_N31
\DataPath|Ram|s_memory~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~535_q\);

-- Location: FF_X73_Y41_N21
\DataPath|Ram|s_memory~1175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1175_q\);

-- Location: LCCOMB_X69_Y41_N30
\DataPath|Ram|s_memory~3251\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3251_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1175_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~535_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~535_q\,
	datad => \DataPath|Ram|s_memory~1175_q\,
	combout => \DataPath|Ram|s_memory~3251_combout\);

-- Location: FF_X70_Y43_N21
\DataPath|Ram|s_memory~2455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2455_q\);

-- Location: LCCOMB_X70_Y43_N18
\DataPath|Ram|s_memory~1815feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1815feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1815feeder_combout\);

-- Location: FF_X70_Y43_N19
\DataPath|Ram|s_memory~1815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1815feeder_combout\,
	ena => \DataPath|Ram|s_memory~4358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1815_q\);

-- Location: LCCOMB_X70_Y43_N20
\DataPath|Ram|s_memory~3252\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3252_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3251_combout\ & (\DataPath|Ram|s_memory~2455_q\)) # (!\DataPath|Ram|s_memory~3251_combout\ & ((\DataPath|Ram|s_memory~1815_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3251_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~3251_combout\,
	datac => \DataPath|Ram|s_memory~2455_q\,
	datad => \DataPath|Ram|s_memory~1815_q\,
	combout => \DataPath|Ram|s_memory~3252_combout\);

-- Location: FF_X69_Y45_N31
\DataPath|Ram|s_memory~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~615_q\);

-- Location: FF_X69_Y45_N17
\DataPath|Ram|s_memory~1255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1255_q\);

-- Location: LCCOMB_X69_Y45_N30
\DataPath|Ram|s_memory~3249\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3249_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1255_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~615_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~615_q\,
	datad => \DataPath|Ram|s_memory~1255_q\,
	combout => \DataPath|Ram|s_memory~3249_combout\);

-- Location: FF_X69_Y44_N9
\DataPath|Ram|s_memory~2535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2535_q\);

-- Location: FF_X69_Y44_N11
\DataPath|Ram|s_memory~1895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1895_q\);

-- Location: LCCOMB_X69_Y44_N8
\DataPath|Ram|s_memory~3250\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3250_combout\ = (\DataPath|Ram|s_memory~3249_combout\ & (((\DataPath|Ram|s_memory~2535_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~3249_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1895_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3249_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2535_q\,
	datad => \DataPath|Ram|s_memory~1895_q\,
	combout => \DataPath|Ram|s_memory~3250_combout\);

-- Location: LCCOMB_X70_Y43_N6
\DataPath|Ram|s_memory~3253\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3253_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3250_combout\) # (\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3252_combout\ & 
-- ((!\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3252_combout\,
	datac => \DataPath|Ram|s_memory~3250_combout\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3253_combout\);

-- Location: LCCOMB_X70_Y36_N26
\DataPath|Ram|s_memory~3256\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3256_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3253_combout\ & (\DataPath|Ram|s_memory~3255_combout\)) # (!\DataPath|Ram|s_memory~3253_combout\ & ((\DataPath|Ram|s_memory~3248_combout\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3255_combout\,
	datab => \DataPath|Ram|s_memory~3248_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3253_combout\,
	combout => \DataPath|Ram|s_memory~3256_combout\);

-- Location: LCCOMB_X69_Y36_N6
\DataPath|Ram|s_memory~3257\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3257_combout\ = (\DataPath|Ram|s_memory~3246_combout\ & (((\DataPath|Ram|s_memory~3256_combout\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~3246_combout\ & (\DataPath|Ram|s_memory~3225_combout\ & 
-- (\DataPath|s_ramAddress[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3246_combout\,
	datab => \DataPath|Ram|s_memory~3225_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3256_combout\,
	combout => \DataPath|Ram|s_memory~3257_combout\);

-- Location: FF_X67_Y47_N11
\DataPath|Ram|s_memory~1375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1375_q\);

-- Location: FF_X67_Y47_N17
\DataPath|Ram|s_memory~1455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1455_q\);

-- Location: FF_X68_Y47_N5
\DataPath|Ram|s_memory~1335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1335_q\);

-- Location: FF_X68_Y47_N11
\DataPath|Ram|s_memory~1415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1415_q\);

-- Location: LCCOMB_X68_Y47_N4
\DataPath|Ram|s_memory~3180\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3180_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1415_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1335_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1335_q\,
	datad => \DataPath|Ram|s_memory~1415_q\,
	combout => \DataPath|Ram|s_memory~3180_combout\);

-- Location: LCCOMB_X67_Y47_N16
\DataPath|Ram|s_memory~3181\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3181_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3180_combout\ & ((\DataPath|Ram|s_memory~1455_q\))) # (!\DataPath|Ram|s_memory~3180_combout\ & (\DataPath|Ram|s_memory~1375_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1375_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1455_q\,
	datad => \DataPath|Ram|s_memory~3180_combout\,
	combout => \DataPath|Ram|s_memory~3181_combout\);

-- Location: LCCOMB_X57_Y44_N16
\DataPath|Ram|s_memory~1385feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1385feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1385feeder_combout\);

-- Location: FF_X57_Y44_N17
\DataPath|Ram|s_memory~1385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1385feeder_combout\,
	ena => \DataPath|Ram|s_memory~4338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1385_q\);

-- Location: FF_X55_Y46_N11
\DataPath|Ram|s_memory~1425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1425_q\);

-- Location: FF_X58_Y47_N25
\DataPath|Ram|s_memory~1305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1305_q\);

-- Location: FF_X58_Y47_N19
\DataPath|Ram|s_memory~1345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1345_q\);

-- Location: LCCOMB_X58_Y47_N24
\DataPath|Ram|s_memory~3177\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3177_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1345_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1305_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1305_q\,
	datad => \DataPath|Ram|s_memory~1345_q\,
	combout => \DataPath|Ram|s_memory~3177_combout\);

-- Location: LCCOMB_X55_Y46_N10
\DataPath|Ram|s_memory~3178\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3178_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3177_combout\ & ((\DataPath|Ram|s_memory~1425_q\))) # (!\DataPath|Ram|s_memory~3177_combout\ & (\DataPath|Ram|s_memory~1385_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1385_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1425_q\,
	datad => \DataPath|Ram|s_memory~3177_combout\,
	combout => \DataPath|Ram|s_memory~3178_combout\);

-- Location: FF_X63_Y41_N25
\DataPath|Ram|s_memory~1315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1315_q\);

-- Location: FF_X63_Y41_N19
\DataPath|Ram|s_memory~1395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1395_q\);

-- Location: LCCOMB_X63_Y41_N24
\DataPath|Ram|s_memory~3175\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3175_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1395_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1315_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1315_q\,
	datad => \DataPath|Ram|s_memory~1395_q\,
	combout => \DataPath|Ram|s_memory~3175_combout\);

-- Location: FF_X68_Y44_N23
\DataPath|Ram|s_memory~1435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1435_q\);

-- Location: FF_X68_Y44_N17
\DataPath|Ram|s_memory~1355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1355_q\);

-- Location: LCCOMB_X68_Y44_N22
\DataPath|Ram|s_memory~3176\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3176_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3175_combout\ & (\DataPath|Ram|s_memory~1435_q\)) # (!\DataPath|Ram|s_memory~3175_combout\ & ((\DataPath|Ram|s_memory~1355_q\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3175_combout\,
	datac => \DataPath|Ram|s_memory~1435_q\,
	datad => \DataPath|Ram|s_memory~1355_q\,
	combout => \DataPath|Ram|s_memory~3176_combout\);

-- Location: LCCOMB_X66_Y46_N4
\DataPath|Ram|s_memory~3179\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3179_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3176_combout\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3178_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3176_combout\,
	combout => \DataPath|Ram|s_memory~3179_combout\);

-- Location: FF_X62_Y49_N15
\DataPath|Ram|s_memory~1405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1405_q\);

-- Location: FF_X62_Y49_N5
\DataPath|Ram|s_memory~1445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1445_q\);

-- Location: FF_X60_Y49_N17
\DataPath|Ram|s_memory~1365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1365_q\);

-- Location: FF_X60_Y49_N11
\DataPath|Ram|s_memory~1325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1325_q\);

-- Location: LCCOMB_X60_Y49_N10
\DataPath|Ram|s_memory~3173\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3173_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1365_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~1325_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1365_q\,
	datac => \DataPath|Ram|s_memory~1325_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3173_combout\);

-- Location: LCCOMB_X62_Y49_N4
\DataPath|Ram|s_memory~3174\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3174_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3173_combout\ & ((\DataPath|Ram|s_memory~1445_q\))) # (!\DataPath|Ram|s_memory~3173_combout\ & (\DataPath|Ram|s_memory~1405_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~1405_q\,
	datac => \DataPath|Ram|s_memory~1445_q\,
	datad => \DataPath|Ram|s_memory~3173_combout\,
	combout => \DataPath|Ram|s_memory~3174_combout\);

-- Location: LCCOMB_X66_Y46_N26
\DataPath|Ram|s_memory~3182\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3182_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3179_combout\ & (\DataPath|Ram|s_memory~3181_combout\)) # (!\DataPath|Ram|s_memory~3179_combout\ & ((\DataPath|Ram|s_memory~3174_combout\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3181_combout\,
	datac => \DataPath|Ram|s_memory~3179_combout\,
	datad => \DataPath|Ram|s_memory~3174_combout\,
	combout => \DataPath|Ram|s_memory~3182_combout\);

-- Location: FF_X65_Y38_N13
\DataPath|Ram|s_memory~1995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1995_q\);

-- Location: FF_X66_Y38_N31
\DataPath|Ram|s_memory~2075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2075_q\);

-- Location: FF_X65_Y38_N11
\DataPath|Ram|s_memory~1955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1955_q\);

-- Location: LCCOMB_X74_Y38_N22
\DataPath|Ram|s_memory~2035feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2035feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~2035feeder_combout\);

-- Location: FF_X74_Y38_N23
\DataPath|Ram|s_memory~2035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2035feeder_combout\,
	ena => \DataPath|Ram|s_memory~4504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2035_q\);

-- Location: LCCOMB_X65_Y38_N10
\DataPath|Ram|s_memory~3204\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3204_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2035_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~1955_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1955_q\,
	datad => \DataPath|Ram|s_memory~2035_q\,
	combout => \DataPath|Ram|s_memory~3204_combout\);

-- Location: LCCOMB_X66_Y38_N30
\DataPath|Ram|s_memory~3205\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3205_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3204_combout\ & ((\DataPath|Ram|s_memory~2075_q\))) # (!\DataPath|Ram|s_memory~3204_combout\ & (\DataPath|Ram|s_memory~1995_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1995_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2075_q\,
	datad => \DataPath|Ram|s_memory~3204_combout\,
	combout => \DataPath|Ram|s_memory~3205_combout\);

-- Location: FF_X73_Y39_N7
\DataPath|Ram|s_memory~2015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2015_q\);

-- Location: FF_X74_Y42_N25
\DataPath|Ram|s_memory~2095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2095_q\);

-- Location: FF_X74_Y42_N3
\DataPath|Ram|s_memory~1975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1975_q\);

-- Location: FF_X73_Y42_N25
\DataPath|Ram|s_memory~2055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2055_q\);

-- Location: LCCOMB_X74_Y42_N2
\DataPath|Ram|s_memory~3211\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3211_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2055_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~1975_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1975_q\,
	datad => \DataPath|Ram|s_memory~2055_q\,
	combout => \DataPath|Ram|s_memory~3211_combout\);

-- Location: LCCOMB_X74_Y42_N24
\DataPath|Ram|s_memory~3212\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3212_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3211_combout\ & ((\DataPath|Ram|s_memory~2095_q\))) # (!\DataPath|Ram|s_memory~3211_combout\ & (\DataPath|Ram|s_memory~2015_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~2015_q\,
	datac => \DataPath|Ram|s_memory~2095_q\,
	datad => \DataPath|Ram|s_memory~3211_combout\,
	combout => \DataPath|Ram|s_memory~3212_combout\);

-- Location: FF_X59_Y42_N27
\DataPath|Ram|s_memory~1985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1985_q\);

-- Location: FF_X59_Y42_N17
\DataPath|Ram|s_memory~1945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1945_q\);

-- Location: LCCOMB_X59_Y42_N16
\DataPath|Ram|s_memory~3208\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3208_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1985_q\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1945_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1985_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1945_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3208_combout\);

-- Location: FF_X62_Y46_N25
\DataPath|Ram|s_memory~2025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2025_q\);

-- Location: FF_X62_Y46_N15
\DataPath|Ram|s_memory~2065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2065_q\);

-- Location: LCCOMB_X62_Y46_N14
\DataPath|Ram|s_memory~3209\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3209_combout\ = (\DataPath|Ram|s_memory~3208_combout\ & (((\DataPath|Ram|s_memory~2065_q\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~3208_combout\ & (\DataPath|Ram|s_memory~2025_q\ & 
-- ((\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3208_combout\,
	datab => \DataPath|Ram|s_memory~2025_q\,
	datac => \DataPath|Ram|s_memory~2065_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3209_combout\);

-- Location: FF_X66_Y50_N19
\DataPath|Ram|s_memory~1965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1965_q\);

-- Location: FF_X66_Y50_N29
\DataPath|Ram|s_memory~2005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2005_q\);

-- Location: LCCOMB_X66_Y50_N18
\DataPath|Ram|s_memory~3206\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3206_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2005_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1965_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1965_q\,
	datad => \DataPath|Ram|s_memory~2005_q\,
	combout => \DataPath|Ram|s_memory~3206_combout\);

-- Location: FF_X66_Y46_N25
\DataPath|Ram|s_memory~2085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2085_q\);

-- Location: FF_X66_Y46_N19
\DataPath|Ram|s_memory~2045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2045_q\);

-- Location: LCCOMB_X66_Y46_N24
\DataPath|Ram|s_memory~3207\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3207_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3206_combout\ & (\DataPath|Ram|s_memory~2085_q\)) # (!\DataPath|Ram|s_memory~3206_combout\ & ((\DataPath|Ram|s_memory~2045_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3206_combout\,
	datac => \DataPath|Ram|s_memory~2085_q\,
	datad => \DataPath|Ram|s_memory~2045_q\,
	combout => \DataPath|Ram|s_memory~3207_combout\);

-- Location: LCCOMB_X66_Y46_N6
\DataPath|Ram|s_memory~3210\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3210_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\) # (\DataPath|Ram|s_memory~3207_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3209_combout\ & 
-- (!\DataPath|s_ramAddress[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3209_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3207_combout\,
	combout => \DataPath|Ram|s_memory~3210_combout\);

-- Location: LCCOMB_X66_Y46_N0
\DataPath|Ram|s_memory~3213\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3213_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3210_combout\ & ((\DataPath|Ram|s_memory~3212_combout\))) # (!\DataPath|Ram|s_memory~3210_combout\ & (\DataPath|Ram|s_memory~3205_combout\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3205_combout\,
	datab => \DataPath|Ram|s_memory~3212_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3210_combout\,
	combout => \DataPath|Ram|s_memory~3213_combout\);

-- Location: FF_X59_Y46_N29
\DataPath|Ram|s_memory~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~125_q\);

-- Location: FF_X59_Y48_N9
\DataPath|Ram|s_memory~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~165_q\);

-- Location: FF_X59_Y46_N3
\DataPath|Ram|s_memory~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~45_q\);

-- Location: LCCOMB_X59_Y45_N4
\DataPath|Ram|s_memory~85feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~85feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~85feeder_combout\);

-- Location: FF_X59_Y45_N5
\DataPath|Ram|s_memory~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~85feeder_combout\,
	ena => \DataPath|Ram|s_memory~4471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~85_q\);

-- Location: LCCOMB_X59_Y46_N2
\DataPath|Ram|s_memory~3193\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3193_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~85_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~45_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~45_q\,
	datad => \DataPath|Ram|s_memory~85_q\,
	combout => \DataPath|Ram|s_memory~3193_combout\);

-- Location: LCCOMB_X59_Y48_N8
\DataPath|Ram|s_memory~3194\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3194_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3193_combout\ & ((\DataPath|Ram|s_memory~165_q\))) # (!\DataPath|Ram|s_memory~3193_combout\ & (\DataPath|Ram|s_memory~125_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~125_q\,
	datac => \DataPath|Ram|s_memory~165_q\,
	datad => \DataPath|Ram|s_memory~3193_combout\,
	combout => \DataPath|Ram|s_memory~3194_combout\);

-- Location: FF_X68_Y38_N21
\DataPath|Ram|s_memory~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~35_q\);

-- Location: FF_X63_Y42_N9
\DataPath|Ram|s_memory~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~115_q\);

-- Location: LCCOMB_X68_Y38_N20
\DataPath|Ram|s_memory~3195\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3195_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~115_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~35_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~35_q\,
	datad => \DataPath|Ram|s_memory~115_q\,
	combout => \DataPath|Ram|s_memory~3195_combout\);

-- Location: FF_X66_Y38_N17
\DataPath|Ram|s_memory~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~155_q\);

-- Location: FF_X69_Y38_N17
\DataPath|Ram|s_memory~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~75_q\);

-- Location: LCCOMB_X66_Y38_N16
\DataPath|Ram|s_memory~3196\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3196_combout\ = (\DataPath|Ram|s_memory~3195_combout\ & (((\DataPath|Ram|s_memory~155_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~3195_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~75_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3195_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~155_q\,
	datad => \DataPath|Ram|s_memory~75_q\,
	combout => \DataPath|Ram|s_memory~3196_combout\);

-- Location: LCCOMB_X56_Y45_N2
\DataPath|Ram|s_memory~105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~105feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~105feeder_combout\);

-- Location: FF_X56_Y45_N3
\DataPath|Ram|s_memory~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~105feeder_combout\,
	ena => \DataPath|Ram|s_memory~4468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~105_q\);

-- Location: FF_X55_Y46_N21
\DataPath|Ram|s_memory~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~145_q\);

-- Location: FF_X57_Y42_N15
\DataPath|Ram|s_memory~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~65_q\);

-- Location: FF_X60_Y46_N21
\DataPath|Ram|s_memory~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~25_q\);

-- Location: LCCOMB_X60_Y46_N20
\DataPath|Ram|s_memory~3197\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3197_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~65_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~25_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~65_q\,
	datac => \DataPath|Ram|s_memory~25_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3197_combout\);

-- Location: LCCOMB_X55_Y46_N20
\DataPath|Ram|s_memory~3198\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3198_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3197_combout\ & ((\DataPath|Ram|s_memory~145_q\))) # (!\DataPath|Ram|s_memory~3197_combout\ & (\DataPath|Ram|s_memory~105_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~105_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~145_q\,
	datad => \DataPath|Ram|s_memory~3197_combout\,
	combout => \DataPath|Ram|s_memory~3198_combout\);

-- Location: LCCOMB_X66_Y46_N20
\DataPath|Ram|s_memory~3199\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3199_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3196_combout\)) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3198_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3196_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3198_combout\,
	combout => \DataPath|Ram|s_memory~3199_combout\);

-- Location: FF_X69_Y42_N11
\DataPath|Ram|s_memory~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~95_q\);

-- Location: FF_X69_Y46_N23
\DataPath|Ram|s_memory~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~175_q\);

-- Location: FF_X70_Y45_N9
\DataPath|Ram|s_memory~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~135_q\);

-- Location: FF_X69_Y46_N21
\DataPath|Ram|s_memory~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~55_q\);

-- Location: LCCOMB_X69_Y46_N20
\DataPath|Ram|s_memory~3200\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3200_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~135_q\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~55_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~135_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~55_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3200_combout\);

-- Location: LCCOMB_X69_Y46_N22
\DataPath|Ram|s_memory~3201\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3201_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3200_combout\ & ((\DataPath|Ram|s_memory~175_q\))) # (!\DataPath|Ram|s_memory~3200_combout\ & (\DataPath|Ram|s_memory~95_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~95_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~175_q\,
	datad => \DataPath|Ram|s_memory~3200_combout\,
	combout => \DataPath|Ram|s_memory~3201_combout\);

-- Location: LCCOMB_X66_Y46_N14
\DataPath|Ram|s_memory~3202\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3202_combout\ = (\DataPath|Ram|s_memory~3199_combout\ & (((\DataPath|Ram|s_memory~3201_combout\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3199_combout\ & (\DataPath|Ram|s_memory~3194_combout\ & 
-- (\DataPath|s_ramAddress[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3194_combout\,
	datab => \DataPath|Ram|s_memory~3199_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3201_combout\,
	combout => \DataPath|Ram|s_memory~3202_combout\);

-- Location: LCCOMB_X70_Y46_N2
\DataPath|Ram|s_memory~775feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~775feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~775feeder_combout\);

-- Location: FF_X70_Y46_N3
\DataPath|Ram|s_memory~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~775feeder_combout\,
	ena => \DataPath|Ram|s_memory~4377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~775_q\);

-- Location: FF_X70_Y46_N29
\DataPath|Ram|s_memory~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~695_q\);

-- Location: LCCOMB_X70_Y46_N28
\DataPath|Ram|s_memory~3190\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3190_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~775_q\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~695_q\ & 
-- !\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~775_q\,
	datac => \DataPath|Ram|s_memory~695_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3190_combout\);

-- Location: FF_X70_Y42_N11
\DataPath|Ram|s_memory~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~815_q\);

-- Location: FF_X69_Y42_N25
\DataPath|Ram|s_memory~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~735_q\);

-- Location: LCCOMB_X70_Y42_N10
\DataPath|Ram|s_memory~3191\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3191_combout\ = (\DataPath|Ram|s_memory~3190_combout\ & (((\DataPath|Ram|s_memory~815_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~3190_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~735_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3190_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~815_q\,
	datad => \DataPath|Ram|s_memory~735_q\,
	combout => \DataPath|Ram|s_memory~3191_combout\);

-- Location: FF_X61_Y38_N1
\DataPath|Ram|s_memory~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~715_q\);

-- Location: FF_X68_Y38_N11
\DataPath|Ram|s_memory~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~675_q\);

-- Location: FF_X63_Y42_N11
\DataPath|Ram|s_memory~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~755_q\);

-- Location: LCCOMB_X68_Y38_N10
\DataPath|Ram|s_memory~3183\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3183_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~755_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~675_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~675_q\,
	datad => \DataPath|Ram|s_memory~755_q\,
	combout => \DataPath|Ram|s_memory~3183_combout\);

-- Location: FF_X63_Y38_N9
\DataPath|Ram|s_memory~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~795_q\);

-- Location: LCCOMB_X63_Y38_N8
\DataPath|Ram|s_memory~3184\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3184_combout\ = (\DataPath|Ram|s_memory~3183_combout\ & (((\DataPath|Ram|s_memory~795_q\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~3183_combout\ & (\DataPath|Ram|s_memory~715_q\ & 
-- ((\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~715_q\,
	datab => \DataPath|Ram|s_memory~3183_combout\,
	datac => \DataPath|Ram|s_memory~795_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3184_combout\);

-- Location: FF_X61_Y42_N11
\DataPath|Ram|s_memory~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~665_q\);

-- Location: FF_X61_Y42_N13
\DataPath|Ram|s_memory~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~705_q\);

-- Location: LCCOMB_X61_Y42_N10
\DataPath|Ram|s_memory~3187\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3187_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~705_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~665_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~665_q\,
	datad => \DataPath|Ram|s_memory~705_q\,
	combout => \DataPath|Ram|s_memory~3187_combout\);

-- Location: FF_X56_Y46_N1
\DataPath|Ram|s_memory~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~785_q\);

-- Location: FF_X56_Y46_N7
\DataPath|Ram|s_memory~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~745_q\);

-- Location: LCCOMB_X56_Y46_N0
\DataPath|Ram|s_memory~3188\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3188_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3187_combout\ & (\DataPath|Ram|s_memory~785_q\)) # (!\DataPath|Ram|s_memory~3187_combout\ & ((\DataPath|Ram|s_memory~745_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3187_combout\,
	datac => \DataPath|Ram|s_memory~785_q\,
	datad => \DataPath|Ram|s_memory~745_q\,
	combout => \DataPath|Ram|s_memory~3188_combout\);

-- Location: FF_X72_Y46_N19
\DataPath|Ram|s_memory~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~765_q\);

-- Location: FF_X72_Y46_N1
\DataPath|Ram|s_memory~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~805_q\);

-- Location: LCCOMB_X72_Y50_N18
\DataPath|Ram|s_memory~725feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~725feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~725feeder_combout\);

-- Location: FF_X72_Y50_N19
\DataPath|Ram|s_memory~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~725feeder_combout\,
	ena => \DataPath|Ram|s_memory~4389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~725_q\);

-- Location: FF_X72_Y50_N29
\DataPath|Ram|s_memory~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~685_q\);

-- Location: LCCOMB_X72_Y50_N28
\DataPath|Ram|s_memory~3185\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3185_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~725_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~685_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~725_q\,
	datac => \DataPath|Ram|s_memory~685_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3185_combout\);

-- Location: LCCOMB_X72_Y46_N0
\DataPath|Ram|s_memory~3186\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3186_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3185_combout\ & ((\DataPath|Ram|s_memory~805_q\))) # (!\DataPath|Ram|s_memory~3185_combout\ & (\DataPath|Ram|s_memory~765_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~765_q\,
	datac => \DataPath|Ram|s_memory~805_q\,
	datad => \DataPath|Ram|s_memory~3185_combout\,
	combout => \DataPath|Ram|s_memory~3186_combout\);

-- Location: LCCOMB_X66_Y46_N16
\DataPath|Ram|s_memory~3189\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3189_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\) # (\DataPath|Ram|s_memory~3186_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3188_combout\ & 
-- (!\DataPath|s_ramAddress[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3188_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3186_combout\,
	combout => \DataPath|Ram|s_memory~3189_combout\);

-- Location: LCCOMB_X66_Y46_N22
\DataPath|Ram|s_memory~3192\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3192_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3189_combout\ & (\DataPath|Ram|s_memory~3191_combout\)) # (!\DataPath|Ram|s_memory~3189_combout\ & ((\DataPath|Ram|s_memory~3184_combout\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3191_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~3184_combout\,
	datad => \DataPath|Ram|s_memory~3189_combout\,
	combout => \DataPath|Ram|s_memory~3192_combout\);

-- Location: LCCOMB_X66_Y46_N8
\DataPath|Ram|s_memory~3203\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3203_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3192_combout\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~3202_combout\,
	datac => \DataPath|Ram|s_memory~3192_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3203_combout\);

-- Location: LCCOMB_X66_Y46_N30
\DataPath|Ram|s_memory~3214\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3214_combout\ = (\DataPath|Ram|s_memory~3203_combout\ & (((\DataPath|Ram|s_memory~3213_combout\) # (!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~3203_combout\ & (\DataPath|Ram|s_memory~3182_combout\ & 
-- ((\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3182_combout\,
	datab => \DataPath|Ram|s_memory~3213_combout\,
	datac => \DataPath|Ram|s_memory~3203_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3214_combout\);

-- Location: LCCOMB_X65_Y42_N16
\DataPath|Ram|s_memory~1615feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1615feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1615feeder_combout\);

-- Location: FF_X65_Y42_N17
\DataPath|Ram|s_memory~1615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1615feeder_combout\,
	ena => \DataPath|Ram|s_memory~4311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1615_q\);

-- Location: FF_X72_Y40_N5
\DataPath|Ram|s_memory~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~335_q\);

-- Location: LCCOMB_X72_Y40_N4
\DataPath|Ram|s_memory~3169\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3169_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1615_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~335_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1615_q\,
	datac => \DataPath|Ram|s_memory~335_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3169_combout\);

-- Location: FF_X74_Y40_N5
\DataPath|Ram|s_memory~2255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2255_q\);

-- Location: FF_X75_Y44_N25
\DataPath|Ram|s_memory~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~975_q\);

-- Location: LCCOMB_X74_Y40_N4
\DataPath|Ram|s_memory~3170\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3170_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3169_combout\ & (\DataPath|Ram|s_memory~2255_q\)) # (!\DataPath|Ram|s_memory~3169_combout\ & ((\DataPath|Ram|s_memory~975_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3169_combout\,
	datac => \DataPath|Ram|s_memory~2255_q\,
	datad => \DataPath|Ram|s_memory~975_q\,
	combout => \DataPath|Ram|s_memory~3170_combout\);

-- Location: FF_X74_Y39_N3
\DataPath|Ram|s_memory~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~895_q\);

-- Location: FF_X73_Y40_N19
\DataPath|Ram|s_memory~2175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2175_q\);

-- Location: FF_X66_Y39_N27
\DataPath|Ram|s_memory~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~255_q\);

-- Location: FF_X67_Y42_N19
\DataPath|Ram|s_memory~1535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1535_q\);

-- Location: LCCOMB_X66_Y39_N26
\DataPath|Ram|s_memory~3162\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3162_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1535_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~255_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~255_q\,
	datad => \DataPath|Ram|s_memory~1535_q\,
	combout => \DataPath|Ram|s_memory~3162_combout\);

-- Location: LCCOMB_X73_Y40_N18
\DataPath|Ram|s_memory~3163\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3163_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3162_combout\ & ((\DataPath|Ram|s_memory~2175_q\))) # (!\DataPath|Ram|s_memory~3162_combout\ & (\DataPath|Ram|s_memory~895_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~895_q\,
	datac => \DataPath|Ram|s_memory~2175_q\,
	datad => \DataPath|Ram|s_memory~3162_combout\,
	combout => \DataPath|Ram|s_memory~3163_combout\);

-- Location: FF_X67_Y42_N25
\DataPath|Ram|s_memory~1575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1575_q\);

-- Location: FF_X74_Y44_N17
\DataPath|Ram|s_memory~2215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2215_q\);

-- Location: LCCOMB_X70_Y44_N24
\DataPath|Ram|s_memory~935feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~935feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~935feeder_combout\);

-- Location: FF_X70_Y44_N25
\DataPath|Ram|s_memory~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~935feeder_combout\,
	ena => \DataPath|Ram|s_memory~4372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~935_q\);

-- Location: FF_X73_Y44_N25
\DataPath|Ram|s_memory~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~295_q\);

-- Location: LCCOMB_X73_Y44_N24
\DataPath|Ram|s_memory~3164\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3164_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~935_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~295_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~935_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~295_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3164_combout\);

-- Location: LCCOMB_X74_Y44_N16
\DataPath|Ram|s_memory~3165\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3165_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3164_combout\ & ((\DataPath|Ram|s_memory~2215_q\))) # (!\DataPath|Ram|s_memory~3164_combout\ & (\DataPath|Ram|s_memory~1575_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1575_q\,
	datac => \DataPath|Ram|s_memory~2215_q\,
	datad => \DataPath|Ram|s_memory~3164_combout\,
	combout => \DataPath|Ram|s_memory~3165_combout\);

-- Location: FF_X75_Y42_N29
\DataPath|Ram|s_memory~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~855_q\);

-- Location: FF_X75_Y42_N19
\DataPath|Ram|s_memory~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~215_q\);

-- Location: LCCOMB_X75_Y42_N18
\DataPath|Ram|s_memory~3166\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3166_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~855_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~215_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~855_q\,
	datac => \DataPath|Ram|s_memory~215_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3166_combout\);

-- Location: FF_X69_Y41_N25
\DataPath|Ram|s_memory~1495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1495_q\);

-- Location: FF_X74_Y41_N17
\DataPath|Ram|s_memory~2135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2135_q\);

-- Location: LCCOMB_X74_Y41_N16
\DataPath|Ram|s_memory~3167\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3167_combout\ = (\DataPath|Ram|s_memory~3166_combout\ & (((\DataPath|Ram|s_memory~2135_q\) # (!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~3166_combout\ & (\DataPath|Ram|s_memory~1495_q\ & 
-- ((\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3166_combout\,
	datab => \DataPath|Ram|s_memory~1495_q\,
	datac => \DataPath|Ram|s_memory~2135_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3167_combout\);

-- Location: LCCOMB_X74_Y44_N18
\DataPath|Ram|s_memory~3168\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3168_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3165_combout\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3167_combout\ & 
-- !\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3165_combout\,
	datac => \DataPath|Ram|s_memory~3167_combout\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3168_combout\);

-- Location: LCCOMB_X73_Y40_N12
\DataPath|Ram|s_memory~3171\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3171_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3168_combout\ & (\DataPath|Ram|s_memory~3170_combout\)) # (!\DataPath|Ram|s_memory~3168_combout\ & ((\DataPath|Ram|s_memory~3163_combout\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3170_combout\,
	datab => \DataPath|Ram|s_memory~3163_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3168_combout\,
	combout => \DataPath|Ram|s_memory~3171_combout\);

-- Location: FF_X58_Y44_N7
\DataPath|Ram|s_memory~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~265_q\);

-- Location: FF_X59_Y37_N15
\DataPath|Ram|s_memory~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~305_q\);

-- Location: FF_X59_Y37_N17
\DataPath|Ram|s_memory~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~225_q\);

-- Location: FF_X60_Y37_N29
\DataPath|Ram|s_memory~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~185_q\);

-- Location: LCCOMB_X60_Y37_N28
\DataPath|Ram|s_memory~3155\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3155_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~225_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~185_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~225_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~185_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3155_combout\);

-- Location: LCCOMB_X59_Y37_N14
\DataPath|Ram|s_memory~3156\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3156_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3155_combout\ & ((\DataPath|Ram|s_memory~305_q\))) # (!\DataPath|Ram|s_memory~3155_combout\ & (\DataPath|Ram|s_memory~265_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~265_q\,
	datac => \DataPath|Ram|s_memory~305_q\,
	datad => \DataPath|Ram|s_memory~3155_combout\,
	combout => \DataPath|Ram|s_memory~3156_combout\);

-- Location: FF_X63_Y43_N23
\DataPath|Ram|s_memory~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~825_q\);

-- Location: LCCOMB_X63_Y46_N16
\DataPath|Ram|s_memory~905feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~905feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~905feeder_combout\);

-- Location: FF_X63_Y46_N17
\DataPath|Ram|s_memory~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~905feeder_combout\,
	ena => \DataPath|Ram|s_memory~4371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~905_q\);

-- Location: LCCOMB_X63_Y43_N22
\DataPath|Ram|s_memory~3153\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3153_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~905_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~825_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~825_q\,
	datad => \DataPath|Ram|s_memory~905_q\,
	combout => \DataPath|Ram|s_memory~3153_combout\);

-- Location: FF_X55_Y40_N13
\DataPath|Ram|s_memory~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~945_q\);

-- Location: FF_X55_Y39_N1
\DataPath|Ram|s_memory~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~865_q\);

-- Location: LCCOMB_X55_Y40_N12
\DataPath|Ram|s_memory~3154\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3154_combout\ = (\DataPath|Ram|s_memory~3153_combout\ & (((\DataPath|Ram|s_memory~945_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~3153_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~865_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3153_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~945_q\,
	datad => \DataPath|Ram|s_memory~865_q\,
	combout => \DataPath|Ram|s_memory~3154_combout\);

-- Location: LCCOMB_X55_Y40_N14
\DataPath|Ram|s_memory~3157\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3157_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\) # (\DataPath|Ram|s_memory~3154_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3156_combout\ & 
-- (!\DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3156_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3154_combout\,
	combout => \DataPath|Ram|s_memory~3157_combout\);

-- Location: FF_X56_Y40_N1
\DataPath|Ram|s_memory~2145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2145_q\);

-- Location: FF_X55_Y41_N19
\DataPath|Ram|s_memory~2225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2225_q\);

-- Location: FF_X60_Y41_N25
\DataPath|Ram|s_memory~2105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2105_q\);

-- Location: LCCOMB_X59_Y41_N24
\DataPath|Ram|s_memory~2185feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2185feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~2185feeder_combout\);

-- Location: FF_X59_Y41_N25
\DataPath|Ram|s_memory~2185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2185feeder_combout\,
	ena => \DataPath|Ram|s_memory~4541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2185_q\);

-- Location: LCCOMB_X60_Y41_N24
\DataPath|Ram|s_memory~3158\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3158_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2185_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2105_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2105_q\,
	datad => \DataPath|Ram|s_memory~2185_q\,
	combout => \DataPath|Ram|s_memory~3158_combout\);

-- Location: LCCOMB_X55_Y41_N18
\DataPath|Ram|s_memory~3159\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3159_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3158_combout\ & ((\DataPath|Ram|s_memory~2225_q\))) # (!\DataPath|Ram|s_memory~3158_combout\ & (\DataPath|Ram|s_memory~2145_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2145_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2225_q\,
	datad => \DataPath|Ram|s_memory~3158_combout\,
	combout => \DataPath|Ram|s_memory~3159_combout\);

-- Location: FF_X58_Y44_N29
\DataPath|Ram|s_memory~1545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1545_q\);

-- Location: FF_X55_Y41_N13
\DataPath|Ram|s_memory~1585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1585_q\);

-- Location: FF_X56_Y41_N19
\DataPath|Ram|s_memory~1465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1465_q\);

-- Location: LCCOMB_X57_Y39_N16
\DataPath|Ram|s_memory~1505feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1505feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1505feeder_combout\);

-- Location: FF_X57_Y39_N17
\DataPath|Ram|s_memory~1505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1505feeder_combout\,
	ena => \DataPath|Ram|s_memory~4299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1505_q\);

-- Location: LCCOMB_X56_Y41_N18
\DataPath|Ram|s_memory~3151\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3151_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1505_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1465_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1465_q\,
	datad => \DataPath|Ram|s_memory~1505_q\,
	combout => \DataPath|Ram|s_memory~3151_combout\);

-- Location: LCCOMB_X55_Y41_N12
\DataPath|Ram|s_memory~3152\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3152_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3151_combout\ & ((\DataPath|Ram|s_memory~1585_q\))) # (!\DataPath|Ram|s_memory~3151_combout\ & (\DataPath|Ram|s_memory~1545_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1545_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1585_q\,
	datad => \DataPath|Ram|s_memory~3151_combout\,
	combout => \DataPath|Ram|s_memory~3152_combout\);

-- Location: LCCOMB_X55_Y41_N4
\DataPath|Ram|s_memory~3160\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3160_combout\ = (\DataPath|Ram|s_memory~3157_combout\ & ((\DataPath|Ram|s_memory~3159_combout\) # ((!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~3157_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\ & 
-- \DataPath|Ram|s_memory~3152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3157_combout\,
	datab => \DataPath|Ram|s_memory~3159_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3152_combout\,
	combout => \DataPath|Ram|s_memory~3160_combout\);

-- Location: LCCOMB_X62_Y41_N30
\DataPath|Ram|s_memory~835feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~835feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~835feeder_combout\);

-- Location: FF_X62_Y41_N31
\DataPath|Ram|s_memory~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~835feeder_combout\,
	ena => \DataPath|Ram|s_memory~4403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~835_q\);

-- Location: FF_X61_Y37_N3
\DataPath|Ram|s_memory~2115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2115_q\);

-- Location: LCCOMB_X58_Y37_N4
\DataPath|Ram|s_memory~1475feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1475feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1475feeder_combout\);

-- Location: FF_X58_Y37_N5
\DataPath|Ram|s_memory~1475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1475feeder_combout\,
	ena => \DataPath|Ram|s_memory~4293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1475_q\);

-- Location: FF_X60_Y37_N15
\DataPath|Ram|s_memory~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~195_q\);

-- Location: LCCOMB_X60_Y37_N14
\DataPath|Ram|s_memory~3145\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3145_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1475_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~195_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1475_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~195_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3145_combout\);

-- Location: LCCOMB_X61_Y37_N2
\DataPath|Ram|s_memory~3146\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3146_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3145_combout\ & ((\DataPath|Ram|s_memory~2115_q\))) # (!\DataPath|Ram|s_memory~3145_combout\ & (\DataPath|Ram|s_memory~835_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~835_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2115_q\,
	datad => \DataPath|Ram|s_memory~3145_combout\,
	combout => \DataPath|Ram|s_memory~3146_combout\);

-- Location: FF_X65_Y36_N9
\DataPath|Ram|s_memory~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~235_q\);

-- Location: FF_X69_Y36_N29
\DataPath|Ram|s_memory~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~875_q\);

-- Location: LCCOMB_X65_Y36_N8
\DataPath|Ram|s_memory~3143\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3143_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~875_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~235_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~235_q\,
	datad => \DataPath|Ram|s_memory~875_q\,
	combout => \DataPath|Ram|s_memory~3143_combout\);

-- Location: FF_X63_Y36_N25
\DataPath|Ram|s_memory~2155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2155_q\);

-- Location: FF_X65_Y36_N27
\DataPath|Ram|s_memory~1515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1515_q\);

-- Location: LCCOMB_X63_Y36_N24
\DataPath|Ram|s_memory~3144\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3144_combout\ = (\DataPath|Ram|s_memory~3143_combout\ & (((\DataPath|Ram|s_memory~2155_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~3143_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1515_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3143_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2155_q\,
	datad => \DataPath|Ram|s_memory~1515_q\,
	combout => \DataPath|Ram|s_memory~3144_combout\);

-- Location: LCCOMB_X61_Y37_N16
\DataPath|Ram|s_memory~3147\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3147_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3144_combout\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3146_combout\,
	datac => \DataPath|Ram|s_memory~3144_combout\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3147_combout\);

-- Location: FF_X63_Y44_N5
\DataPath|Ram|s_memory~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~915_q\);

-- Location: FF_X63_Y40_N5
\DataPath|Ram|s_memory~2195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2195_q\);

-- Location: FF_X63_Y40_N19
\DataPath|Ram|s_memory~1555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1555_q\);

-- Location: FF_X63_Y44_N11
\DataPath|Ram|s_memory~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~275_q\);

-- Location: LCCOMB_X63_Y44_N10
\DataPath|Ram|s_memory~3141\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3141_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1555_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~275_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1555_q\,
	datac => \DataPath|Ram|s_memory~275_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3141_combout\);

-- Location: LCCOMB_X63_Y40_N4
\DataPath|Ram|s_memory~3142\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3142_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3141_combout\ & ((\DataPath|Ram|s_memory~2195_q\))) # (!\DataPath|Ram|s_memory~3141_combout\ & (\DataPath|Ram|s_memory~915_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~915_q\,
	datac => \DataPath|Ram|s_memory~2195_q\,
	datad => \DataPath|Ram|s_memory~3141_combout\,
	combout => \DataPath|Ram|s_memory~3142_combout\);

-- Location: LCCOMB_X63_Y37_N20
\DataPath|Ram|s_memory~955feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~955feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~955feeder_combout\);

-- Location: FF_X63_Y37_N21
\DataPath|Ram|s_memory~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~955feeder_combout\,
	ena => \DataPath|Ram|s_memory~4420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~955_q\);

-- Location: FF_X62_Y37_N19
\DataPath|Ram|s_memory~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~315_q\);

-- Location: LCCOMB_X62_Y37_N18
\DataPath|Ram|s_memory~3148\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3148_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~955_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~315_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~955_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~315_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3148_combout\);

-- Location: FF_X65_Y37_N25
\DataPath|Ram|s_memory~2235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2235_q\);

-- Location: LCCOMB_X62_Y37_N24
\DataPath|Ram|s_memory~1595feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1595feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1595feeder_combout\);

-- Location: FF_X62_Y37_N25
\DataPath|Ram|s_memory~1595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1595feeder_combout\,
	ena => \DataPath|Ram|s_memory~4295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1595_q\);

-- Location: LCCOMB_X65_Y37_N24
\DataPath|Ram|s_memory~3149\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3149_combout\ = (\DataPath|Ram|s_memory~3148_combout\ & (((\DataPath|Ram|s_memory~2235_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~3148_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1595_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3148_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2235_q\,
	datad => \DataPath|Ram|s_memory~1595_q\,
	combout => \DataPath|Ram|s_memory~3149_combout\);

-- Location: LCCOMB_X63_Y37_N26
\DataPath|Ram|s_memory~3150\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3150_combout\ = (\DataPath|Ram|s_memory~3147_combout\ & (((\DataPath|Ram|s_memory~3149_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~3147_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~3142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3147_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~3142_combout\,
	datad => \DataPath|Ram|s_memory~3149_combout\,
	combout => \DataPath|Ram|s_memory~3150_combout\);

-- Location: LCCOMB_X62_Y45_N4
\DataPath|Ram|s_memory~3161\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3161_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3150_combout\) # (\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3160_combout\ & 
-- ((!\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3160_combout\,
	datab => \DataPath|Ram|s_memory~3150_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3161_combout\);

-- Location: FF_X60_Y44_N1
\DataPath|Ram|s_memory~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~205_q\);

-- Location: LCCOMB_X61_Y44_N24
\DataPath|Ram|s_memory~285feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~285feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~285feeder_combout\);

-- Location: FF_X61_Y44_N25
\DataPath|Ram|s_memory~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~285feeder_combout\,
	ena => \DataPath|Ram|s_memory~4453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~285_q\);

-- Location: LCCOMB_X60_Y44_N0
\DataPath|Ram|s_memory~3135\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3135_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~285_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~205_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~205_q\,
	datad => \DataPath|Ram|s_memory~285_q\,
	combout => \DataPath|Ram|s_memory~3135_combout\);

-- Location: FF_X61_Y49_N5
\DataPath|Ram|s_memory~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~325_q\);

-- Location: LCCOMB_X58_Y49_N12
\DataPath|Ram|s_memory~245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~245feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~245feeder_combout\);

-- Location: FF_X58_Y49_N13
\DataPath|Ram|s_memory~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~245feeder_combout\,
	ena => \DataPath|Ram|s_memory~4450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~245_q\);

-- Location: LCCOMB_X61_Y49_N4
\DataPath|Ram|s_memory~3136\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3136_combout\ = (\DataPath|Ram|s_memory~3135_combout\ & (((\DataPath|Ram|s_memory~325_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~3135_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~245_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3135_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~325_q\,
	datad => \DataPath|Ram|s_memory~245_q\,
	combout => \DataPath|Ram|s_memory~3136_combout\);

-- Location: LCCOMB_X58_Y49_N6
\DataPath|Ram|s_memory~1525feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1525feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1525feeder_combout\);

-- Location: FF_X58_Y49_N7
\DataPath|Ram|s_memory~1525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1525feeder_combout\,
	ena => \DataPath|Ram|s_memory~4283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1525_q\);

-- Location: FF_X61_Y49_N3
\DataPath|Ram|s_memory~1605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1605_q\);

-- Location: FF_X61_Y48_N11
\DataPath|Ram|s_memory~1485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1485_q\);

-- Location: LCCOMB_X62_Y48_N26
\DataPath|Ram|s_memory~1565feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1565feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1565feeder_combout\);

-- Location: FF_X62_Y48_N27
\DataPath|Ram|s_memory~1565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1565feeder_combout\,
	ena => \DataPath|Ram|s_memory~4281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1565_q\);

-- Location: LCCOMB_X61_Y48_N10
\DataPath|Ram|s_memory~3133\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3133_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1565_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1485_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1485_q\,
	datad => \DataPath|Ram|s_memory~1565_q\,
	combout => \DataPath|Ram|s_memory~3133_combout\);

-- Location: LCCOMB_X61_Y49_N2
\DataPath|Ram|s_memory~3134\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3134_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3133_combout\ & ((\DataPath|Ram|s_memory~1605_q\))) # (!\DataPath|Ram|s_memory~3133_combout\ & (\DataPath|Ram|s_memory~1525_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1525_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1605_q\,
	datad => \DataPath|Ram|s_memory~3133_combout\,
	combout => \DataPath|Ram|s_memory~3134_combout\);

-- Location: LCCOMB_X61_Y49_N26
\DataPath|Ram|s_memory~3137\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3137_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~3134_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~3136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~3136_combout\,
	datad => \DataPath|Ram|s_memory~3134_combout\,
	combout => \DataPath|Ram|s_memory~3137_combout\);

-- Location: FF_X67_Y52_N27
\DataPath|Ram|s_memory~2205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2205_q\);

-- Location: FF_X66_Y52_N19
\DataPath|Ram|s_memory~2245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2245_q\);

-- Location: LCCOMB_X63_Y52_N14
\DataPath|Ram|s_memory~2165feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2165feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~2165feeder_combout\);

-- Location: FF_X63_Y52_N15
\DataPath|Ram|s_memory~2165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2165feeder_combout\,
	ena => \DataPath|Ram|s_memory~4520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2165_q\);

-- Location: FF_X65_Y52_N15
\DataPath|Ram|s_memory~2125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2125_q\);

-- Location: LCCOMB_X65_Y52_N14
\DataPath|Ram|s_memory~3138\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3138_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2165_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2125_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2165_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2125_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3138_combout\);

-- Location: LCCOMB_X66_Y52_N18
\DataPath|Ram|s_memory~3139\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3139_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3138_combout\ & ((\DataPath|Ram|s_memory~2245_q\))) # (!\DataPath|Ram|s_memory~3138_combout\ & (\DataPath|Ram|s_memory~2205_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2205_q\,
	datac => \DataPath|Ram|s_memory~2245_q\,
	datad => \DataPath|Ram|s_memory~3138_combout\,
	combout => \DataPath|Ram|s_memory~3139_combout\);

-- Location: FF_X65_Y49_N29
\DataPath|Ram|s_memory~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~845_q\);

-- Location: FF_X61_Y50_N9
\DataPath|Ram|s_memory~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~885_q\);

-- Location: LCCOMB_X65_Y49_N28
\DataPath|Ram|s_memory~3131\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3131_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~885_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~845_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~845_q\,
	datad => \DataPath|Ram|s_memory~885_q\,
	combout => \DataPath|Ram|s_memory~3131_combout\);

-- Location: FF_X68_Y49_N3
\DataPath|Ram|s_memory~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~965_q\);

-- Location: FF_X69_Y48_N1
\DataPath|Ram|s_memory~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~925_q\);

-- Location: LCCOMB_X68_Y49_N2
\DataPath|Ram|s_memory~3132\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3132_combout\ = (\DataPath|Ram|s_memory~3131_combout\ & (((\DataPath|Ram|s_memory~965_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~3131_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~925_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3131_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~965_q\,
	datad => \DataPath|Ram|s_memory~925_q\,
	combout => \DataPath|Ram|s_memory~3132_combout\);

-- Location: LCCOMB_X66_Y46_N28
\DataPath|Ram|s_memory~3140\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3140_combout\ = (\DataPath|Ram|s_memory~3137_combout\ & (((\DataPath|Ram|s_memory~3139_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3137_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~3132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3137_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~3139_combout\,
	datad => \DataPath|Ram|s_memory~3132_combout\,
	combout => \DataPath|Ram|s_memory~3140_combout\);

-- Location: LCCOMB_X66_Y46_N10
\DataPath|Ram|s_memory~3172\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3172_combout\ = (\DataPath|Ram|s_memory~3161_combout\ & ((\DataPath|Ram|s_memory~3171_combout\) # ((!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3161_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\ & 
-- \DataPath|Ram|s_memory~3140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3171_combout\,
	datab => \DataPath|Ram|s_memory~3161_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3140_combout\,
	combout => \DataPath|Ram|s_memory~3172_combout\);

-- Location: LCCOMB_X66_Y46_N12
\DataPath|Ram|s_memory~3215\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3215_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~3172_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~3214_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~3214_combout\,
	datad => \DataPath|Ram|s_memory~3172_combout\,
	combout => \DataPath|Ram|s_memory~3215_combout\);

-- Location: FF_X66_Y43_N31
\DataPath|Ram|s_memory~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~985_q\);

-- Location: FF_X59_Y43_N9
\DataPath|Ram|s_memory~1065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1065_q\);

-- Location: LCCOMB_X66_Y43_N30
\DataPath|Ram|s_memory~3093\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3093_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1065_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~985_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~985_q\,
	datad => \DataPath|Ram|s_memory~1065_q\,
	combout => \DataPath|Ram|s_memory~3093_combout\);

-- Location: FF_X59_Y40_N15
\DataPath|Ram|s_memory~1105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1105_q\);

-- Location: FF_X56_Y39_N1
\DataPath|Ram|s_memory~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1025_q\);

-- Location: LCCOMB_X59_Y40_N14
\DataPath|Ram|s_memory~3094\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3094_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3093_combout\ & (\DataPath|Ram|s_memory~1105_q\)) # (!\DataPath|Ram|s_memory~3093_combout\ & ((\DataPath|Ram|s_memory~1025_q\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3093_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3093_combout\,
	datac => \DataPath|Ram|s_memory~1105_q\,
	datad => \DataPath|Ram|s_memory~1025_q\,
	combout => \DataPath|Ram|s_memory~3094_combout\);

-- Location: LCCOMB_X59_Y44_N26
\DataPath|Ram|s_memory~1075feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1075feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1075feeder_combout\);

-- Location: FF_X59_Y44_N27
\DataPath|Ram|s_memory~1075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1075feeder_combout\,
	ena => \DataPath|Ram|s_memory~4365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1075_q\);

-- Location: FF_X63_Y38_N27
\DataPath|Ram|s_memory~1115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1115_q\);

-- Location: FF_X62_Y38_N9
\DataPath|Ram|s_memory~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1035_q\);

-- Location: FF_X62_Y38_N15
\DataPath|Ram|s_memory~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~995_q\);

-- Location: LCCOMB_X62_Y38_N14
\DataPath|Ram|s_memory~3091\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3091_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1035_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~995_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1035_q\,
	datac => \DataPath|Ram|s_memory~995_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3091_combout\);

-- Location: LCCOMB_X63_Y38_N26
\DataPath|Ram|s_memory~3092\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3092_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3091_combout\ & ((\DataPath|Ram|s_memory~1115_q\))) # (!\DataPath|Ram|s_memory~3091_combout\ & (\DataPath|Ram|s_memory~1075_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~1075_q\,
	datac => \DataPath|Ram|s_memory~1115_q\,
	datad => \DataPath|Ram|s_memory~3091_combout\,
	combout => \DataPath|Ram|s_memory~3092_combout\);

-- Location: LCCOMB_X79_Y36_N10
\DataPath|Ram|s_memory~3095\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3095_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3092_combout\) # (\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3094_combout\ & 
-- ((!\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3094_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~3092_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3095_combout\);

-- Location: FF_X73_Y43_N15
\DataPath|Ram|s_memory~1095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1095_q\);

-- Location: FF_X76_Y43_N5
\DataPath|Ram|s_memory~1135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1135_q\);

-- Location: FF_X75_Y39_N3
\DataPath|Ram|s_memory~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1055_q\);

-- Location: FF_X76_Y43_N19
\DataPath|Ram|s_memory~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1015_q\);

-- Location: LCCOMB_X76_Y43_N18
\DataPath|Ram|s_memory~3096\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3096_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1055_q\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1015_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1055_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1015_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3096_combout\);

-- Location: LCCOMB_X76_Y43_N4
\DataPath|Ram|s_memory~3097\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3097_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3096_combout\ & ((\DataPath|Ram|s_memory~1135_q\))) # (!\DataPath|Ram|s_memory~3096_combout\ & (\DataPath|Ram|s_memory~1095_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1095_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1135_q\,
	datad => \DataPath|Ram|s_memory~3096_combout\,
	combout => \DataPath|Ram|s_memory~3097_combout\);

-- Location: LCCOMB_X63_Y50_N10
\DataPath|Ram|s_memory~1045feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1045feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1045feeder_combout\);

-- Location: FF_X63_Y50_N11
\DataPath|Ram|s_memory~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1045feeder_combout\,
	ena => \DataPath|Ram|s_memory~4387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1045_q\);

-- Location: FF_X68_Y50_N23
\DataPath|Ram|s_memory~1125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1125_q\);

-- Location: FF_X67_Y50_N15
\DataPath|Ram|s_memory~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1005_q\);

-- Location: FF_X67_Y50_N17
\DataPath|Ram|s_memory~1085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1085_q\);

-- Location: LCCOMB_X67_Y50_N14
\DataPath|Ram|s_memory~3089\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3089_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1085_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1005_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1005_q\,
	datad => \DataPath|Ram|s_memory~1085_q\,
	combout => \DataPath|Ram|s_memory~3089_combout\);

-- Location: LCCOMB_X68_Y50_N22
\DataPath|Ram|s_memory~3090\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3090_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3089_combout\ & ((\DataPath|Ram|s_memory~1125_q\))) # (!\DataPath|Ram|s_memory~3089_combout\ & (\DataPath|Ram|s_memory~1045_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1045_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1125_q\,
	datad => \DataPath|Ram|s_memory~3089_combout\,
	combout => \DataPath|Ram|s_memory~3090_combout\);

-- Location: LCCOMB_X76_Y43_N6
\DataPath|Ram|s_memory~3098\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3098_combout\ = (\DataPath|Ram|s_memory~3095_combout\ & ((\DataPath|Ram|s_memory~3097_combout\) # ((!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3095_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\ & 
-- \DataPath|Ram|s_memory~3090_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3095_combout\,
	datab => \DataPath|Ram|s_memory~3097_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3090_combout\,
	combout => \DataPath|Ram|s_memory~3098_combout\);

-- Location: FF_X55_Y42_N23
\DataPath|Ram|s_memory~2345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2345_q\);

-- Location: FF_X55_Y42_N29
\DataPath|Ram|s_memory~2385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2385_q\);

-- Location: FF_X56_Y42_N19
\DataPath|Ram|s_memory~2265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2265_q\);

-- Location: FF_X56_Y42_N1
\DataPath|Ram|s_memory~2305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2305_q\);

-- Location: LCCOMB_X56_Y42_N18
\DataPath|Ram|s_memory~3124\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3124_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2305_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2265_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2265_q\,
	datad => \DataPath|Ram|s_memory~2305_q\,
	combout => \DataPath|Ram|s_memory~3124_combout\);

-- Location: LCCOMB_X55_Y42_N28
\DataPath|Ram|s_memory~3125\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3125_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3124_combout\ & ((\DataPath|Ram|s_memory~2385_q\))) # (!\DataPath|Ram|s_memory~3124_combout\ & (\DataPath|Ram|s_memory~2345_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2345_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2385_q\,
	datad => \DataPath|Ram|s_memory~3124_combout\,
	combout => \DataPath|Ram|s_memory~3125_combout\);

-- Location: LCCOMB_X65_Y47_N12
\DataPath|Ram|s_memory~2365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2365feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~2365feeder_combout\);

-- Location: FF_X65_Y47_N13
\DataPath|Ram|s_memory~2365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2365feeder_combout\,
	ena => \DataPath|Ram|s_memory~4524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2365_q\);

-- Location: FF_X66_Y51_N9
\DataPath|Ram|s_memory~2405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2405_q\);

-- Location: FF_X65_Y51_N15
\DataPath|Ram|s_memory~2285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2285_q\);

-- Location: LCCOMB_X65_Y50_N0
\DataPath|Ram|s_memory~2325feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2325feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~2325feeder_combout\);

-- Location: FF_X65_Y50_N1
\DataPath|Ram|s_memory~2325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2325feeder_combout\,
	ena => \DataPath|Ram|s_memory~4523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2325_q\);

-- Location: LCCOMB_X65_Y51_N14
\DataPath|Ram|s_memory~3122\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3122_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~2325_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~2285_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2285_q\,
	datad => \DataPath|Ram|s_memory~2325_q\,
	combout => \DataPath|Ram|s_memory~3122_combout\);

-- Location: LCCOMB_X66_Y51_N8
\DataPath|Ram|s_memory~3123\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3123_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3122_combout\ & ((\DataPath|Ram|s_memory~2405_q\))) # (!\DataPath|Ram|s_memory~3122_combout\ & (\DataPath|Ram|s_memory~2365_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2365_q\,
	datac => \DataPath|Ram|s_memory~2405_q\,
	datad => \DataPath|Ram|s_memory~3122_combout\,
	combout => \DataPath|Ram|s_memory~3123_combout\);

-- Location: LCCOMB_X75_Y39_N28
\DataPath|Ram|s_memory~3126\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3126_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\) # (\DataPath|Ram|s_memory~3123_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3125_combout\ & 
-- (!\DataPath|s_ramAddress[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3125_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3123_combout\,
	combout => \DataPath|Ram|s_memory~3126_combout\);

-- Location: LCCOMB_X74_Y38_N0
\DataPath|Ram|s_memory~2335feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2335feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~2335feeder_combout\);

-- Location: FF_X74_Y38_N1
\DataPath|Ram|s_memory~2335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2335feeder_combout\,
	ena => \DataPath|Ram|s_memory~4554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2335_q\);

-- Location: FF_X72_Y39_N31
\DataPath|Ram|s_memory~2415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2415_q\);

-- Location: FF_X72_Y43_N9
\DataPath|Ram|s_memory~2295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2295_q\);

-- Location: FF_X72_Y43_N11
\DataPath|Ram|s_memory~2375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2375_q\);

-- Location: LCCOMB_X72_Y43_N8
\DataPath|Ram|s_memory~3127\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3127_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2375_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2295_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2295_q\,
	datad => \DataPath|Ram|s_memory~2375_q\,
	combout => \DataPath|Ram|s_memory~3127_combout\);

-- Location: LCCOMB_X72_Y39_N30
\DataPath|Ram|s_memory~3128\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3128_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3127_combout\ & ((\DataPath|Ram|s_memory~2415_q\))) # (!\DataPath|Ram|s_memory~3127_combout\ & (\DataPath|Ram|s_memory~2335_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~2335_q\,
	datac => \DataPath|Ram|s_memory~2415_q\,
	datad => \DataPath|Ram|s_memory~3127_combout\,
	combout => \DataPath|Ram|s_memory~3128_combout\);

-- Location: FF_X61_Y36_N7
\DataPath|Ram|s_memory~2315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2315_q\);

-- Location: FF_X60_Y36_N27
\DataPath|Ram|s_memory~2395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2395_q\);

-- Location: FF_X61_Y36_N29
\DataPath|Ram|s_memory~2275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2275_q\);

-- Location: FF_X62_Y40_N29
\DataPath|Ram|s_memory~2355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2355_q\);

-- Location: LCCOMB_X61_Y36_N28
\DataPath|Ram|s_memory~3120\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3120_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2355_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2275_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2275_q\,
	datad => \DataPath|Ram|s_memory~2355_q\,
	combout => \DataPath|Ram|s_memory~3120_combout\);

-- Location: LCCOMB_X60_Y36_N26
\DataPath|Ram|s_memory~3121\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3121_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3120_combout\ & ((\DataPath|Ram|s_memory~2395_q\))) # (!\DataPath|Ram|s_memory~3120_combout\ & (\DataPath|Ram|s_memory~2315_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2315_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2395_q\,
	datad => \DataPath|Ram|s_memory~3120_combout\,
	combout => \DataPath|Ram|s_memory~3121_combout\);

-- Location: LCCOMB_X75_Y38_N6
\DataPath|Ram|s_memory~3129\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3129_combout\ = (\DataPath|Ram|s_memory~3126_combout\ & ((\DataPath|Ram|s_memory~3128_combout\) # ((!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~3126_combout\ & (((\DataPath|Ram|s_memory~3121_combout\ & 
-- \DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3126_combout\,
	datab => \DataPath|Ram|s_memory~3128_combout\,
	datac => \DataPath|Ram|s_memory~3121_combout\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3129_combout\);

-- Location: FF_X60_Y43_N5
\DataPath|Ram|s_memory~1745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1745_q\);

-- Location: FF_X61_Y39_N3
\DataPath|Ram|s_memory~1755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1755_q\);

-- Location: LCCOMB_X60_Y43_N4
\DataPath|Ram|s_memory~3106\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3106_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1755_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~1745_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1745_q\,
	datad => \DataPath|Ram|s_memory~1755_q\,
	combout => \DataPath|Ram|s_memory~3106_combout\);

-- Location: LCCOMB_X60_Y47_N16
\DataPath|Ram|s_memory~1765feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1765feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1765feeder_combout\);

-- Location: FF_X60_Y47_N17
\DataPath|Ram|s_memory~1765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1765feeder_combout\,
	ena => \DataPath|Ram|s_memory~4320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1765_q\);

-- Location: FF_X62_Y47_N7
\DataPath|Ram|s_memory~1775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1775_q\);

-- Location: LCCOMB_X62_Y47_N6
\DataPath|Ram|s_memory~3107\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3107_combout\ = (\DataPath|Ram|s_memory~3106_combout\ & (((\DataPath|Ram|s_memory~1775_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3106_combout\ & (\DataPath|Ram|s_memory~1765_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3106_combout\,
	datab => \DataPath|Ram|s_memory~1765_q\,
	datac => \DataPath|Ram|s_memory~1775_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3107_combout\);

-- Location: LCCOMB_X61_Y47_N0
\DataPath|Ram|s_memory~1685feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1685feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1685feeder_combout\);

-- Location: FF_X61_Y47_N1
\DataPath|Ram|s_memory~1685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1685feeder_combout\,
	ena => \DataPath|Ram|s_memory~4318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1685_q\);

-- Location: LCCOMB_X60_Y39_N2
\DataPath|Ram|s_memory~1675feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1675feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1675feeder_combout\);

-- Location: FF_X60_Y39_N3
\DataPath|Ram|s_memory~1675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1675feeder_combout\,
	ena => \DataPath|Ram|s_memory~4313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1675_q\);

-- Location: FF_X57_Y47_N27
\DataPath|Ram|s_memory~1665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1665_q\);

-- Location: LCCOMB_X57_Y47_N26
\DataPath|Ram|s_memory~3099\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3099_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~1675_q\)) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1665_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1675_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1665_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3099_combout\);

-- Location: FF_X62_Y47_N25
\DataPath|Ram|s_memory~1695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1695_q\);

-- Location: LCCOMB_X62_Y47_N24
\DataPath|Ram|s_memory~3100\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3100_combout\ = (\DataPath|Ram|s_memory~3099_combout\ & (((\DataPath|Ram|s_memory~1695_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3099_combout\ & (\DataPath|Ram|s_memory~1685_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1685_q\,
	datab => \DataPath|Ram|s_memory~3099_combout\,
	datac => \DataPath|Ram|s_memory~1695_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3100_combout\);

-- Location: LCCOMB_X60_Y47_N30
\DataPath|Ram|s_memory~1725feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1725feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1725feeder_combout\);

-- Location: FF_X60_Y47_N31
\DataPath|Ram|s_memory~1725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1725feeder_combout\,
	ena => \DataPath|Ram|s_memory~4317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1725_q\);

-- Location: FF_X57_Y45_N11
\DataPath|Ram|s_memory~1705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1705_q\);

-- Location: LCCOMB_X57_Y45_N10
\DataPath|Ram|s_memory~3101\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3101_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1725_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1705_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1725_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1705_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3101_combout\);

-- Location: FF_X72_Y45_N9
\DataPath|Ram|s_memory~1735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1735_q\);

-- Location: FF_X70_Y41_N15
\DataPath|Ram|s_memory~1715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1715_q\);

-- Location: LCCOMB_X72_Y45_N8
\DataPath|Ram|s_memory~3102\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3102_combout\ = (\DataPath|Ram|s_memory~3101_combout\ & (((\DataPath|Ram|s_memory~1735_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3101_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~1715_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3101_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1735_q\,
	datad => \DataPath|Ram|s_memory~1715_q\,
	combout => \DataPath|Ram|s_memory~3102_combout\);

-- Location: FF_X57_Y47_N29
\DataPath|Ram|s_memory~1625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1625_q\);

-- Location: LCCOMB_X61_Y47_N10
\DataPath|Ram|s_memory~1645feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1645feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~1645feeder_combout\);

-- Location: FF_X61_Y47_N11
\DataPath|Ram|s_memory~1645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1645feeder_combout\,
	ena => \DataPath|Ram|s_memory~4319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1645_q\);

-- Location: LCCOMB_X57_Y47_N28
\DataPath|Ram|s_memory~3103\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3103_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1645_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1625_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1625_q\,
	datad => \DataPath|Ram|s_memory~1645_q\,
	combout => \DataPath|Ram|s_memory~3103_combout\);

-- Location: FF_X70_Y47_N7
\DataPath|Ram|s_memory~1655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1655_q\);

-- Location: FF_X70_Y49_N13
\DataPath|Ram|s_memory~1635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1635_q\);

-- Location: LCCOMB_X70_Y47_N6
\DataPath|Ram|s_memory~3104\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3104_combout\ = (\DataPath|Ram|s_memory~3103_combout\ & (((\DataPath|Ram|s_memory~1655_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3103_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~1635_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3103_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1655_q\,
	datad => \DataPath|Ram|s_memory~1635_q\,
	combout => \DataPath|Ram|s_memory~3104_combout\);

-- Location: LCCOMB_X72_Y47_N12
\DataPath|Ram|s_memory~3105\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3105_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3102_combout\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((!\DataPath|s_ramAddress[2]~1_combout\ & 
-- \DataPath|Ram|s_memory~3104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3102_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3104_combout\,
	combout => \DataPath|Ram|s_memory~3105_combout\);

-- Location: LCCOMB_X72_Y47_N30
\DataPath|Ram|s_memory~3108\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3108_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3105_combout\ & (\DataPath|Ram|s_memory~3107_combout\)) # (!\DataPath|Ram|s_memory~3105_combout\ & ((\DataPath|Ram|s_memory~3100_combout\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3107_combout\,
	datab => \DataPath|Ram|s_memory~3100_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3105_combout\,
	combout => \DataPath|Ram|s_memory~3108_combout\);

-- Location: LCCOMB_X63_Y47_N8
\DataPath|Ram|s_memory~445feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~445feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~445feeder_combout\);

-- Location: FF_X63_Y47_N9
\DataPath|Ram|s_memory~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~445feeder_combout\,
	ena => \DataPath|Ram|s_memory~4432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~445_q\);

-- Location: FF_X58_Y45_N23
\DataPath|Ram|s_memory~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~425_q\);

-- Location: LCCOMB_X60_Y45_N10
\DataPath|Ram|s_memory~435feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~435feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~435feeder_combout\);

-- Location: FF_X60_Y45_N11
\DataPath|Ram|s_memory~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~435feeder_combout\,
	ena => \DataPath|Ram|s_memory~4433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~435_q\);

-- Location: LCCOMB_X58_Y45_N22
\DataPath|Ram|s_memory~3109\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3109_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~435_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~425_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~425_q\,
	datad => \DataPath|Ram|s_memory~435_q\,
	combout => \DataPath|Ram|s_memory~3109_combout\);

-- Location: FF_X70_Y45_N27
\DataPath|Ram|s_memory~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~455_q\);

-- Location: LCCOMB_X70_Y45_N26
\DataPath|Ram|s_memory~3110\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3110_combout\ = (\DataPath|Ram|s_memory~3109_combout\ & (((\DataPath|Ram|s_memory~455_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3109_combout\ & (\DataPath|Ram|s_memory~445_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~445_q\,
	datab => \DataPath|Ram|s_memory~3109_combout\,
	datac => \DataPath|Ram|s_memory~455_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3110_combout\);

-- Location: FF_X57_Y42_N21
\DataPath|Ram|s_memory~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~385_q\);

-- Location: FF_X58_Y42_N7
\DataPath|Ram|s_memory~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~405_q\);

-- Location: LCCOMB_X57_Y42_N20
\DataPath|Ram|s_memory~3111\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3111_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~405_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~385_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~385_q\,
	datad => \DataPath|Ram|s_memory~405_q\,
	combout => \DataPath|Ram|s_memory~3111_combout\);

-- Location: FF_X68_Y42_N19
\DataPath|Ram|s_memory~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~415_q\);

-- Location: FF_X69_Y38_N23
\DataPath|Ram|s_memory~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~395_q\);

-- Location: LCCOMB_X68_Y42_N18
\DataPath|Ram|s_memory~3112\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3112_combout\ = (\DataPath|Ram|s_memory~3111_combout\ & (((\DataPath|Ram|s_memory~415_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3111_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~395_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3111_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~415_q\,
	datad => \DataPath|Ram|s_memory~395_q\,
	combout => \DataPath|Ram|s_memory~3112_combout\);

-- Location: LCCOMB_X61_Y43_N6
\DataPath|Ram|s_memory~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~365feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~365feeder_combout\);

-- Location: FF_X61_Y43_N7
\DataPath|Ram|s_memory~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~365feeder_combout\,
	ena => \DataPath|Ram|s_memory~4440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~365_q\);

-- Location: FF_X68_Y43_N3
\DataPath|Ram|s_memory~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~375_q\);

-- Location: FF_X65_Y43_N25
\DataPath|Ram|s_memory~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~345_q\);

-- Location: LCCOMB_X65_Y39_N18
\DataPath|Ram|s_memory~355feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~355feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~355feeder_combout\);

-- Location: FF_X65_Y39_N19
\DataPath|Ram|s_memory~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~355feeder_combout\,
	ena => \DataPath|Ram|s_memory~4441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~355_q\);

-- Location: LCCOMB_X65_Y43_N24
\DataPath|Ram|s_memory~3113\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3113_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~355_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~345_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~345_q\,
	datad => \DataPath|Ram|s_memory~355_q\,
	combout => \DataPath|Ram|s_memory~3113_combout\);

-- Location: LCCOMB_X68_Y43_N2
\DataPath|Ram|s_memory~3114\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3114_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3113_combout\ & ((\DataPath|Ram|s_memory~375_q\))) # (!\DataPath|Ram|s_memory~3113_combout\ & (\DataPath|Ram|s_memory~365_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~365_q\,
	datac => \DataPath|Ram|s_memory~375_q\,
	datad => \DataPath|Ram|s_memory~3113_combout\,
	combout => \DataPath|Ram|s_memory~3114_combout\);

-- Location: LCCOMB_X68_Y43_N12
\DataPath|Ram|s_memory~3115\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3115_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3112_combout\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3112_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3114_combout\,
	combout => \DataPath|Ram|s_memory~3115_combout\);

-- Location: LCCOMB_X62_Y43_N10
\DataPath|Ram|s_memory~485feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~485feeder_combout\ = \DataPath|Counter_1|s_counterValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(6),
	combout => \DataPath|Ram|s_memory~485feeder_combout\);

-- Location: FF_X62_Y43_N11
\DataPath|Ram|s_memory~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~485feeder_combout\,
	ena => \DataPath|Ram|s_memory~4445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~485_q\);

-- Location: FF_X60_Y40_N13
\DataPath|Ram|s_memory~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~465_q\);

-- Location: LCCOMB_X60_Y40_N12
\DataPath|Ram|s_memory~3116\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3116_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~485_q\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~465_q\ & 
-- !\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~485_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~465_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3116_combout\);

-- Location: FF_X68_Y40_N7
\DataPath|Ram|s_memory~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~495_q\);

-- Location: FF_X68_Y40_N17
\DataPath|Ram|s_memory~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(6),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~475_q\);

-- Location: LCCOMB_X68_Y40_N6
\DataPath|Ram|s_memory~3117\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3117_combout\ = (\DataPath|Ram|s_memory~3116_combout\ & (((\DataPath|Ram|s_memory~495_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3116_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~475_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3116_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~495_q\,
	datad => \DataPath|Ram|s_memory~475_q\,
	combout => \DataPath|Ram|s_memory~3117_combout\);

-- Location: LCCOMB_X72_Y46_N10
\DataPath|Ram|s_memory~3118\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3118_combout\ = (\DataPath|Ram|s_memory~3115_combout\ & (((\DataPath|Ram|s_memory~3117_combout\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~3115_combout\ & (\DataPath|Ram|s_memory~3110_combout\ & 
-- (\DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3110_combout\,
	datab => \DataPath|Ram|s_memory~3115_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3117_combout\,
	combout => \DataPath|Ram|s_memory~3118_combout\);

-- Location: LCCOMB_X72_Y46_N12
\DataPath|Ram|s_memory~3119\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3119_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~3108_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~3118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~3108_combout\,
	datad => \DataPath|Ram|s_memory~3118_combout\,
	combout => \DataPath|Ram|s_memory~3119_combout\);

-- Location: LCCOMB_X79_Y36_N16
\DataPath|Ram|s_memory~3130\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3130_combout\ = (\DataPath|Ram|s_memory~3119_combout\ & (((\DataPath|Ram|s_memory~3129_combout\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3119_combout\ & (\DataPath|Ram|s_memory~3098_combout\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3098_combout\,
	datab => \DataPath|Ram|s_memory~3129_combout\,
	datac => \DataPath|Ram|s_memory~3119_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3130_combout\);

-- Location: LCCOMB_X79_Y36_N18
\DataPath|Ram|s_memory~3258\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3258_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3215_combout\ & (\DataPath|Ram|s_memory~3257_combout\)) # (!\DataPath|Ram|s_memory~3215_combout\ & ((\DataPath|Ram|s_memory~3130_combout\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3257_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~3215_combout\,
	datad => \DataPath|Ram|s_memory~3130_combout\,
	combout => \DataPath|Ram|s_memory~3258_combout\);

-- Location: LCCOMB_X79_Y36_N20
\DataPath|s_data[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_data[6]~3_combout\ = (\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~3258_combout\))) # (!\ControlPath|pState.Visor~q\ & (\SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \ControlPath|pState.Visor~q\,
	datad => \DataPath|Ram|s_memory~3258_combout\,
	combout => \DataPath|s_data[6]~3_combout\);

-- Location: LCCOMB_X62_Y40_N6
\DataPath|Ram|s_memory~2034feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2034feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~2034feeder_combout\);

-- Location: FF_X62_Y40_N7
\DataPath|Ram|s_memory~2034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2034feeder_combout\,
	ena => \DataPath|Ram|s_memory~4504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2034_q\);

-- Location: FF_X65_Y38_N15
\DataPath|Ram|s_memory~1954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1954_q\);

-- Location: FF_X65_Y38_N1
\DataPath|Ram|s_memory~1994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1994_q\);

-- Location: LCCOMB_X65_Y38_N14
\DataPath|Ram|s_memory~3390\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3390_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~1994_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~1954_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1954_q\,
	datad => \DataPath|Ram|s_memory~1994_q\,
	combout => \DataPath|Ram|s_memory~3390_combout\);

-- Location: FF_X65_Y37_N13
\DataPath|Ram|s_memory~2074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2074_q\);

-- Location: LCCOMB_X65_Y37_N12
\DataPath|Ram|s_memory~3391\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3391_combout\ = (\DataPath|Ram|s_memory~3390_combout\ & (((\DataPath|Ram|s_memory~2074_q\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~3390_combout\ & (\DataPath|Ram|s_memory~2034_q\ & 
-- ((\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2034_q\,
	datab => \DataPath|Ram|s_memory~3390_combout\,
	datac => \DataPath|Ram|s_memory~2074_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3391_combout\);

-- Location: LCCOMB_X63_Y36_N18
\DataPath|Ram|s_memory~2154feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2154feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~2154feeder_combout\);

-- Location: FF_X63_Y36_N19
\DataPath|Ram|s_memory~2154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2154feeder_combout\,
	ena => \DataPath|Ram|s_memory~4508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2154_q\);

-- Location: FF_X65_Y37_N19
\DataPath|Ram|s_memory~2234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2234_q\);

-- Location: FF_X59_Y41_N7
\DataPath|Ram|s_memory~2194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2194_q\);

-- Location: FF_X61_Y37_N13
\DataPath|Ram|s_memory~2114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2114_q\);

-- Location: LCCOMB_X61_Y37_N12
\DataPath|Ram|s_memory~3388\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3388_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2194_q\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2114_q\ & 
-- !\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2194_q\,
	datac => \DataPath|Ram|s_memory~2114_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3388_combout\);

-- Location: LCCOMB_X65_Y37_N18
\DataPath|Ram|s_memory~3389\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3389_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3388_combout\ & ((\DataPath|Ram|s_memory~2234_q\))) # (!\DataPath|Ram|s_memory~3388_combout\ & (\DataPath|Ram|s_memory~2154_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2154_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2234_q\,
	datad => \DataPath|Ram|s_memory~3388_combout\,
	combout => \DataPath|Ram|s_memory~3389_combout\);

-- Location: LCCOMB_X65_Y37_N10
\DataPath|Ram|s_memory~3392\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3392_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3389_combout\) # (\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3391_combout\ & 
-- ((!\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3391_combout\,
	datab => \DataPath|Ram|s_memory~3389_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3392_combout\);

-- Location: FF_X67_Y40_N19
\DataPath|Ram|s_memory~2434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2434_q\);

-- Location: FF_X67_Y40_N29
\DataPath|Ram|s_memory~2514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2514_q\);

-- Location: LCCOMB_X67_Y40_N18
\DataPath|Ram|s_memory~3393\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3393_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2514_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2434_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2434_q\,
	datad => \DataPath|Ram|s_memory~2514_q\,
	combout => \DataPath|Ram|s_memory~3393_combout\);

-- Location: FF_X66_Y36_N11
\DataPath|Ram|s_memory~2554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2554_q\);

-- Location: FF_X66_Y36_N25
\DataPath|Ram|s_memory~2474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2474_q\);

-- Location: LCCOMB_X66_Y36_N10
\DataPath|Ram|s_memory~3394\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3394_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3393_combout\ & (\DataPath|Ram|s_memory~2554_q\)) # (!\DataPath|Ram|s_memory~3393_combout\ & ((\DataPath|Ram|s_memory~2474_q\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3393_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3393_combout\,
	datac => \DataPath|Ram|s_memory~2554_q\,
	datad => \DataPath|Ram|s_memory~2474_q\,
	combout => \DataPath|Ram|s_memory~3394_combout\);

-- Location: LCCOMB_X62_Y44_N8
\DataPath|Ram|s_memory~2354feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2354feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~2354feeder_combout\);

-- Location: FF_X62_Y44_N9
\DataPath|Ram|s_memory~2354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2354feeder_combout\,
	ena => \DataPath|Ram|s_memory~4502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2354_q\);

-- Location: FF_X62_Y36_N3
\DataPath|Ram|s_memory~2394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2394_q\);

-- Location: FF_X61_Y36_N9
\DataPath|Ram|s_memory~2274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2274_q\);

-- Location: LCCOMB_X61_Y36_N18
\DataPath|Ram|s_memory~2314feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2314feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~2314feeder_combout\);

-- Location: FF_X61_Y36_N19
\DataPath|Ram|s_memory~2314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2314feeder_combout\,
	ena => \DataPath|Ram|s_memory~4507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2314_q\);

-- Location: LCCOMB_X61_Y36_N8
\DataPath|Ram|s_memory~3386\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3386_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2314_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2274_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2274_q\,
	datad => \DataPath|Ram|s_memory~2314_q\,
	combout => \DataPath|Ram|s_memory~3386_combout\);

-- Location: LCCOMB_X62_Y36_N2
\DataPath|Ram|s_memory~3387\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3387_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3386_combout\ & ((\DataPath|Ram|s_memory~2394_q\))) # (!\DataPath|Ram|s_memory~3386_combout\ & (\DataPath|Ram|s_memory~2354_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2354_q\,
	datac => \DataPath|Ram|s_memory~2394_q\,
	datad => \DataPath|Ram|s_memory~3386_combout\,
	combout => \DataPath|Ram|s_memory~3387_combout\);

-- Location: LCCOMB_X69_Y40_N8
\DataPath|Ram|s_memory~3395\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3395_combout\ = (\DataPath|Ram|s_memory~3392_combout\ & ((\DataPath|Ram|s_memory~3394_combout\) # ((!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3392_combout\ & (((\DataPath|Ram|s_memory~3387_combout\ & 
-- \DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3392_combout\,
	datab => \DataPath|Ram|s_memory~3394_combout\,
	datac => \DataPath|Ram|s_memory~3387_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3395_combout\);

-- Location: FF_X60_Y41_N31
\DataPath|Ram|s_memory~2104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2104_q\);

-- Location: FF_X59_Y41_N29
\DataPath|Ram|s_memory~2184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2184_q\);

-- Location: LCCOMB_X60_Y41_N30
\DataPath|Ram|s_memory~3406\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3406_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2184_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2104_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2104_q\,
	datad => \DataPath|Ram|s_memory~2184_q\,
	combout => \DataPath|Ram|s_memory~3406_combout\);

-- Location: FF_X56_Y40_N17
\DataPath|Ram|s_memory~2224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2224_q\);

-- Location: FF_X56_Y40_N19
\DataPath|Ram|s_memory~2144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2144_q\);

-- Location: LCCOMB_X56_Y40_N16
\DataPath|Ram|s_memory~3407\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3407_combout\ = (\DataPath|Ram|s_memory~3406_combout\ & (((\DataPath|Ram|s_memory~2224_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~3406_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~2144_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3406_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2224_q\,
	datad => \DataPath|Ram|s_memory~2144_q\,
	combout => \DataPath|Ram|s_memory~3407_combout\);

-- Location: FF_X55_Y42_N27
\DataPath|Ram|s_memory~2344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2344_q\);

-- Location: FF_X55_Y42_N21
\DataPath|Ram|s_memory~2384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2384_q\);

-- Location: FF_X56_Y42_N3
\DataPath|Ram|s_memory~2264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2264_q\);

-- Location: FF_X56_Y42_N13
\DataPath|Ram|s_memory~2304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2304_q\);

-- Location: LCCOMB_X56_Y42_N2
\DataPath|Ram|s_memory~3408\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3408_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2304_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2264_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2264_q\,
	datad => \DataPath|Ram|s_memory~2304_q\,
	combout => \DataPath|Ram|s_memory~3408_combout\);

-- Location: LCCOMB_X55_Y42_N20
\DataPath|Ram|s_memory~3409\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3409_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3408_combout\ & ((\DataPath|Ram|s_memory~2384_q\))) # (!\DataPath|Ram|s_memory~3408_combout\ & (\DataPath|Ram|s_memory~2344_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2344_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2384_q\,
	datad => \DataPath|Ram|s_memory~3408_combout\,
	combout => \DataPath|Ram|s_memory~3409_combout\);

-- Location: FF_X56_Y44_N13
\DataPath|Ram|s_memory~2024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2024_q\);

-- Location: FF_X56_Y44_N11
\DataPath|Ram|s_memory~2064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2064_q\);

-- Location: FF_X59_Y42_N7
\DataPath|Ram|s_memory~1984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1984_q\);

-- Location: FF_X59_Y42_N1
\DataPath|Ram|s_memory~1944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1944_q\);

-- Location: LCCOMB_X59_Y42_N0
\DataPath|Ram|s_memory~3410\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3410_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1984_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~1944_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1984_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1944_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3410_combout\);

-- Location: LCCOMB_X56_Y44_N10
\DataPath|Ram|s_memory~3411\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3411_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3410_combout\ & ((\DataPath|Ram|s_memory~2064_q\))) # (!\DataPath|Ram|s_memory~3410_combout\ & (\DataPath|Ram|s_memory~2024_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2024_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2064_q\,
	datad => \DataPath|Ram|s_memory~3410_combout\,
	combout => \DataPath|Ram|s_memory~3411_combout\);

-- Location: LCCOMB_X56_Y44_N4
\DataPath|Ram|s_memory~3412\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3412_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3409_combout\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3411_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3409_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~3411_combout\,
	combout => \DataPath|Ram|s_memory~3412_combout\);

-- Location: FF_X67_Y41_N21
\DataPath|Ram|s_memory~2424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2424_q\);

-- Location: FF_X67_Y41_N19
\DataPath|Ram|s_memory~2504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2504_q\);

-- Location: LCCOMB_X67_Y41_N20
\DataPath|Ram|s_memory~3413\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3413_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2504_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2424_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2424_q\,
	datad => \DataPath|Ram|s_memory~2504_q\,
	combout => \DataPath|Ram|s_memory~3413_combout\);

-- Location: FF_X59_Y39_N1
\DataPath|Ram|s_memory~2544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2544_q\);

-- Location: FF_X59_Y39_N3
\DataPath|Ram|s_memory~2464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2464_q\);

-- Location: LCCOMB_X59_Y39_N0
\DataPath|Ram|s_memory~3414\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3414_combout\ = (\DataPath|Ram|s_memory~3413_combout\ & (((\DataPath|Ram|s_memory~2544_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~3413_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~2464_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3413_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2544_q\,
	datad => \DataPath|Ram|s_memory~2464_q\,
	combout => \DataPath|Ram|s_memory~3414_combout\);

-- Location: LCCOMB_X56_Y44_N6
\DataPath|Ram|s_memory~3415\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3415_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3412_combout\ & ((\DataPath|Ram|s_memory~3414_combout\))) # (!\DataPath|Ram|s_memory~3412_combout\ & (\DataPath|Ram|s_memory~3407_combout\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3407_combout\,
	datac => \DataPath|Ram|s_memory~3412_combout\,
	datad => \DataPath|Ram|s_memory~3414_combout\,
	combout => \DataPath|Ram|s_memory~3415_combout\);

-- Location: LCCOMB_X66_Y52_N16
\DataPath|Ram|s_memory~2164feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2164feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~2164feeder_combout\);

-- Location: FF_X66_Y52_N17
\DataPath|Ram|s_memory~2164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2164feeder_combout\,
	ena => \DataPath|Ram|s_memory~4520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2164_q\);

-- Location: FF_X66_Y52_N15
\DataPath|Ram|s_memory~2244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2244_q\);

-- Location: LCCOMB_X67_Y52_N8
\DataPath|Ram|s_memory~2204feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2204feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~2204feeder_combout\);

-- Location: FF_X67_Y52_N9
\DataPath|Ram|s_memory~2204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2204feeder_combout\,
	ena => \DataPath|Ram|s_memory~4519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2204_q\);

-- Location: FF_X65_Y52_N9
\DataPath|Ram|s_memory~2124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2124_q\);

-- Location: LCCOMB_X65_Y52_N8
\DataPath|Ram|s_memory~3396\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3396_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2204_q\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2124_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2204_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2124_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3396_combout\);

-- Location: LCCOMB_X66_Y52_N14
\DataPath|Ram|s_memory~3397\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3397_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3396_combout\ & ((\DataPath|Ram|s_memory~2244_q\))) # (!\DataPath|Ram|s_memory~3396_combout\ & (\DataPath|Ram|s_memory~2164_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~2164_q\,
	datac => \DataPath|Ram|s_memory~2244_q\,
	datad => \DataPath|Ram|s_memory~3396_combout\,
	combout => \DataPath|Ram|s_memory~3397_combout\);

-- Location: FF_X65_Y47_N7
\DataPath|Ram|s_memory~2364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2364_q\);

-- Location: FF_X66_Y51_N23
\DataPath|Ram|s_memory~2404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2404_q\);

-- Location: FF_X65_Y51_N21
\DataPath|Ram|s_memory~2284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2284_q\);

-- Location: FF_X65_Y50_N19
\DataPath|Ram|s_memory~2324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2324_q\);

-- Location: LCCOMB_X65_Y51_N20
\DataPath|Ram|s_memory~3398\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3398_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~2324_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~2284_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2284_q\,
	datad => \DataPath|Ram|s_memory~2324_q\,
	combout => \DataPath|Ram|s_memory~3398_combout\);

-- Location: LCCOMB_X66_Y51_N22
\DataPath|Ram|s_memory~3399\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3399_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3398_combout\ & ((\DataPath|Ram|s_memory~2404_q\))) # (!\DataPath|Ram|s_memory~3398_combout\ & (\DataPath|Ram|s_memory~2364_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2364_q\,
	datac => \DataPath|Ram|s_memory~2404_q\,
	datad => \DataPath|Ram|s_memory~3398_combout\,
	combout => \DataPath|Ram|s_memory~3399_combout\);

-- Location: FF_X66_Y50_N23
\DataPath|Ram|s_memory~1964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1964_q\);

-- Location: LCCOMB_X66_Y50_N20
\DataPath|Ram|s_memory~2004feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2004feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~2004feeder_combout\);

-- Location: FF_X66_Y50_N21
\DataPath|Ram|s_memory~2004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2004feeder_combout\,
	ena => \DataPath|Ram|s_memory~4527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2004_q\);

-- Location: LCCOMB_X66_Y50_N22
\DataPath|Ram|s_memory~3400\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3400_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2004_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1964_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1964_q\,
	datad => \DataPath|Ram|s_memory~2004_q\,
	combout => \DataPath|Ram|s_memory~3400_combout\);

-- Location: FF_X69_Y50_N3
\DataPath|Ram|s_memory~2084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2084_q\);

-- Location: FF_X69_Y50_N29
\DataPath|Ram|s_memory~2044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2044_q\);

-- Location: LCCOMB_X69_Y50_N2
\DataPath|Ram|s_memory~3401\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3401_combout\ = (\DataPath|Ram|s_memory~3400_combout\ & (((\DataPath|Ram|s_memory~2084_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~3400_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~2044_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3400_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2084_q\,
	datad => \DataPath|Ram|s_memory~2044_q\,
	combout => \DataPath|Ram|s_memory~3401_combout\);

-- Location: LCCOMB_X66_Y52_N4
\DataPath|Ram|s_memory~3402\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3402_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3399_combout\) # ((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (((!\DataPath|s_ramAddress[4]~4_combout\ & 
-- \DataPath|Ram|s_memory~3401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3399_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~3401_combout\,
	combout => \DataPath|Ram|s_memory~3402_combout\);

-- Location: LCCOMB_X63_Y51_N8
\DataPath|Ram|s_memory~2484feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2484feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~2484feeder_combout\);

-- Location: FF_X63_Y51_N9
\DataPath|Ram|s_memory~2484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2484feeder_combout\,
	ena => \DataPath|Ram|s_memory~4532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2484_q\);

-- Location: FF_X67_Y49_N29
\DataPath|Ram|s_memory~2444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2444_q\);

-- Location: LCCOMB_X67_Y48_N0
\DataPath|Ram|s_memory~2524feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2524feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~2524feeder_combout\);

-- Location: FF_X67_Y48_N1
\DataPath|Ram|s_memory~2524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2524feeder_combout\,
	ena => \DataPath|Ram|s_memory~4531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2524_q\);

-- Location: LCCOMB_X67_Y49_N28
\DataPath|Ram|s_memory~3403\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3403_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2524_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2444_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2444_q\,
	datad => \DataPath|Ram|s_memory~2524_q\,
	combout => \DataPath|Ram|s_memory~3403_combout\);

-- Location: FF_X67_Y51_N1
\DataPath|Ram|s_memory~2564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2564_q\);

-- Location: LCCOMB_X67_Y51_N0
\DataPath|Ram|s_memory~3404\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3404_combout\ = (\DataPath|Ram|s_memory~3403_combout\ & (((\DataPath|Ram|s_memory~2564_q\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~3403_combout\ & (\DataPath|Ram|s_memory~2484_q\ & 
-- ((\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2484_q\,
	datab => \DataPath|Ram|s_memory~3403_combout\,
	datac => \DataPath|Ram|s_memory~2564_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3404_combout\);

-- Location: LCCOMB_X67_Y52_N30
\DataPath|Ram|s_memory~3405\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3405_combout\ = (\DataPath|Ram|s_memory~3402_combout\ & (((\DataPath|Ram|s_memory~3404_combout\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~3402_combout\ & (\DataPath|Ram|s_memory~3397_combout\ & 
-- (\DataPath|s_ramAddress[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3397_combout\,
	datab => \DataPath|Ram|s_memory~3402_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~3404_combout\,
	combout => \DataPath|Ram|s_memory~3405_combout\);

-- Location: LCCOMB_X70_Y47_N26
\DataPath|Ram|s_memory~3416\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3416_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3405_combout\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3415_combout\,
	datab => \DataPath|Ram|s_memory~3405_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3416_combout\);

-- Location: LCCOMB_X74_Y41_N18
\DataPath|Ram|s_memory~2214feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2214feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~2214feeder_combout\);

-- Location: FF_X74_Y41_N19
\DataPath|Ram|s_memory~2214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2214feeder_combout\,
	ena => \DataPath|Ram|s_memory~4558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2214_q\);

-- Location: FF_X73_Y42_N23
\DataPath|Ram|s_memory~2054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2054_q\);

-- Location: LCCOMB_X73_Y42_N22
\DataPath|Ram|s_memory~3417\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3417_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2214_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~2054_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2214_q\,
	datac => \DataPath|Ram|s_memory~2054_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3417_combout\);

-- Location: FF_X75_Y40_N23
\DataPath|Ram|s_memory~2534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2534_q\);

-- Location: LCCOMB_X72_Y43_N14
\DataPath|Ram|s_memory~2374feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2374feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~2374feeder_combout\);

-- Location: FF_X72_Y43_N15
\DataPath|Ram|s_memory~2374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2374feeder_combout\,
	ena => \DataPath|Ram|s_memory~4557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2374_q\);

-- Location: LCCOMB_X75_Y40_N22
\DataPath|Ram|s_memory~3418\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3418_combout\ = (\DataPath|Ram|s_memory~3417_combout\ & (((\DataPath|Ram|s_memory~2534_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3417_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~2374_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3417_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2534_q\,
	datad => \DataPath|Ram|s_memory~2374_q\,
	combout => \DataPath|Ram|s_memory~3418_combout\);

-- Location: FF_X74_Y40_N31
\DataPath|Ram|s_memory~2254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2254_q\);

-- Location: FF_X74_Y40_N25
\DataPath|Ram|s_memory~2574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2574_q\);

-- Location: FF_X73_Y39_N3
\DataPath|Ram|s_memory~2094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2094_q\);

-- Location: FF_X72_Y39_N23
\DataPath|Ram|s_memory~2414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2414_q\);

-- Location: LCCOMB_X73_Y39_N2
\DataPath|Ram|s_memory~3424\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3424_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~2414_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~2094_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2094_q\,
	datad => \DataPath|Ram|s_memory~2414_q\,
	combout => \DataPath|Ram|s_memory~3424_combout\);

-- Location: LCCOMB_X74_Y40_N24
\DataPath|Ram|s_memory~3425\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3425_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3424_combout\ & ((\DataPath|Ram|s_memory~2574_q\))) # (!\DataPath|Ram|s_memory~3424_combout\ & (\DataPath|Ram|s_memory~2254_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2254_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2574_q\,
	datad => \DataPath|Ram|s_memory~3424_combout\,
	combout => \DataPath|Ram|s_memory~3425_combout\);

-- Location: FF_X73_Y39_N29
\DataPath|Ram|s_memory~2014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2014_q\);

-- Location: FF_X72_Y39_N25
\DataPath|Ram|s_memory~2334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2334_q\);

-- Location: LCCOMB_X73_Y39_N28
\DataPath|Ram|s_memory~3419\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3419_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~2334_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~2014_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2014_q\,
	datad => \DataPath|Ram|s_memory~2334_q\,
	combout => \DataPath|Ram|s_memory~3419_combout\);

-- Location: FF_X73_Y40_N29
\DataPath|Ram|s_memory~2494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2494_q\);

-- Location: FF_X73_Y40_N3
\DataPath|Ram|s_memory~2174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2174_q\);

-- Location: LCCOMB_X73_Y40_N28
\DataPath|Ram|s_memory~3420\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3420_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3419_combout\ & (\DataPath|Ram|s_memory~2494_q\)) # (!\DataPath|Ram|s_memory~3419_combout\ & ((\DataPath|Ram|s_memory~2174_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3419_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3419_combout\,
	datac => \DataPath|Ram|s_memory~2494_q\,
	datad => \DataPath|Ram|s_memory~2174_q\,
	combout => \DataPath|Ram|s_memory~3420_combout\);

-- Location: FF_X75_Y41_N13
\DataPath|Ram|s_memory~2294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2294_q\);

-- Location: FF_X75_Y41_N31
\DataPath|Ram|s_memory~2454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2454_q\);

-- Location: FF_X76_Y41_N29
\DataPath|Ram|s_memory~2134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2134_q\);

-- Location: FF_X76_Y41_N27
\DataPath|Ram|s_memory~1974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1974_q\);

-- Location: LCCOMB_X76_Y41_N26
\DataPath|Ram|s_memory~3421\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3421_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2134_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~1974_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2134_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1974_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3421_combout\);

-- Location: LCCOMB_X75_Y41_N30
\DataPath|Ram|s_memory~3422\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3422_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3421_combout\ & ((\DataPath|Ram|s_memory~2454_q\))) # (!\DataPath|Ram|s_memory~3421_combout\ & (\DataPath|Ram|s_memory~2294_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2294_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2454_q\,
	datad => \DataPath|Ram|s_memory~3421_combout\,
	combout => \DataPath|Ram|s_memory~3422_combout\);

-- Location: LCCOMB_X75_Y40_N24
\DataPath|Ram|s_memory~3423\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3423_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3420_combout\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3422_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3420_combout\,
	datac => \DataPath|Ram|s_memory~3422_combout\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3423_combout\);

-- Location: LCCOMB_X75_Y40_N10
\DataPath|Ram|s_memory~3426\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3426_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3423_combout\ & ((\DataPath|Ram|s_memory~3425_combout\))) # (!\DataPath|Ram|s_memory~3423_combout\ & (\DataPath|Ram|s_memory~3418_combout\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3418_combout\,
	datab => \DataPath|Ram|s_memory~3425_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3423_combout\,
	combout => \DataPath|Ram|s_memory~3426_combout\);

-- Location: LCCOMB_X70_Y47_N12
\DataPath|Ram|s_memory~3427\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3427_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3416_combout\ & ((\DataPath|Ram|s_memory~3426_combout\))) # (!\DataPath|Ram|s_memory~3416_combout\ & (\DataPath|Ram|s_memory~3395_combout\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3395_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~3416_combout\,
	datad => \DataPath|Ram|s_memory~3426_combout\,
	combout => \DataPath|Ram|s_memory~3427_combout\);

-- Location: LCCOMB_X57_Y45_N20
\DataPath|Ram|s_memory~1704feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1704feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1704feeder_combout\);

-- Location: FF_X57_Y45_N21
\DataPath|Ram|s_memory~1704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1704feeder_combout\,
	ena => \DataPath|Ram|s_memory~4321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1704_q\);

-- Location: FF_X65_Y44_N21
\DataPath|Ram|s_memory~1864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1864_q\);

-- Location: LCCOMB_X58_Y44_N16
\DataPath|Ram|s_memory~1544feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1544feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1544feeder_combout\);

-- Location: FF_X58_Y44_N17
\DataPath|Ram|s_memory~1544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1544feeder_combout\,
	ena => \DataPath|Ram|s_memory~4297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1544_q\);

-- Location: FF_X57_Y44_N7
\DataPath|Ram|s_memory~1384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1384_q\);

-- Location: LCCOMB_X57_Y44_N6
\DataPath|Ram|s_memory~3305\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3305_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~1544_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~1384_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~1544_q\,
	datac => \DataPath|Ram|s_memory~1384_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3305_combout\);

-- Location: LCCOMB_X65_Y44_N20
\DataPath|Ram|s_memory~3306\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3306_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3305_combout\ & ((\DataPath|Ram|s_memory~1864_q\))) # (!\DataPath|Ram|s_memory~3305_combout\ & (\DataPath|Ram|s_memory~1704_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~1704_q\,
	datac => \DataPath|Ram|s_memory~1864_q\,
	datad => \DataPath|Ram|s_memory~3305_combout\,
	combout => \DataPath|Ram|s_memory~3306_combout\);

-- Location: LCCOMB_X63_Y40_N22
\DataPath|Ram|s_memory~1554feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1554feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1554feeder_combout\);

-- Location: FF_X63_Y40_N23
\DataPath|Ram|s_memory~1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1554feeder_combout\,
	ena => \DataPath|Ram|s_memory~4291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1554_q\);

-- Location: FF_X66_Y44_N17
\DataPath|Ram|s_memory~1874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1874_q\);

-- Location: FF_X63_Y41_N27
\DataPath|Ram|s_memory~1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1394_q\);

-- Location: FF_X62_Y39_N9
\DataPath|Ram|s_memory~1714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1714_q\);

-- Location: LCCOMB_X63_Y41_N26
\DataPath|Ram|s_memory~3303\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3303_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1714_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1394_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1394_q\,
	datad => \DataPath|Ram|s_memory~1714_q\,
	combout => \DataPath|Ram|s_memory~3303_combout\);

-- Location: LCCOMB_X66_Y44_N16
\DataPath|Ram|s_memory~3304\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3304_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3303_combout\ & ((\DataPath|Ram|s_memory~1874_q\))) # (!\DataPath|Ram|s_memory~3303_combout\ & (\DataPath|Ram|s_memory~1554_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~1554_q\,
	datac => \DataPath|Ram|s_memory~1874_q\,
	datad => \DataPath|Ram|s_memory~3303_combout\,
	combout => \DataPath|Ram|s_memory~3304_combout\);

-- Location: LCCOMB_X65_Y44_N6
\DataPath|Ram|s_memory~3307\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3307_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\) # (\DataPath|Ram|s_memory~3304_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3306_combout\ & 
-- (!\DataPath|s_ramAddress[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~3306_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3304_combout\,
	combout => \DataPath|Ram|s_memory~3307_combout\);

-- Location: LCCOMB_X60_Y47_N10
\DataPath|Ram|s_memory~1724feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1724feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1724feeder_combout\);

-- Location: FF_X60_Y47_N11
\DataPath|Ram|s_memory~1724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1724feeder_combout\,
	ena => \DataPath|Ram|s_memory~4317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1724_q\);

-- Location: FF_X66_Y47_N23
\DataPath|Ram|s_memory~1884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1884_q\);

-- Location: FF_X62_Y49_N3
\DataPath|Ram|s_memory~1404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1404_q\);

-- Location: LCCOMB_X63_Y48_N18
\DataPath|Ram|s_memory~1564feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1564feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1564feeder_combout\);

-- Location: FF_X63_Y48_N19
\DataPath|Ram|s_memory~1564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1564feeder_combout\,
	ena => \DataPath|Ram|s_memory~4281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1564_q\);

-- Location: LCCOMB_X62_Y49_N2
\DataPath|Ram|s_memory~3301\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3301_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~1564_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~1404_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1404_q\,
	datad => \DataPath|Ram|s_memory~1564_q\,
	combout => \DataPath|Ram|s_memory~3301_combout\);

-- Location: LCCOMB_X66_Y47_N22
\DataPath|Ram|s_memory~3302\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3302_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3301_combout\ & ((\DataPath|Ram|s_memory~1884_q\))) # (!\DataPath|Ram|s_memory~3301_combout\ & (\DataPath|Ram|s_memory~1724_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1724_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1884_q\,
	datad => \DataPath|Ram|s_memory~3301_combout\,
	combout => \DataPath|Ram|s_memory~3302_combout\);

-- Location: LCCOMB_X67_Y42_N22
\DataPath|Ram|s_memory~1574feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1574feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1574feeder_combout\);

-- Location: FF_X67_Y42_N23
\DataPath|Ram|s_memory~1574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1574feeder_combout\,
	ena => \DataPath|Ram|s_memory~4307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1574_q\);

-- Location: FF_X69_Y44_N23
\DataPath|Ram|s_memory~1894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1894_q\);

-- Location: FF_X73_Y46_N11
\DataPath|Ram|s_memory~1414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1414_q\);

-- Location: FF_X72_Y45_N23
\DataPath|Ram|s_memory~1734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1734_q\);

-- Location: LCCOMB_X73_Y46_N10
\DataPath|Ram|s_memory~3308\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3308_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1734_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1414_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1414_q\,
	datad => \DataPath|Ram|s_memory~1734_q\,
	combout => \DataPath|Ram|s_memory~3308_combout\);

-- Location: LCCOMB_X69_Y44_N22
\DataPath|Ram|s_memory~3309\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3309_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3308_combout\ & ((\DataPath|Ram|s_memory~1894_q\))) # (!\DataPath|Ram|s_memory~3308_combout\ & (\DataPath|Ram|s_memory~1574_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1574_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1894_q\,
	datad => \DataPath|Ram|s_memory~3308_combout\,
	combout => \DataPath|Ram|s_memory~3309_combout\);

-- Location: LCCOMB_X65_Y44_N8
\DataPath|Ram|s_memory~3310\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3310_combout\ = (\DataPath|Ram|s_memory~3307_combout\ & (((\DataPath|Ram|s_memory~3309_combout\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3307_combout\ & (\DataPath|Ram|s_memory~3302_combout\ & 
-- (\DataPath|s_ramAddress[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3307_combout\,
	datab => \DataPath|Ram|s_memory~3302_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3309_combout\,
	combout => \DataPath|Ram|s_memory~3310_combout\);

-- Location: FF_X54_Y46_N1
\DataPath|Ram|s_memory~1744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1744_q\);

-- Location: FF_X54_Y46_N11
\DataPath|Ram|s_memory~1764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1764_q\);

-- Location: LCCOMB_X54_Y46_N0
\DataPath|Ram|s_memory~3332\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3332_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~1764_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~1744_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1744_q\,
	datad => \DataPath|Ram|s_memory~1764_q\,
	combout => \DataPath|Ram|s_memory~3332_combout\);

-- Location: FF_X62_Y47_N15
\DataPath|Ram|s_memory~1774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1774_q\);

-- Location: FF_X61_Y39_N29
\DataPath|Ram|s_memory~1754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1754_q\);

-- Location: LCCOMB_X62_Y47_N14
\DataPath|Ram|s_memory~3333\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3333_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3332_combout\ & (\DataPath|Ram|s_memory~1774_q\)) # (!\DataPath|Ram|s_memory~3332_combout\ & ((\DataPath|Ram|s_memory~1754_q\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3332_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~3332_combout\,
	datac => \DataPath|Ram|s_memory~1774_q\,
	datad => \DataPath|Ram|s_memory~1754_q\,
	combout => \DataPath|Ram|s_memory~3333_combout\);

-- Location: LCCOMB_X67_Y46_N28
\DataPath|Ram|s_memory~1924feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1924feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1924feeder_combout\);

-- Location: FF_X67_Y46_N29
\DataPath|Ram|s_memory~1924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1924feeder_combout\,
	ena => \DataPath|Ram|s_memory~4360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1924_q\);

-- Location: FF_X65_Y40_N7
\DataPath|Ram|s_memory~1934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1934_q\);

-- Location: FF_X58_Y40_N19
\DataPath|Ram|s_memory~1904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1904_q\);

-- Location: LCCOMB_X66_Y40_N14
\DataPath|Ram|s_memory~1914feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1914feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1914feeder_combout\);

-- Location: FF_X66_Y40_N15
\DataPath|Ram|s_memory~1914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1914feeder_combout\,
	ena => \DataPath|Ram|s_memory~4359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1914_q\);

-- Location: LCCOMB_X58_Y40_N18
\DataPath|Ram|s_memory~3339\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3339_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1914_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1904_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1904_q\,
	datad => \DataPath|Ram|s_memory~1914_q\,
	combout => \DataPath|Ram|s_memory~3339_combout\);

-- Location: LCCOMB_X65_Y40_N6
\DataPath|Ram|s_memory~3340\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3340_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3339_combout\ & ((\DataPath|Ram|s_memory~1934_q\))) # (!\DataPath|Ram|s_memory~3339_combout\ & (\DataPath|Ram|s_memory~1924_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1924_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1934_q\,
	datad => \DataPath|Ram|s_memory~3339_combout\,
	combout => \DataPath|Ram|s_memory~3340_combout\);

-- Location: FF_X57_Y41_N31
\DataPath|Ram|s_memory~1584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1584_q\);

-- Location: FF_X57_Y41_N29
\DataPath|Ram|s_memory~1594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1594_q\);

-- Location: LCCOMB_X57_Y41_N30
\DataPath|Ram|s_memory~3334\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3334_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1594_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~1584_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1584_q\,
	datad => \DataPath|Ram|s_memory~1594_q\,
	combout => \DataPath|Ram|s_memory~3334_combout\);

-- Location: FF_X65_Y46_N3
\DataPath|Ram|s_memory~1614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1614_q\);

-- Location: LCCOMB_X61_Y49_N12
\DataPath|Ram|s_memory~1604feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1604feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1604feeder_combout\);

-- Location: FF_X61_Y49_N13
\DataPath|Ram|s_memory~1604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1604feeder_combout\,
	ena => \DataPath|Ram|s_memory~4287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1604_q\);

-- Location: LCCOMB_X65_Y46_N2
\DataPath|Ram|s_memory~3335\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3335_combout\ = (\DataPath|Ram|s_memory~3334_combout\ & (((\DataPath|Ram|s_memory~1614_q\)) # (!\DataPath|s_ramAddress[1]~2_combout\))) # (!\DataPath|Ram|s_memory~3334_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~1604_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3334_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1614_q\,
	datad => \DataPath|Ram|s_memory~1604_q\,
	combout => \DataPath|Ram|s_memory~3335_combout\);

-- Location: FF_X62_Y49_N17
\DataPath|Ram|s_memory~1444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1444_q\);

-- Location: FF_X55_Y46_N7
\DataPath|Ram|s_memory~1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1424_q\);

-- Location: LCCOMB_X55_Y46_N6
\DataPath|Ram|s_memory~3336\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3336_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1444_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1424_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1444_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1424_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3336_combout\);

-- Location: FF_X65_Y46_N29
\DataPath|Ram|s_memory~1454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1454_q\);

-- Location: LCCOMB_X68_Y44_N6
\DataPath|Ram|s_memory~1434feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1434feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1434feeder_combout\);

-- Location: FF_X68_Y44_N7
\DataPath|Ram|s_memory~1434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1434feeder_combout\,
	ena => \DataPath|Ram|s_memory~4333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1434_q\);

-- Location: LCCOMB_X65_Y46_N28
\DataPath|Ram|s_memory~3337\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3337_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3336_combout\ & (\DataPath|Ram|s_memory~1454_q\)) # (!\DataPath|Ram|s_memory~3336_combout\ & ((\DataPath|Ram|s_memory~1434_q\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3336_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~3336_combout\,
	datac => \DataPath|Ram|s_memory~1454_q\,
	datad => \DataPath|Ram|s_memory~1434_q\,
	combout => \DataPath|Ram|s_memory~3337_combout\);

-- Location: LCCOMB_X65_Y46_N14
\DataPath|Ram|s_memory~3338\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3338_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3335_combout\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3337_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3335_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~3337_combout\,
	combout => \DataPath|Ram|s_memory~3338_combout\);

-- Location: LCCOMB_X65_Y46_N0
\DataPath|Ram|s_memory~3341\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3341_combout\ = (\DataPath|Ram|s_memory~3338_combout\ & (((\DataPath|Ram|s_memory~3340_combout\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3338_combout\ & (\DataPath|Ram|s_memory~3333_combout\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3333_combout\,
	datab => \DataPath|Ram|s_memory~3340_combout\,
	datac => \DataPath|Ram|s_memory~3338_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3341_combout\);

-- Location: LCCOMB_X59_Y49_N22
\DataPath|Ram|s_memory~1844feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1844feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1844feeder_combout\);

-- Location: FF_X59_Y49_N23
\DataPath|Ram|s_memory~1844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1844feeder_combout\,
	ena => \DataPath|Ram|s_memory~4352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1844_q\);

-- Location: FF_X58_Y43_N5
\DataPath|Ram|s_memory~1824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1824_q\);

-- Location: LCCOMB_X58_Y43_N4
\DataPath|Ram|s_memory~3318\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3318_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1844_q\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~1824_q\ & 
-- !\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1844_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1824_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3318_combout\);

-- Location: FF_X67_Y43_N13
\DataPath|Ram|s_memory~1854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1854_q\);

-- Location: LCCOMB_X67_Y36_N16
\DataPath|Ram|s_memory~1834feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1834feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1834feeder_combout\);

-- Location: FF_X67_Y36_N17
\DataPath|Ram|s_memory~1834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1834feeder_combout\,
	ena => \DataPath|Ram|s_memory~4351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1834_q\);

-- Location: LCCOMB_X67_Y43_N12
\DataPath|Ram|s_memory~3319\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3319_combout\ = (\DataPath|Ram|s_memory~3318_combout\ & (((\DataPath|Ram|s_memory~1854_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3318_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~1834_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3318_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1854_q\,
	datad => \DataPath|Ram|s_memory~1834_q\,
	combout => \DataPath|Ram|s_memory~3319_combout\);

-- Location: LCCOMB_X65_Y36_N6
\DataPath|Ram|s_memory~1514feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1514feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1514feeder_combout\);

-- Location: FF_X65_Y36_N7
\DataPath|Ram|s_memory~1514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1514feeder_combout\,
	ena => \DataPath|Ram|s_memory~4289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1514_q\);

-- Location: FF_X65_Y42_N3
\DataPath|Ram|s_memory~1534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1534_q\);

-- Location: FF_X57_Y39_N11
\DataPath|Ram|s_memory~1504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1504_q\);

-- Location: FF_X58_Y49_N27
\DataPath|Ram|s_memory~1524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1524_q\);

-- Location: LCCOMB_X57_Y39_N10
\DataPath|Ram|s_memory~3311\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3311_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1524_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1504_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1504_q\,
	datad => \DataPath|Ram|s_memory~1524_q\,
	combout => \DataPath|Ram|s_memory~3311_combout\);

-- Location: LCCOMB_X65_Y42_N2
\DataPath|Ram|s_memory~3312\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3312_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3311_combout\ & ((\DataPath|Ram|s_memory~1534_q\))) # (!\DataPath|Ram|s_memory~3311_combout\ & (\DataPath|Ram|s_memory~1514_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~1514_q\,
	datac => \DataPath|Ram|s_memory~1534_q\,
	datad => \DataPath|Ram|s_memory~3311_combout\,
	combout => \DataPath|Ram|s_memory~3312_combout\);

-- Location: FF_X60_Y49_N9
\DataPath|Ram|s_memory~1364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1364_q\);

-- Location: FF_X67_Y47_N23
\DataPath|Ram|s_memory~1374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1374_q\);

-- Location: FF_X58_Y47_N15
\DataPath|Ram|s_memory~1344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1344_q\);

-- Location: LCCOMB_X68_Y44_N0
\DataPath|Ram|s_memory~1354feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1354feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1354feeder_combout\);

-- Location: FF_X68_Y44_N1
\DataPath|Ram|s_memory~1354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1354feeder_combout\,
	ena => \DataPath|Ram|s_memory~4330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1354_q\);

-- Location: LCCOMB_X58_Y47_N14
\DataPath|Ram|s_memory~3315\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3315_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1354_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~1344_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1344_q\,
	datad => \DataPath|Ram|s_memory~1354_q\,
	combout => \DataPath|Ram|s_memory~3315_combout\);

-- Location: LCCOMB_X67_Y47_N22
\DataPath|Ram|s_memory~3316\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3316_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3315_combout\ & ((\DataPath|Ram|s_memory~1374_q\))) # (!\DataPath|Ram|s_memory~3315_combout\ & (\DataPath|Ram|s_memory~1364_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1364_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1374_q\,
	datad => \DataPath|Ram|s_memory~3315_combout\,
	combout => \DataPath|Ram|s_memory~3316_combout\);

-- Location: FF_X57_Y47_N19
\DataPath|Ram|s_memory~1664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1664_q\);

-- Location: FF_X60_Y39_N17
\DataPath|Ram|s_memory~1674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1674_q\);

-- Location: LCCOMB_X57_Y47_N18
\DataPath|Ram|s_memory~3313\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3313_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1674_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1664_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1664_q\,
	datad => \DataPath|Ram|s_memory~1674_q\,
	combout => \DataPath|Ram|s_memory~3313_combout\);

-- Location: FF_X62_Y47_N21
\DataPath|Ram|s_memory~1694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1694_q\);

-- Location: LCCOMB_X61_Y47_N24
\DataPath|Ram|s_memory~1684feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1684feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1684feeder_combout\);

-- Location: FF_X61_Y47_N25
\DataPath|Ram|s_memory~1684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1684feeder_combout\,
	ena => \DataPath|Ram|s_memory~4318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1684_q\);

-- Location: LCCOMB_X62_Y47_N20
\DataPath|Ram|s_memory~3314\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3314_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3313_combout\ & (\DataPath|Ram|s_memory~1694_q\)) # (!\DataPath|Ram|s_memory~3313_combout\ & ((\DataPath|Ram|s_memory~1684_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3313_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3313_combout\,
	datac => \DataPath|Ram|s_memory~1694_q\,
	datad => \DataPath|Ram|s_memory~1684_q\,
	combout => \DataPath|Ram|s_memory~3314_combout\);

-- Location: LCCOMB_X67_Y47_N0
\DataPath|Ram|s_memory~3317\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3317_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\) # (\DataPath|Ram|s_memory~3314_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3316_combout\ & 
-- (!\DataPath|s_ramAddress[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3316_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~3314_combout\,
	combout => \DataPath|Ram|s_memory~3317_combout\);

-- Location: LCCOMB_X67_Y47_N2
\DataPath|Ram|s_memory~3320\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3320_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3317_combout\ & (\DataPath|Ram|s_memory~3319_combout\)) # (!\DataPath|Ram|s_memory~3317_combout\ & ((\DataPath|Ram|s_memory~3312_combout\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3319_combout\,
	datab => \DataPath|Ram|s_memory~3312_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~3317_combout\,
	combout => \DataPath|Ram|s_memory~3320_combout\);

-- Location: FF_X69_Y49_N7
\DataPath|Ram|s_memory~1644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1644_q\);

-- Location: FF_X69_Y49_N29
\DataPath|Ram|s_memory~1654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1654_q\);

-- Location: FF_X70_Y49_N29
\DataPath|Ram|s_memory~1624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1624_q\);

-- Location: LCCOMB_X70_Y49_N10
\DataPath|Ram|s_memory~1634feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1634feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1634feeder_combout\);

-- Location: FF_X70_Y49_N11
\DataPath|Ram|s_memory~1634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1634feeder_combout\,
	ena => \DataPath|Ram|s_memory~4315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1634_q\);

-- Location: LCCOMB_X70_Y49_N28
\DataPath|Ram|s_memory~3321\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3321_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1634_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1624_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1624_q\,
	datad => \DataPath|Ram|s_memory~1634_q\,
	combout => \DataPath|Ram|s_memory~3321_combout\);

-- Location: LCCOMB_X69_Y49_N28
\DataPath|Ram|s_memory~3322\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3322_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3321_combout\ & ((\DataPath|Ram|s_memory~1654_q\))) # (!\DataPath|Ram|s_memory~3321_combout\ & (\DataPath|Ram|s_memory~1644_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1644_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1654_q\,
	datad => \DataPath|Ram|s_memory~3321_combout\,
	combout => \DataPath|Ram|s_memory~3322_combout\);

-- Location: FF_X67_Y37_N3
\DataPath|Ram|s_memory~1794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1794_q\);

-- Location: FF_X68_Y45_N29
\DataPath|Ram|s_memory~1814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1814_q\);

-- Location: FF_X67_Y49_N7
\DataPath|Ram|s_memory~1804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1804_q\);

-- Location: FF_X67_Y45_N15
\DataPath|Ram|s_memory~1784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1784_q\);

-- Location: LCCOMB_X67_Y45_N14
\DataPath|Ram|s_memory~3328\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3328_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1804_q\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~1784_q\ & 
-- !\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1804_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1784_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3328_combout\);

-- Location: LCCOMB_X68_Y45_N28
\DataPath|Ram|s_memory~3329\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3329_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3328_combout\ & ((\DataPath|Ram|s_memory~1814_q\))) # (!\DataPath|Ram|s_memory~3328_combout\ & (\DataPath|Ram|s_memory~1794_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1794_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1814_q\,
	datad => \DataPath|Ram|s_memory~3328_combout\,
	combout => \DataPath|Ram|s_memory~3329_combout\);

-- Location: LCCOMB_X61_Y48_N28
\DataPath|Ram|s_memory~1484feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1484feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1484feeder_combout\);

-- Location: FF_X61_Y48_N29
\DataPath|Ram|s_memory~1484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1484feeder_combout\,
	ena => \DataPath|Ram|s_memory~4285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1484_q\);

-- Location: FF_X56_Y41_N25
\DataPath|Ram|s_memory~1464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1464_q\);

-- Location: LCCOMB_X56_Y41_N24
\DataPath|Ram|s_memory~3323\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3323_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1484_q\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~1464_q\ & 
-- !\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1484_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1464_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3323_combout\);

-- Location: FF_X69_Y41_N1
\DataPath|Ram|s_memory~1494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1494_q\);

-- Location: FF_X61_Y37_N31
\DataPath|Ram|s_memory~1474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1474_q\);

-- Location: LCCOMB_X69_Y41_N0
\DataPath|Ram|s_memory~3324\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3324_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3323_combout\ & (\DataPath|Ram|s_memory~1494_q\)) # (!\DataPath|Ram|s_memory~3323_combout\ & ((\DataPath|Ram|s_memory~1474_q\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3323_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~3323_combout\,
	datac => \DataPath|Ram|s_memory~1494_q\,
	datad => \DataPath|Ram|s_memory~1474_q\,
	combout => \DataPath|Ram|s_memory~3324_combout\);

-- Location: LCCOMB_X63_Y48_N8
\DataPath|Ram|s_memory~1324feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1324feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1324feeder_combout\);

-- Location: FF_X63_Y48_N9
\DataPath|Ram|s_memory~1324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1324feeder_combout\,
	ena => \DataPath|Ram|s_memory~4336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1324_q\);

-- Location: FF_X65_Y45_N5
\DataPath|Ram|s_memory~1314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1314_q\);

-- Location: FF_X65_Y45_N27
\DataPath|Ram|s_memory~1304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1304_q\);

-- Location: LCCOMB_X65_Y45_N26
\DataPath|Ram|s_memory~3325\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3325_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~1314_q\)) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1304_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~1314_q\,
	datac => \DataPath|Ram|s_memory~1304_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3325_combout\);

-- Location: FF_X68_Y47_N15
\DataPath|Ram|s_memory~1334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1334_q\);

-- Location: LCCOMB_X68_Y47_N14
\DataPath|Ram|s_memory~3326\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3326_combout\ = (\DataPath|Ram|s_memory~3325_combout\ & (((\DataPath|Ram|s_memory~1334_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3325_combout\ & (\DataPath|Ram|s_memory~1324_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1324_q\,
	datab => \DataPath|Ram|s_memory~3325_combout\,
	datac => \DataPath|Ram|s_memory~1334_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3326_combout\);

-- Location: LCCOMB_X69_Y47_N16
\DataPath|Ram|s_memory~3327\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3327_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3324_combout\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((!\DataPath|s_ramAddress[5]~5_combout\ & 
-- \DataPath|Ram|s_memory~3326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3324_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~3326_combout\,
	combout => \DataPath|Ram|s_memory~3327_combout\);

-- Location: LCCOMB_X69_Y47_N14
\DataPath|Ram|s_memory~3330\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3330_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3327_combout\ & ((\DataPath|Ram|s_memory~3329_combout\))) # (!\DataPath|Ram|s_memory~3327_combout\ & (\DataPath|Ram|s_memory~3322_combout\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3322_combout\,
	datab => \DataPath|Ram|s_memory~3329_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~3327_combout\,
	combout => \DataPath|Ram|s_memory~3330_combout\);

-- Location: LCCOMB_X70_Y47_N8
\DataPath|Ram|s_memory~3331\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3331_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3320_combout\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3330_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~3320_combout\,
	datad => \DataPath|Ram|s_memory~3330_combout\,
	combout => \DataPath|Ram|s_memory~3331_combout\);

-- Location: LCCOMB_X70_Y47_N22
\DataPath|Ram|s_memory~3342\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3342_combout\ = (\DataPath|Ram|s_memory~3331_combout\ & (((\DataPath|Ram|s_memory~3341_combout\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~3331_combout\ & (\DataPath|Ram|s_memory~3310_combout\ & 
-- ((\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3310_combout\,
	datab => \DataPath|Ram|s_memory~3341_combout\,
	datac => \DataPath|Ram|s_memory~3331_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3342_combout\);

-- Location: LCCOMB_X68_Y40_N14
\DataPath|Ram|s_memory~494feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~494feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~494feeder_combout\);

-- Location: FF_X68_Y40_N15
\DataPath|Ram|s_memory~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~494feeder_combout\,
	ena => \DataPath|Ram|s_memory~4447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~494_q\);

-- Location: FF_X72_Y40_N13
\DataPath|Ram|s_memory~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~174_q\);

-- Location: LCCOMB_X72_Y40_N12
\DataPath|Ram|s_memory~3381\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3381_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~494_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~174_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~494_q\,
	datac => \DataPath|Ram|s_memory~174_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3381_combout\);

-- Location: FF_X70_Y40_N17
\DataPath|Ram|s_memory~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~654_q\);

-- Location: FF_X72_Y40_N7
\DataPath|Ram|s_memory~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~334_q\);

-- Location: LCCOMB_X70_Y40_N16
\DataPath|Ram|s_memory~3382\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3382_combout\ = (\DataPath|Ram|s_memory~3381_combout\ & (((\DataPath|Ram|s_memory~654_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3381_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~334_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3381_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~654_q\,
	datad => \DataPath|Ram|s_memory~334_q\,
	combout => \DataPath|Ram|s_memory~3382_combout\);

-- Location: LCCOMB_X69_Y37_N6
\DataPath|Ram|s_memory~314feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~314feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~314feeder_combout\);

-- Location: FF_X69_Y37_N7
\DataPath|Ram|s_memory~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~314feeder_combout\,
	ena => \DataPath|Ram|s_memory~4461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~314_q\);

-- Location: FF_X68_Y37_N27
\DataPath|Ram|s_memory~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~634_q\);

-- Location: FF_X69_Y39_N23
\DataPath|Ram|s_memory~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~154_q\);

-- Location: LCCOMB_X68_Y40_N24
\DataPath|Ram|s_memory~474feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~474feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~474feeder_combout\);

-- Location: FF_X68_Y40_N25
\DataPath|Ram|s_memory~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~474feeder_combout\,
	ena => \DataPath|Ram|s_memory~4444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~474_q\);

-- Location: LCCOMB_X69_Y39_N22
\DataPath|Ram|s_memory~3374\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3374_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~474_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~154_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~154_q\,
	datad => \DataPath|Ram|s_memory~474_q\,
	combout => \DataPath|Ram|s_memory~3374_combout\);

-- Location: LCCOMB_X68_Y37_N26
\DataPath|Ram|s_memory~3375\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3375_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3374_combout\ & ((\DataPath|Ram|s_memory~634_q\))) # (!\DataPath|Ram|s_memory~3374_combout\ & (\DataPath|Ram|s_memory~314_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~314_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~634_q\,
	datad => \DataPath|Ram|s_memory~3374_combout\,
	combout => \DataPath|Ram|s_memory~3375_combout\);

-- Location: LCCOMB_X62_Y44_N30
\DataPath|Ram|s_memory~484feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~484feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~484feeder_combout\);

-- Location: FF_X62_Y44_N31
\DataPath|Ram|s_memory~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~484feeder_combout\,
	ena => \DataPath|Ram|s_memory~4445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~484_q\);

-- Location: FF_X59_Y48_N17
\DataPath|Ram|s_memory~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~164_q\);

-- Location: FF_X59_Y48_N3
\DataPath|Ram|s_memory~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~324_q\);

-- Location: LCCOMB_X59_Y48_N16
\DataPath|Ram|s_memory~3376\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3376_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~324_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~164_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~164_q\,
	datad => \DataPath|Ram|s_memory~324_q\,
	combout => \DataPath|Ram|s_memory~3376_combout\);

-- Location: FF_X58_Y48_N1
\DataPath|Ram|s_memory~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~644_q\);

-- Location: LCCOMB_X58_Y48_N0
\DataPath|Ram|s_memory~3377\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3377_combout\ = (\DataPath|Ram|s_memory~3376_combout\ & (((\DataPath|Ram|s_memory~644_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3376_combout\ & (\DataPath|Ram|s_memory~484_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~484_q\,
	datab => \DataPath|Ram|s_memory~3376_combout\,
	datac => \DataPath|Ram|s_memory~644_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3377_combout\);

-- Location: FF_X54_Y42_N17
\DataPath|Ram|s_memory~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~304_q\);

-- Location: FF_X54_Y42_N27
\DataPath|Ram|s_memory~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~144_q\);

-- Location: LCCOMB_X54_Y42_N26
\DataPath|Ram|s_memory~3378\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3378_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~304_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~144_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~304_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~144_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3378_combout\);

-- Location: FF_X54_Y40_N17
\DataPath|Ram|s_memory~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~624_q\);

-- Location: LCCOMB_X60_Y40_N26
\DataPath|Ram|s_memory~464feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~464feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~464feeder_combout\);

-- Location: FF_X60_Y40_N27
\DataPath|Ram|s_memory~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~464feeder_combout\,
	ena => \DataPath|Ram|s_memory~4446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~464_q\);

-- Location: LCCOMB_X54_Y40_N16
\DataPath|Ram|s_memory~3379\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3379_combout\ = (\DataPath|Ram|s_memory~3378_combout\ & (((\DataPath|Ram|s_memory~624_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3378_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~464_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3378_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~624_q\,
	datad => \DataPath|Ram|s_memory~464_q\,
	combout => \DataPath|Ram|s_memory~3379_combout\);

-- Location: LCCOMB_X54_Y40_N30
\DataPath|Ram|s_memory~3380\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3380_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3377_combout\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3379_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~3377_combout\,
	datad => \DataPath|Ram|s_memory~3379_combout\,
	combout => \DataPath|Ram|s_memory~3380_combout\);

-- Location: LCCOMB_X58_Y39_N22
\DataPath|Ram|s_memory~3383\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3383_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3380_combout\ & (\DataPath|Ram|s_memory~3382_combout\)) # (!\DataPath|Ram|s_memory~3380_combout\ & ((\DataPath|Ram|s_memory~3375_combout\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3382_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~3375_combout\,
	datad => \DataPath|Ram|s_memory~3380_combout\,
	combout => \DataPath|Ram|s_memory~3383_combout\);

-- Location: FF_X70_Y45_N5
\DataPath|Ram|s_memory~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~134_q\);

-- Location: FF_X70_Y45_N7
\DataPath|Ram|s_memory~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~454_q\);

-- Location: LCCOMB_X70_Y45_N4
\DataPath|Ram|s_memory~3360\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3360_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~454_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~134_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~134_q\,
	datad => \DataPath|Ram|s_memory~454_q\,
	combout => \DataPath|Ram|s_memory~3360_combout\);

-- Location: FF_X69_Y45_N13
\DataPath|Ram|s_memory~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~614_q\);

-- Location: LCCOMB_X73_Y44_N2
\DataPath|Ram|s_memory~294feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~294feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~294feeder_combout\);

-- Location: FF_X73_Y44_N3
\DataPath|Ram|s_memory~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~294feeder_combout\,
	ena => \DataPath|Ram|s_memory~4456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~294_q\);

-- Location: LCCOMB_X69_Y45_N12
\DataPath|Ram|s_memory~3361\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3361_combout\ = (\DataPath|Ram|s_memory~3360_combout\ & (((\DataPath|Ram|s_memory~614_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3360_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~294_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3360_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~614_q\,
	datad => \DataPath|Ram|s_memory~294_q\,
	combout => \DataPath|Ram|s_memory~3361_combout\);

-- Location: LCCOMB_X63_Y47_N30
\DataPath|Ram|s_memory~444feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~444feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~444feeder_combout\);

-- Location: FF_X63_Y47_N31
\DataPath|Ram|s_memory~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~444feeder_combout\,
	ena => \DataPath|Ram|s_memory~4432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~444_q\);

-- Location: FF_X61_Y46_N25
\DataPath|Ram|s_memory~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~604_q\);

-- Location: FF_X58_Y46_N5
\DataPath|Ram|s_memory~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~124_q\);

-- Location: LCCOMB_X61_Y44_N6
\DataPath|Ram|s_memory~284feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~284feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~284feeder_combout\);

-- Location: FF_X61_Y44_N7
\DataPath|Ram|s_memory~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~284feeder_combout\,
	ena => \DataPath|Ram|s_memory~4453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~284_q\);

-- Location: LCCOMB_X58_Y46_N4
\DataPath|Ram|s_memory~3353\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3353_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~284_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~124_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~124_q\,
	datad => \DataPath|Ram|s_memory~284_q\,
	combout => \DataPath|Ram|s_memory~3353_combout\);

-- Location: LCCOMB_X61_Y46_N24
\DataPath|Ram|s_memory~3354\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3354_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3353_combout\ & ((\DataPath|Ram|s_memory~604_q\))) # (!\DataPath|Ram|s_memory~3353_combout\ & (\DataPath|Ram|s_memory~444_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~444_q\,
	datac => \DataPath|Ram|s_memory~604_q\,
	datad => \DataPath|Ram|s_memory~3353_combout\,
	combout => \DataPath|Ram|s_memory~3354_combout\);

-- Location: FF_X56_Y45_N23
\DataPath|Ram|s_memory~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~104_q\);

-- Location: FF_X56_Y45_N29
\DataPath|Ram|s_memory~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~264_q\);

-- Location: LCCOMB_X56_Y45_N22
\DataPath|Ram|s_memory~3357\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3357_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~264_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~104_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~104_q\,
	datad => \DataPath|Ram|s_memory~264_q\,
	combout => \DataPath|Ram|s_memory~3357_combout\);

-- Location: LCCOMB_X58_Y45_N4
\DataPath|Ram|s_memory~424feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~424feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~424feeder_combout\);

-- Location: FF_X58_Y45_N5
\DataPath|Ram|s_memory~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~424feeder_combout\,
	ena => \DataPath|Ram|s_memory~4434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~424_q\);

-- Location: FF_X66_Y45_N11
\DataPath|Ram|s_memory~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~584_q\);

-- Location: LCCOMB_X66_Y45_N10
\DataPath|Ram|s_memory~3358\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3358_combout\ = (\DataPath|Ram|s_memory~3357_combout\ & (((\DataPath|Ram|s_memory~584_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3357_combout\ & (\DataPath|Ram|s_memory~424_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3357_combout\,
	datab => \DataPath|Ram|s_memory~424_q\,
	datac => \DataPath|Ram|s_memory~584_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3358_combout\);

-- Location: LCCOMB_X61_Y45_N12
\DataPath|Ram|s_memory~274feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~274feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~274feeder_combout\);

-- Location: FF_X61_Y45_N13
\DataPath|Ram|s_memory~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~274feeder_combout\,
	ena => \DataPath|Ram|s_memory~4454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~274_q\);

-- Location: FF_X60_Y45_N15
\DataPath|Ram|s_memory~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~594_q\);

-- Location: FF_X59_Y45_N21
\DataPath|Ram|s_memory~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~114_q\);

-- Location: FF_X60_Y45_N17
\DataPath|Ram|s_memory~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~434_q\);

-- Location: LCCOMB_X59_Y45_N20
\DataPath|Ram|s_memory~3355\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3355_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~434_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~114_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~114_q\,
	datad => \DataPath|Ram|s_memory~434_q\,
	combout => \DataPath|Ram|s_memory~3355_combout\);

-- Location: LCCOMB_X60_Y45_N14
\DataPath|Ram|s_memory~3356\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3356_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3355_combout\ & ((\DataPath|Ram|s_memory~594_q\))) # (!\DataPath|Ram|s_memory~3355_combout\ & (\DataPath|Ram|s_memory~274_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~274_q\,
	datac => \DataPath|Ram|s_memory~594_q\,
	datad => \DataPath|Ram|s_memory~3355_combout\,
	combout => \DataPath|Ram|s_memory~3356_combout\);

-- Location: LCCOMB_X61_Y45_N10
\DataPath|Ram|s_memory~3359\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3359_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3356_combout\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3358_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3356_combout\,
	combout => \DataPath|Ram|s_memory~3359_combout\);

-- Location: LCCOMB_X61_Y45_N0
\DataPath|Ram|s_memory~3362\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3362_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3359_combout\ & (\DataPath|Ram|s_memory~3361_combout\)) # (!\DataPath|Ram|s_memory~3359_combout\ & ((\DataPath|Ram|s_memory~3354_combout\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3361_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~3354_combout\,
	datad => \DataPath|Ram|s_memory~3359_combout\,
	combout => \DataPath|Ram|s_memory~3362_combout\);

-- Location: FF_X68_Y38_N31
\DataPath|Ram|s_memory~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~34_q\);

-- Location: FF_X65_Y39_N17
\DataPath|Ram|s_memory~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~354_q\);

-- Location: LCCOMB_X68_Y38_N30
\DataPath|Ram|s_memory~3365\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3365_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~354_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~34_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~34_q\,
	datad => \DataPath|Ram|s_memory~354_q\,
	combout => \DataPath|Ram|s_memory~3365_combout\);

-- Location: FF_X66_Y37_N9
\DataPath|Ram|s_memory~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~514_q\);

-- Location: LCCOMB_X60_Y37_N30
\DataPath|Ram|s_memory~194feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~194feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~194feeder_combout\);

-- Location: FF_X60_Y37_N31
\DataPath|Ram|s_memory~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~194feeder_combout\,
	ena => \DataPath|Ram|s_memory~4458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~194_q\);

-- Location: LCCOMB_X66_Y37_N8
\DataPath|Ram|s_memory~3366\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3366_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3365_combout\ & (\DataPath|Ram|s_memory~514_q\)) # (!\DataPath|Ram|s_memory~3365_combout\ & ((\DataPath|Ram|s_memory~194_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3365_combout\,
	datac => \DataPath|Ram|s_memory~514_q\,
	datad => \DataPath|Ram|s_memory~194_q\,
	combout => \DataPath|Ram|s_memory~3366_combout\);

-- Location: FF_X60_Y42_N21
\DataPath|Ram|s_memory~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~184_q\);

-- Location: FF_X62_Y42_N7
\DataPath|Ram|s_memory~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~24_q\);

-- Location: LCCOMB_X62_Y42_N6
\DataPath|Ram|s_memory~3367\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3367_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~184_q\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~24_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~184_q\,
	datac => \DataPath|Ram|s_memory~24_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3367_combout\);

-- Location: FF_X66_Y41_N5
\DataPath|Ram|s_memory~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~504_q\);

-- Location: FF_X65_Y43_N19
\DataPath|Ram|s_memory~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~344_q\);

-- Location: LCCOMB_X66_Y41_N4
\DataPath|Ram|s_memory~3368\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3368_combout\ = (\DataPath|Ram|s_memory~3367_combout\ & (((\DataPath|Ram|s_memory~504_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3367_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~344_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3367_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~504_q\,
	datad => \DataPath|Ram|s_memory~344_q\,
	combout => \DataPath|Ram|s_memory~3368_combout\);

-- Location: LCCOMB_X65_Y45_N0
\DataPath|Ram|s_memory~3369\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3369_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3366_combout\) # ((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (((!\DataPath|s_ramAddress[1]~2_combout\ & 
-- \DataPath|Ram|s_memory~3368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3366_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3368_combout\,
	combout => \DataPath|Ram|s_memory~3369_combout\);

-- Location: FF_X68_Y41_N9
\DataPath|Ram|s_memory~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~214_q\);

-- Location: FF_X69_Y41_N3
\DataPath|Ram|s_memory~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~534_q\);

-- Location: FF_X68_Y41_N23
\DataPath|Ram|s_memory~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~54_q\);

-- Location: FF_X68_Y43_N11
\DataPath|Ram|s_memory~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~374_q\);

-- Location: LCCOMB_X68_Y41_N22
\DataPath|Ram|s_memory~3370\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3370_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~374_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~54_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~54_q\,
	datad => \DataPath|Ram|s_memory~374_q\,
	combout => \DataPath|Ram|s_memory~3370_combout\);

-- Location: LCCOMB_X69_Y41_N2
\DataPath|Ram|s_memory~3371\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3371_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3370_combout\ & ((\DataPath|Ram|s_memory~534_q\))) # (!\DataPath|Ram|s_memory~3370_combout\ & (\DataPath|Ram|s_memory~214_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~214_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~534_q\,
	datad => \DataPath|Ram|s_memory~3370_combout\,
	combout => \DataPath|Ram|s_memory~3371_combout\);

-- Location: LCCOMB_X60_Y44_N22
\DataPath|Ram|s_memory~204feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~204feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~204feeder_combout\);

-- Location: FF_X60_Y44_N23
\DataPath|Ram|s_memory~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~204feeder_combout\,
	ena => \DataPath|Ram|s_memory~4457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~204_q\);

-- Location: FF_X59_Y46_N13
\DataPath|Ram|s_memory~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~44_q\);

-- Location: LCCOMB_X59_Y46_N12
\DataPath|Ram|s_memory~3363\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3363_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~204_q\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~44_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~204_q\,
	datac => \DataPath|Ram|s_memory~44_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3363_combout\);

-- Location: LCCOMB_X61_Y43_N4
\DataPath|Ram|s_memory~364feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~364feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~364feeder_combout\);

-- Location: FF_X61_Y43_N5
\DataPath|Ram|s_memory~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~364feeder_combout\,
	ena => \DataPath|Ram|s_memory~4440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~364_q\);

-- Location: FF_X61_Y46_N3
\DataPath|Ram|s_memory~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~524_q\);

-- Location: LCCOMB_X61_Y46_N2
\DataPath|Ram|s_memory~3364\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3364_combout\ = (\DataPath|Ram|s_memory~3363_combout\ & (((\DataPath|Ram|s_memory~524_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3363_combout\ & (\DataPath|Ram|s_memory~364_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3363_combout\,
	datab => \DataPath|Ram|s_memory~364_q\,
	datac => \DataPath|Ram|s_memory~524_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3364_combout\);

-- Location: LCCOMB_X61_Y46_N12
\DataPath|Ram|s_memory~3372\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3372_combout\ = (\DataPath|Ram|s_memory~3369_combout\ & ((\DataPath|Ram|s_memory~3371_combout\) # ((!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3369_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\ & 
-- \DataPath|Ram|s_memory~3364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3369_combout\,
	datab => \DataPath|Ram|s_memory~3371_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3364_combout\,
	combout => \DataPath|Ram|s_memory~3372_combout\);

-- Location: LCCOMB_X61_Y46_N22
\DataPath|Ram|s_memory~3373\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3373_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3362_combout\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3372_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3362_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3372_combout\,
	combout => \DataPath|Ram|s_memory~3373_combout\);

-- Location: FF_X69_Y38_N3
\DataPath|Ram|s_memory~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~394_q\);

-- Location: FF_X69_Y38_N9
\DataPath|Ram|s_memory~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~74_q\);

-- Location: LCCOMB_X69_Y38_N8
\DataPath|Ram|s_memory~3343\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3343_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~394_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~74_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~394_q\,
	datac => \DataPath|Ram|s_memory~74_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3343_combout\);

-- Location: LCCOMB_X65_Y35_N28
\DataPath|Ram|s_memory~234feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~234feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~234feeder_combout\);

-- Location: FF_X65_Y35_N29
\DataPath|Ram|s_memory~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~234feeder_combout\,
	ena => \DataPath|Ram|s_memory~4449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~234_q\);

-- Location: FF_X66_Y35_N13
\DataPath|Ram|s_memory~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~554_q\);

-- Location: LCCOMB_X66_Y35_N12
\DataPath|Ram|s_memory~3344\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3344_combout\ = (\DataPath|Ram|s_memory~3343_combout\ & (((\DataPath|Ram|s_memory~554_q\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~3343_combout\ & (\DataPath|Ram|s_memory~234_q\ & 
-- ((\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3343_combout\,
	datab => \DataPath|Ram|s_memory~234_q\,
	datac => \DataPath|Ram|s_memory~554_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3344_combout\);

-- Location: FF_X69_Y42_N29
\DataPath|Ram|s_memory~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~94_q\);

-- Location: LCCOMB_X68_Y42_N20
\DataPath|Ram|s_memory~414feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~414feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~414feeder_combout\);

-- Location: FF_X68_Y42_N21
\DataPath|Ram|s_memory~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~414feeder_combout\,
	ena => \DataPath|Ram|s_memory~4439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~414_q\);

-- Location: LCCOMB_X69_Y42_N28
\DataPath|Ram|s_memory~3350\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3350_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~414_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~94_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~94_q\,
	datad => \DataPath|Ram|s_memory~414_q\,
	combout => \DataPath|Ram|s_memory~3350_combout\);

-- Location: FF_X66_Y39_N19
\DataPath|Ram|s_memory~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~574_q\);

-- Location: FF_X66_Y39_N13
\DataPath|Ram|s_memory~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~254_q\);

-- Location: LCCOMB_X66_Y39_N18
\DataPath|Ram|s_memory~3351\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3351_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3350_combout\ & (\DataPath|Ram|s_memory~574_q\)) # (!\DataPath|Ram|s_memory~3350_combout\ & ((\DataPath|Ram|s_memory~254_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3350_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3350_combout\,
	datac => \DataPath|Ram|s_memory~574_q\,
	datad => \DataPath|Ram|s_memory~254_q\,
	combout => \DataPath|Ram|s_memory~3351_combout\);

-- Location: FF_X59_Y47_N25
\DataPath|Ram|s_memory~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~244_q\);

-- Location: FF_X59_Y45_N3
\DataPath|Ram|s_memory~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~84_q\);

-- Location: LCCOMB_X59_Y45_N2
\DataPath|Ram|s_memory~3345\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3345_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~244_q\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~84_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~244_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~84_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3345_combout\);

-- Location: LCCOMB_X56_Y47_N4
\DataPath|Ram|s_memory~404feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~404feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~404feeder_combout\);

-- Location: FF_X56_Y47_N5
\DataPath|Ram|s_memory~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~404feeder_combout\,
	ena => \DataPath|Ram|s_memory~4437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~404_q\);

-- Location: FF_X59_Y47_N11
\DataPath|Ram|s_memory~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~564_q\);

-- Location: LCCOMB_X59_Y47_N10
\DataPath|Ram|s_memory~3346\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3346_combout\ = (\DataPath|Ram|s_memory~3345_combout\ & (((\DataPath|Ram|s_memory~564_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3345_combout\ & (\DataPath|Ram|s_memory~404_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3345_combout\,
	datab => \DataPath|Ram|s_memory~404_q\,
	datac => \DataPath|Ram|s_memory~564_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3346_combout\);

-- Location: LCCOMB_X58_Y38_N8
\DataPath|Ram|s_memory~224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~224feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~224feeder_combout\);

-- Location: FF_X58_Y38_N9
\DataPath|Ram|s_memory~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~224feeder_combout\,
	ena => \DataPath|Ram|s_memory~4451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~224_q\);

-- Location: FF_X57_Y42_N25
\DataPath|Ram|s_memory~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~64_q\);

-- Location: LCCOMB_X57_Y42_N24
\DataPath|Ram|s_memory~3347\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3347_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~224_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~64_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~224_q\,
	datac => \DataPath|Ram|s_memory~64_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3347_combout\);

-- Location: FF_X58_Y39_N13
\DataPath|Ram|s_memory~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~544_q\);

-- Location: LCCOMB_X58_Y38_N2
\DataPath|Ram|s_memory~384feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~384feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~384feeder_combout\);

-- Location: FF_X58_Y38_N3
\DataPath|Ram|s_memory~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~384feeder_combout\,
	ena => \DataPath|Ram|s_memory~4438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~384_q\);

-- Location: LCCOMB_X58_Y39_N12
\DataPath|Ram|s_memory~3348\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3348_combout\ = (\DataPath|Ram|s_memory~3347_combout\ & (((\DataPath|Ram|s_memory~544_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3347_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~384_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3347_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~544_q\,
	datad => \DataPath|Ram|s_memory~384_q\,
	combout => \DataPath|Ram|s_memory~3348_combout\);

-- Location: LCCOMB_X58_Y39_N18
\DataPath|Ram|s_memory~3349\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3349_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~3346_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~3348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~3346_combout\,
	datad => \DataPath|Ram|s_memory~3348_combout\,
	combout => \DataPath|Ram|s_memory~3349_combout\);

-- Location: LCCOMB_X58_Y39_N28
\DataPath|Ram|s_memory~3352\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3352_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3349_combout\ & ((\DataPath|Ram|s_memory~3351_combout\))) # (!\DataPath|Ram|s_memory~3349_combout\ & (\DataPath|Ram|s_memory~3344_combout\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3344_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~3351_combout\,
	datad => \DataPath|Ram|s_memory~3349_combout\,
	combout => \DataPath|Ram|s_memory~3352_combout\);

-- Location: LCCOMB_X58_Y39_N16
\DataPath|Ram|s_memory~3384\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3384_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3373_combout\ & (\DataPath|Ram|s_memory~3383_combout\)) # (!\DataPath|Ram|s_memory~3373_combout\ & ((\DataPath|Ram|s_memory~3352_combout\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3383_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~3373_combout\,
	datad => \DataPath|Ram|s_memory~3352_combout\,
	combout => \DataPath|Ram|s_memory~3384_combout\);

-- Location: LCCOMB_X70_Y47_N24
\DataPath|Ram|s_memory~3385\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3385_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3342_combout\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3384_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~3342_combout\,
	datad => \DataPath|Ram|s_memory~3384_combout\,
	combout => \DataPath|Ram|s_memory~3385_combout\);

-- Location: FF_X75_Y39_N27
\DataPath|Ram|s_memory~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1054_q\);

-- Location: FF_X75_Y39_N21
\DataPath|Ram|s_memory~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~734_q\);

-- Location: LCCOMB_X75_Y39_N20
\DataPath|Ram|s_memory~3290\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3290_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1054_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~734_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1054_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~734_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3290_combout\);

-- Location: FF_X74_Y39_N7
\DataPath|Ram|s_memory~1214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1214_q\);

-- Location: FF_X74_Y39_N21
\DataPath|Ram|s_memory~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~894_q\);

-- Location: LCCOMB_X74_Y39_N6
\DataPath|Ram|s_memory~3291\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3291_combout\ = (\DataPath|Ram|s_memory~3290_combout\ & (((\DataPath|Ram|s_memory~1214_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3290_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~894_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3290_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1214_q\,
	datad => \DataPath|Ram|s_memory~894_q\,
	combout => \DataPath|Ram|s_memory~3291_combout\);

-- Location: FF_X73_Y43_N29
\DataPath|Ram|s_memory~1094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1094_q\);

-- Location: FF_X73_Y43_N3
\DataPath|Ram|s_memory~1254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1254_q\);

-- Location: FF_X70_Y44_N11
\DataPath|Ram|s_memory~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~934_q\);

-- Location: FF_X70_Y44_N29
\DataPath|Ram|s_memory~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~774_q\);

-- Location: LCCOMB_X70_Y44_N28
\DataPath|Ram|s_memory~3292\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3292_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~934_q\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~774_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~934_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~774_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3292_combout\);

-- Location: LCCOMB_X73_Y43_N2
\DataPath|Ram|s_memory~3293\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3293_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3292_combout\ & ((\DataPath|Ram|s_memory~1254_q\))) # (!\DataPath|Ram|s_memory~3292_combout\ & (\DataPath|Ram|s_memory~1094_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~1094_q\,
	datac => \DataPath|Ram|s_memory~1254_q\,
	datad => \DataPath|Ram|s_memory~3292_combout\,
	combout => \DataPath|Ram|s_memory~3293_combout\);

-- Location: FF_X75_Y43_N15
\DataPath|Ram|s_memory~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~694_q\);

-- Location: FF_X75_Y43_N29
\DataPath|Ram|s_memory~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~854_q\);

-- Location: LCCOMB_X75_Y43_N14
\DataPath|Ram|s_memory~3294\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3294_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~854_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~694_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~694_q\,
	datad => \DataPath|Ram|s_memory~854_q\,
	combout => \DataPath|Ram|s_memory~3294_combout\);

-- Location: FF_X74_Y43_N23
\DataPath|Ram|s_memory~1174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1174_q\);

-- Location: FF_X74_Y43_N29
\DataPath|Ram|s_memory~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1014_q\);

-- Location: LCCOMB_X74_Y43_N22
\DataPath|Ram|s_memory~3295\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3295_combout\ = (\DataPath|Ram|s_memory~3294_combout\ & (((\DataPath|Ram|s_memory~1174_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3294_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~1014_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3294_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1174_q\,
	datad => \DataPath|Ram|s_memory~1014_q\,
	combout => \DataPath|Ram|s_memory~3295_combout\);

-- Location: LCCOMB_X73_Y47_N30
\DataPath|Ram|s_memory~3296\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3296_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3293_combout\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3295_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3293_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3295_combout\,
	combout => \DataPath|Ram|s_memory~3296_combout\);

-- Location: FF_X76_Y44_N3
\DataPath|Ram|s_memory~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~814_q\);

-- Location: FF_X76_Y44_N17
\DataPath|Ram|s_memory~1134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1134_q\);

-- Location: LCCOMB_X76_Y44_N2
\DataPath|Ram|s_memory~3297\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3297_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1134_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~814_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~814_q\,
	datad => \DataPath|Ram|s_memory~1134_q\,
	combout => \DataPath|Ram|s_memory~3297_combout\);

-- Location: FF_X75_Y44_N13
\DataPath|Ram|s_memory~1294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1294_q\);

-- Location: FF_X75_Y44_N19
\DataPath|Ram|s_memory~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~974_q\);

-- Location: LCCOMB_X75_Y44_N12
\DataPath|Ram|s_memory~3298\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3298_combout\ = (\DataPath|Ram|s_memory~3297_combout\ & (((\DataPath|Ram|s_memory~1294_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3297_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~974_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3297_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1294_q\,
	datad => \DataPath|Ram|s_memory~974_q\,
	combout => \DataPath|Ram|s_memory~3298_combout\);

-- Location: LCCOMB_X73_Y47_N24
\DataPath|Ram|s_memory~3299\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3299_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3296_combout\ & ((\DataPath|Ram|s_memory~3298_combout\))) # (!\DataPath|Ram|s_memory~3296_combout\ & (\DataPath|Ram|s_memory~3291_combout\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3291_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~3296_combout\,
	datad => \DataPath|Ram|s_memory~3298_combout\,
	combout => \DataPath|Ram|s_memory~3299_combout\);

-- Location: FF_X59_Y43_N11
\DataPath|Ram|s_memory~1064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1064_q\);

-- Location: FF_X63_Y46_N21
\DataPath|Ram|s_memory~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~744_q\);

-- Location: FF_X63_Y46_N3
\DataPath|Ram|s_memory~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~904_q\);

-- Location: LCCOMB_X63_Y46_N20
\DataPath|Ram|s_memory~3279\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3279_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~904_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~744_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~744_q\,
	datad => \DataPath|Ram|s_memory~904_q\,
	combout => \DataPath|Ram|s_memory~3279_combout\);

-- Location: FF_X59_Y43_N5
\DataPath|Ram|s_memory~1224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1224_q\);

-- Location: LCCOMB_X59_Y43_N4
\DataPath|Ram|s_memory~3280\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3280_combout\ = (\DataPath|Ram|s_memory~3279_combout\ & (((\DataPath|Ram|s_memory~1224_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3279_combout\ & (\DataPath|Ram|s_memory~1064_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1064_q\,
	datab => \DataPath|Ram|s_memory~3279_combout\,
	datac => \DataPath|Ram|s_memory~1224_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3280_combout\);

-- Location: FF_X55_Y40_N9
\DataPath|Ram|s_memory~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~944_q\);

-- Location: FF_X55_Y40_N27
\DataPath|Ram|s_memory~1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1264_q\);

-- Location: FF_X59_Y40_N9
\DataPath|Ram|s_memory~1104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1104_q\);

-- Location: FF_X59_Y40_N7
\DataPath|Ram|s_memory~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~784_q\);

-- Location: LCCOMB_X59_Y40_N6
\DataPath|Ram|s_memory~3286\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3286_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1104_q\) # ((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~784_q\ & 
-- !\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~1104_q\,
	datac => \DataPath|Ram|s_memory~784_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3286_combout\);

-- Location: LCCOMB_X55_Y40_N26
\DataPath|Ram|s_memory~3287\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3287_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3286_combout\ & ((\DataPath|Ram|s_memory~1264_q\))) # (!\DataPath|Ram|s_memory~3286_combout\ & (\DataPath|Ram|s_memory~944_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~944_q\,
	datac => \DataPath|Ram|s_memory~1264_q\,
	datad => \DataPath|Ram|s_memory~3286_combout\,
	combout => \DataPath|Ram|s_memory~3287_combout\);

-- Location: FF_X63_Y43_N17
\DataPath|Ram|s_memory~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~824_q\);

-- Location: FF_X63_Y43_N19
\DataPath|Ram|s_memory~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~664_q\);

-- Location: LCCOMB_X63_Y43_N18
\DataPath|Ram|s_memory~3283\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3283_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~824_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~664_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~824_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~664_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3283_combout\);

-- Location: FF_X66_Y43_N23
\DataPath|Ram|s_memory~1144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1144_q\);

-- Location: FF_X66_Y43_N21
\DataPath|Ram|s_memory~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~984_q\);

-- Location: LCCOMB_X66_Y43_N22
\DataPath|Ram|s_memory~3284\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3284_combout\ = (\DataPath|Ram|s_memory~3283_combout\ & (((\DataPath|Ram|s_memory~1144_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3283_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~984_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3283_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1144_q\,
	datad => \DataPath|Ram|s_memory~984_q\,
	combout => \DataPath|Ram|s_memory~3284_combout\);

-- Location: FF_X55_Y39_N31
\DataPath|Ram|s_memory~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~864_q\);

-- Location: FF_X56_Y39_N29
\DataPath|Ram|s_memory~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~704_q\);

-- Location: FF_X56_Y39_N11
\DataPath|Ram|s_memory~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1024_q\);

-- Location: LCCOMB_X56_Y39_N28
\DataPath|Ram|s_memory~3281\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3281_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~1024_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~704_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~704_q\,
	datad => \DataPath|Ram|s_memory~1024_q\,
	combout => \DataPath|Ram|s_memory~3281_combout\);

-- Location: FF_X55_Y39_N13
\DataPath|Ram|s_memory~1184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1184_q\);

-- Location: LCCOMB_X55_Y39_N12
\DataPath|Ram|s_memory~3282\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3282_combout\ = (\DataPath|Ram|s_memory~3281_combout\ & (((\DataPath|Ram|s_memory~1184_q\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~3281_combout\ & (\DataPath|Ram|s_memory~864_q\ & 
-- ((\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~864_q\,
	datab => \DataPath|Ram|s_memory~3281_combout\,
	datac => \DataPath|Ram|s_memory~1184_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3282_combout\);

-- Location: LCCOMB_X59_Y43_N18
\DataPath|Ram|s_memory~3285\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3285_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\) # (\DataPath|Ram|s_memory~3282_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3284_combout\ & 
-- (!\DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3284_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3282_combout\,
	combout => \DataPath|Ram|s_memory~3285_combout\);

-- Location: LCCOMB_X59_Y43_N24
\DataPath|Ram|s_memory~3288\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3288_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3285_combout\ & ((\DataPath|Ram|s_memory~3287_combout\))) # (!\DataPath|Ram|s_memory~3285_combout\ & (\DataPath|Ram|s_memory~3280_combout\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3280_combout\,
	datac => \DataPath|Ram|s_memory~3287_combout\,
	datad => \DataPath|Ram|s_memory~3285_combout\,
	combout => \DataPath|Ram|s_memory~3288_combout\);

-- Location: FF_X62_Y41_N15
\DataPath|Ram|s_memory~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~674_q\);

-- Location: FF_X62_Y41_N29
\DataPath|Ram|s_memory~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~834_q\);

-- Location: LCCOMB_X62_Y41_N14
\DataPath|Ram|s_memory~3273\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3273_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~834_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~674_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~674_q\,
	datad => \DataPath|Ram|s_memory~834_q\,
	combout => \DataPath|Ram|s_memory~3273_combout\);

-- Location: FF_X66_Y37_N31
\DataPath|Ram|s_memory~1154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1154_q\);

-- Location: LCCOMB_X62_Y38_N30
\DataPath|Ram|s_memory~994feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~994feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~994feeder_combout\);

-- Location: FF_X62_Y38_N31
\DataPath|Ram|s_memory~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~994feeder_combout\,
	ena => \DataPath|Ram|s_memory~4404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~994_q\);

-- Location: LCCOMB_X66_Y37_N30
\DataPath|Ram|s_memory~3274\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3274_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3273_combout\ & (\DataPath|Ram|s_memory~1154_q\)) # (!\DataPath|Ram|s_memory~3273_combout\ & ((\DataPath|Ram|s_memory~994_q\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3273_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3273_combout\,
	datac => \DataPath|Ram|s_memory~1154_q\,
	datad => \DataPath|Ram|s_memory~994_q\,
	combout => \DataPath|Ram|s_memory~3274_combout\);

-- Location: LCCOMB_X59_Y44_N20
\DataPath|Ram|s_memory~1074feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1074feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1074feeder_combout\);

-- Location: FF_X59_Y44_N21
\DataPath|Ram|s_memory~1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1074feeder_combout\,
	ena => \DataPath|Ram|s_memory~4365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1074_q\);

-- Location: FF_X67_Y44_N13
\DataPath|Ram|s_memory~1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1234_q\);

-- Location: FF_X63_Y44_N25
\DataPath|Ram|s_memory~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~914_q\);

-- Location: FF_X63_Y42_N27
\DataPath|Ram|s_memory~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~754_q\);

-- Location: LCCOMB_X63_Y42_N26
\DataPath|Ram|s_memory~3271\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3271_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~914_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~754_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~914_q\,
	datac => \DataPath|Ram|s_memory~754_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3271_combout\);

-- Location: LCCOMB_X67_Y44_N12
\DataPath|Ram|s_memory~3272\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3272_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3271_combout\ & ((\DataPath|Ram|s_memory~1234_q\))) # (!\DataPath|Ram|s_memory~3271_combout\ & (\DataPath|Ram|s_memory~1074_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1074_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1234_q\,
	datad => \DataPath|Ram|s_memory~3271_combout\,
	combout => \DataPath|Ram|s_memory~3272_combout\);

-- Location: LCCOMB_X68_Y36_N0
\DataPath|Ram|s_memory~3275\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3275_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\) # (\DataPath|Ram|s_memory~3272_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3274_combout\ & 
-- (!\DataPath|s_ramAddress[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3274_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3272_combout\,
	combout => \DataPath|Ram|s_memory~3275_combout\);

-- Location: FF_X63_Y38_N23
\DataPath|Ram|s_memory~1114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1114_q\);

-- Location: FF_X63_Y38_N29
\DataPath|Ram|s_memory~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~794_q\);

-- Location: LCCOMB_X63_Y38_N28
\DataPath|Ram|s_memory~3276\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3276_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1114_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~794_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1114_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~794_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3276_combout\);

-- Location: FF_X63_Y37_N3
\DataPath|Ram|s_memory~1274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1274_q\);

-- Location: FF_X63_Y37_N13
\DataPath|Ram|s_memory~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~954_q\);

-- Location: LCCOMB_X63_Y37_N2
\DataPath|Ram|s_memory~3277\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3277_combout\ = (\DataPath|Ram|s_memory~3276_combout\ & (((\DataPath|Ram|s_memory~1274_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3276_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~954_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3276_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1274_q\,
	datad => \DataPath|Ram|s_memory~954_q\,
	combout => \DataPath|Ram|s_memory~3277_combout\);

-- Location: FF_X61_Y38_N23
\DataPath|Ram|s_memory~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~714_q\);

-- Location: LCCOMB_X62_Y38_N24
\DataPath|Ram|s_memory~1034feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1034feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~1034feeder_combout\);

-- Location: FF_X62_Y38_N25
\DataPath|Ram|s_memory~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1034feeder_combout\,
	ena => \DataPath|Ram|s_memory~4384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1034_q\);

-- Location: LCCOMB_X61_Y38_N22
\DataPath|Ram|s_memory~3269\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3269_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~1034_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~714_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~714_q\,
	datad => \DataPath|Ram|s_memory~1034_q\,
	combout => \DataPath|Ram|s_memory~3269_combout\);

-- Location: FF_X69_Y36_N3
\DataPath|Ram|s_memory~1194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1194_q\);

-- Location: LCCOMB_X69_Y36_N16
\DataPath|Ram|s_memory~874feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~874feeder_combout\ = \DataPath|Counter_1|s_counterValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(5),
	combout => \DataPath|Ram|s_memory~874feeder_combout\);

-- Location: FF_X69_Y36_N17
\DataPath|Ram|s_memory~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~874feeder_combout\,
	ena => \DataPath|Ram|s_memory~4383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~874_q\);

-- Location: LCCOMB_X69_Y36_N2
\DataPath|Ram|s_memory~3270\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3270_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3269_combout\ & (\DataPath|Ram|s_memory~1194_q\)) # (!\DataPath|Ram|s_memory~3269_combout\ & ((\DataPath|Ram|s_memory~874_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3269_combout\,
	datac => \DataPath|Ram|s_memory~1194_q\,
	datad => \DataPath|Ram|s_memory~874_q\,
	combout => \DataPath|Ram|s_memory~3270_combout\);

-- Location: LCCOMB_X69_Y36_N4
\DataPath|Ram|s_memory~3278\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3278_combout\ = (\DataPath|Ram|s_memory~3275_combout\ & (((\DataPath|Ram|s_memory~3277_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~3275_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~3270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3275_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~3277_combout\,
	datad => \DataPath|Ram|s_memory~3270_combout\,
	combout => \DataPath|Ram|s_memory~3278_combout\);

-- Location: LCCOMB_X70_Y47_N20
\DataPath|Ram|s_memory~3289\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3289_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3278_combout\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3288_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3278_combout\,
	combout => \DataPath|Ram|s_memory~3289_combout\);

-- Location: FF_X68_Y50_N31
\DataPath|Ram|s_memory~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~804_q\);

-- Location: FF_X68_Y50_N29
\DataPath|Ram|s_memory~1124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1124_q\);

-- Location: LCCOMB_X68_Y50_N30
\DataPath|Ram|s_memory~3266\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3266_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1124_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~804_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~804_q\,
	datad => \DataPath|Ram|s_memory~1124_q\,
	combout => \DataPath|Ram|s_memory~3266_combout\);

-- Location: FF_X68_Y49_N27
\DataPath|Ram|s_memory~1284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1284_q\);

-- Location: FF_X68_Y49_N13
\DataPath|Ram|s_memory~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~964_q\);

-- Location: LCCOMB_X68_Y49_N26
\DataPath|Ram|s_memory~3267\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3267_combout\ = (\DataPath|Ram|s_memory~3266_combout\ & (((\DataPath|Ram|s_memory~1284_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3266_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~964_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3266_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1284_q\,
	datad => \DataPath|Ram|s_memory~964_q\,
	combout => \DataPath|Ram|s_memory~3267_combout\);

-- Location: FF_X67_Y50_N5
\DataPath|Ram|s_memory~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1004_q\);

-- Location: FF_X66_Y49_N17
\DataPath|Ram|s_memory~1164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1164_q\);

-- Location: FF_X65_Y49_N13
\DataPath|Ram|s_memory~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~684_q\);

-- Location: FF_X65_Y49_N11
\DataPath|Ram|s_memory~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~844_q\);

-- Location: LCCOMB_X65_Y49_N12
\DataPath|Ram|s_memory~3263\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3263_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~844_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~684_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~684_q\,
	datad => \DataPath|Ram|s_memory~844_q\,
	combout => \DataPath|Ram|s_memory~3263_combout\);

-- Location: LCCOMB_X66_Y49_N16
\DataPath|Ram|s_memory~3264\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3264_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3263_combout\ & ((\DataPath|Ram|s_memory~1164_q\))) # (!\DataPath|Ram|s_memory~3263_combout\ & (\DataPath|Ram|s_memory~1004_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1004_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1164_q\,
	datad => \DataPath|Ram|s_memory~3263_combout\,
	combout => \DataPath|Ram|s_memory~3264_combout\);

-- Location: FF_X61_Y50_N11
\DataPath|Ram|s_memory~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~884_q\);

-- Location: FF_X62_Y50_N31
\DataPath|Ram|s_memory~1204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1204_q\);

-- Location: FF_X61_Y50_N25
\DataPath|Ram|s_memory~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~724_q\);

-- Location: FF_X63_Y50_N5
\DataPath|Ram|s_memory~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1044_q\);

-- Location: LCCOMB_X61_Y50_N24
\DataPath|Ram|s_memory~3261\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3261_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1044_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~724_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~724_q\,
	datad => \DataPath|Ram|s_memory~1044_q\,
	combout => \DataPath|Ram|s_memory~3261_combout\);

-- Location: LCCOMB_X62_Y50_N30
\DataPath|Ram|s_memory~3262\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3262_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3261_combout\ & ((\DataPath|Ram|s_memory~1204_q\))) # (!\DataPath|Ram|s_memory~3261_combout\ & (\DataPath|Ram|s_memory~884_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~884_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1204_q\,
	datad => \DataPath|Ram|s_memory~3261_combout\,
	combout => \DataPath|Ram|s_memory~3262_combout\);

-- Location: LCCOMB_X62_Y50_N12
\DataPath|Ram|s_memory~3265\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3265_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3262_combout\) # (\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3264_combout\ & 
-- ((!\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3264_combout\,
	datac => \DataPath|Ram|s_memory~3262_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3265_combout\);

-- Location: FF_X69_Y48_N25
\DataPath|Ram|s_memory~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~764_q\);

-- Location: FF_X69_Y48_N3
\DataPath|Ram|s_memory~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~924_q\);

-- Location: LCCOMB_X69_Y48_N24
\DataPath|Ram|s_memory~3259\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3259_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~924_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~764_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~764_q\,
	datad => \DataPath|Ram|s_memory~924_q\,
	combout => \DataPath|Ram|s_memory~3259_combout\);

-- Location: FF_X70_Y48_N1
\DataPath|Ram|s_memory~1244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1244_q\);

-- Location: FF_X70_Y48_N19
\DataPath|Ram|s_memory~1084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(5),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1084_q\);

-- Location: LCCOMB_X70_Y48_N0
\DataPath|Ram|s_memory~3260\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3260_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3259_combout\ & (\DataPath|Ram|s_memory~1244_q\)) # (!\DataPath|Ram|s_memory~3259_combout\ & ((\DataPath|Ram|s_memory~1084_q\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3259_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3259_combout\,
	datac => \DataPath|Ram|s_memory~1244_q\,
	datad => \DataPath|Ram|s_memory~1084_q\,
	combout => \DataPath|Ram|s_memory~3260_combout\);

-- Location: LCCOMB_X69_Y49_N12
\DataPath|Ram|s_memory~3268\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3268_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3265_combout\ & (\DataPath|Ram|s_memory~3267_combout\)) # (!\DataPath|Ram|s_memory~3265_combout\ & ((\DataPath|Ram|s_memory~3260_combout\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3267_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~3265_combout\,
	datad => \DataPath|Ram|s_memory~3260_combout\,
	combout => \DataPath|Ram|s_memory~3268_combout\);

-- Location: LCCOMB_X70_Y47_N18
\DataPath|Ram|s_memory~3300\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3300_combout\ = (\DataPath|Ram|s_memory~3289_combout\ & ((\DataPath|Ram|s_memory~3299_combout\) # ((!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3289_combout\ & (((\DataPath|Ram|s_memory~3268_combout\ & 
-- \DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3299_combout\,
	datab => \DataPath|Ram|s_memory~3289_combout\,
	datac => \DataPath|Ram|s_memory~3268_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3300_combout\);

-- Location: LCCOMB_X70_Y47_N10
\DataPath|Ram|s_memory~3428\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3428_combout\ = (\DataPath|Ram|s_memory~3385_combout\ & ((\DataPath|Ram|s_memory~3427_combout\) # ((!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3385_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\ & 
-- \DataPath|Ram|s_memory~3300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3427_combout\,
	datab => \DataPath|Ram|s_memory~3385_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~3300_combout\,
	combout => \DataPath|Ram|s_memory~3428_combout\);

-- Location: LCCOMB_X81_Y39_N6
\DataPath|s_data[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_data[5]~4_combout\ = (\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~3428_combout\))) # (!\ControlPath|pState.Visor~q\ & (\SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datac => \DataPath|Ram|s_memory~3428_combout\,
	datad => \ControlPath|pState.Visor~q\,
	combout => \DataPath|s_data[5]~4_combout\);

-- Location: LCCOMB_X67_Y42_N14
\DataPath|Ram|s_memory~1573feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1573feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1573feeder_combout\);

-- Location: FF_X67_Y42_N15
\DataPath|Ram|s_memory~1573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1573feeder_combout\,
	ena => \DataPath|Ram|s_memory~4307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1573_q\);

-- Location: FF_X74_Y44_N25
\DataPath|Ram|s_memory~2213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2213_q\);

-- Location: FF_X73_Y44_N9
\DataPath|Ram|s_memory~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~293_q\);

-- Location: LCCOMB_X70_Y44_N26
\DataPath|Ram|s_memory~933feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~933feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~933feeder_combout\);

-- Location: FF_X70_Y44_N27
\DataPath|Ram|s_memory~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~933feeder_combout\,
	ena => \DataPath|Ram|s_memory~4372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~933_q\);

-- Location: LCCOMB_X73_Y44_N8
\DataPath|Ram|s_memory~3566\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3566_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~933_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~293_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~293_q\,
	datad => \DataPath|Ram|s_memory~933_q\,
	combout => \DataPath|Ram|s_memory~3566_combout\);

-- Location: LCCOMB_X74_Y44_N24
\DataPath|Ram|s_memory~3567\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3567_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3566_combout\ & ((\DataPath|Ram|s_memory~2213_q\))) # (!\DataPath|Ram|s_memory~3566_combout\ & (\DataPath|Ram|s_memory~1573_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1573_q\,
	datac => \DataPath|Ram|s_memory~2213_q\,
	datad => \DataPath|Ram|s_memory~3566_combout\,
	combout => \DataPath|Ram|s_memory~3567_combout\);

-- Location: FF_X69_Y45_N29
\DataPath|Ram|s_memory~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~613_q\);

-- Location: LCCOMB_X69_Y45_N10
\DataPath|Ram|s_memory~1253feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1253feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1253feeder_combout\);

-- Location: FF_X69_Y45_N11
\DataPath|Ram|s_memory~1253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1253feeder_combout\,
	ena => \DataPath|Ram|s_memory~4382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1253_q\);

-- Location: LCCOMB_X69_Y45_N28
\DataPath|Ram|s_memory~3573\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3573_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1253_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~613_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~613_q\,
	datad => \DataPath|Ram|s_memory~1253_q\,
	combout => \DataPath|Ram|s_memory~3573_combout\);

-- Location: FF_X69_Y44_N31
\DataPath|Ram|s_memory~2533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2533_q\);

-- Location: FF_X69_Y44_N13
\DataPath|Ram|s_memory~1893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1893_q\);

-- Location: LCCOMB_X69_Y44_N30
\DataPath|Ram|s_memory~3574\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3574_combout\ = (\DataPath|Ram|s_memory~3573_combout\ & (((\DataPath|Ram|s_memory~2533_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~3573_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1893_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3573_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2533_q\,
	datad => \DataPath|Ram|s_memory~1893_q\,
	combout => \DataPath|Ram|s_memory~3574_combout\);

-- Location: FF_X72_Y45_N29
\DataPath|Ram|s_memory~1733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1733_q\);

-- Location: FF_X72_Y45_N31
\DataPath|Ram|s_memory~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~453_q\);

-- Location: LCCOMB_X72_Y45_N30
\DataPath|Ram|s_memory~3568\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3568_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1733_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~453_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1733_q\,
	datac => \DataPath|Ram|s_memory~453_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3568_combout\);

-- Location: FF_X72_Y43_N5
\DataPath|Ram|s_memory~2373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2373_q\);

-- Location: FF_X73_Y43_N25
\DataPath|Ram|s_memory~1093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1093_q\);

-- Location: LCCOMB_X72_Y43_N4
\DataPath|Ram|s_memory~3569\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3569_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3568_combout\ & (\DataPath|Ram|s_memory~2373_q\)) # (!\DataPath|Ram|s_memory~3568_combout\ & ((\DataPath|Ram|s_memory~1093_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3568_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3568_combout\,
	datac => \DataPath|Ram|s_memory~2373_q\,
	datad => \DataPath|Ram|s_memory~1093_q\,
	combout => \DataPath|Ram|s_memory~3569_combout\);

-- Location: FF_X70_Y46_N15
\DataPath|Ram|s_memory~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~773_q\);

-- Location: FF_X73_Y42_N5
\DataPath|Ram|s_memory~2053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2053_q\);

-- Location: FF_X73_Y45_N7
\DataPath|Ram|s_memory~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~133_q\);

-- Location: LCCOMB_X73_Y46_N28
\DataPath|Ram|s_memory~1413feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1413feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1413feeder_combout\);

-- Location: FF_X73_Y46_N29
\DataPath|Ram|s_memory~1413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1413feeder_combout\,
	ena => \DataPath|Ram|s_memory~4343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1413_q\);

-- Location: LCCOMB_X73_Y45_N6
\DataPath|Ram|s_memory~3570\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3570_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1413_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~133_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~133_q\,
	datad => \DataPath|Ram|s_memory~1413_q\,
	combout => \DataPath|Ram|s_memory~3570_combout\);

-- Location: LCCOMB_X73_Y42_N4
\DataPath|Ram|s_memory~3571\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3571_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3570_combout\ & ((\DataPath|Ram|s_memory~2053_q\))) # (!\DataPath|Ram|s_memory~3570_combout\ & (\DataPath|Ram|s_memory~773_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~773_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2053_q\,
	datad => \DataPath|Ram|s_memory~3570_combout\,
	combout => \DataPath|Ram|s_memory~3571_combout\);

-- Location: LCCOMB_X73_Y42_N26
\DataPath|Ram|s_memory~3572\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3572_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3569_combout\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3571_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3569_combout\,
	datac => \DataPath|Ram|s_memory~3571_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3572_combout\);

-- Location: LCCOMB_X69_Y42_N8
\DataPath|Ram|s_memory~3575\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3575_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3572_combout\ & ((\DataPath|Ram|s_memory~3574_combout\))) # (!\DataPath|Ram|s_memory~3572_combout\ & (\DataPath|Ram|s_memory~3567_combout\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3567_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~3574_combout\,
	datad => \DataPath|Ram|s_memory~3572_combout\,
	combout => \DataPath|Ram|s_memory~3575_combout\);

-- Location: FF_X68_Y41_N27
\DataPath|Ram|s_memory~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~53_q\);

-- Location: FF_X68_Y43_N21
\DataPath|Ram|s_memory~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~373_q\);

-- Location: LCCOMB_X68_Y41_N26
\DataPath|Ram|s_memory~3580\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3580_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~373_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~53_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~53_q\,
	datad => \DataPath|Ram|s_memory~373_q\,
	combout => \DataPath|Ram|s_memory~3580_combout\);

-- Location: FF_X68_Y41_N29
\DataPath|Ram|s_memory~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~213_q\);

-- Location: FF_X69_Y41_N15
\DataPath|Ram|s_memory~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~533_q\);

-- Location: LCCOMB_X69_Y41_N14
\DataPath|Ram|s_memory~3581\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3581_combout\ = (\DataPath|Ram|s_memory~3580_combout\ & (((\DataPath|Ram|s_memory~533_q\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~3580_combout\ & (\DataPath|Ram|s_memory~213_q\ & 
-- ((\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3580_combout\,
	datab => \DataPath|Ram|s_memory~213_q\,
	datac => \DataPath|Ram|s_memory~533_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3581_combout\);

-- Location: FF_X68_Y45_N19
\DataPath|Ram|s_memory~1333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1333_q\);

-- Location: LCCOMB_X69_Y49_N18
\DataPath|Ram|s_memory~1653feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1653feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1653feeder_combout\);

-- Location: FF_X69_Y49_N19
\DataPath|Ram|s_memory~1653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1653feeder_combout\,
	ena => \DataPath|Ram|s_memory~4327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1653_q\);

-- Location: LCCOMB_X68_Y45_N18
\DataPath|Ram|s_memory~3578\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3578_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~1653_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~1333_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1333_q\,
	datad => \DataPath|Ram|s_memory~1653_q\,
	combout => \DataPath|Ram|s_memory~3578_combout\);

-- Location: FF_X68_Y45_N13
\DataPath|Ram|s_memory~1813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1813_q\);

-- Location: FF_X69_Y41_N21
\DataPath|Ram|s_memory~1493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1493_q\);

-- Location: LCCOMB_X68_Y45_N12
\DataPath|Ram|s_memory~3579\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3579_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3578_combout\ & (\DataPath|Ram|s_memory~1813_q\)) # (!\DataPath|Ram|s_memory~3578_combout\ & ((\DataPath|Ram|s_memory~1493_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3578_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3578_combout\,
	datac => \DataPath|Ram|s_memory~1813_q\,
	datad => \DataPath|Ram|s_memory~1493_q\,
	combout => \DataPath|Ram|s_memory~3579_combout\);

-- Location: LCCOMB_X68_Y45_N26
\DataPath|Ram|s_memory~3582\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3582_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\) # (\DataPath|Ram|s_memory~3579_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3581_combout\ & 
-- (!\DataPath|s_ramAddress[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~3581_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~3579_combout\,
	combout => \DataPath|Ram|s_memory~3582_combout\);

-- Location: FF_X76_Y41_N17
\DataPath|Ram|s_memory~2133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2133_q\);

-- Location: FF_X76_Y41_N7
\DataPath|Ram|s_memory~1973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1973_q\);

-- Location: LCCOMB_X76_Y41_N6
\DataPath|Ram|s_memory~3583\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3583_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2133_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~1973_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2133_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1973_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3583_combout\);

-- Location: FF_X75_Y41_N17
\DataPath|Ram|s_memory~2293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2293_q\);

-- Location: FF_X75_Y41_N11
\DataPath|Ram|s_memory~2453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2453_q\);

-- Location: LCCOMB_X75_Y41_N10
\DataPath|Ram|s_memory~3584\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3584_combout\ = (\DataPath|Ram|s_memory~3583_combout\ & (((\DataPath|Ram|s_memory~2453_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3583_combout\ & (\DataPath|Ram|s_memory~2293_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3583_combout\,
	datab => \DataPath|Ram|s_memory~2293_q\,
	datac => \DataPath|Ram|s_memory~2453_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3584_combout\);

-- Location: FF_X75_Y43_N31
\DataPath|Ram|s_memory~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~693_q\);

-- Location: FF_X75_Y43_N1
\DataPath|Ram|s_memory~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~853_q\);

-- Location: LCCOMB_X75_Y43_N30
\DataPath|Ram|s_memory~3576\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3576_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~853_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~693_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~693_q\,
	datad => \DataPath|Ram|s_memory~853_q\,
	combout => \DataPath|Ram|s_memory~3576_combout\);

-- Location: LCCOMB_X74_Y43_N4
\DataPath|Ram|s_memory~1013feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1013feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1013feeder_combout\);

-- Location: FF_X74_Y43_N5
\DataPath|Ram|s_memory~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1013feeder_combout\,
	ena => \DataPath|Ram|s_memory~4412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1013_q\);

-- Location: FF_X74_Y43_N11
\DataPath|Ram|s_memory~1173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1173_q\);

-- Location: LCCOMB_X74_Y43_N10
\DataPath|Ram|s_memory~3577\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3577_combout\ = (\DataPath|Ram|s_memory~3576_combout\ & (((\DataPath|Ram|s_memory~1173_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3576_combout\ & (\DataPath|Ram|s_memory~1013_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3576_combout\,
	datab => \DataPath|Ram|s_memory~1013_q\,
	datac => \DataPath|Ram|s_memory~1173_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3577_combout\);

-- Location: LCCOMB_X68_Y39_N24
\DataPath|Ram|s_memory~3585\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3585_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3582_combout\ & (\DataPath|Ram|s_memory~3584_combout\)) # (!\DataPath|Ram|s_memory~3582_combout\ & ((\DataPath|Ram|s_memory~3577_combout\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3582_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3582_combout\,
	datac => \DataPath|Ram|s_memory~3584_combout\,
	datad => \DataPath|Ram|s_memory~3577_combout\,
	combout => \DataPath|Ram|s_memory~3585_combout\);

-- Location: LCCOMB_X67_Y38_N20
\DataPath|Ram|s_memory~3586\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3586_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3575_combout\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3585_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~3575_combout\,
	datad => \DataPath|Ram|s_memory~3585_combout\,
	combout => \DataPath|Ram|s_memory~3586_combout\);

-- Location: LCCOMB_X74_Y38_N20
\DataPath|Ram|s_memory~2333feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2333feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~2333feeder_combout\);

-- Location: FF_X74_Y38_N21
\DataPath|Ram|s_memory~2333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2333feeder_combout\,
	ena => \DataPath|Ram|s_memory~4554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2333_q\);

-- Location: FF_X73_Y40_N21
\DataPath|Ram|s_memory~2493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2493_q\);

-- Location: FF_X73_Y39_N13
\DataPath|Ram|s_memory~2013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2013_q\);

-- Location: FF_X73_Y40_N15
\DataPath|Ram|s_memory~2173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2173_q\);

-- Location: LCCOMB_X73_Y39_N12
\DataPath|Ram|s_memory~3563\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3563_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2173_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2013_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2013_q\,
	datad => \DataPath|Ram|s_memory~2173_q\,
	combout => \DataPath|Ram|s_memory~3563_combout\);

-- Location: LCCOMB_X73_Y40_N20
\DataPath|Ram|s_memory~3564\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3564_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3563_combout\ & ((\DataPath|Ram|s_memory~2493_q\))) # (!\DataPath|Ram|s_memory~3563_combout\ & (\DataPath|Ram|s_memory~2333_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2333_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2493_q\,
	datad => \DataPath|Ram|s_memory~3563_combout\,
	combout => \DataPath|Ram|s_memory~3564_combout\);

-- Location: LCCOMB_X73_Y47_N22
\DataPath|Ram|s_memory~1693feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1693feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1693feeder_combout\);

-- Location: FF_X73_Y47_N23
\DataPath|Ram|s_memory~1693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1693feeder_combout\,
	ena => \DataPath|Ram|s_memory~4325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1693_q\);

-- Location: FF_X67_Y47_N5
\DataPath|Ram|s_memory~1373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1373_q\);

-- Location: LCCOMB_X67_Y47_N4
\DataPath|Ram|s_memory~3556\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3556_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1693_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1373_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1693_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1373_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3556_combout\);

-- Location: FF_X67_Y43_N7
\DataPath|Ram|s_memory~1853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1853_q\);

-- Location: LCCOMB_X67_Y42_N0
\DataPath|Ram|s_memory~1533feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1533feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1533feeder_combout\);

-- Location: FF_X67_Y42_N1
\DataPath|Ram|s_memory~1533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1533feeder_combout\,
	ena => \DataPath|Ram|s_memory~4305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1533_q\);

-- Location: LCCOMB_X67_Y43_N6
\DataPath|Ram|s_memory~3557\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3557_combout\ = (\DataPath|Ram|s_memory~3556_combout\ & (((\DataPath|Ram|s_memory~1853_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3556_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~1533_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3556_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1853_q\,
	datad => \DataPath|Ram|s_memory~1533_q\,
	combout => \DataPath|Ram|s_memory~3557_combout\);

-- Location: FF_X69_Y42_N3
\DataPath|Ram|s_memory~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~93_q\);

-- Location: LCCOMB_X68_Y42_N22
\DataPath|Ram|s_memory~413feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~413feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~413feeder_combout\);

-- Location: FF_X68_Y42_N23
\DataPath|Ram|s_memory~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~413feeder_combout\,
	ena => \DataPath|Ram|s_memory~4439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~413_q\);

-- Location: LCCOMB_X69_Y42_N2
\DataPath|Ram|s_memory~3560\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3560_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~413_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~93_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~93_q\,
	datad => \DataPath|Ram|s_memory~413_q\,
	combout => \DataPath|Ram|s_memory~3560_combout\);

-- Location: FF_X66_Y39_N15
\DataPath|Ram|s_memory~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~573_q\);

-- Location: FF_X66_Y39_N1
\DataPath|Ram|s_memory~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~253_q\);

-- Location: LCCOMB_X66_Y39_N14
\DataPath|Ram|s_memory~3561\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3561_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3560_combout\ & (\DataPath|Ram|s_memory~573_q\)) # (!\DataPath|Ram|s_memory~3560_combout\ & ((\DataPath|Ram|s_memory~253_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3560_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3560_combout\,
	datac => \DataPath|Ram|s_memory~573_q\,
	datad => \DataPath|Ram|s_memory~253_q\,
	combout => \DataPath|Ram|s_memory~3561_combout\);

-- Location: FF_X74_Y39_N17
\DataPath|Ram|s_memory~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~893_q\);

-- Location: FF_X75_Y39_N5
\DataPath|Ram|s_memory~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~733_q\);

-- Location: LCCOMB_X75_Y39_N4
\DataPath|Ram|s_memory~3558\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3558_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~893_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~733_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~893_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~733_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3558_combout\);

-- Location: FF_X75_Y39_N15
\DataPath|Ram|s_memory~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1053_q\);

-- Location: FF_X74_Y39_N23
\DataPath|Ram|s_memory~1213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1213_q\);

-- Location: LCCOMB_X74_Y39_N22
\DataPath|Ram|s_memory~3559\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3559_combout\ = (\DataPath|Ram|s_memory~3558_combout\ & (((\DataPath|Ram|s_memory~1213_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3558_combout\ & (\DataPath|Ram|s_memory~1053_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3558_combout\,
	datab => \DataPath|Ram|s_memory~1053_q\,
	datac => \DataPath|Ram|s_memory~1213_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3559_combout\);

-- Location: LCCOMB_X67_Y39_N28
\DataPath|Ram|s_memory~3562\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3562_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3559_combout\) # (\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3561_combout\ & 
-- ((!\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3561_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~3559_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3562_combout\);

-- Location: LCCOMB_X67_Y39_N30
\DataPath|Ram|s_memory~3565\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3565_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3562_combout\ & (\DataPath|Ram|s_memory~3564_combout\)) # (!\DataPath|Ram|s_memory~3562_combout\ & ((\DataPath|Ram|s_memory~3557_combout\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3564_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~3557_combout\,
	datad => \DataPath|Ram|s_memory~3562_combout\,
	combout => \DataPath|Ram|s_memory~3565_combout\);

-- Location: FF_X62_Y47_N17
\DataPath|Ram|s_memory~1773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1773_q\);

-- Location: FF_X70_Y40_N27
\DataPath|Ram|s_memory~1933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1933_q\);

-- Location: FF_X65_Y46_N9
\DataPath|Ram|s_memory~1453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1453_q\);

-- Location: FF_X65_Y46_N11
\DataPath|Ram|s_memory~1613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1613_q\);

-- Location: LCCOMB_X65_Y46_N8
\DataPath|Ram|s_memory~3589\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3589_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~1613_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~1453_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1453_q\,
	datad => \DataPath|Ram|s_memory~1613_q\,
	combout => \DataPath|Ram|s_memory~3589_combout\);

-- Location: LCCOMB_X70_Y40_N26
\DataPath|Ram|s_memory~3590\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3590_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3589_combout\ & ((\DataPath|Ram|s_memory~1933_q\))) # (!\DataPath|Ram|s_memory~3589_combout\ & (\DataPath|Ram|s_memory~1773_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1773_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1933_q\,
	datad => \DataPath|Ram|s_memory~3589_combout\,
	combout => \DataPath|Ram|s_memory~3590_combout\);

-- Location: FF_X72_Y40_N19
\DataPath|Ram|s_memory~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~333_q\);

-- Location: FF_X72_Y40_N17
\DataPath|Ram|s_memory~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~173_q\);

-- Location: LCCOMB_X72_Y40_N16
\DataPath|Ram|s_memory~3591\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3591_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~333_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~173_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~333_q\,
	datac => \DataPath|Ram|s_memory~173_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3591_combout\);

-- Location: FF_X70_Y40_N25
\DataPath|Ram|s_memory~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~653_q\);

-- Location: LCCOMB_X68_Y40_N20
\DataPath|Ram|s_memory~493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~493feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~493feeder_combout\);

-- Location: FF_X68_Y40_N21
\DataPath|Ram|s_memory~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~493feeder_combout\,
	ena => \DataPath|Ram|s_memory~4447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~493_q\);

-- Location: LCCOMB_X70_Y40_N24
\DataPath|Ram|s_memory~3592\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3592_combout\ = (\DataPath|Ram|s_memory~3591_combout\ & (((\DataPath|Ram|s_memory~653_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3591_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~493_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3591_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~653_q\,
	datad => \DataPath|Ram|s_memory~493_q\,
	combout => \DataPath|Ram|s_memory~3592_combout\);

-- Location: LCCOMB_X70_Y40_N14
\DataPath|Ram|s_memory~3593\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3593_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~3590_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~3592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~3590_combout\,
	datad => \DataPath|Ram|s_memory~3592_combout\,
	combout => \DataPath|Ram|s_memory~3593_combout\);

-- Location: FF_X74_Y40_N27
\DataPath|Ram|s_memory~2253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2253_q\);

-- Location: FF_X74_Y40_N17
\DataPath|Ram|s_memory~2573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2573_q\);

-- Location: FF_X73_Y39_N19
\DataPath|Ram|s_memory~2093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2093_q\);

-- Location: FF_X62_Y43_N19
\DataPath|Ram|s_memory~2413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2413_q\);

-- Location: LCCOMB_X73_Y39_N18
\DataPath|Ram|s_memory~3594\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3594_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~2413_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~2093_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2093_q\,
	datad => \DataPath|Ram|s_memory~2413_q\,
	combout => \DataPath|Ram|s_memory~3594_combout\);

-- Location: LCCOMB_X74_Y40_N16
\DataPath|Ram|s_memory~3595\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3595_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3594_combout\ & ((\DataPath|Ram|s_memory~2573_q\))) # (!\DataPath|Ram|s_memory~3594_combout\ & (\DataPath|Ram|s_memory~2253_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2253_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2573_q\,
	datad => \DataPath|Ram|s_memory~3594_combout\,
	combout => \DataPath|Ram|s_memory~3595_combout\);

-- Location: FF_X75_Y44_N27
\DataPath|Ram|s_memory~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~973_q\);

-- Location: FF_X75_Y44_N21
\DataPath|Ram|s_memory~1293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1293_q\);

-- Location: FF_X76_Y44_N7
\DataPath|Ram|s_memory~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~813_q\);

-- Location: FF_X76_Y44_N13
\DataPath|Ram|s_memory~1133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1133_q\);

-- Location: LCCOMB_X76_Y44_N6
\DataPath|Ram|s_memory~3587\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3587_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1133_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~813_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~813_q\,
	datad => \DataPath|Ram|s_memory~1133_q\,
	combout => \DataPath|Ram|s_memory~3587_combout\);

-- Location: LCCOMB_X75_Y44_N20
\DataPath|Ram|s_memory~3588\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3588_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3587_combout\ & ((\DataPath|Ram|s_memory~1293_q\))) # (!\DataPath|Ram|s_memory~3587_combout\ & (\DataPath|Ram|s_memory~973_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~973_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1293_q\,
	datad => \DataPath|Ram|s_memory~3587_combout\,
	combout => \DataPath|Ram|s_memory~3588_combout\);

-- Location: LCCOMB_X74_Y40_N18
\DataPath|Ram|s_memory~3596\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3596_combout\ = (\DataPath|Ram|s_memory~3593_combout\ & ((\DataPath|Ram|s_memory~3595_combout\) # ((!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3593_combout\ & (((\DataPath|Ram|s_memory~3588_combout\ & 
-- \DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3593_combout\,
	datab => \DataPath|Ram|s_memory~3595_combout\,
	datac => \DataPath|Ram|s_memory~3588_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3596_combout\);

-- Location: LCCOMB_X67_Y38_N6
\DataPath|Ram|s_memory~3597\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3597_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3586_combout\ & ((\DataPath|Ram|s_memory~3596_combout\))) # (!\DataPath|Ram|s_memory~3586_combout\ & (\DataPath|Ram|s_memory~3565_combout\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3586_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3586_combout\,
	datac => \DataPath|Ram|s_memory~3565_combout\,
	datad => \DataPath|Ram|s_memory~3596_combout\,
	combout => \DataPath|Ram|s_memory~3597_combout\);

-- Location: FF_X65_Y36_N15
\DataPath|Ram|s_memory~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~233_q\);

-- Location: FF_X65_Y36_N1
\DataPath|Ram|s_memory~1513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1513_q\);

-- Location: LCCOMB_X65_Y36_N14
\DataPath|Ram|s_memory~3439\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3439_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1513_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~233_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~233_q\,
	datad => \DataPath|Ram|s_memory~1513_q\,
	combout => \DataPath|Ram|s_memory~3439_combout\);

-- Location: FF_X63_Y36_N9
\DataPath|Ram|s_memory~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~873_q\);

-- Location: FF_X63_Y36_N31
\DataPath|Ram|s_memory~2153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2153_q\);

-- Location: LCCOMB_X63_Y36_N30
\DataPath|Ram|s_memory~3440\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3440_combout\ = (\DataPath|Ram|s_memory~3439_combout\ & (((\DataPath|Ram|s_memory~2153_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3439_combout\ & (\DataPath|Ram|s_memory~873_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3439_combout\,
	datab => \DataPath|Ram|s_memory~873_q\,
	datac => \DataPath|Ram|s_memory~2153_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3440_combout\);

-- Location: FF_X60_Y39_N7
\DataPath|Ram|s_memory~1673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1673_q\);

-- Location: FF_X61_Y36_N31
\DataPath|Ram|s_memory~2313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2313_q\);

-- Location: FF_X62_Y38_N1
\DataPath|Ram|s_memory~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1033_q\);

-- Location: FF_X60_Y39_N29
\DataPath|Ram|s_memory~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~393_q\);

-- Location: LCCOMB_X60_Y39_N28
\DataPath|Ram|s_memory~3441\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3441_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1033_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~393_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1033_q\,
	datac => \DataPath|Ram|s_memory~393_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3441_combout\);

-- Location: LCCOMB_X61_Y36_N30
\DataPath|Ram|s_memory~3442\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3442_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3441_combout\ & ((\DataPath|Ram|s_memory~2313_q\))) # (!\DataPath|Ram|s_memory~3441_combout\ & (\DataPath|Ram|s_memory~1673_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1673_q\,
	datac => \DataPath|Ram|s_memory~2313_q\,
	datad => \DataPath|Ram|s_memory~3441_combout\,
	combout => \DataPath|Ram|s_memory~3442_combout\);

-- Location: FF_X69_Y38_N15
\DataPath|Ram|s_memory~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~73_q\);

-- Location: LCCOMB_X61_Y38_N20
\DataPath|Ram|s_memory~713feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~713feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~713feeder_combout\);

-- Location: FF_X61_Y38_N21
\DataPath|Ram|s_memory~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~713feeder_combout\,
	ena => \DataPath|Ram|s_memory~4385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~713_q\);

-- Location: LCCOMB_X69_Y38_N14
\DataPath|Ram|s_memory~3443\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3443_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~713_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~73_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~73_q\,
	datad => \DataPath|Ram|s_memory~713_q\,
	combout => \DataPath|Ram|s_memory~3443_combout\);

-- Location: FF_X65_Y38_N5
\DataPath|Ram|s_memory~1993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1993_q\);

-- Location: FF_X68_Y44_N13
\DataPath|Ram|s_memory~1353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1353_q\);

-- Location: LCCOMB_X65_Y38_N4
\DataPath|Ram|s_memory~3444\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3444_combout\ = (\DataPath|Ram|s_memory~3443_combout\ & (((\DataPath|Ram|s_memory~1993_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~3443_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1353_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3443_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~1993_q\,
	datad => \DataPath|Ram|s_memory~1353_q\,
	combout => \DataPath|Ram|s_memory~3444_combout\);

-- Location: LCCOMB_X63_Y36_N28
\DataPath|Ram|s_memory~3445\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3445_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3442_combout\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3444_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3442_combout\,
	datab => \DataPath|Ram|s_memory~3444_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3445_combout\);

-- Location: FF_X67_Y36_N31
\DataPath|Ram|s_memory~1833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1833_q\);

-- Location: FF_X67_Y36_N21
\DataPath|Ram|s_memory~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~553_q\);

-- Location: LCCOMB_X67_Y36_N20
\DataPath|Ram|s_memory~3446\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3446_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1833_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~553_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1833_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~553_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3446_combout\);

-- Location: FF_X68_Y36_N13
\DataPath|Ram|s_memory~2473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2473_q\);

-- Location: FF_X68_Y36_N7
\DataPath|Ram|s_memory~1193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1193_q\);

-- Location: LCCOMB_X68_Y36_N12
\DataPath|Ram|s_memory~3447\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3447_combout\ = (\DataPath|Ram|s_memory~3446_combout\ & (((\DataPath|Ram|s_memory~2473_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3446_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~1193_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3446_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2473_q\,
	datad => \DataPath|Ram|s_memory~1193_q\,
	combout => \DataPath|Ram|s_memory~3447_combout\);

-- Location: LCCOMB_X63_Y36_N2
\DataPath|Ram|s_memory~3448\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3448_combout\ = (\DataPath|Ram|s_memory~3445_combout\ & (((\DataPath|Ram|s_memory~3447_combout\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~3445_combout\ & (\DataPath|Ram|s_memory~3440_combout\ & 
-- (\DataPath|s_ramAddress[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3440_combout\,
	datab => \DataPath|Ram|s_memory~3445_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~3447_combout\,
	combout => \DataPath|Ram|s_memory~3448_combout\);

-- Location: FF_X62_Y41_N25
\DataPath|Ram|s_memory~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~833_q\);

-- Location: FF_X61_Y37_N7
\DataPath|Ram|s_memory~1473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1473_q\);

-- Location: FF_X60_Y37_N5
\DataPath|Ram|s_memory~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~193_q\);

-- Location: LCCOMB_X60_Y37_N4
\DataPath|Ram|s_memory~3451\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3451_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1473_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~193_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1473_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~193_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3451_combout\);

-- Location: FF_X61_Y37_N1
\DataPath|Ram|s_memory~2113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2113_q\);

-- Location: LCCOMB_X61_Y37_N0
\DataPath|Ram|s_memory~3452\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3452_combout\ = (\DataPath|Ram|s_memory~3451_combout\ & (((\DataPath|Ram|s_memory~2113_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3451_combout\ & (\DataPath|Ram|s_memory~833_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~833_q\,
	datab => \DataPath|Ram|s_memory~3451_combout\,
	datac => \DataPath|Ram|s_memory~2113_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3452_combout\);

-- Location: FF_X63_Y41_N31
\DataPath|Ram|s_memory~1313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1313_q\);

-- Location: FF_X65_Y38_N19
\DataPath|Ram|s_memory~1953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1953_q\);

-- Location: FF_X68_Y38_N19
\DataPath|Ram|s_memory~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~33_q\);

-- Location: FF_X68_Y38_N13
\DataPath|Ram|s_memory~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~673_q\);

-- Location: LCCOMB_X68_Y38_N18
\DataPath|Ram|s_memory~3453\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3453_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~673_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~33_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~33_q\,
	datad => \DataPath|Ram|s_memory~673_q\,
	combout => \DataPath|Ram|s_memory~3453_combout\);

-- Location: LCCOMB_X65_Y38_N18
\DataPath|Ram|s_memory~3454\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3454_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3453_combout\ & ((\DataPath|Ram|s_memory~1953_q\))) # (!\DataPath|Ram|s_memory~3453_combout\ & (\DataPath|Ram|s_memory~1313_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1313_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~1953_q\,
	datad => \DataPath|Ram|s_memory~3453_combout\,
	combout => \DataPath|Ram|s_memory~3454_combout\);

-- Location: LCCOMB_X66_Y38_N12
\DataPath|Ram|s_memory~3455\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3455_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3452_combout\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3454_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~3452_combout\,
	datad => \DataPath|Ram|s_memory~3454_combout\,
	combout => \DataPath|Ram|s_memory~3455_combout\);

-- Location: FF_X65_Y39_N23
\DataPath|Ram|s_memory~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~353_q\);

-- Location: FF_X63_Y39_N25
\DataPath|Ram|s_memory~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~993_q\);

-- Location: LCCOMB_X65_Y39_N22
\DataPath|Ram|s_memory~3449\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3449_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~993_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~353_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~353_q\,
	datad => \DataPath|Ram|s_memory~993_q\,
	combout => \DataPath|Ram|s_memory~3449_combout\);

-- Location: FF_X63_Y39_N27
\DataPath|Ram|s_memory~2273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2273_q\);

-- Location: FF_X62_Y39_N11
\DataPath|Ram|s_memory~1633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1633_q\);

-- Location: LCCOMB_X63_Y39_N26
\DataPath|Ram|s_memory~3450\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3450_combout\ = (\DataPath|Ram|s_memory~3449_combout\ & (((\DataPath|Ram|s_memory~2273_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~3449_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1633_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3449_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2273_q\,
	datad => \DataPath|Ram|s_memory~1633_q\,
	combout => \DataPath|Ram|s_memory~3450_combout\);

-- Location: FF_X67_Y37_N25
\DataPath|Ram|s_memory~1793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1793_q\);

-- Location: FF_X66_Y37_N5
\DataPath|Ram|s_memory~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~513_q\);

-- Location: LCCOMB_X66_Y37_N4
\DataPath|Ram|s_memory~3456\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3456_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1793_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~513_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1793_q\,
	datac => \DataPath|Ram|s_memory~513_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3456_combout\);

-- Location: FF_X67_Y37_N31
\DataPath|Ram|s_memory~2433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2433_q\);

-- Location: FF_X66_Y37_N15
\DataPath|Ram|s_memory~1153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1153_q\);

-- Location: LCCOMB_X67_Y37_N30
\DataPath|Ram|s_memory~3457\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3457_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3456_combout\ & (\DataPath|Ram|s_memory~2433_q\)) # (!\DataPath|Ram|s_memory~3456_combout\ & ((\DataPath|Ram|s_memory~1153_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3456_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3456_combout\,
	datac => \DataPath|Ram|s_memory~2433_q\,
	datad => \DataPath|Ram|s_memory~1153_q\,
	combout => \DataPath|Ram|s_memory~3457_combout\);

-- Location: LCCOMB_X67_Y38_N16
\DataPath|Ram|s_memory~3458\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3458_combout\ = (\DataPath|Ram|s_memory~3455_combout\ & (((\DataPath|Ram|s_memory~3457_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3455_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~3450_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3455_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~3450_combout\,
	datad => \DataPath|Ram|s_memory~3457_combout\,
	combout => \DataPath|Ram|s_memory~3458_combout\);

-- Location: LCCOMB_X67_Y38_N10
\DataPath|Ram|s_memory~3459\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3459_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~3448_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~3458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~3448_combout\,
	datad => \DataPath|Ram|s_memory~3458_combout\,
	combout => \DataPath|Ram|s_memory~3459_combout\);

-- Location: FF_X61_Y39_N11
\DataPath|Ram|s_memory~1753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1753_q\);

-- Location: FF_X61_Y39_N5
\DataPath|Ram|s_memory~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~473_q\);

-- Location: LCCOMB_X61_Y39_N4
\DataPath|Ram|s_memory~3460\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3460_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1753_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~473_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1753_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~473_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3460_combout\);

-- Location: FF_X62_Y36_N11
\DataPath|Ram|s_memory~2393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2393_q\);

-- Location: FF_X62_Y36_N13
\DataPath|Ram|s_memory~1113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1113_q\);

-- Location: LCCOMB_X62_Y36_N10
\DataPath|Ram|s_memory~3461\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3461_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3460_combout\ & (\DataPath|Ram|s_memory~2393_q\)) # (!\DataPath|Ram|s_memory~3460_combout\ & ((\DataPath|Ram|s_memory~1113_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3460_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3460_combout\,
	datac => \DataPath|Ram|s_memory~2393_q\,
	datad => \DataPath|Ram|s_memory~1113_q\,
	combout => \DataPath|Ram|s_memory~3461_combout\);

-- Location: FF_X66_Y40_N29
\DataPath|Ram|s_memory~1913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1913_q\);

-- Location: FF_X67_Y38_N31
\DataPath|Ram|s_memory~2553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2553_q\);

-- Location: FF_X68_Y37_N31
\DataPath|Ram|s_memory~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~633_q\);

-- Location: FF_X68_Y37_N21
\DataPath|Ram|s_memory~1273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1273_q\);

-- Location: LCCOMB_X68_Y37_N30
\DataPath|Ram|s_memory~3467\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3467_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1273_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~633_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~633_q\,
	datad => \DataPath|Ram|s_memory~1273_q\,
	combout => \DataPath|Ram|s_memory~3467_combout\);

-- Location: LCCOMB_X67_Y38_N30
\DataPath|Ram|s_memory~3468\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3468_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3467_combout\ & ((\DataPath|Ram|s_memory~2553_q\))) # (!\DataPath|Ram|s_memory~3467_combout\ & (\DataPath|Ram|s_memory~1913_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1913_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2553_q\,
	datad => \DataPath|Ram|s_memory~3467_combout\,
	combout => \DataPath|Ram|s_memory~3468_combout\);

-- Location: LCCOMB_X62_Y37_N28
\DataPath|Ram|s_memory~1593feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1593feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1593feeder_combout\);

-- Location: FF_X62_Y37_N29
\DataPath|Ram|s_memory~1593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1593feeder_combout\,
	ena => \DataPath|Ram|s_memory~4295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1593_q\);

-- Location: FF_X65_Y37_N1
\DataPath|Ram|s_memory~2233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2233_q\);

-- Location: FF_X63_Y37_N5
\DataPath|Ram|s_memory~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~953_q\);

-- Location: FF_X62_Y37_N31
\DataPath|Ram|s_memory~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~313_q\);

-- Location: LCCOMB_X62_Y37_N30
\DataPath|Ram|s_memory~3462\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3462_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~953_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~313_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~953_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~313_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3462_combout\);

-- Location: LCCOMB_X65_Y37_N0
\DataPath|Ram|s_memory~3463\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3463_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3462_combout\ & ((\DataPath|Ram|s_memory~2233_q\))) # (!\DataPath|Ram|s_memory~3462_combout\ & (\DataPath|Ram|s_memory~1593_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1593_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2233_q\,
	datad => \DataPath|Ram|s_memory~3462_combout\,
	combout => \DataPath|Ram|s_memory~3463_combout\);

-- Location: FF_X69_Y39_N31
\DataPath|Ram|s_memory~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~153_q\);

-- Location: FF_X69_Y39_N25
\DataPath|Ram|s_memory~1433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1433_q\);

-- Location: LCCOMB_X69_Y39_N30
\DataPath|Ram|s_memory~3464\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3464_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1433_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~153_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~153_q\,
	datad => \DataPath|Ram|s_memory~1433_q\,
	combout => \DataPath|Ram|s_memory~3464_combout\);

-- Location: FF_X66_Y38_N15
\DataPath|Ram|s_memory~2073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2073_q\);

-- Location: LCCOMB_X63_Y38_N6
\DataPath|Ram|s_memory~793feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~793feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~793feeder_combout\);

-- Location: FF_X63_Y38_N7
\DataPath|Ram|s_memory~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~793feeder_combout\,
	ena => \DataPath|Ram|s_memory~4421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~793_q\);

-- Location: LCCOMB_X66_Y38_N14
\DataPath|Ram|s_memory~3465\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3465_combout\ = (\DataPath|Ram|s_memory~3464_combout\ & (((\DataPath|Ram|s_memory~2073_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3464_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~793_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3464_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2073_q\,
	datad => \DataPath|Ram|s_memory~793_q\,
	combout => \DataPath|Ram|s_memory~3465_combout\);

-- Location: LCCOMB_X67_Y38_N0
\DataPath|Ram|s_memory~3466\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3466_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3463_combout\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3465_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3463_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~3465_combout\,
	combout => \DataPath|Ram|s_memory~3466_combout\);

-- Location: LCCOMB_X67_Y38_N8
\DataPath|Ram|s_memory~3469\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3469_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3466_combout\ & ((\DataPath|Ram|s_memory~3468_combout\))) # (!\DataPath|Ram|s_memory~3466_combout\ & (\DataPath|Ram|s_memory~3461_combout\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3461_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~3468_combout\,
	datad => \DataPath|Ram|s_memory~3466_combout\,
	combout => \DataPath|Ram|s_memory~3469_combout\);

-- Location: LCCOMB_X63_Y40_N0
\DataPath|Ram|s_memory~1553feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1553feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1553feeder_combout\);

-- Location: FF_X63_Y40_N1
\DataPath|Ram|s_memory~1553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1553feeder_combout\,
	ena => \DataPath|Ram|s_memory~4291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1553_q\);

-- Location: FF_X63_Y41_N17
\DataPath|Ram|s_memory~1393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1393_q\);

-- Location: LCCOMB_X63_Y41_N16
\DataPath|Ram|s_memory~3429\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3429_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~1553_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~1393_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~1553_q\,
	datac => \DataPath|Ram|s_memory~1393_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3429_combout\);

-- Location: FF_X66_Y44_N15
\DataPath|Ram|s_memory~1873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1873_q\);

-- Location: FF_X70_Y41_N9
\DataPath|Ram|s_memory~1713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1713_q\);

-- Location: LCCOMB_X66_Y44_N14
\DataPath|Ram|s_memory~3430\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3430_combout\ = (\DataPath|Ram|s_memory~3429_combout\ & (((\DataPath|Ram|s_memory~1873_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3429_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~1713_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3429_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1873_q\,
	datad => \DataPath|Ram|s_memory~1713_q\,
	combout => \DataPath|Ram|s_memory~3430_combout\);

-- Location: LCCOMB_X59_Y44_N30
\DataPath|Ram|s_memory~1073feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1073feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1073feeder_combout\);

-- Location: FF_X59_Y44_N31
\DataPath|Ram|s_memory~1073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1073feeder_combout\,
	ena => \DataPath|Ram|s_memory~4365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1073_q\);

-- Location: FF_X63_Y42_N13
\DataPath|Ram|s_memory~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~753_q\);

-- Location: LCCOMB_X63_Y42_N12
\DataPath|Ram|s_memory~3431\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3431_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1073_q\) # ((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~753_q\ & 
-- !\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~1073_q\,
	datac => \DataPath|Ram|s_memory~753_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3431_combout\);

-- Location: FF_X67_Y44_N3
\DataPath|Ram|s_memory~1233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1233_q\);

-- Location: LCCOMB_X63_Y44_N2
\DataPath|Ram|s_memory~913feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~913feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~913feeder_combout\);

-- Location: FF_X63_Y44_N3
\DataPath|Ram|s_memory~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~913feeder_combout\,
	ena => \DataPath|Ram|s_memory~4369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~913_q\);

-- Location: LCCOMB_X67_Y44_N2
\DataPath|Ram|s_memory~3432\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3432_combout\ = (\DataPath|Ram|s_memory~3431_combout\ & (((\DataPath|Ram|s_memory~1233_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3431_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~913_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3431_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1233_q\,
	datad => \DataPath|Ram|s_memory~913_q\,
	combout => \DataPath|Ram|s_memory~3432_combout\);

-- Location: FF_X60_Y45_N29
\DataPath|Ram|s_memory~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~433_q\);

-- Location: FF_X60_Y45_N31
\DataPath|Ram|s_memory~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~593_q\);

-- Location: FF_X59_Y45_N15
\DataPath|Ram|s_memory~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~113_q\);

-- Location: FF_X61_Y45_N7
\DataPath|Ram|s_memory~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~273_q\);

-- Location: LCCOMB_X59_Y45_N14
\DataPath|Ram|s_memory~3433\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3433_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~273_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~113_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~113_q\,
	datad => \DataPath|Ram|s_memory~273_q\,
	combout => \DataPath|Ram|s_memory~3433_combout\);

-- Location: LCCOMB_X60_Y45_N30
\DataPath|Ram|s_memory~3434\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3434_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3433_combout\ & ((\DataPath|Ram|s_memory~593_q\))) # (!\DataPath|Ram|s_memory~3433_combout\ & (\DataPath|Ram|s_memory~433_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~433_q\,
	datac => \DataPath|Ram|s_memory~593_q\,
	datad => \DataPath|Ram|s_memory~3433_combout\,
	combout => \DataPath|Ram|s_memory~3434_combout\);

-- Location: LCCOMB_X67_Y44_N16
\DataPath|Ram|s_memory~3435\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3435_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3432_combout\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3434_combout\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3432_combout\,
	datab => \DataPath|Ram|s_memory~3434_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3435_combout\);

-- Location: LCCOMB_X59_Y41_N2
\DataPath|Ram|s_memory~2193feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2193feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~2193feeder_combout\);

-- Location: FF_X59_Y41_N3
\DataPath|Ram|s_memory~2193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2193feeder_combout\,
	ena => \DataPath|Ram|s_memory~4500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2193_q\);

-- Location: FF_X66_Y44_N5
\DataPath|Ram|s_memory~2513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2513_q\);

-- Location: FF_X62_Y40_N3
\DataPath|Ram|s_memory~2033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2033_q\);

-- Location: FF_X62_Y40_N21
\DataPath|Ram|s_memory~2353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2353_q\);

-- Location: LCCOMB_X62_Y40_N2
\DataPath|Ram|s_memory~3436\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3436_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~2353_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~2033_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2033_q\,
	datad => \DataPath|Ram|s_memory~2353_q\,
	combout => \DataPath|Ram|s_memory~3436_combout\);

-- Location: LCCOMB_X66_Y44_N4
\DataPath|Ram|s_memory~3437\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3437_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3436_combout\ & ((\DataPath|Ram|s_memory~2513_q\))) # (!\DataPath|Ram|s_memory~3436_combout\ & (\DataPath|Ram|s_memory~2193_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~2193_q\,
	datac => \DataPath|Ram|s_memory~2513_q\,
	datad => \DataPath|Ram|s_memory~3436_combout\,
	combout => \DataPath|Ram|s_memory~3437_combout\);

-- Location: LCCOMB_X67_Y44_N26
\DataPath|Ram|s_memory~3438\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3438_combout\ = (\DataPath|Ram|s_memory~3435_combout\ & (((\DataPath|Ram|s_memory~3437_combout\) # (!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~3435_combout\ & (\DataPath|Ram|s_memory~3430_combout\ & 
-- ((\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3430_combout\,
	datab => \DataPath|Ram|s_memory~3435_combout\,
	datac => \DataPath|Ram|s_memory~3437_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3438_combout\);

-- Location: LCCOMB_X67_Y38_N22
\DataPath|Ram|s_memory~3470\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3470_combout\ = (\DataPath|Ram|s_memory~3459_combout\ & (((\DataPath|Ram|s_memory~3469_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~3459_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~3438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3459_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~3469_combout\,
	datad => \DataPath|Ram|s_memory~3438_combout\,
	combout => \DataPath|Ram|s_memory~3470_combout\);

-- Location: LCCOMB_X55_Y40_N0
\DataPath|Ram|s_memory~943feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~943feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~943feeder_combout\);

-- Location: FF_X55_Y40_N1
\DataPath|Ram|s_memory~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~943feeder_combout\,
	ena => \DataPath|Ram|s_memory~4423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~943_q\);

-- Location: FF_X55_Y41_N7
\DataPath|Ram|s_memory~2223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2223_q\);

-- Location: FF_X54_Y41_N15
\DataPath|Ram|s_memory~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~303_q\);

-- Location: FF_X54_Y41_N29
\DataPath|Ram|s_memory~1583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1583_q\);

-- Location: LCCOMB_X54_Y41_N14
\DataPath|Ram|s_memory~3544\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3544_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1583_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~303_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~303_q\,
	datad => \DataPath|Ram|s_memory~1583_q\,
	combout => \DataPath|Ram|s_memory~3544_combout\);

-- Location: LCCOMB_X55_Y41_N6
\DataPath|Ram|s_memory~3545\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3545_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3544_combout\ & ((\DataPath|Ram|s_memory~2223_q\))) # (!\DataPath|Ram|s_memory~3544_combout\ & (\DataPath|Ram|s_memory~943_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~943_q\,
	datac => \DataPath|Ram|s_memory~2223_q\,
	datad => \DataPath|Ram|s_memory~3544_combout\,
	combout => \DataPath|Ram|s_memory~3545_combout\);

-- Location: FF_X60_Y40_N19
\DataPath|Ram|s_memory~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~463_q\);

-- Location: FF_X59_Y40_N21
\DataPath|Ram|s_memory~1103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1103_q\);

-- Location: LCCOMB_X60_Y40_N18
\DataPath|Ram|s_memory~3546\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3546_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1103_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~463_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~463_q\,
	datad => \DataPath|Ram|s_memory~1103_q\,
	combout => \DataPath|Ram|s_memory~3546_combout\);

-- Location: FF_X60_Y36_N25
\DataPath|Ram|s_memory~2383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2383_q\);

-- Location: FF_X60_Y40_N5
\DataPath|Ram|s_memory~1743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1743_q\);

-- Location: LCCOMB_X60_Y36_N24
\DataPath|Ram|s_memory~3547\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3547_combout\ = (\DataPath|Ram|s_memory~3546_combout\ & (((\DataPath|Ram|s_memory~2383_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~3546_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1743_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3546_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2383_q\,
	datad => \DataPath|Ram|s_memory~1743_q\,
	combout => \DataPath|Ram|s_memory~3547_combout\);

-- Location: FF_X55_Y46_N23
\DataPath|Ram|s_memory~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~143_q\);

-- Location: FF_X56_Y46_N29
\DataPath|Ram|s_memory~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~783_q\);

-- Location: LCCOMB_X55_Y46_N22
\DataPath|Ram|s_memory~3548\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3548_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~783_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~143_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~143_q\,
	datad => \DataPath|Ram|s_memory~783_q\,
	combout => \DataPath|Ram|s_memory~3548_combout\);

-- Location: FF_X58_Y46_N1
\DataPath|Ram|s_memory~2063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2063_q\);

-- Location: FF_X55_Y46_N25
\DataPath|Ram|s_memory~1423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1423_q\);

-- Location: LCCOMB_X58_Y46_N0
\DataPath|Ram|s_memory~3549\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3549_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3548_combout\ & (\DataPath|Ram|s_memory~2063_q\)) # (!\DataPath|Ram|s_memory~3548_combout\ & ((\DataPath|Ram|s_memory~1423_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3548_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~3548_combout\,
	datac => \DataPath|Ram|s_memory~2063_q\,
	datad => \DataPath|Ram|s_memory~1423_q\,
	combout => \DataPath|Ram|s_memory~3549_combout\);

-- Location: LCCOMB_X58_Y41_N30
\DataPath|Ram|s_memory~3550\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3550_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3547_combout\) # ((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (((!\DataPath|s_ramAddress[4]~4_combout\ & 
-- \DataPath|Ram|s_memory~3549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3547_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~3549_combout\,
	combout => \DataPath|Ram|s_memory~3550_combout\);

-- Location: FF_X57_Y40_N31
\DataPath|Ram|s_memory~1263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1263_q\);

-- Location: FF_X58_Y40_N23
\DataPath|Ram|s_memory~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~623_q\);

-- Location: FF_X58_Y40_N17
\DataPath|Ram|s_memory~1903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1903_q\);

-- Location: LCCOMB_X58_Y40_N22
\DataPath|Ram|s_memory~3551\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3551_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1903_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~623_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~623_q\,
	datad => \DataPath|Ram|s_memory~1903_q\,
	combout => \DataPath|Ram|s_memory~3551_combout\);

-- Location: FF_X57_Y40_N9
\DataPath|Ram|s_memory~2543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2543_q\);

-- Location: LCCOMB_X57_Y40_N8
\DataPath|Ram|s_memory~3552\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3552_combout\ = (\DataPath|Ram|s_memory~3551_combout\ & (((\DataPath|Ram|s_memory~2543_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3551_combout\ & (\DataPath|Ram|s_memory~1263_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1263_q\,
	datab => \DataPath|Ram|s_memory~3551_combout\,
	datac => \DataPath|Ram|s_memory~2543_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3552_combout\);

-- Location: LCCOMB_X58_Y41_N24
\DataPath|Ram|s_memory~3553\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3553_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3550_combout\ & ((\DataPath|Ram|s_memory~3552_combout\))) # (!\DataPath|Ram|s_memory~3550_combout\ & (\DataPath|Ram|s_memory~3545_combout\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3545_combout\,
	datac => \DataPath|Ram|s_memory~3550_combout\,
	datad => \DataPath|Ram|s_memory~3552_combout\,
	combout => \DataPath|Ram|s_memory~3553_combout\);

-- Location: LCCOMB_X65_Y45_N30
\DataPath|Ram|s_memory~1303feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1303feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1303feeder_combout\);

-- Location: FF_X65_Y45_N31
\DataPath|Ram|s_memory~1303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1303feeder_combout\,
	ena => \DataPath|Ram|s_memory~4340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1303_q\);

-- Location: FF_X62_Y42_N31
\DataPath|Ram|s_memory~1943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1943_q\);

-- Location: LCCOMB_X61_Y42_N22
\DataPath|Ram|s_memory~663feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~663feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~663feeder_combout\);

-- Location: FF_X61_Y42_N23
\DataPath|Ram|s_memory~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~663feeder_combout\,
	ena => \DataPath|Ram|s_memory~4409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~663_q\);

-- Location: FF_X62_Y42_N29
\DataPath|Ram|s_memory~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~23_q\);

-- Location: LCCOMB_X62_Y42_N28
\DataPath|Ram|s_memory~3537\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3537_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~663_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~23_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~663_q\,
	datac => \DataPath|Ram|s_memory~23_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3537_combout\);

-- Location: LCCOMB_X62_Y42_N30
\DataPath|Ram|s_memory~3538\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3538_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3537_combout\ & ((\DataPath|Ram|s_memory~1943_q\))) # (!\DataPath|Ram|s_memory~3537_combout\ & (\DataPath|Ram|s_memory~1303_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1303_q\,
	datac => \DataPath|Ram|s_memory~1943_q\,
	datad => \DataPath|Ram|s_memory~3537_combout\,
	combout => \DataPath|Ram|s_memory~3538_combout\);

-- Location: FF_X63_Y43_N25
\DataPath|Ram|s_memory~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~823_q\);

-- Location: FF_X60_Y41_N11
\DataPath|Ram|s_memory~2103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2103_q\);

-- Location: LCCOMB_X56_Y41_N6
\DataPath|Ram|s_memory~1463feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1463feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1463feeder_combout\);

-- Location: FF_X56_Y41_N7
\DataPath|Ram|s_memory~1463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1463feeder_combout\,
	ena => \DataPath|Ram|s_memory~4301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1463_q\);

-- Location: FF_X60_Y41_N29
\DataPath|Ram|s_memory~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~183_q\);

-- Location: LCCOMB_X60_Y41_N28
\DataPath|Ram|s_memory~3535\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3535_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1463_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~183_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1463_q\,
	datac => \DataPath|Ram|s_memory~183_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3535_combout\);

-- Location: LCCOMB_X60_Y41_N10
\DataPath|Ram|s_memory~3536\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3536_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3535_combout\ & ((\DataPath|Ram|s_memory~2103_q\))) # (!\DataPath|Ram|s_memory~3535_combout\ & (\DataPath|Ram|s_memory~823_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~823_q\,
	datac => \DataPath|Ram|s_memory~2103_q\,
	datad => \DataPath|Ram|s_memory~3535_combout\,
	combout => \DataPath|Ram|s_memory~3536_combout\);

-- Location: LCCOMB_X58_Y41_N0
\DataPath|Ram|s_memory~3539\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3539_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3536_combout\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3538_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~3536_combout\,
	combout => \DataPath|Ram|s_memory~3539_combout\);

-- Location: LCCOMB_X57_Y47_N24
\DataPath|Ram|s_memory~1623feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1623feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1623feeder_combout\);

-- Location: FF_X57_Y47_N25
\DataPath|Ram|s_memory~1623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1623feeder_combout\,
	ena => \DataPath|Ram|s_memory~4323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1623_q\);

-- Location: FF_X65_Y43_N15
\DataPath|Ram|s_memory~2263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2263_q\);

-- Location: FF_X66_Y43_N25
\DataPath|Ram|s_memory~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~983_q\);

-- Location: FF_X65_Y43_N17
\DataPath|Ram|s_memory~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~343_q\);

-- Location: LCCOMB_X65_Y43_N16
\DataPath|Ram|s_memory~3533\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3533_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~983_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~343_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~983_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~343_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3533_combout\);

-- Location: LCCOMB_X65_Y43_N14
\DataPath|Ram|s_memory~3534\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3534_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3533_combout\ & ((\DataPath|Ram|s_memory~2263_q\))) # (!\DataPath|Ram|s_memory~3533_combout\ & (\DataPath|Ram|s_memory~1623_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1623_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2263_q\,
	datad => \DataPath|Ram|s_memory~3533_combout\,
	combout => \DataPath|Ram|s_memory~3534_combout\);

-- Location: FF_X66_Y41_N15
\DataPath|Ram|s_memory~1143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1143_q\);

-- Location: FF_X67_Y41_N13
\DataPath|Ram|s_memory~2423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2423_q\);

-- Location: FF_X66_Y41_N21
\DataPath|Ram|s_memory~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~503_q\);

-- Location: FF_X67_Y45_N21
\DataPath|Ram|s_memory~1783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1783_q\);

-- Location: LCCOMB_X66_Y41_N20
\DataPath|Ram|s_memory~3540\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3540_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1783_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~503_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~503_q\,
	datad => \DataPath|Ram|s_memory~1783_q\,
	combout => \DataPath|Ram|s_memory~3540_combout\);

-- Location: LCCOMB_X67_Y41_N12
\DataPath|Ram|s_memory~3541\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3541_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3540_combout\ & ((\DataPath|Ram|s_memory~2423_q\))) # (!\DataPath|Ram|s_memory~3540_combout\ & (\DataPath|Ram|s_memory~1143_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1143_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2423_q\,
	datad => \DataPath|Ram|s_memory~3540_combout\,
	combout => \DataPath|Ram|s_memory~3541_combout\);

-- Location: LCCOMB_X58_Y41_N22
\DataPath|Ram|s_memory~3542\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3542_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3539_combout\ & ((\DataPath|Ram|s_memory~3541_combout\))) # (!\DataPath|Ram|s_memory~3539_combout\ & (\DataPath|Ram|s_memory~3534_combout\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3539_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3539_combout\,
	datac => \DataPath|Ram|s_memory~3534_combout\,
	datad => \DataPath|Ram|s_memory~3541_combout\,
	combout => \DataPath|Ram|s_memory~3542_combout\);

-- Location: FF_X66_Y45_N21
\DataPath|Ram|s_memory~1223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1223_q\);

-- Location: FF_X65_Y44_N31
\DataPath|Ram|s_memory~1863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1863_q\);

-- Location: FF_X66_Y45_N27
\DataPath|Ram|s_memory~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~583_q\);

-- Location: LCCOMB_X66_Y45_N26
\DataPath|Ram|s_memory~3530\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3530_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1863_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~583_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1863_q\,
	datac => \DataPath|Ram|s_memory~583_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3530_combout\);

-- Location: FF_X67_Y41_N3
\DataPath|Ram|s_memory~2503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2503_q\);

-- Location: LCCOMB_X67_Y41_N2
\DataPath|Ram|s_memory~3531\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3531_combout\ = (\DataPath|Ram|s_memory~3530_combout\ & (((\DataPath|Ram|s_memory~2503_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3530_combout\ & (\DataPath|Ram|s_memory~1223_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1223_q\,
	datab => \DataPath|Ram|s_memory~3530_combout\,
	datac => \DataPath|Ram|s_memory~2503_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3531_combout\);

-- Location: FF_X56_Y46_N31
\DataPath|Ram|s_memory~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~743_q\);

-- Location: FF_X56_Y45_N25
\DataPath|Ram|s_memory~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~103_q\);

-- Location: LCCOMB_X56_Y45_N24
\DataPath|Ram|s_memory~3527\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3527_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~743_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~103_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~743_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~103_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3527_combout\);

-- Location: FF_X56_Y44_N1
\DataPath|Ram|s_memory~2023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2023_q\);

-- Location: FF_X57_Y44_N25
\DataPath|Ram|s_memory~1383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1383_q\);

-- Location: LCCOMB_X56_Y44_N0
\DataPath|Ram|s_memory~3528\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3528_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3527_combout\ & (\DataPath|Ram|s_memory~2023_q\)) # (!\DataPath|Ram|s_memory~3527_combout\ & ((\DataPath|Ram|s_memory~1383_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3527_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~3527_combout\,
	datac => \DataPath|Ram|s_memory~2023_q\,
	datad => \DataPath|Ram|s_memory~1383_q\,
	combout => \DataPath|Ram|s_memory~3528_combout\);

-- Location: FF_X63_Y46_N27
\DataPath|Ram|s_memory~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~903_q\);

-- Location: FF_X58_Y44_N9
\DataPath|Ram|s_memory~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~263_q\);

-- Location: FF_X58_Y44_N19
\DataPath|Ram|s_memory~1543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1543_q\);

-- Location: LCCOMB_X58_Y44_N8
\DataPath|Ram|s_memory~3525\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3525_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1543_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~263_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~263_q\,
	datad => \DataPath|Ram|s_memory~1543_q\,
	combout => \DataPath|Ram|s_memory~3525_combout\);

-- Location: FF_X58_Y42_N13
\DataPath|Ram|s_memory~2183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2183_q\);

-- Location: LCCOMB_X58_Y42_N12
\DataPath|Ram|s_memory~3526\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3526_combout\ = (\DataPath|Ram|s_memory~3525_combout\ & (((\DataPath|Ram|s_memory~2183_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3525_combout\ & (\DataPath|Ram|s_memory~903_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~903_q\,
	datab => \DataPath|Ram|s_memory~3525_combout\,
	datac => \DataPath|Ram|s_memory~2183_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3526_combout\);

-- Location: LCCOMB_X58_Y42_N30
\DataPath|Ram|s_memory~3529\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3529_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3526_combout\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3528_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~3526_combout\,
	combout => \DataPath|Ram|s_memory~3529_combout\);

-- Location: LCCOMB_X59_Y43_N14
\DataPath|Ram|s_memory~1063feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1063feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1063feeder_combout\);

-- Location: FF_X59_Y43_N15
\DataPath|Ram|s_memory~1063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1063feeder_combout\,
	ena => \DataPath|Ram|s_memory~4366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1063_q\);

-- Location: FF_X58_Y45_N3
\DataPath|Ram|s_memory~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~423_q\);

-- Location: LCCOMB_X58_Y45_N2
\DataPath|Ram|s_memory~3523\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3523_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1063_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~423_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1063_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~423_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3523_combout\);

-- Location: FF_X57_Y43_N7
\DataPath|Ram|s_memory~2343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2343_q\);

-- Location: LCCOMB_X57_Y45_N14
\DataPath|Ram|s_memory~1703feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1703feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1703feeder_combout\);

-- Location: FF_X57_Y45_N15
\DataPath|Ram|s_memory~1703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1703feeder_combout\,
	ena => \DataPath|Ram|s_memory~4321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1703_q\);

-- Location: LCCOMB_X57_Y43_N6
\DataPath|Ram|s_memory~3524\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3524_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3523_combout\ & (\DataPath|Ram|s_memory~2343_q\)) # (!\DataPath|Ram|s_memory~3523_combout\ & ((\DataPath|Ram|s_memory~1703_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3523_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~3523_combout\,
	datac => \DataPath|Ram|s_memory~2343_q\,
	datad => \DataPath|Ram|s_memory~1703_q\,
	combout => \DataPath|Ram|s_memory~3524_combout\);

-- Location: LCCOMB_X58_Y41_N18
\DataPath|Ram|s_memory~3532\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3532_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3529_combout\ & (\DataPath|Ram|s_memory~3531_combout\)) # (!\DataPath|Ram|s_memory~3529_combout\ & ((\DataPath|Ram|s_memory~3524_combout\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3531_combout\,
	datac => \DataPath|Ram|s_memory~3529_combout\,
	datad => \DataPath|Ram|s_memory~3524_combout\,
	combout => \DataPath|Ram|s_memory~3532_combout\);

-- Location: LCCOMB_X58_Y41_N4
\DataPath|Ram|s_memory~3543\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3543_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\) # (\DataPath|Ram|s_memory~3532_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3542_combout\ & 
-- (!\DataPath|s_ramAddress[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3542_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3532_combout\,
	combout => \DataPath|Ram|s_memory~3543_combout\);

-- Location: FF_X57_Y42_N3
\DataPath|Ram|s_memory~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~383_q\);

-- Location: LCCOMB_X56_Y39_N2
\DataPath|Ram|s_memory~1023feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1023feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1023feeder_combout\);

-- Location: FF_X56_Y39_N3
\DataPath|Ram|s_memory~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1023feeder_combout\,
	ena => \DataPath|Ram|s_memory~4391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1023_q\);

-- Location: LCCOMB_X57_Y42_N2
\DataPath|Ram|s_memory~3515\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3515_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1023_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~383_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~383_q\,
	datad => \DataPath|Ram|s_memory~1023_q\,
	combout => \DataPath|Ram|s_memory~3515_combout\);

-- Location: FF_X56_Y42_N25
\DataPath|Ram|s_memory~2303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2303_q\);

-- Location: LCCOMB_X57_Y46_N28
\DataPath|Ram|s_memory~1663feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1663feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1663feeder_combout\);

-- Location: FF_X57_Y46_N29
\DataPath|Ram|s_memory~1663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1663feeder_combout\,
	ena => \DataPath|Ram|s_memory~4322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1663_q\);

-- Location: LCCOMB_X56_Y42_N24
\DataPath|Ram|s_memory~3516\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3516_combout\ = (\DataPath|Ram|s_memory~3515_combout\ & (((\DataPath|Ram|s_memory~2303_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~3515_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1663_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3515_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2303_q\,
	datad => \DataPath|Ram|s_memory~1663_q\,
	combout => \DataPath|Ram|s_memory~3516_combout\);

-- Location: LCCOMB_X58_Y47_N20
\DataPath|Ram|s_memory~1343feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1343feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1343feeder_combout\);

-- Location: FF_X58_Y47_N21
\DataPath|Ram|s_memory~1343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1343feeder_combout\,
	ena => \DataPath|Ram|s_memory~4339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1343_q\);

-- Location: FF_X59_Y42_N11
\DataPath|Ram|s_memory~1983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1983_q\);

-- Location: FF_X57_Y42_N5
\DataPath|Ram|s_memory~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~63_q\);

-- Location: LCCOMB_X61_Y42_N20
\DataPath|Ram|s_memory~703feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~703feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~703feeder_combout\);

-- Location: FF_X61_Y42_N21
\DataPath|Ram|s_memory~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~703feeder_combout\,
	ena => \DataPath|Ram|s_memory~4393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~703_q\);

-- Location: LCCOMB_X57_Y42_N4
\DataPath|Ram|s_memory~3517\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3517_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~703_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~63_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~63_q\,
	datad => \DataPath|Ram|s_memory~703_q\,
	combout => \DataPath|Ram|s_memory~3517_combout\);

-- Location: LCCOMB_X59_Y42_N10
\DataPath|Ram|s_memory~3518\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3518_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3517_combout\ & ((\DataPath|Ram|s_memory~1983_q\))) # (!\DataPath|Ram|s_memory~3517_combout\ & (\DataPath|Ram|s_memory~1343_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1343_q\,
	datac => \DataPath|Ram|s_memory~1983_q\,
	datad => \DataPath|Ram|s_memory~3517_combout\,
	combout => \DataPath|Ram|s_memory~3518_combout\);

-- Location: LCCOMB_X59_Y42_N12
\DataPath|Ram|s_memory~3519\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3519_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3516_combout\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3518_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3516_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~3518_combout\,
	combout => \DataPath|Ram|s_memory~3519_combout\);

-- Location: FF_X58_Y43_N17
\DataPath|Ram|s_memory~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~543_q\);

-- Location: FF_X58_Y43_N11
\DataPath|Ram|s_memory~1823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1823_q\);

-- Location: LCCOMB_X58_Y43_N16
\DataPath|Ram|s_memory~3520\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3520_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1823_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~543_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~543_q\,
	datad => \DataPath|Ram|s_memory~1823_q\,
	combout => \DataPath|Ram|s_memory~3520_combout\);

-- Location: FF_X58_Y41_N3
\DataPath|Ram|s_memory~2463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2463_q\);

-- Location: FF_X58_Y41_N17
\DataPath|Ram|s_memory~1183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1183_q\);

-- Location: LCCOMB_X58_Y41_N2
\DataPath|Ram|s_memory~3521\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3521_combout\ = (\DataPath|Ram|s_memory~3520_combout\ & (((\DataPath|Ram|s_memory~2463_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3520_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~1183_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3520_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2463_q\,
	datad => \DataPath|Ram|s_memory~1183_q\,
	combout => \DataPath|Ram|s_memory~3521_combout\);

-- Location: FF_X56_Y40_N7
\DataPath|Ram|s_memory~2143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2143_q\);

-- Location: FF_X56_Y43_N21
\DataPath|Ram|s_memory~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~863_q\);

-- Location: FF_X57_Y39_N7
\DataPath|Ram|s_memory~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~223_q\);

-- Location: FF_X57_Y39_N25
\DataPath|Ram|s_memory~1503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1503_q\);

-- Location: LCCOMB_X57_Y39_N6
\DataPath|Ram|s_memory~3513\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3513_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1503_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~223_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~223_q\,
	datad => \DataPath|Ram|s_memory~1503_q\,
	combout => \DataPath|Ram|s_memory~3513_combout\);

-- Location: LCCOMB_X57_Y41_N12
\DataPath|Ram|s_memory~3514\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3514_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3513_combout\ & (\DataPath|Ram|s_memory~2143_q\)) # (!\DataPath|Ram|s_memory~3513_combout\ & ((\DataPath|Ram|s_memory~863_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2143_q\,
	datab => \DataPath|Ram|s_memory~863_q\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~3513_combout\,
	combout => \DataPath|Ram|s_memory~3514_combout\);

-- Location: LCCOMB_X58_Y41_N28
\DataPath|Ram|s_memory~3522\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3522_combout\ = (\DataPath|Ram|s_memory~3519_combout\ & ((\DataPath|Ram|s_memory~3521_combout\) # ((!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~3519_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\ & 
-- \DataPath|Ram|s_memory~3514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3519_combout\,
	datab => \DataPath|Ram|s_memory~3521_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~3514_combout\,
	combout => \DataPath|Ram|s_memory~3522_combout\);

-- Location: LCCOMB_X58_Y41_N26
\DataPath|Ram|s_memory~3554\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3554_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3543_combout\ & (\DataPath|Ram|s_memory~3553_combout\)) # (!\DataPath|Ram|s_memory~3543_combout\ & ((\DataPath|Ram|s_memory~3522_combout\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3553_combout\,
	datac => \DataPath|Ram|s_memory~3543_combout\,
	datad => \DataPath|Ram|s_memory~3522_combout\,
	combout => \DataPath|Ram|s_memory~3554_combout\);

-- Location: FF_X67_Y52_N29
\DataPath|Ram|s_memory~2203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2203_q\);

-- Location: FF_X66_Y52_N21
\DataPath|Ram|s_memory~2243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2243_q\);

-- Location: FF_X66_Y52_N7
\DataPath|Ram|s_memory~2163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2163_q\);

-- Location: FF_X65_Y52_N3
\DataPath|Ram|s_memory~2123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2123_q\);

-- Location: LCCOMB_X65_Y52_N2
\DataPath|Ram|s_memory~3478\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3478_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2163_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2123_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2163_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2123_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3478_combout\);

-- Location: LCCOMB_X66_Y52_N20
\DataPath|Ram|s_memory~3479\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3479_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3478_combout\ & ((\DataPath|Ram|s_memory~2243_q\))) # (!\DataPath|Ram|s_memory~3478_combout\ & (\DataPath|Ram|s_memory~2203_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2203_q\,
	datac => \DataPath|Ram|s_memory~2243_q\,
	datad => \DataPath|Ram|s_memory~3478_combout\,
	combout => \DataPath|Ram|s_memory~3479_combout\);

-- Location: FF_X65_Y49_N19
\DataPath|Ram|s_memory~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~843_q\);

-- Location: FF_X61_Y50_N19
\DataPath|Ram|s_memory~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~883_q\);

-- Location: LCCOMB_X65_Y49_N18
\DataPath|Ram|s_memory~3473\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3473_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~883_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~843_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~843_q\,
	datad => \DataPath|Ram|s_memory~883_q\,
	combout => \DataPath|Ram|s_memory~3473_combout\);

-- Location: FF_X68_Y49_N21
\DataPath|Ram|s_memory~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~963_q\);

-- Location: LCCOMB_X69_Y48_N6
\DataPath|Ram|s_memory~923feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~923feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~923feeder_combout\);

-- Location: FF_X69_Y48_N7
\DataPath|Ram|s_memory~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~923feeder_combout\,
	ena => \DataPath|Ram|s_memory~4370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~923_q\);

-- Location: LCCOMB_X68_Y49_N20
\DataPath|Ram|s_memory~3474\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3474_combout\ = (\DataPath|Ram|s_memory~3473_combout\ & (((\DataPath|Ram|s_memory~963_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~3473_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~923_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3473_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~963_q\,
	datad => \DataPath|Ram|s_memory~923_q\,
	combout => \DataPath|Ram|s_memory~3474_combout\);

-- Location: FF_X60_Y44_N5
\DataPath|Ram|s_memory~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~203_q\);

-- Location: LCCOMB_X61_Y44_N28
\DataPath|Ram|s_memory~283feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~283feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~283feeder_combout\);

-- Location: FF_X61_Y44_N29
\DataPath|Ram|s_memory~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~283feeder_combout\,
	ena => \DataPath|Ram|s_memory~4453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~283_q\);

-- Location: LCCOMB_X60_Y44_N4
\DataPath|Ram|s_memory~3475\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3475_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~283_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~203_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~203_q\,
	datad => \DataPath|Ram|s_memory~283_q\,
	combout => \DataPath|Ram|s_memory~3475_combout\);

-- Location: FF_X59_Y48_N15
\DataPath|Ram|s_memory~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~323_q\);

-- Location: FF_X59_Y47_N13
\DataPath|Ram|s_memory~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~243_q\);

-- Location: LCCOMB_X59_Y48_N14
\DataPath|Ram|s_memory~3476\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3476_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3475_combout\ & (\DataPath|Ram|s_memory~323_q\)) # (!\DataPath|Ram|s_memory~3475_combout\ & ((\DataPath|Ram|s_memory~243_q\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3475_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3475_combout\,
	datac => \DataPath|Ram|s_memory~323_q\,
	datad => \DataPath|Ram|s_memory~243_q\,
	combout => \DataPath|Ram|s_memory~3476_combout\);

-- Location: LCCOMB_X60_Y48_N28
\DataPath|Ram|s_memory~3477\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3477_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3474_combout\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((!\DataPath|s_ramAddress[7]~6_combout\ & 
-- \DataPath|Ram|s_memory~3476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3474_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3476_combout\,
	combout => \DataPath|Ram|s_memory~3477_combout\);

-- Location: FF_X58_Y49_N17
\DataPath|Ram|s_memory~1523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1523_q\);

-- Location: FF_X61_Y49_N19
\DataPath|Ram|s_memory~1603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1603_q\);

-- Location: FF_X61_Y48_N23
\DataPath|Ram|s_memory~1483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1483_q\);

-- Location: LCCOMB_X62_Y48_N28
\DataPath|Ram|s_memory~1563feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1563feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1563feeder_combout\);

-- Location: FF_X62_Y48_N29
\DataPath|Ram|s_memory~1563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1563feeder_combout\,
	ena => \DataPath|Ram|s_memory~4281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1563_q\);

-- Location: LCCOMB_X61_Y48_N22
\DataPath|Ram|s_memory~3471\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3471_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1563_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1483_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1483_q\,
	datad => \DataPath|Ram|s_memory~1563_q\,
	combout => \DataPath|Ram|s_memory~3471_combout\);

-- Location: LCCOMB_X61_Y49_N18
\DataPath|Ram|s_memory~3472\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3472_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3471_combout\ & ((\DataPath|Ram|s_memory~1603_q\))) # (!\DataPath|Ram|s_memory~3471_combout\ & (\DataPath|Ram|s_memory~1523_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1523_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1603_q\,
	datad => \DataPath|Ram|s_memory~3471_combout\,
	combout => \DataPath|Ram|s_memory~3472_combout\);

-- Location: LCCOMB_X60_Y48_N22
\DataPath|Ram|s_memory~3480\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3480_combout\ = (\DataPath|Ram|s_memory~3477_combout\ & ((\DataPath|Ram|s_memory~3479_combout\) # ((!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~3477_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\ & 
-- \DataPath|Ram|s_memory~3472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3479_combout\,
	datab => \DataPath|Ram|s_memory~3477_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3472_combout\,
	combout => \DataPath|Ram|s_memory~3480_combout\);

-- Location: FF_X59_Y46_N23
\DataPath|Ram|s_memory~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~43_q\);

-- Location: FF_X58_Y46_N15
\DataPath|Ram|s_memory~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~123_q\);

-- Location: LCCOMB_X59_Y46_N22
\DataPath|Ram|s_memory~3495\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3495_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~123_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~43_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~43_q\,
	datad => \DataPath|Ram|s_memory~123_q\,
	combout => \DataPath|Ram|s_memory~3495_combout\);

-- Location: FF_X59_Y48_N5
\DataPath|Ram|s_memory~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~163_q\);

-- Location: FF_X59_Y45_N1
\DataPath|Ram|s_memory~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~83_q\);

-- Location: LCCOMB_X59_Y48_N4
\DataPath|Ram|s_memory~3496\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3496_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3495_combout\ & (\DataPath|Ram|s_memory~163_q\)) # (!\DataPath|Ram|s_memory~3495_combout\ & ((\DataPath|Ram|s_memory~83_q\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3495_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3495_combout\,
	datac => \DataPath|Ram|s_memory~163_q\,
	datad => \DataPath|Ram|s_memory~83_q\,
	combout => \DataPath|Ram|s_memory~3496_combout\);

-- Location: FF_X60_Y49_N27
\DataPath|Ram|s_memory~1363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1363_q\);

-- Location: FF_X63_Y49_N13
\DataPath|Ram|s_memory~1443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1443_q\);

-- Location: LCCOMB_X62_Y49_N6
\DataPath|Ram|s_memory~1403feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1403feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1403feeder_combout\);

-- Location: FF_X62_Y49_N7
\DataPath|Ram|s_memory~1403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1403feeder_combout\,
	ena => \DataPath|Ram|s_memory~4334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1403_q\);

-- Location: FF_X63_Y49_N19
\DataPath|Ram|s_memory~1323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1323_q\);

-- Location: LCCOMB_X63_Y49_N18
\DataPath|Ram|s_memory~3493\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3493_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~1403_q\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~1323_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1403_q\,
	datac => \DataPath|Ram|s_memory~1323_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3493_combout\);

-- Location: LCCOMB_X63_Y49_N12
\DataPath|Ram|s_memory~3494\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3494_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3493_combout\ & ((\DataPath|Ram|s_memory~1443_q\))) # (!\DataPath|Ram|s_memory~3493_combout\ & (\DataPath|Ram|s_memory~1363_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1363_q\,
	datac => \DataPath|Ram|s_memory~1443_q\,
	datad => \DataPath|Ram|s_memory~3493_combout\,
	combout => \DataPath|Ram|s_memory~3494_combout\);

-- Location: LCCOMB_X63_Y49_N22
\DataPath|Ram|s_memory~3497\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3497_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3494_combout\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3496_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3494_combout\,
	combout => \DataPath|Ram|s_memory~3497_combout\);

-- Location: LCCOMB_X69_Y48_N4
\DataPath|Ram|s_memory~763feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~763feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~763feeder_combout\);

-- Location: FF_X69_Y48_N5
\DataPath|Ram|s_memory~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~763feeder_combout\,
	ena => \DataPath|Ram|s_memory~4374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~763_q\);

-- Location: FF_X68_Y50_N11
\DataPath|Ram|s_memory~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~803_q\);

-- Location: FF_X72_Y50_N15
\DataPath|Ram|s_memory~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~723_q\);

-- Location: FF_X72_Y50_N9
\DataPath|Ram|s_memory~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~683_q\);

-- Location: LCCOMB_X72_Y50_N8
\DataPath|Ram|s_memory~3491\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3491_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~723_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~683_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~723_q\,
	datac => \DataPath|Ram|s_memory~683_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3491_combout\);

-- Location: LCCOMB_X68_Y50_N10
\DataPath|Ram|s_memory~3492\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3492_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3491_combout\ & ((\DataPath|Ram|s_memory~803_q\))) # (!\DataPath|Ram|s_memory~3491_combout\ & (\DataPath|Ram|s_memory~763_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~763_q\,
	datac => \DataPath|Ram|s_memory~803_q\,
	datad => \DataPath|Ram|s_memory~3491_combout\,
	combout => \DataPath|Ram|s_memory~3492_combout\);

-- Location: FF_X66_Y50_N7
\DataPath|Ram|s_memory~1963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1963_q\);

-- Location: FF_X66_Y50_N17
\DataPath|Ram|s_memory~2003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2003_q\);

-- Location: LCCOMB_X66_Y50_N6
\DataPath|Ram|s_memory~3498\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3498_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2003_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1963_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1963_q\,
	datad => \DataPath|Ram|s_memory~2003_q\,
	combout => \DataPath|Ram|s_memory~3498_combout\);

-- Location: FF_X69_Y47_N23
\DataPath|Ram|s_memory~2083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2083_q\);

-- Location: FF_X69_Y47_N25
\DataPath|Ram|s_memory~2043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2043_q\);

-- Location: LCCOMB_X69_Y47_N22
\DataPath|Ram|s_memory~3499\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3499_combout\ = (\DataPath|Ram|s_memory~3498_combout\ & (((\DataPath|Ram|s_memory~2083_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~3498_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~2043_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3498_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2083_q\,
	datad => \DataPath|Ram|s_memory~2043_q\,
	combout => \DataPath|Ram|s_memory~3499_combout\);

-- Location: LCCOMB_X63_Y49_N16
\DataPath|Ram|s_memory~3500\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3500_combout\ = (\DataPath|Ram|s_memory~3497_combout\ & (((\DataPath|Ram|s_memory~3499_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3497_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~3492_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3497_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~3492_combout\,
	datad => \DataPath|Ram|s_memory~3499_combout\,
	combout => \DataPath|Ram|s_memory~3500_combout\);

-- Location: FF_X67_Y50_N23
\DataPath|Ram|s_memory~1083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1083_q\);

-- Location: FF_X68_Y50_N25
\DataPath|Ram|s_memory~1123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1123_q\);

-- Location: FF_X67_Y50_N9
\DataPath|Ram|s_memory~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1003_q\);

-- Location: FF_X63_Y50_N27
\DataPath|Ram|s_memory~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1043_q\);

-- Location: LCCOMB_X67_Y50_N8
\DataPath|Ram|s_memory~3481\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3481_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1043_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1003_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1003_q\,
	datad => \DataPath|Ram|s_memory~1043_q\,
	combout => \DataPath|Ram|s_memory~3481_combout\);

-- Location: LCCOMB_X68_Y50_N24
\DataPath|Ram|s_memory~3482\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3482_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3481_combout\ & ((\DataPath|Ram|s_memory~1123_q\))) # (!\DataPath|Ram|s_memory~3481_combout\ & (\DataPath|Ram|s_memory~1083_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~1083_q\,
	datac => \DataPath|Ram|s_memory~1123_q\,
	datad => \DataPath|Ram|s_memory~3481_combout\,
	combout => \DataPath|Ram|s_memory~3482_combout\);

-- Location: FF_X65_Y51_N19
\DataPath|Ram|s_memory~2283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2283_q\);

-- Location: FF_X65_Y50_N9
\DataPath|Ram|s_memory~2323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2323_q\);

-- Location: LCCOMB_X65_Y51_N18
\DataPath|Ram|s_memory~3488\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3488_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~2323_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~2283_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2283_q\,
	datad => \DataPath|Ram|s_memory~2323_q\,
	combout => \DataPath|Ram|s_memory~3488_combout\);

-- Location: FF_X66_Y51_N1
\DataPath|Ram|s_memory~2403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2403_q\);

-- Location: FF_X65_Y47_N5
\DataPath|Ram|s_memory~2363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2363_q\);

-- Location: LCCOMB_X66_Y51_N0
\DataPath|Ram|s_memory~3489\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3489_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3488_combout\ & (\DataPath|Ram|s_memory~2403_q\)) # (!\DataPath|Ram|s_memory~3488_combout\ & ((\DataPath|Ram|s_memory~2363_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3488_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3488_combout\,
	datac => \DataPath|Ram|s_memory~2403_q\,
	datad => \DataPath|Ram|s_memory~2363_q\,
	combout => \DataPath|Ram|s_memory~3489_combout\);

-- Location: LCCOMB_X60_Y43_N26
\DataPath|Ram|s_memory~403feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~403feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~403feeder_combout\);

-- Location: FF_X60_Y43_N27
\DataPath|Ram|s_memory~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~403feeder_combout\,
	ena => \DataPath|Ram|s_memory~4437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~403_q\);

-- Location: FF_X62_Y43_N25
\DataPath|Ram|s_memory~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~483_q\);

-- Location: FF_X61_Y43_N15
\DataPath|Ram|s_memory~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~363_q\);

-- Location: FF_X63_Y47_N5
\DataPath|Ram|s_memory~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~443_q\);

-- Location: LCCOMB_X61_Y43_N14
\DataPath|Ram|s_memory~3485\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3485_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~443_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~363_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~363_q\,
	datad => \DataPath|Ram|s_memory~443_q\,
	combout => \DataPath|Ram|s_memory~3485_combout\);

-- Location: LCCOMB_X62_Y43_N24
\DataPath|Ram|s_memory~3486\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3486_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3485_combout\ & ((\DataPath|Ram|s_memory~483_q\))) # (!\DataPath|Ram|s_memory~3485_combout\ & (\DataPath|Ram|s_memory~403_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~403_q\,
	datac => \DataPath|Ram|s_memory~483_q\,
	datad => \DataPath|Ram|s_memory~3485_combout\,
	combout => \DataPath|Ram|s_memory~3486_combout\);

-- Location: FF_X61_Y47_N5
\DataPath|Ram|s_memory~1643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1643_q\);

-- Location: FF_X60_Y47_N13
\DataPath|Ram|s_memory~1723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1723_q\);

-- Location: LCCOMB_X61_Y47_N4
\DataPath|Ram|s_memory~3483\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3483_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~1723_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~1643_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1643_q\,
	datad => \DataPath|Ram|s_memory~1723_q\,
	combout => \DataPath|Ram|s_memory~3483_combout\);

-- Location: FF_X60_Y47_N7
\DataPath|Ram|s_memory~1763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1763_q\);

-- Location: FF_X61_Y47_N27
\DataPath|Ram|s_memory~1683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1683_q\);

-- Location: LCCOMB_X60_Y47_N6
\DataPath|Ram|s_memory~3484\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3484_combout\ = (\DataPath|Ram|s_memory~3483_combout\ & (((\DataPath|Ram|s_memory~1763_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~3483_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~1683_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3483_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1763_q\,
	datad => \DataPath|Ram|s_memory~1683_q\,
	combout => \DataPath|Ram|s_memory~3484_combout\);

-- Location: LCCOMB_X63_Y49_N2
\DataPath|Ram|s_memory~3487\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3487_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3484_combout\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3486_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3484_combout\,
	combout => \DataPath|Ram|s_memory~3487_combout\);

-- Location: LCCOMB_X63_Y49_N8
\DataPath|Ram|s_memory~3490\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3490_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3487_combout\ & ((\DataPath|Ram|s_memory~3489_combout\))) # (!\DataPath|Ram|s_memory~3487_combout\ & (\DataPath|Ram|s_memory~3482_combout\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3482_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~3489_combout\,
	datad => \DataPath|Ram|s_memory~3487_combout\,
	combout => \DataPath|Ram|s_memory~3490_combout\);

-- Location: LCCOMB_X60_Y48_N24
\DataPath|Ram|s_memory~3501\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3501_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3490_combout\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3500_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~3490_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3501_combout\);

-- Location: FF_X66_Y49_N27
\DataPath|Ram|s_memory~1163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1163_q\);

-- Location: FF_X62_Y50_N15
\DataPath|Ram|s_memory~1203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1203_q\);

-- Location: LCCOMB_X66_Y49_N26
\DataPath|Ram|s_memory~3504\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3504_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~1203_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~1163_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1163_q\,
	datad => \DataPath|Ram|s_memory~1203_q\,
	combout => \DataPath|Ram|s_memory~3504_combout\);

-- Location: FF_X60_Y48_N27
\DataPath|Ram|s_memory~1283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1283_q\);

-- Location: LCCOMB_X68_Y48_N2
\DataPath|Ram|s_memory~1243feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1243feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1243feeder_combout\);

-- Location: FF_X68_Y48_N3
\DataPath|Ram|s_memory~1243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1243feeder_combout\,
	ena => \DataPath|Ram|s_memory~4380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1243_q\);

-- Location: LCCOMB_X60_Y48_N26
\DataPath|Ram|s_memory~3505\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3505_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3504_combout\ & (\DataPath|Ram|s_memory~1283_q\)) # (!\DataPath|Ram|s_memory~3504_combout\ & ((\DataPath|Ram|s_memory~1243_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3504_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3504_combout\,
	datac => \DataPath|Ram|s_memory~1283_q\,
	datad => \DataPath|Ram|s_memory~1243_q\,
	combout => \DataPath|Ram|s_memory~3505_combout\);

-- Location: FF_X59_Y47_N3
\DataPath|Ram|s_memory~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~563_q\);

-- Location: FF_X60_Y48_N13
\DataPath|Ram|s_memory~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~643_q\);

-- Location: FF_X61_Y46_N7
\DataPath|Ram|s_memory~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~523_q\);

-- Location: FF_X61_Y46_N17
\DataPath|Ram|s_memory~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~603_q\);

-- Location: LCCOMB_X61_Y46_N6
\DataPath|Ram|s_memory~3506\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3506_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~603_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~523_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~523_q\,
	datad => \DataPath|Ram|s_memory~603_q\,
	combout => \DataPath|Ram|s_memory~3506_combout\);

-- Location: LCCOMB_X60_Y48_N12
\DataPath|Ram|s_memory~3507\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3507_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3506_combout\ & ((\DataPath|Ram|s_memory~643_q\))) # (!\DataPath|Ram|s_memory~3506_combout\ & (\DataPath|Ram|s_memory~563_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~563_q\,
	datac => \DataPath|Ram|s_memory~643_q\,
	datad => \DataPath|Ram|s_memory~3506_combout\,
	combout => \DataPath|Ram|s_memory~3507_combout\);

-- Location: LCCOMB_X60_Y48_N6
\DataPath|Ram|s_memory~3508\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3508_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~3505_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~3507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~3505_combout\,
	datad => \DataPath|Ram|s_memory~3507_combout\,
	combout => \DataPath|Ram|s_memory~3508_combout\);

-- Location: FF_X67_Y48_N27
\DataPath|Ram|s_memory~2523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2523_q\);

-- Location: FF_X67_Y48_N13
\DataPath|Ram|s_memory~2563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2563_q\);

-- Location: FF_X65_Y51_N17
\DataPath|Ram|s_memory~2443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2443_q\);

-- Location: FF_X63_Y51_N7
\DataPath|Ram|s_memory~2483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2483_q\);

-- Location: LCCOMB_X65_Y51_N16
\DataPath|Ram|s_memory~3509\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3509_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~2483_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~2443_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2443_q\,
	datad => \DataPath|Ram|s_memory~2483_q\,
	combout => \DataPath|Ram|s_memory~3509_combout\);

-- Location: LCCOMB_X67_Y48_N12
\DataPath|Ram|s_memory~3510\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3510_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3509_combout\ & ((\DataPath|Ram|s_memory~2563_q\))) # (!\DataPath|Ram|s_memory~3509_combout\ & (\DataPath|Ram|s_memory~2523_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2523_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2563_q\,
	datad => \DataPath|Ram|s_memory~3509_combout\,
	combout => \DataPath|Ram|s_memory~3510_combout\);

-- Location: FF_X65_Y48_N11
\DataPath|Ram|s_memory~1803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1803_q\);

-- Location: LCCOMB_X66_Y48_N18
\DataPath|Ram|s_memory~1883feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1883feeder_combout\ = \DataPath|Counter_1|s_counterValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(4),
	combout => \DataPath|Ram|s_memory~1883feeder_combout\);

-- Location: FF_X66_Y48_N19
\DataPath|Ram|s_memory~1883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1883feeder_combout\,
	ena => \DataPath|Ram|s_memory~4347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1883_q\);

-- Location: LCCOMB_X65_Y48_N10
\DataPath|Ram|s_memory~3502\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3502_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1883_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1803_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1803_q\,
	datad => \DataPath|Ram|s_memory~1883_q\,
	combout => \DataPath|Ram|s_memory~3502_combout\);

-- Location: FF_X58_Y48_N27
\DataPath|Ram|s_memory~1923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1923_q\);

-- Location: FF_X59_Y49_N21
\DataPath|Ram|s_memory~1843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(4),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1843_q\);

-- Location: LCCOMB_X58_Y48_N26
\DataPath|Ram|s_memory~3503\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3503_combout\ = (\DataPath|Ram|s_memory~3502_combout\ & (((\DataPath|Ram|s_memory~1923_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~3502_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~1843_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3502_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1923_q\,
	datad => \DataPath|Ram|s_memory~1843_q\,
	combout => \DataPath|Ram|s_memory~3503_combout\);

-- Location: LCCOMB_X60_Y48_N8
\DataPath|Ram|s_memory~3511\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3511_combout\ = (\DataPath|Ram|s_memory~3508_combout\ & ((\DataPath|Ram|s_memory~3510_combout\) # ((!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~3508_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\ & 
-- \DataPath|Ram|s_memory~3503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3508_combout\,
	datab => \DataPath|Ram|s_memory~3510_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3503_combout\,
	combout => \DataPath|Ram|s_memory~3511_combout\);

-- Location: LCCOMB_X60_Y48_N14
\DataPath|Ram|s_memory~3512\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3512_combout\ = (\DataPath|Ram|s_memory~3501_combout\ & (((\DataPath|Ram|s_memory~3511_combout\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~3501_combout\ & (\DataPath|Ram|s_memory~3480_combout\ & 
-- ((\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3480_combout\,
	datab => \DataPath|Ram|s_memory~3501_combout\,
	datac => \DataPath|Ram|s_memory~3511_combout\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3512_combout\);

-- Location: LCCOMB_X60_Y38_N20
\DataPath|Ram|s_memory~3555\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3555_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\) # (\DataPath|Ram|s_memory~3512_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3554_combout\ & 
-- (!\DataPath|s_ramAddress[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3554_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3512_combout\,
	combout => \DataPath|Ram|s_memory~3555_combout\);

-- Location: LCCOMB_X67_Y38_N12
\DataPath|Ram|s_memory~3598\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3598_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3555_combout\ & (\DataPath|Ram|s_memory~3597_combout\)) # (!\DataPath|Ram|s_memory~3555_combout\ & ((\DataPath|Ram|s_memory~3470_combout\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3597_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~3470_combout\,
	datad => \DataPath|Ram|s_memory~3555_combout\,
	combout => \DataPath|Ram|s_memory~3598_combout\);

-- Location: LCCOMB_X81_Y35_N2
\DataPath|s_data[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_data[4]~5_combout\ = (\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~3598_combout\))) # (!\ControlPath|pState.Visor~q\ & (\SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \DataPath|Ram|s_memory~3598_combout\,
	datad => \ControlPath|pState.Visor~q\,
	combout => \DataPath|s_data[4]~5_combout\);

-- Location: LCCOMB_X65_Y35_N22
\DataPath|Ram|s_memory~232feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~232feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~232feeder_combout\);

-- Location: FF_X65_Y35_N23
\DataPath|Ram|s_memory~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~232feeder_combout\,
	ena => \DataPath|Ram|s_memory~4449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~232_q\);

-- Location: FF_X66_Y39_N17
\DataPath|Ram|s_memory~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~252_q\);

-- Location: FF_X58_Y39_N7
\DataPath|Ram|s_memory~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~222_q\);

-- Location: FF_X59_Y47_N9
\DataPath|Ram|s_memory~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~242_q\);

-- Location: LCCOMB_X58_Y39_N6
\DataPath|Ram|s_memory~3603\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3603_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~242_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~222_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~222_q\,
	datad => \DataPath|Ram|s_memory~242_q\,
	combout => \DataPath|Ram|s_memory~3603_combout\);

-- Location: LCCOMB_X66_Y39_N16
\DataPath|Ram|s_memory~3604\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3604_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3603_combout\ & ((\DataPath|Ram|s_memory~252_q\))) # (!\DataPath|Ram|s_memory~3603_combout\ & (\DataPath|Ram|s_memory~232_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~232_q\,
	datac => \DataPath|Ram|s_memory~252_q\,
	datad => \DataPath|Ram|s_memory~3603_combout\,
	combout => \DataPath|Ram|s_memory~3604_combout\);

-- Location: FF_X65_Y36_N17
\DataPath|Ram|s_memory~1512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1512_q\);

-- Location: FF_X65_Y42_N5
\DataPath|Ram|s_memory~1532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1532_q\);

-- Location: LCCOMB_X58_Y49_N22
\DataPath|Ram|s_memory~1522feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1522feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1522feeder_combout\);

-- Location: FF_X58_Y49_N23
\DataPath|Ram|s_memory~1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1522feeder_combout\,
	ena => \DataPath|Ram|s_memory~4283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1522_q\);

-- Location: FF_X57_Y39_N21
\DataPath|Ram|s_memory~1502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1502_q\);

-- Location: LCCOMB_X57_Y39_N20
\DataPath|Ram|s_memory~3601\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3601_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1522_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1502_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1522_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1502_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3601_combout\);

-- Location: LCCOMB_X65_Y42_N4
\DataPath|Ram|s_memory~3602\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3602_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3601_combout\ & ((\DataPath|Ram|s_memory~1532_q\))) # (!\DataPath|Ram|s_memory~3601_combout\ & (\DataPath|Ram|s_memory~1512_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~1512_q\,
	datac => \DataPath|Ram|s_memory~1532_q\,
	datad => \DataPath|Ram|s_memory~3601_combout\,
	combout => \DataPath|Ram|s_memory~3602_combout\);

-- Location: LCCOMB_X67_Y39_N24
\DataPath|Ram|s_memory~3605\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3605_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3602_combout\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3604_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~3602_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3605_combout\);

-- Location: FF_X56_Y40_N5
\DataPath|Ram|s_memory~2142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2142_q\);

-- Location: LCCOMB_X63_Y36_N10
\DataPath|Ram|s_memory~2152feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2152feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~2152feeder_combout\);

-- Location: FF_X63_Y36_N11
\DataPath|Ram|s_memory~2152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2152feeder_combout\,
	ena => \DataPath|Ram|s_memory~4508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2152_q\);

-- Location: LCCOMB_X56_Y40_N4
\DataPath|Ram|s_memory~3606\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3606_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~2152_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~2142_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2142_q\,
	datad => \DataPath|Ram|s_memory~2152_q\,
	combout => \DataPath|Ram|s_memory~3606_combout\);

-- Location: FF_X73_Y40_N31
\DataPath|Ram|s_memory~2172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2172_q\);

-- Location: FF_X73_Y48_N17
\DataPath|Ram|s_memory~2162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2162_q\);

-- Location: LCCOMB_X73_Y40_N30
\DataPath|Ram|s_memory~3607\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3607_combout\ = (\DataPath|Ram|s_memory~3606_combout\ & (((\DataPath|Ram|s_memory~2172_q\)) # (!\DataPath|s_ramAddress[1]~2_combout\))) # (!\DataPath|Ram|s_memory~3606_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~2162_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3606_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2172_q\,
	datad => \DataPath|Ram|s_memory~2162_q\,
	combout => \DataPath|Ram|s_memory~3607_combout\);

-- Location: FF_X62_Y51_N29
\DataPath|Ram|s_memory~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~882_q\);

-- Location: FF_X55_Y39_N3
\DataPath|Ram|s_memory~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~862_q\);

-- Location: LCCOMB_X63_Y36_N20
\DataPath|Ram|s_memory~872feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~872feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~872feeder_combout\);

-- Location: FF_X63_Y36_N21
\DataPath|Ram|s_memory~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~872feeder_combout\,
	ena => \DataPath|Ram|s_memory~4383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~872_q\);

-- Location: LCCOMB_X55_Y39_N2
\DataPath|Ram|s_memory~3599\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3599_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~872_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~862_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~862_q\,
	datad => \DataPath|Ram|s_memory~872_q\,
	combout => \DataPath|Ram|s_memory~3599_combout\);

-- Location: FF_X74_Y39_N5
\DataPath|Ram|s_memory~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~892_q\);

-- Location: LCCOMB_X74_Y39_N4
\DataPath|Ram|s_memory~3600\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3600_combout\ = (\DataPath|Ram|s_memory~3599_combout\ & (((\DataPath|Ram|s_memory~892_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3599_combout\ & (\DataPath|Ram|s_memory~882_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~882_q\,
	datab => \DataPath|Ram|s_memory~3599_combout\,
	datac => \DataPath|Ram|s_memory~892_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3600_combout\);

-- Location: LCCOMB_X70_Y39_N4
\DataPath|Ram|s_memory~3608\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3608_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3605_combout\ & (\DataPath|Ram|s_memory~3607_combout\)) # (!\DataPath|Ram|s_memory~3605_combout\ & ((\DataPath|Ram|s_memory~3600_combout\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3605_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3605_combout\,
	datac => \DataPath|Ram|s_memory~3607_combout\,
	datad => \DataPath|Ram|s_memory~3600_combout\,
	combout => \DataPath|Ram|s_memory~3608_combout\);

-- Location: FF_X59_Y42_N3
\DataPath|Ram|s_memory~1982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1982_q\);

-- Location: FF_X61_Y38_N29
\DataPath|Ram|s_memory~1992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1992_q\);

-- Location: LCCOMB_X59_Y42_N2
\DataPath|Ram|s_memory~3626\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3626_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1992_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1982_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1982_q\,
	datad => \DataPath|Ram|s_memory~1992_q\,
	combout => \DataPath|Ram|s_memory~3626_combout\);

-- Location: FF_X74_Y47_N7
\DataPath|Ram|s_memory~2012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2012_q\);

-- Location: FF_X74_Y47_N29
\DataPath|Ram|s_memory~2002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2002_q\);

-- Location: LCCOMB_X74_Y47_N6
\DataPath|Ram|s_memory~3627\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3627_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3626_combout\ & (\DataPath|Ram|s_memory~2012_q\)) # (!\DataPath|Ram|s_memory~3626_combout\ & ((\DataPath|Ram|s_memory~2002_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3626_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3626_combout\,
	datac => \DataPath|Ram|s_memory~2012_q\,
	datad => \DataPath|Ram|s_memory~2002_q\,
	combout => \DataPath|Ram|s_memory~3627_combout\);

-- Location: FF_X58_Y47_N23
\DataPath|Ram|s_memory~1342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1342_q\);

-- Location: LCCOMB_X60_Y49_N20
\DataPath|Ram|s_memory~1362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1362feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1362feeder_combout\);

-- Location: FF_X60_Y49_N21
\DataPath|Ram|s_memory~1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1362feeder_combout\,
	ena => \DataPath|Ram|s_memory~4335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1362_q\);

-- Location: LCCOMB_X58_Y47_N22
\DataPath|Ram|s_memory~3619\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3619_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~1362_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~1342_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1342_q\,
	datad => \DataPath|Ram|s_memory~1362_q\,
	combout => \DataPath|Ram|s_memory~3619_combout\);

-- Location: FF_X67_Y47_N19
\DataPath|Ram|s_memory~1372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1372_q\);

-- Location: LCCOMB_X68_Y44_N26
\DataPath|Ram|s_memory~1352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1352feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1352feeder_combout\);

-- Location: FF_X68_Y44_N27
\DataPath|Ram|s_memory~1352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1352feeder_combout\,
	ena => \DataPath|Ram|s_memory~4330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1352_q\);

-- Location: LCCOMB_X67_Y47_N18
\DataPath|Ram|s_memory~3620\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3620_combout\ = (\DataPath|Ram|s_memory~3619_combout\ & (((\DataPath|Ram|s_memory~1372_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3619_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~1352_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3619_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1372_q\,
	datad => \DataPath|Ram|s_memory~1352_q\,
	combout => \DataPath|Ram|s_memory~3620_combout\);

-- Location: LCCOMB_X72_Y50_N10
\DataPath|Ram|s_memory~722feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~722feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~722feeder_combout\);

-- Location: FF_X72_Y50_N11
\DataPath|Ram|s_memory~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~722feeder_combout\,
	ena => \DataPath|Ram|s_memory~4389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~722_q\);

-- Location: FF_X69_Y42_N7
\DataPath|Ram|s_memory~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~732_q\);

-- Location: FF_X61_Y38_N19
\DataPath|Ram|s_memory~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~712_q\);

-- Location: FF_X61_Y42_N9
\DataPath|Ram|s_memory~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~702_q\);

-- Location: LCCOMB_X61_Y42_N8
\DataPath|Ram|s_memory~3621\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3621_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~712_q\)) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~702_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~712_q\,
	datac => \DataPath|Ram|s_memory~702_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3621_combout\);

-- Location: LCCOMB_X69_Y42_N6
\DataPath|Ram|s_memory~3622\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3622_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3621_combout\ & ((\DataPath|Ram|s_memory~732_q\))) # (!\DataPath|Ram|s_memory~3621_combout\ & (\DataPath|Ram|s_memory~722_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~722_q\,
	datac => \DataPath|Ram|s_memory~732_q\,
	datad => \DataPath|Ram|s_memory~3621_combout\,
	combout => \DataPath|Ram|s_memory~3622_combout\);

-- Location: FF_X59_Y45_N27
\DataPath|Ram|s_memory~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~82_q\);

-- Location: FF_X68_Y42_N3
\DataPath|Ram|s_memory~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~62_q\);

-- Location: LCCOMB_X68_Y42_N2
\DataPath|Ram|s_memory~3623\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3623_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~82_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~62_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~82_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~62_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3623_combout\);

-- Location: FF_X69_Y38_N7
\DataPath|Ram|s_memory~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~72_q\);

-- Location: FF_X69_Y42_N17
\DataPath|Ram|s_memory~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~92_q\);

-- Location: LCCOMB_X69_Y42_N16
\DataPath|Ram|s_memory~3624\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3624_combout\ = (\DataPath|Ram|s_memory~3623_combout\ & (((\DataPath|Ram|s_memory~92_q\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~3623_combout\ & (\DataPath|Ram|s_memory~72_q\ & 
-- ((\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3623_combout\,
	datab => \DataPath|Ram|s_memory~72_q\,
	datac => \DataPath|Ram|s_memory~92_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3624_combout\);

-- Location: LCCOMB_X69_Y46_N0
\DataPath|Ram|s_memory~3625\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3625_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3622_combout\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((!\DataPath|s_ramAddress[7]~6_combout\ & 
-- \DataPath|Ram|s_memory~3624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3622_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3624_combout\,
	combout => \DataPath|Ram|s_memory~3625_combout\);

-- Location: LCCOMB_X69_Y47_N20
\DataPath|Ram|s_memory~3628\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3628_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3625_combout\ & (\DataPath|Ram|s_memory~3627_combout\)) # (!\DataPath|Ram|s_memory~3625_combout\ & ((\DataPath|Ram|s_memory~3620_combout\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3627_combout\,
	datab => \DataPath|Ram|s_memory~3620_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3625_combout\,
	combout => \DataPath|Ram|s_memory~3628_combout\);

-- Location: LCCOMB_X70_Y47_N4
\DataPath|Ram|s_memory~2322feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2322feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~2322feeder_combout\);

-- Location: FF_X70_Y47_N5
\DataPath|Ram|s_memory~2322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2322feeder_combout\,
	ena => \DataPath|Ram|s_memory~4523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2322_q\);

-- Location: FF_X59_Y35_N19
\DataPath|Ram|s_memory~2312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2312_q\);

-- Location: FF_X59_Y35_N29
\DataPath|Ram|s_memory~2302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2302_q\);

-- Location: LCCOMB_X59_Y35_N28
\DataPath|Ram|s_memory~3616\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3616_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2312_q\) # ((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2302_q\ & 
-- !\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~2312_q\,
	datac => \DataPath|Ram|s_memory~2302_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3616_combout\);

-- Location: FF_X72_Y39_N11
\DataPath|Ram|s_memory~2332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2332_q\);

-- Location: LCCOMB_X72_Y39_N10
\DataPath|Ram|s_memory~3617\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3617_combout\ = (\DataPath|Ram|s_memory~3616_combout\ & (((\DataPath|Ram|s_memory~2332_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3616_combout\ & (\DataPath|Ram|s_memory~2322_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2322_q\,
	datab => \DataPath|Ram|s_memory~3616_combout\,
	datac => \DataPath|Ram|s_memory~2332_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3617_combout\);

-- Location: FF_X69_Y38_N5
\DataPath|Ram|s_memory~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~392_q\);

-- Location: FF_X68_Y42_N5
\DataPath|Ram|s_memory~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~412_q\);

-- Location: FF_X57_Y42_N11
\DataPath|Ram|s_memory~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~382_q\);

-- Location: LCCOMB_X58_Y42_N28
\DataPath|Ram|s_memory~402feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~402feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~402feeder_combout\);

-- Location: FF_X58_Y42_N29
\DataPath|Ram|s_memory~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~402feeder_combout\,
	ena => \DataPath|Ram|s_memory~4437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~402_q\);

-- Location: LCCOMB_X57_Y42_N10
\DataPath|Ram|s_memory~3613\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3613_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~402_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~382_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~382_q\,
	datad => \DataPath|Ram|s_memory~402_q\,
	combout => \DataPath|Ram|s_memory~3613_combout\);

-- Location: LCCOMB_X68_Y42_N4
\DataPath|Ram|s_memory~3614\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3614_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3613_combout\ & ((\DataPath|Ram|s_memory~412_q\))) # (!\DataPath|Ram|s_memory~3613_combout\ & (\DataPath|Ram|s_memory~392_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~392_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~412_q\,
	datad => \DataPath|Ram|s_memory~3613_combout\,
	combout => \DataPath|Ram|s_memory~3614_combout\);

-- Location: LCCOMB_X63_Y50_N20
\DataPath|Ram|s_memory~1042feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1042feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1042feeder_combout\);

-- Location: FF_X63_Y50_N21
\DataPath|Ram|s_memory~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1042feeder_combout\,
	ena => \DataPath|Ram|s_memory~4387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1042_q\);

-- Location: FF_X56_Y39_N21
\DataPath|Ram|s_memory~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1022_q\);

-- Location: LCCOMB_X62_Y38_N26
\DataPath|Ram|s_memory~1032feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1032feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1032feeder_combout\);

-- Location: FF_X62_Y38_N27
\DataPath|Ram|s_memory~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1032feeder_combout\,
	ena => \DataPath|Ram|s_memory~4384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1032_q\);

-- Location: LCCOMB_X56_Y39_N20
\DataPath|Ram|s_memory~3611\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3611_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1032_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~1022_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1022_q\,
	datad => \DataPath|Ram|s_memory~1032_q\,
	combout => \DataPath|Ram|s_memory~3611_combout\);

-- Location: FF_X75_Y39_N11
\DataPath|Ram|s_memory~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1052_q\);

-- Location: LCCOMB_X75_Y39_N10
\DataPath|Ram|s_memory~3612\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3612_combout\ = (\DataPath|Ram|s_memory~3611_combout\ & (((\DataPath|Ram|s_memory~1052_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3611_combout\ & (\DataPath|Ram|s_memory~1042_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1042_q\,
	datab => \DataPath|Ram|s_memory~3611_combout\,
	datac => \DataPath|Ram|s_memory~1052_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3612_combout\);

-- Location: LCCOMB_X72_Y39_N28
\DataPath|Ram|s_memory~3615\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3615_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3612_combout\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~3614_combout\,
	datac => \DataPath|Ram|s_memory~3612_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3615_combout\);

-- Location: FF_X60_Y39_N11
\DataPath|Ram|s_memory~1672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1672_q\);

-- Location: FF_X62_Y47_N27
\DataPath|Ram|s_memory~1692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1692_q\);

-- Location: FF_X57_Y47_N11
\DataPath|Ram|s_memory~1662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1662_q\);

-- Location: FF_X61_Y47_N31
\DataPath|Ram|s_memory~1682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1682_q\);

-- Location: LCCOMB_X57_Y47_N10
\DataPath|Ram|s_memory~3609\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3609_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1682_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1662_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1662_q\,
	datad => \DataPath|Ram|s_memory~1682_q\,
	combout => \DataPath|Ram|s_memory~3609_combout\);

-- Location: LCCOMB_X62_Y47_N26
\DataPath|Ram|s_memory~3610\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3610_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3609_combout\ & ((\DataPath|Ram|s_memory~1692_q\))) # (!\DataPath|Ram|s_memory~3609_combout\ & (\DataPath|Ram|s_memory~1672_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~1672_q\,
	datac => \DataPath|Ram|s_memory~1692_q\,
	datad => \DataPath|Ram|s_memory~3609_combout\,
	combout => \DataPath|Ram|s_memory~3610_combout\);

-- Location: LCCOMB_X70_Y39_N2
\DataPath|Ram|s_memory~3618\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3618_combout\ = (\DataPath|Ram|s_memory~3615_combout\ & ((\DataPath|Ram|s_memory~3617_combout\) # ((!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~3615_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\ & 
-- \DataPath|Ram|s_memory~3610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3617_combout\,
	datab => \DataPath|Ram|s_memory~3615_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3610_combout\,
	combout => \DataPath|Ram|s_memory~3618_combout\);

-- Location: LCCOMB_X70_Y39_N8
\DataPath|Ram|s_memory~3629\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3629_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3618_combout\) # (\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3628_combout\ & 
-- ((!\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3628_combout\,
	datab => \DataPath|Ram|s_memory~3618_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3629_combout\);

-- Location: FF_X67_Y36_N1
\DataPath|Ram|s_memory~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~552_q\);

-- Location: FF_X66_Y39_N3
\DataPath|Ram|s_memory~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~572_q\);

-- Location: FF_X59_Y47_N31
\DataPath|Ram|s_memory~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~562_q\);

-- Location: FF_X58_Y39_N1
\DataPath|Ram|s_memory~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~542_q\);

-- Location: LCCOMB_X58_Y39_N0
\DataPath|Ram|s_memory~3634\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3634_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~562_q\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~542_q\ & 
-- !\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~562_q\,
	datac => \DataPath|Ram|s_memory~542_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3634_combout\);

-- Location: LCCOMB_X66_Y39_N2
\DataPath|Ram|s_memory~3635\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3635_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3634_combout\ & ((\DataPath|Ram|s_memory~572_q\))) # (!\DataPath|Ram|s_memory~3634_combout\ & (\DataPath|Ram|s_memory~552_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~552_q\,
	datac => \DataPath|Ram|s_memory~572_q\,
	datad => \DataPath|Ram|s_memory~3634_combout\,
	combout => \DataPath|Ram|s_memory~3635_combout\);

-- Location: FF_X67_Y36_N19
\DataPath|Ram|s_memory~1832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1832_q\);

-- Location: FF_X67_Y43_N17
\DataPath|Ram|s_memory~1852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1852_q\);

-- Location: FF_X58_Y43_N15
\DataPath|Ram|s_memory~1822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1822_q\);

-- Location: LCCOMB_X59_Y49_N26
\DataPath|Ram|s_memory~1842feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1842feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1842feeder_combout\);

-- Location: FF_X59_Y49_N27
\DataPath|Ram|s_memory~1842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1842feeder_combout\,
	ena => \DataPath|Ram|s_memory~4352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1842_q\);

-- Location: LCCOMB_X58_Y43_N14
\DataPath|Ram|s_memory~3632\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3632_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1842_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1822_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1822_q\,
	datad => \DataPath|Ram|s_memory~1842_q\,
	combout => \DataPath|Ram|s_memory~3632_combout\);

-- Location: LCCOMB_X67_Y43_N16
\DataPath|Ram|s_memory~3633\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3633_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3632_combout\ & ((\DataPath|Ram|s_memory~1852_q\))) # (!\DataPath|Ram|s_memory~3632_combout\ & (\DataPath|Ram|s_memory~1832_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1832_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1852_q\,
	datad => \DataPath|Ram|s_memory~3632_combout\,
	combout => \DataPath|Ram|s_memory~3633_combout\);

-- Location: LCCOMB_X67_Y39_N12
\DataPath|Ram|s_memory~3636\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3636_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\) # (\DataPath|Ram|s_memory~3633_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3635_combout\ & 
-- (!\DataPath|s_ramAddress[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3635_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~3633_combout\,
	combout => \DataPath|Ram|s_memory~3636_combout\);

-- Location: FF_X55_Y39_N21
\DataPath|Ram|s_memory~1182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1182_q\);

-- Location: LCCOMB_X61_Y40_N30
\DataPath|Ram|s_memory~1192feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1192feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1192feeder_combout\);

-- Location: FF_X61_Y40_N31
\DataPath|Ram|s_memory~1192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1192feeder_combout\,
	ena => \DataPath|Ram|s_memory~4386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1192_q\);

-- Location: LCCOMB_X55_Y39_N20
\DataPath|Ram|s_memory~3630\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3630_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1192_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1182_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1182_q\,
	datad => \DataPath|Ram|s_memory~1192_q\,
	combout => \DataPath|Ram|s_memory~3630_combout\);

-- Location: FF_X67_Y39_N23
\DataPath|Ram|s_memory~1212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1212_q\);

-- Location: FF_X62_Y50_N17
\DataPath|Ram|s_memory~1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1202_q\);

-- Location: LCCOMB_X67_Y39_N22
\DataPath|Ram|s_memory~3631\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3631_combout\ = (\DataPath|Ram|s_memory~3630_combout\ & (((\DataPath|Ram|s_memory~1212_q\)) # (!\DataPath|s_ramAddress[1]~2_combout\))) # (!\DataPath|Ram|s_memory~3630_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~1202_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3630_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1212_q\,
	datad => \DataPath|Ram|s_memory~1202_q\,
	combout => \DataPath|Ram|s_memory~3631_combout\);

-- Location: FF_X66_Y36_N13
\DataPath|Ram|s_memory~2472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2472_q\);

-- Location: FF_X59_Y39_N15
\DataPath|Ram|s_memory~2462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2462_q\);

-- Location: LCCOMB_X59_Y39_N14
\DataPath|Ram|s_memory~3637\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3637_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2472_q\) # ((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2462_q\ & 
-- !\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~2472_q\,
	datac => \DataPath|Ram|s_memory~2462_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3637_combout\);

-- Location: FF_X67_Y39_N19
\DataPath|Ram|s_memory~2492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2492_q\);

-- Location: LCCOMB_X63_Y51_N20
\DataPath|Ram|s_memory~2482feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2482feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~2482feeder_combout\);

-- Location: FF_X63_Y51_N21
\DataPath|Ram|s_memory~2482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2482feeder_combout\,
	ena => \DataPath|Ram|s_memory~4532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2482_q\);

-- Location: LCCOMB_X67_Y39_N18
\DataPath|Ram|s_memory~3638\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3638_combout\ = (\DataPath|Ram|s_memory~3637_combout\ & (((\DataPath|Ram|s_memory~2492_q\)) # (!\DataPath|s_ramAddress[1]~2_combout\))) # (!\DataPath|Ram|s_memory~3637_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~2482_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3637_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2492_q\,
	datad => \DataPath|Ram|s_memory~2482_q\,
	combout => \DataPath|Ram|s_memory~3638_combout\);

-- Location: LCCOMB_X67_Y39_N4
\DataPath|Ram|s_memory~3639\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3639_combout\ = (\DataPath|Ram|s_memory~3636_combout\ & (((\DataPath|Ram|s_memory~3638_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3636_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~3631_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3636_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~3631_combout\,
	datad => \DataPath|Ram|s_memory~3638_combout\,
	combout => \DataPath|Ram|s_memory~3639_combout\);

-- Location: LCCOMB_X70_Y39_N18
\DataPath|Ram|s_memory~3640\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3640_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3629_combout\ & ((\DataPath|Ram|s_memory~3639_combout\))) # (!\DataPath|Ram|s_memory~3629_combout\ & (\DataPath|Ram|s_memory~3608_combout\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3608_combout\,
	datac => \DataPath|Ram|s_memory~3629_combout\,
	datad => \DataPath|Ram|s_memory~3639_combout\,
	combout => \DataPath|Ram|s_memory~3640_combout\);

-- Location: FF_X70_Y39_N25
\DataPath|Ram|s_memory~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~792_q\);

-- Location: FF_X70_Y39_N23
\DataPath|Ram|s_memory~2072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2072_q\);

-- Location: FF_X69_Y39_N15
\DataPath|Ram|s_memory~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~152_q\);

-- Location: FF_X69_Y39_N17
\DataPath|Ram|s_memory~1432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1432_q\);

-- Location: LCCOMB_X69_Y39_N14
\DataPath|Ram|s_memory~3746\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3746_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1432_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~152_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~152_q\,
	datad => \DataPath|Ram|s_memory~1432_q\,
	combout => \DataPath|Ram|s_memory~3746_combout\);

-- Location: LCCOMB_X70_Y39_N22
\DataPath|Ram|s_memory~3747\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3747_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3746_combout\ & ((\DataPath|Ram|s_memory~2072_q\))) # (!\DataPath|Ram|s_memory~3746_combout\ & (\DataPath|Ram|s_memory~792_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3746_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~792_q\,
	datac => \DataPath|Ram|s_memory~2072_q\,
	datad => \DataPath|Ram|s_memory~3746_combout\,
	combout => \DataPath|Ram|s_memory~3747_combout\);

-- Location: FF_X55_Y46_N5
\DataPath|Ram|s_memory~1422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1422_q\);

-- Location: FF_X58_Y46_N13
\DataPath|Ram|s_memory~2062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2062_q\);

-- Location: FF_X55_Y46_N3
\DataPath|Ram|s_memory~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~142_q\);

-- Location: FF_X56_Y46_N23
\DataPath|Ram|s_memory~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~782_q\);

-- Location: LCCOMB_X55_Y46_N2
\DataPath|Ram|s_memory~3750\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3750_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~782_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~142_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~142_q\,
	datad => \DataPath|Ram|s_memory~782_q\,
	combout => \DataPath|Ram|s_memory~3750_combout\);

-- Location: LCCOMB_X58_Y46_N12
\DataPath|Ram|s_memory~3751\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3751_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3750_combout\ & ((\DataPath|Ram|s_memory~2062_q\))) # (!\DataPath|Ram|s_memory~3750_combout\ & (\DataPath|Ram|s_memory~1422_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3750_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1422_q\,
	datac => \DataPath|Ram|s_memory~2062_q\,
	datad => \DataPath|Ram|s_memory~3750_combout\,
	combout => \DataPath|Ram|s_memory~3751_combout\);

-- Location: LCCOMB_X68_Y50_N26
\DataPath|Ram|s_memory~802feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~802feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~802feeder_combout\);

-- Location: FF_X68_Y50_N27
\DataPath|Ram|s_memory~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~802feeder_combout\,
	ena => \DataPath|Ram|s_memory~4417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~802_q\);

-- Location: FF_X59_Y48_N31
\DataPath|Ram|s_memory~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~162_q\);

-- Location: LCCOMB_X59_Y48_N30
\DataPath|Ram|s_memory~3748\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3748_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~802_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~162_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~802_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~162_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3748_combout\);

-- Location: FF_X69_Y47_N5
\DataPath|Ram|s_memory~2082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2082_q\);

-- Location: LCCOMB_X63_Y49_N24
\DataPath|Ram|s_memory~1442feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1442feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1442feeder_combout\);

-- Location: FF_X63_Y49_N25
\DataPath|Ram|s_memory~1442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1442feeder_combout\,
	ena => \DataPath|Ram|s_memory~4337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1442_q\);

-- Location: LCCOMB_X69_Y47_N4
\DataPath|Ram|s_memory~3749\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3749_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3748_combout\ & (\DataPath|Ram|s_memory~2082_q\)) # (!\DataPath|Ram|s_memory~3748_combout\ & ((\DataPath|Ram|s_memory~1442_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3748_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~3748_combout\,
	datac => \DataPath|Ram|s_memory~2082_q\,
	datad => \DataPath|Ram|s_memory~1442_q\,
	combout => \DataPath|Ram|s_memory~3749_combout\);

-- Location: LCCOMB_X69_Y43_N16
\DataPath|Ram|s_memory~3752\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3752_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3749_combout\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3751_combout\,
	datab => \DataPath|Ram|s_memory~3749_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3752_combout\);

-- Location: LCCOMB_X65_Y46_N30
\DataPath|Ram|s_memory~1452feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1452feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1452feeder_combout\);

-- Location: FF_X65_Y46_N31
\DataPath|Ram|s_memory~1452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1452feeder_combout\,
	ena => \DataPath|Ram|s_memory~4345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1452_q\);

-- Location: FF_X69_Y46_N11
\DataPath|Ram|s_memory~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~172_q\);

-- Location: LCCOMB_X69_Y46_N10
\DataPath|Ram|s_memory~3753\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3753_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1452_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~172_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1452_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~172_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3753_combout\);

-- Location: FF_X74_Y42_N27
\DataPath|Ram|s_memory~2092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2092_q\);

-- Location: LCCOMB_X70_Y42_N24
\DataPath|Ram|s_memory~812feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~812feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~812feeder_combout\);

-- Location: FF_X70_Y42_N25
\DataPath|Ram|s_memory~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~812feeder_combout\,
	ena => \DataPath|Ram|s_memory~4429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~812_q\);

-- Location: LCCOMB_X74_Y42_N26
\DataPath|Ram|s_memory~3754\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3754_combout\ = (\DataPath|Ram|s_memory~3753_combout\ & (((\DataPath|Ram|s_memory~2092_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3753_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~812_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3753_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2092_q\,
	datad => \DataPath|Ram|s_memory~812_q\,
	combout => \DataPath|Ram|s_memory~3754_combout\);

-- Location: LCCOMB_X70_Y39_N28
\DataPath|Ram|s_memory~3755\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3755_combout\ = (\DataPath|Ram|s_memory~3752_combout\ & (((\DataPath|Ram|s_memory~3754_combout\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~3752_combout\ & (\DataPath|Ram|s_memory~3747_combout\ & 
-- (\DataPath|s_ramAddress[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3747_combout\,
	datab => \DataPath|Ram|s_memory~3752_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3754_combout\,
	combout => \DataPath|Ram|s_memory~3755_combout\);

-- Location: FF_X65_Y42_N23
\DataPath|Ram|s_memory~1612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1612_q\);

-- Location: FF_X72_Y40_N27
\DataPath|Ram|s_memory~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~332_q\);

-- Location: LCCOMB_X72_Y40_N26
\DataPath|Ram|s_memory~3743\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3743_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1612_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~332_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1612_q\,
	datac => \DataPath|Ram|s_memory~332_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3743_combout\);

-- Location: FF_X74_Y40_N21
\DataPath|Ram|s_memory~2252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2252_q\);

-- Location: FF_X75_Y44_N7
\DataPath|Ram|s_memory~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~972_q\);

-- Location: LCCOMB_X74_Y40_N20
\DataPath|Ram|s_memory~3744\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3744_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3743_combout\ & (\DataPath|Ram|s_memory~2252_q\)) # (!\DataPath|Ram|s_memory~3743_combout\ & ((\DataPath|Ram|s_memory~972_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3743_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3743_combout\,
	datac => \DataPath|Ram|s_memory~2252_q\,
	datad => \DataPath|Ram|s_memory~972_q\,
	combout => \DataPath|Ram|s_memory~3744_combout\);

-- Location: FF_X61_Y49_N17
\DataPath|Ram|s_memory~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~322_q\);

-- Location: FF_X68_Y49_N31
\DataPath|Ram|s_memory~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~962_q\);

-- Location: LCCOMB_X61_Y49_N16
\DataPath|Ram|s_memory~3736\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3736_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~962_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~322_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~322_q\,
	datad => \DataPath|Ram|s_memory~962_q\,
	combout => \DataPath|Ram|s_memory~3736_combout\);

-- Location: FF_X66_Y52_N31
\DataPath|Ram|s_memory~2242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2242_q\);

-- Location: FF_X62_Y52_N25
\DataPath|Ram|s_memory~1602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1602_q\);

-- Location: LCCOMB_X66_Y52_N30
\DataPath|Ram|s_memory~3737\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3737_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3736_combout\ & (\DataPath|Ram|s_memory~2242_q\)) # (!\DataPath|Ram|s_memory~3736_combout\ & ((\DataPath|Ram|s_memory~1602_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3736_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~3736_combout\,
	datac => \DataPath|Ram|s_memory~2242_q\,
	datad => \DataPath|Ram|s_memory~1602_q\,
	combout => \DataPath|Ram|s_memory~3737_combout\);

-- Location: LCCOMB_X55_Y40_N2
\DataPath|Ram|s_memory~942feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~942feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~942feeder_combout\);

-- Location: FF_X55_Y40_N3
\DataPath|Ram|s_memory~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~942feeder_combout\,
	ena => \DataPath|Ram|s_memory~4423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~942_q\);

-- Location: FF_X54_Y40_N25
\DataPath|Ram|s_memory~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~302_q\);

-- Location: LCCOMB_X54_Y40_N24
\DataPath|Ram|s_memory~3740\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3740_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~942_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~302_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~942_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~302_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3740_combout\);

-- Location: FF_X54_Y39_N25
\DataPath|Ram|s_memory~2222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2222_q\);

-- Location: FF_X54_Y41_N5
\DataPath|Ram|s_memory~1582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1582_q\);

-- Location: LCCOMB_X54_Y39_N24
\DataPath|Ram|s_memory~3741\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3741_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3740_combout\ & (\DataPath|Ram|s_memory~2222_q\)) # (!\DataPath|Ram|s_memory~3740_combout\ & ((\DataPath|Ram|s_memory~1582_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3740_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~3740_combout\,
	datac => \DataPath|Ram|s_memory~2222_q\,
	datad => \DataPath|Ram|s_memory~1582_q\,
	combout => \DataPath|Ram|s_memory~3741_combout\);

-- Location: FF_X62_Y37_N1
\DataPath|Ram|s_memory~1592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1592_q\);

-- Location: FF_X62_Y37_N3
\DataPath|Ram|s_memory~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~312_q\);

-- Location: LCCOMB_X62_Y37_N2
\DataPath|Ram|s_memory~3738\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3738_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1592_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~312_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1592_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~312_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3738_combout\);

-- Location: FF_X65_Y37_N3
\DataPath|Ram|s_memory~2232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2232_q\);

-- Location: LCCOMB_X63_Y37_N14
\DataPath|Ram|s_memory~952feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~952feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~952feeder_combout\);

-- Location: FF_X63_Y37_N15
\DataPath|Ram|s_memory~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~952feeder_combout\,
	ena => \DataPath|Ram|s_memory~4420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~952_q\);

-- Location: LCCOMB_X65_Y37_N2
\DataPath|Ram|s_memory~3739\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3739_combout\ = (\DataPath|Ram|s_memory~3738_combout\ & (((\DataPath|Ram|s_memory~2232_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3738_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~952_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3738_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2232_q\,
	datad => \DataPath|Ram|s_memory~952_q\,
	combout => \DataPath|Ram|s_memory~3739_combout\);

-- Location: LCCOMB_X70_Y39_N20
\DataPath|Ram|s_memory~3742\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3742_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3739_combout\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3741_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3741_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3739_combout\,
	combout => \DataPath|Ram|s_memory~3742_combout\);

-- Location: LCCOMB_X70_Y39_N10
\DataPath|Ram|s_memory~3745\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3745_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3742_combout\ & (\DataPath|Ram|s_memory~3744_combout\)) # (!\DataPath|Ram|s_memory~3742_combout\ & ((\DataPath|Ram|s_memory~3737_combout\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3742_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3744_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~3737_combout\,
	datad => \DataPath|Ram|s_memory~3742_combout\,
	combout => \DataPath|Ram|s_memory~3745_combout\);

-- Location: LCCOMB_X70_Y39_N14
\DataPath|Ram|s_memory~3756\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3756_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\) # (\DataPath|Ram|s_memory~3745_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3755_combout\ & 
-- (!\DataPath|s_ramAddress[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3755_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~3745_combout\,
	combout => \DataPath|Ram|s_memory~3756_combout\);

-- Location: LCCOMB_X66_Y51_N6
\DataPath|Ram|s_memory~2402feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2402feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~2402feeder_combout\);

-- Location: FF_X66_Y51_N7
\DataPath|Ram|s_memory~2402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2402feeder_combout\,
	ena => \DataPath|Ram|s_memory~4526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2402_q\);

-- Location: FF_X60_Y36_N29
\DataPath|Ram|s_memory~2382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2382_q\);

-- Location: LCCOMB_X60_Y36_N18
\DataPath|Ram|s_memory~2392feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2392feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~2392feeder_combout\);

-- Location: FF_X60_Y36_N19
\DataPath|Ram|s_memory~2392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2392feeder_combout\,
	ena => \DataPath|Ram|s_memory~4515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2392_q\);

-- Location: LCCOMB_X60_Y36_N28
\DataPath|Ram|s_memory~3733\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3733_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~2392_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~2382_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2382_q\,
	datad => \DataPath|Ram|s_memory~2392_q\,
	combout => \DataPath|Ram|s_memory~3733_combout\);

-- Location: FF_X72_Y39_N13
\DataPath|Ram|s_memory~2412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2412_q\);

-- Location: LCCOMB_X72_Y39_N12
\DataPath|Ram|s_memory~3734\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3734_combout\ = (\DataPath|Ram|s_memory~3733_combout\ & (((\DataPath|Ram|s_memory~2412_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3733_combout\ & (\DataPath|Ram|s_memory~2402_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2402_q\,
	datab => \DataPath|Ram|s_memory~3733_combout\,
	datac => \DataPath|Ram|s_memory~2412_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3734_combout\);

-- Location: FF_X54_Y46_N17
\DataPath|Ram|s_memory~1742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1742_q\);

-- Location: FF_X54_Y46_N19
\DataPath|Ram|s_memory~1762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1762_q\);

-- Location: LCCOMB_X54_Y46_N16
\DataPath|Ram|s_memory~3726\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3726_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~1762_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~1742_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1742_q\,
	datad => \DataPath|Ram|s_memory~1762_q\,
	combout => \DataPath|Ram|s_memory~3726_combout\);

-- Location: FF_X62_Y47_N5
\DataPath|Ram|s_memory~1772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1772_q\);

-- Location: FF_X61_Y39_N15
\DataPath|Ram|s_memory~1752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1752_q\);

-- Location: LCCOMB_X62_Y47_N4
\DataPath|Ram|s_memory~3727\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3727_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3726_combout\ & (\DataPath|Ram|s_memory~1772_q\)) # (!\DataPath|Ram|s_memory~3726_combout\ & ((\DataPath|Ram|s_memory~1752_q\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3726_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~3726_combout\,
	datac => \DataPath|Ram|s_memory~1772_q\,
	datad => \DataPath|Ram|s_memory~1752_q\,
	combout => \DataPath|Ram|s_memory~3727_combout\);

-- Location: LCCOMB_X62_Y43_N12
\DataPath|Ram|s_memory~482feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~482feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~482feeder_combout\);

-- Location: FF_X62_Y43_N13
\DataPath|Ram|s_memory~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~482feeder_combout\,
	ena => \DataPath|Ram|s_memory~4445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~482_q\);

-- Location: FF_X60_Y40_N25
\DataPath|Ram|s_memory~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~462_q\);

-- Location: LCCOMB_X60_Y40_N24
\DataPath|Ram|s_memory~3730\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3730_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~482_q\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~462_q\ & 
-- !\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~482_q\,
	datac => \DataPath|Ram|s_memory~462_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3730_combout\);

-- Location: FF_X68_Y40_N9
\DataPath|Ram|s_memory~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~492_q\);

-- Location: FF_X68_Y40_N11
\DataPath|Ram|s_memory~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~472_q\);

-- Location: LCCOMB_X68_Y40_N8
\DataPath|Ram|s_memory~3731\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3731_combout\ = (\DataPath|Ram|s_memory~3730_combout\ & (((\DataPath|Ram|s_memory~492_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3730_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~472_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3730_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~492_q\,
	datad => \DataPath|Ram|s_memory~472_q\,
	combout => \DataPath|Ram|s_memory~3731_combout\);

-- Location: LCCOMB_X68_Y50_N8
\DataPath|Ram|s_memory~1122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1122feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1122feeder_combout\);

-- Location: FF_X68_Y50_N9
\DataPath|Ram|s_memory~1122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1122feeder_combout\,
	ena => \DataPath|Ram|s_memory~4416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1122_q\);

-- Location: FF_X76_Y43_N29
\DataPath|Ram|s_memory~1132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1132_q\);

-- Location: FF_X59_Y40_N27
\DataPath|Ram|s_memory~1102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1102_q\);

-- Location: FF_X62_Y36_N17
\DataPath|Ram|s_memory~1112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1112_q\);

-- Location: LCCOMB_X59_Y40_N26
\DataPath|Ram|s_memory~3728\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3728_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1112_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1102_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1102_q\,
	datad => \DataPath|Ram|s_memory~1112_q\,
	combout => \DataPath|Ram|s_memory~3728_combout\);

-- Location: LCCOMB_X76_Y43_N28
\DataPath|Ram|s_memory~3729\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3729_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3728_combout\ & ((\DataPath|Ram|s_memory~1132_q\))) # (!\DataPath|Ram|s_memory~3728_combout\ & (\DataPath|Ram|s_memory~1122_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1122_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1132_q\,
	datad => \DataPath|Ram|s_memory~3728_combout\,
	combout => \DataPath|Ram|s_memory~3729_combout\);

-- Location: LCCOMB_X70_Y39_N16
\DataPath|Ram|s_memory~3732\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3732_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3729_combout\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3731_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3731_combout\,
	datab => \DataPath|Ram|s_memory~3729_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3732_combout\);

-- Location: LCCOMB_X70_Y39_N30
\DataPath|Ram|s_memory~3735\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3735_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3732_combout\ & (\DataPath|Ram|s_memory~3734_combout\)) # (!\DataPath|Ram|s_memory~3732_combout\ & ((\DataPath|Ram|s_memory~3727_combout\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3734_combout\,
	datab => \DataPath|Ram|s_memory~3727_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3732_combout\,
	combout => \DataPath|Ram|s_memory~3735_combout\);

-- Location: FF_X70_Y40_N9
\DataPath|Ram|s_memory~1932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1932_q\);

-- Location: FF_X69_Y40_N21
\DataPath|Ram|s_memory~2572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2572_q\);

-- Location: FF_X70_Y40_N3
\DataPath|Ram|s_memory~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~652_q\);

-- Location: LCCOMB_X69_Y40_N14
\DataPath|Ram|s_memory~1292feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1292feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1292feeder_combout\);

-- Location: FF_X69_Y40_N15
\DataPath|Ram|s_memory~1292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1292feeder_combout\,
	ena => \DataPath|Ram|s_memory~4430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1292_q\);

-- Location: LCCOMB_X70_Y40_N2
\DataPath|Ram|s_memory~3764\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3764_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1292_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~652_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~652_q\,
	datad => \DataPath|Ram|s_memory~1292_q\,
	combout => \DataPath|Ram|s_memory~3764_combout\);

-- Location: LCCOMB_X69_Y40_N20
\DataPath|Ram|s_memory~3765\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3765_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3764_combout\ & ((\DataPath|Ram|s_memory~2572_q\))) # (!\DataPath|Ram|s_memory~3764_combout\ & (\DataPath|Ram|s_memory~1932_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3764_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1932_q\,
	datac => \DataPath|Ram|s_memory~2572_q\,
	datad => \DataPath|Ram|s_memory~3764_combout\,
	combout => \DataPath|Ram|s_memory~3765_combout\);

-- Location: LCCOMB_X66_Y40_N10
\DataPath|Ram|s_memory~1912feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1912feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1912feeder_combout\);

-- Location: FF_X66_Y40_N11
\DataPath|Ram|s_memory~1912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1912feeder_combout\,
	ena => \DataPath|Ram|s_memory~4359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1912_q\);

-- Location: FF_X68_Y37_N15
\DataPath|Ram|s_memory~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~632_q\);

-- Location: FF_X68_Y37_N17
\DataPath|Ram|s_memory~1272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1272_q\);

-- Location: LCCOMB_X68_Y37_N14
\DataPath|Ram|s_memory~3757\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3757_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1272_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~632_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~632_q\,
	datad => \DataPath|Ram|s_memory~1272_q\,
	combout => \DataPath|Ram|s_memory~3757_combout\);

-- Location: FF_X66_Y36_N31
\DataPath|Ram|s_memory~2552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2552_q\);

-- Location: LCCOMB_X66_Y36_N30
\DataPath|Ram|s_memory~3758\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3758_combout\ = (\DataPath|Ram|s_memory~3757_combout\ & (((\DataPath|Ram|s_memory~2552_q\) # (!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~3757_combout\ & (\DataPath|Ram|s_memory~1912_q\ & 
-- ((\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1912_q\,
	datab => \DataPath|Ram|s_memory~3757_combout\,
	datac => \DataPath|Ram|s_memory~2552_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~3758_combout\);

-- Location: FF_X57_Y40_N19
\DataPath|Ram|s_memory~1262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1262_q\);

-- Location: FF_X57_Y40_N21
\DataPath|Ram|s_memory~2542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2542_q\);

-- Location: FF_X58_Y40_N3
\DataPath|Ram|s_memory~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~622_q\);

-- Location: FF_X58_Y40_N9
\DataPath|Ram|s_memory~1902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1902_q\);

-- Location: LCCOMB_X58_Y40_N2
\DataPath|Ram|s_memory~3761\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3761_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1902_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~622_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~622_q\,
	datad => \DataPath|Ram|s_memory~1902_q\,
	combout => \DataPath|Ram|s_memory~3761_combout\);

-- Location: LCCOMB_X57_Y40_N20
\DataPath|Ram|s_memory~3762\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3762_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3761_combout\ & ((\DataPath|Ram|s_memory~2542_q\))) # (!\DataPath|Ram|s_memory~3761_combout\ & (\DataPath|Ram|s_memory~1262_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1262_q\,
	datac => \DataPath|Ram|s_memory~2542_q\,
	datad => \DataPath|Ram|s_memory~3761_combout\,
	combout => \DataPath|Ram|s_memory~3762_combout\);

-- Location: FF_X58_Y48_N3
\DataPath|Ram|s_memory~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~642_q\);

-- Location: FF_X58_Y48_N29
\DataPath|Ram|s_memory~1922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1922_q\);

-- Location: LCCOMB_X58_Y48_N2
\DataPath|Ram|s_memory~3759\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3759_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1922_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~642_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~642_q\,
	datad => \DataPath|Ram|s_memory~1922_q\,
	combout => \DataPath|Ram|s_memory~3759_combout\);

-- Location: FF_X67_Y51_N9
\DataPath|Ram|s_memory~2562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2562_q\);

-- Location: FF_X67_Y51_N7
\DataPath|Ram|s_memory~1282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1282_q\);

-- Location: LCCOMB_X67_Y51_N8
\DataPath|Ram|s_memory~3760\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3760_combout\ = (\DataPath|Ram|s_memory~3759_combout\ & (((\DataPath|Ram|s_memory~2562_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3759_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~1282_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3759_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2562_q\,
	datad => \DataPath|Ram|s_memory~1282_q\,
	combout => \DataPath|Ram|s_memory~3760_combout\);

-- Location: LCCOMB_X68_Y39_N30
\DataPath|Ram|s_memory~3763\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3763_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~3760_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~3762_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~3762_combout\,
	datad => \DataPath|Ram|s_memory~3760_combout\,
	combout => \DataPath|Ram|s_memory~3763_combout\);

-- Location: LCCOMB_X70_Y39_N12
\DataPath|Ram|s_memory~3766\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3766_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3763_combout\ & (\DataPath|Ram|s_memory~3765_combout\)) # (!\DataPath|Ram|s_memory~3763_combout\ & ((\DataPath|Ram|s_memory~3758_combout\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3763_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3765_combout\,
	datab => \DataPath|Ram|s_memory~3758_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3763_combout\,
	combout => \DataPath|Ram|s_memory~3766_combout\);

-- Location: LCCOMB_X70_Y39_N26
\DataPath|Ram|s_memory~3767\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3767_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3756_combout\ & ((\DataPath|Ram|s_memory~3766_combout\))) # (!\DataPath|Ram|s_memory~3756_combout\ & (\DataPath|Ram|s_memory~3735_combout\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3756_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3756_combout\,
	datac => \DataPath|Ram|s_memory~3735_combout\,
	datad => \DataPath|Ram|s_memory~3766_combout\,
	combout => \DataPath|Ram|s_memory~3767_combout\);

-- Location: LCCOMB_X67_Y42_N16
\DataPath|Ram|s_memory~1572feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1572feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1572feeder_combout\);

-- Location: FF_X67_Y42_N17
\DataPath|Ram|s_memory~1572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1572feeder_combout\,
	ena => \DataPath|Ram|s_memory~4307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1572_q\);

-- Location: FF_X68_Y47_N13
\DataPath|Ram|s_memory~1412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1412_q\);

-- Location: LCCOMB_X68_Y47_N12
\DataPath|Ram|s_memory~3648\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3648_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~1572_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~1412_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1572_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1412_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3648_combout\);

-- Location: FF_X72_Y45_N5
\DataPath|Ram|s_memory~1732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1732_q\);

-- Location: FF_X69_Y44_N25
\DataPath|Ram|s_memory~1892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1892_q\);

-- Location: LCCOMB_X69_Y44_N24
\DataPath|Ram|s_memory~3649\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3649_combout\ = (\DataPath|Ram|s_memory~3648_combout\ & (((\DataPath|Ram|s_memory~1892_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3648_combout\ & (\DataPath|Ram|s_memory~1732_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3648_combout\,
	datab => \DataPath|Ram|s_memory~1732_q\,
	datac => \DataPath|Ram|s_memory~1892_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3649_combout\);

-- Location: LCCOMB_X63_Y48_N6
\DataPath|Ram|s_memory~1562feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1562feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1562feeder_combout\);

-- Location: FF_X63_Y48_N7
\DataPath|Ram|s_memory~1562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1562feeder_combout\,
	ena => \DataPath|Ram|s_memory~4281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1562_q\);

-- Location: FF_X66_Y48_N29
\DataPath|Ram|s_memory~1882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1882_q\);

-- Location: FF_X62_Y49_N13
\DataPath|Ram|s_memory~1402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1402_q\);

-- Location: LCCOMB_X60_Y47_N28
\DataPath|Ram|s_memory~1722feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1722feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1722feeder_combout\);

-- Location: FF_X60_Y47_N29
\DataPath|Ram|s_memory~1722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1722feeder_combout\,
	ena => \DataPath|Ram|s_memory~4317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1722_q\);

-- Location: LCCOMB_X62_Y49_N12
\DataPath|Ram|s_memory~3641\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3641_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1722_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1402_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1402_q\,
	datad => \DataPath|Ram|s_memory~1722_q\,
	combout => \DataPath|Ram|s_memory~3641_combout\);

-- Location: LCCOMB_X66_Y48_N28
\DataPath|Ram|s_memory~3642\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3642_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3641_combout\ & ((\DataPath|Ram|s_memory~1882_q\))) # (!\DataPath|Ram|s_memory~3641_combout\ & (\DataPath|Ram|s_memory~1562_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1562_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1882_q\,
	datad => \DataPath|Ram|s_memory~3641_combout\,
	combout => \DataPath|Ram|s_memory~3642_combout\);

-- Location: LCCOMB_X57_Y45_N4
\DataPath|Ram|s_memory~1702feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1702feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1702feeder_combout\);

-- Location: FF_X57_Y45_N5
\DataPath|Ram|s_memory~1702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1702feeder_combout\,
	ena => \DataPath|Ram|s_memory~4321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1702_q\);

-- Location: FF_X57_Y44_N31
\DataPath|Ram|s_memory~1382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1382_q\);

-- Location: LCCOMB_X57_Y44_N30
\DataPath|Ram|s_memory~3645\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3645_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1702_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1382_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~1702_q\,
	datac => \DataPath|Ram|s_memory~1382_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3645_combout\);

-- Location: FF_X65_Y44_N1
\DataPath|Ram|s_memory~1862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1862_q\);

-- Location: FF_X58_Y44_N11
\DataPath|Ram|s_memory~1542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1542_q\);

-- Location: LCCOMB_X65_Y44_N0
\DataPath|Ram|s_memory~3646\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3646_combout\ = (\DataPath|Ram|s_memory~3645_combout\ & (((\DataPath|Ram|s_memory~1862_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3645_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~1542_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3645_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1862_q\,
	datad => \DataPath|Ram|s_memory~1542_q\,
	combout => \DataPath|Ram|s_memory~3646_combout\);

-- Location: FF_X63_Y40_N27
\DataPath|Ram|s_memory~1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1552_q\);

-- Location: FF_X63_Y41_N29
\DataPath|Ram|s_memory~1392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1392_q\);

-- Location: LCCOMB_X63_Y41_N28
\DataPath|Ram|s_memory~3643\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3643_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~1552_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~1392_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~1552_q\,
	datac => \DataPath|Ram|s_memory~1392_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3643_combout\);

-- Location: FF_X66_Y44_N3
\DataPath|Ram|s_memory~1872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1872_q\);

-- Location: LCCOMB_X70_Y41_N30
\DataPath|Ram|s_memory~1712feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1712feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1712feeder_combout\);

-- Location: FF_X70_Y41_N31
\DataPath|Ram|s_memory~1712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1712feeder_combout\,
	ena => \DataPath|Ram|s_memory~4314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1712_q\);

-- Location: LCCOMB_X66_Y44_N2
\DataPath|Ram|s_memory~3644\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3644_combout\ = (\DataPath|Ram|s_memory~3643_combout\ & (((\DataPath|Ram|s_memory~1872_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3643_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~1712_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3643_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1872_q\,
	datad => \DataPath|Ram|s_memory~1712_q\,
	combout => \DataPath|Ram|s_memory~3644_combout\);

-- Location: LCCOMB_X65_Y45_N12
\DataPath|Ram|s_memory~3647\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3647_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3644_combout\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3646_combout\,
	datac => \DataPath|Ram|s_memory~3644_combout\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3647_combout\);

-- Location: LCCOMB_X69_Y44_N18
\DataPath|Ram|s_memory~3650\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3650_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3647_combout\ & (\DataPath|Ram|s_memory~3649_combout\)) # (!\DataPath|Ram|s_memory~3647_combout\ & ((\DataPath|Ram|s_memory~3642_combout\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3649_combout\,
	datac => \DataPath|Ram|s_memory~3642_combout\,
	datad => \DataPath|Ram|s_memory~3647_combout\,
	combout => \DataPath|Ram|s_memory~3650_combout\);

-- Location: LCCOMB_X72_Y44_N30
\DataPath|Ram|s_memory~2352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2352feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~2352feeder_combout\);

-- Location: FF_X72_Y44_N31
\DataPath|Ram|s_memory~2352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2352feeder_combout\,
	ena => \DataPath|Ram|s_memory~4502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2352_q\);

-- Location: FF_X72_Y43_N31
\DataPath|Ram|s_memory~2372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2372_q\);

-- Location: FF_X57_Y43_N17
\DataPath|Ram|s_memory~2342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2342_q\);

-- Location: FF_X65_Y47_N27
\DataPath|Ram|s_memory~2362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2362_q\);

-- Location: LCCOMB_X57_Y43_N16
\DataPath|Ram|s_memory~3674\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3674_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2362_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2342_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2342_q\,
	datad => \DataPath|Ram|s_memory~2362_q\,
	combout => \DataPath|Ram|s_memory~3674_combout\);

-- Location: LCCOMB_X72_Y43_N30
\DataPath|Ram|s_memory~3675\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3675_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3674_combout\ & ((\DataPath|Ram|s_memory~2372_q\))) # (!\DataPath|Ram|s_memory~3674_combout\ & (\DataPath|Ram|s_memory~2352_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3674_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2352_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2372_q\,
	datad => \DataPath|Ram|s_memory~3674_combout\,
	combout => \DataPath|Ram|s_memory~3675_combout\);

-- Location: FF_X74_Y38_N7
\DataPath|Ram|s_memory~2032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2032_q\);

-- Location: FF_X73_Y42_N1
\DataPath|Ram|s_memory~2052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2052_q\);

-- Location: FF_X69_Y47_N31
\DataPath|Ram|s_memory~2042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2042_q\);

-- Location: FF_X62_Y46_N5
\DataPath|Ram|s_memory~2022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2022_q\);

-- Location: LCCOMB_X62_Y46_N4
\DataPath|Ram|s_memory~3676\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3676_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~2042_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~2022_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2042_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2022_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3676_combout\);

-- Location: LCCOMB_X73_Y42_N0
\DataPath|Ram|s_memory~3677\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3677_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3676_combout\ & ((\DataPath|Ram|s_memory~2052_q\))) # (!\DataPath|Ram|s_memory~3676_combout\ & (\DataPath|Ram|s_memory~2032_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~2032_q\,
	datac => \DataPath|Ram|s_memory~2052_q\,
	datad => \DataPath|Ram|s_memory~3676_combout\,
	combout => \DataPath|Ram|s_memory~3677_combout\);

-- Location: LCCOMB_X73_Y42_N30
\DataPath|Ram|s_memory~3678\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3678_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3675_combout\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3677_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3675_combout\,
	datab => \DataPath|Ram|s_memory~3677_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3678_combout\);

-- Location: LCCOMB_X72_Y44_N4
\DataPath|Ram|s_memory~2522feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2522feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~2522feeder_combout\);

-- Location: FF_X72_Y44_N5
\DataPath|Ram|s_memory~2522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2522feeder_combout\,
	ena => \DataPath|Ram|s_memory~4531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2522_q\);

-- Location: FF_X69_Y44_N17
\DataPath|Ram|s_memory~2532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2532_q\);

-- Location: FF_X67_Y41_N27
\DataPath|Ram|s_memory~2502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2502_q\);

-- Location: LCCOMB_X67_Y40_N0
\DataPath|Ram|s_memory~2512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2512feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~2512feeder_combout\);

-- Location: FF_X67_Y40_N1
\DataPath|Ram|s_memory~2512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2512feeder_combout\,
	ena => \DataPath|Ram|s_memory~4506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2512_q\);

-- Location: LCCOMB_X67_Y41_N26
\DataPath|Ram|s_memory~3679\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3679_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2512_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2502_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2502_q\,
	datad => \DataPath|Ram|s_memory~2512_q\,
	combout => \DataPath|Ram|s_memory~3679_combout\);

-- Location: LCCOMB_X69_Y44_N16
\DataPath|Ram|s_memory~3680\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3680_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3679_combout\ & ((\DataPath|Ram|s_memory~2532_q\))) # (!\DataPath|Ram|s_memory~3679_combout\ & (\DataPath|Ram|s_memory~2522_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~2522_q\,
	datac => \DataPath|Ram|s_memory~2532_q\,
	datad => \DataPath|Ram|s_memory~3679_combout\,
	combout => \DataPath|Ram|s_memory~3680_combout\);

-- Location: FF_X59_Y41_N27
\DataPath|Ram|s_memory~2182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2182_q\);

-- Location: FF_X59_Y41_N17
\DataPath|Ram|s_memory~2192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2192_q\);

-- Location: LCCOMB_X59_Y41_N26
\DataPath|Ram|s_memory~3672\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3672_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2192_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2182_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2182_q\,
	datad => \DataPath|Ram|s_memory~2192_q\,
	combout => \DataPath|Ram|s_memory~3672_combout\);

-- Location: FF_X74_Y44_N27
\DataPath|Ram|s_memory~2212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2212_q\);

-- Location: LCCOMB_X74_Y46_N12
\DataPath|Ram|s_memory~2202feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2202feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~2202feeder_combout\);

-- Location: FF_X74_Y46_N13
\DataPath|Ram|s_memory~2202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2202feeder_combout\,
	ena => \DataPath|Ram|s_memory~4519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2202_q\);

-- Location: LCCOMB_X74_Y44_N26
\DataPath|Ram|s_memory~3673\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3673_combout\ = (\DataPath|Ram|s_memory~3672_combout\ & (((\DataPath|Ram|s_memory~2212_q\)) # (!\DataPath|s_ramAddress[1]~2_combout\))) # (!\DataPath|Ram|s_memory~3672_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~2202_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3672_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2212_q\,
	datad => \DataPath|Ram|s_memory~2202_q\,
	combout => \DataPath|Ram|s_memory~3673_combout\);

-- Location: LCCOMB_X73_Y41_N24
\DataPath|Ram|s_memory~3681\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3681_combout\ = (\DataPath|Ram|s_memory~3678_combout\ & (((\DataPath|Ram|s_memory~3680_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3678_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~3673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3678_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~3680_combout\,
	datad => \DataPath|Ram|s_memory~3673_combout\,
	combout => \DataPath|Ram|s_memory~3681_combout\);

-- Location: FF_X61_Y45_N5
\DataPath|Ram|s_memory~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~272_q\);

-- Location: FF_X60_Y45_N7
\DataPath|Ram|s_memory~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~592_q\);

-- Location: FF_X59_Y45_N29
\DataPath|Ram|s_memory~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~112_q\);

-- Location: FF_X60_Y45_N25
\DataPath|Ram|s_memory~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~432_q\);

-- Location: LCCOMB_X59_Y45_N28
\DataPath|Ram|s_memory~3661\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3661_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~432_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~112_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~112_q\,
	datad => \DataPath|Ram|s_memory~432_q\,
	combout => \DataPath|Ram|s_memory~3661_combout\);

-- Location: LCCOMB_X60_Y45_N6
\DataPath|Ram|s_memory~3662\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3662_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3661_combout\ & ((\DataPath|Ram|s_memory~592_q\))) # (!\DataPath|Ram|s_memory~3661_combout\ & (\DataPath|Ram|s_memory~272_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~272_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~592_q\,
	datad => \DataPath|Ram|s_memory~3661_combout\,
	combout => \DataPath|Ram|s_memory~3662_combout\);

-- Location: FF_X56_Y45_N17
\DataPath|Ram|s_memory~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~102_q\);

-- Location: LCCOMB_X56_Y45_N6
\DataPath|Ram|s_memory~262feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~262feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~262feeder_combout\);

-- Location: FF_X56_Y45_N7
\DataPath|Ram|s_memory~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~262feeder_combout\,
	ena => \DataPath|Ram|s_memory~4455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~262_q\);

-- Location: LCCOMB_X56_Y45_N16
\DataPath|Ram|s_memory~3665\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3665_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~262_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~102_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~102_q\,
	datad => \DataPath|Ram|s_memory~262_q\,
	combout => \DataPath|Ram|s_memory~3665_combout\);

-- Location: LCCOMB_X58_Y45_N20
\DataPath|Ram|s_memory~422feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~422feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~422feeder_combout\);

-- Location: FF_X58_Y45_N21
\DataPath|Ram|s_memory~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~422feeder_combout\,
	ena => \DataPath|Ram|s_memory~4434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~422_q\);

-- Location: FF_X66_Y45_N7
\DataPath|Ram|s_memory~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~582_q\);

-- Location: LCCOMB_X66_Y45_N6
\DataPath|Ram|s_memory~3666\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3666_combout\ = (\DataPath|Ram|s_memory~3665_combout\ & (((\DataPath|Ram|s_memory~582_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3665_combout\ & (\DataPath|Ram|s_memory~422_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3665_combout\,
	datab => \DataPath|Ram|s_memory~422_q\,
	datac => \DataPath|Ram|s_memory~582_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3666_combout\);

-- Location: LCCOMB_X63_Y47_N18
\DataPath|Ram|s_memory~442feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~442feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~442feeder_combout\);

-- Location: FF_X63_Y47_N19
\DataPath|Ram|s_memory~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~442feeder_combout\,
	ena => \DataPath|Ram|s_memory~4432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~442_q\);

-- Location: FF_X61_Y46_N5
\DataPath|Ram|s_memory~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~602_q\);

-- Location: FF_X58_Y46_N11
\DataPath|Ram|s_memory~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~122_q\);

-- Location: LCCOMB_X61_Y44_N26
\DataPath|Ram|s_memory~282feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~282feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~282feeder_combout\);

-- Location: FF_X61_Y44_N27
\DataPath|Ram|s_memory~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~282feeder_combout\,
	ena => \DataPath|Ram|s_memory~4453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~282_q\);

-- Location: LCCOMB_X58_Y46_N10
\DataPath|Ram|s_memory~3663\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3663_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~282_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~122_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~122_q\,
	datad => \DataPath|Ram|s_memory~282_q\,
	combout => \DataPath|Ram|s_memory~3663_combout\);

-- Location: LCCOMB_X61_Y46_N4
\DataPath|Ram|s_memory~3664\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3664_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3663_combout\ & ((\DataPath|Ram|s_memory~602_q\))) # (!\DataPath|Ram|s_memory~3663_combout\ & (\DataPath|Ram|s_memory~442_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~442_q\,
	datac => \DataPath|Ram|s_memory~602_q\,
	datad => \DataPath|Ram|s_memory~3663_combout\,
	combout => \DataPath|Ram|s_memory~3664_combout\);

-- Location: LCCOMB_X65_Y45_N22
\DataPath|Ram|s_memory~3667\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3667_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3664_combout\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3666_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3664_combout\,
	combout => \DataPath|Ram|s_memory~3667_combout\);

-- Location: LCCOMB_X73_Y44_N22
\DataPath|Ram|s_memory~292feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~292feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~292feeder_combout\);

-- Location: FF_X73_Y44_N23
\DataPath|Ram|s_memory~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~292feeder_combout\,
	ena => \DataPath|Ram|s_memory~4456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~292_q\);

-- Location: FF_X73_Y45_N3
\DataPath|Ram|s_memory~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~612_q\);

-- Location: FF_X73_Y45_N29
\DataPath|Ram|s_memory~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~132_q\);

-- Location: FF_X72_Y45_N15
\DataPath|Ram|s_memory~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~452_q\);

-- Location: LCCOMB_X73_Y45_N28
\DataPath|Ram|s_memory~3668\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3668_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~452_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~132_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~132_q\,
	datad => \DataPath|Ram|s_memory~452_q\,
	combout => \DataPath|Ram|s_memory~3668_combout\);

-- Location: LCCOMB_X73_Y45_N2
\DataPath|Ram|s_memory~3669\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3669_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3668_combout\ & ((\DataPath|Ram|s_memory~612_q\))) # (!\DataPath|Ram|s_memory~3668_combout\ & (\DataPath|Ram|s_memory~292_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~292_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~612_q\,
	datad => \DataPath|Ram|s_memory~3668_combout\,
	combout => \DataPath|Ram|s_memory~3669_combout\);

-- Location: LCCOMB_X65_Y45_N8
\DataPath|Ram|s_memory~3670\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3670_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3667_combout\ & ((\DataPath|Ram|s_memory~3669_combout\))) # (!\DataPath|Ram|s_memory~3667_combout\ & (\DataPath|Ram|s_memory~3662_combout\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3662_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~3667_combout\,
	datad => \DataPath|Ram|s_memory~3669_combout\,
	combout => \DataPath|Ram|s_memory~3670_combout\);

-- Location: LCCOMB_X67_Y44_N4
\DataPath|Ram|s_memory~1232feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1232feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1232feeder_combout\);

-- Location: FF_X67_Y44_N5
\DataPath|Ram|s_memory~1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1232feeder_combout\,
	ena => \DataPath|Ram|s_memory~4379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1232_q\);

-- Location: FF_X69_Y45_N15
\DataPath|Ram|s_memory~1252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1252_q\);

-- Location: FF_X66_Y45_N25
\DataPath|Ram|s_memory~1222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1222_q\);

-- Location: LCCOMB_X70_Y48_N22
\DataPath|Ram|s_memory~1242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1242feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1242feeder_combout\);

-- Location: FF_X70_Y48_N23
\DataPath|Ram|s_memory~1242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1242feeder_combout\,
	ena => \DataPath|Ram|s_memory~4380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1242_q\);

-- Location: LCCOMB_X66_Y45_N24
\DataPath|Ram|s_memory~3658\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3658_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~1242_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~1222_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1222_q\,
	datad => \DataPath|Ram|s_memory~1242_q\,
	combout => \DataPath|Ram|s_memory~3658_combout\);

-- Location: LCCOMB_X69_Y45_N14
\DataPath|Ram|s_memory~3659\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3659_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3658_combout\ & ((\DataPath|Ram|s_memory~1252_q\))) # (!\DataPath|Ram|s_memory~3658_combout\ & (\DataPath|Ram|s_memory~1232_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1232_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1252_q\,
	datad => \DataPath|Ram|s_memory~3658_combout\,
	combout => \DataPath|Ram|s_memory~3659_combout\);

-- Location: FF_X63_Y46_N13
\DataPath|Ram|s_memory~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~742_q\);

-- Location: LCCOMB_X63_Y42_N14
\DataPath|Ram|s_memory~752feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~752feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~752feeder_combout\);

-- Location: FF_X63_Y42_N15
\DataPath|Ram|s_memory~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~752feeder_combout\,
	ena => \DataPath|Ram|s_memory~4375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~752_q\);

-- Location: LCCOMB_X63_Y46_N12
\DataPath|Ram|s_memory~3655\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3655_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~752_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~742_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~742_q\,
	datad => \DataPath|Ram|s_memory~752_q\,
	combout => \DataPath|Ram|s_memory~3655_combout\);

-- Location: FF_X70_Y46_N21
\DataPath|Ram|s_memory~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~772_q\);

-- Location: LCCOMB_X72_Y46_N30
\DataPath|Ram|s_memory~762feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~762feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~762feeder_combout\);

-- Location: FF_X72_Y46_N31
\DataPath|Ram|s_memory~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~762feeder_combout\,
	ena => \DataPath|Ram|s_memory~4374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~762_q\);

-- Location: LCCOMB_X70_Y46_N20
\DataPath|Ram|s_memory~3656\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3656_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3655_combout\ & (\DataPath|Ram|s_memory~772_q\)) # (!\DataPath|Ram|s_memory~3655_combout\ & ((\DataPath|Ram|s_memory~762_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3655_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3655_combout\,
	datac => \DataPath|Ram|s_memory~772_q\,
	datad => \DataPath|Ram|s_memory~762_q\,
	combout => \DataPath|Ram|s_memory~3656_combout\);

-- Location: LCCOMB_X63_Y44_N8
\DataPath|Ram|s_memory~912feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~912feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~912feeder_combout\);

-- Location: FF_X63_Y44_N9
\DataPath|Ram|s_memory~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~912feeder_combout\,
	ena => \DataPath|Ram|s_memory~4369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~912_q\);

-- Location: FF_X70_Y44_N17
\DataPath|Ram|s_memory~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~932_q\);

-- Location: FF_X66_Y48_N7
\DataPath|Ram|s_memory~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~902_q\);

-- Location: LCCOMB_X69_Y48_N22
\DataPath|Ram|s_memory~922feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~922feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~922feeder_combout\);

-- Location: FF_X69_Y48_N23
\DataPath|Ram|s_memory~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~922feeder_combout\,
	ena => \DataPath|Ram|s_memory~4370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~922_q\);

-- Location: LCCOMB_X66_Y48_N6
\DataPath|Ram|s_memory~3653\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3653_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~922_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~902_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~902_q\,
	datad => \DataPath|Ram|s_memory~922_q\,
	combout => \DataPath|Ram|s_memory~3653_combout\);

-- Location: LCCOMB_X70_Y44_N16
\DataPath|Ram|s_memory~3654\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3654_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3653_combout\ & ((\DataPath|Ram|s_memory~932_q\))) # (!\DataPath|Ram|s_memory~3653_combout\ & (\DataPath|Ram|s_memory~912_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~912_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~932_q\,
	datad => \DataPath|Ram|s_memory~3653_combout\,
	combout => \DataPath|Ram|s_memory~3654_combout\);

-- Location: LCCOMB_X70_Y44_N30
\DataPath|Ram|s_memory~3657\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3657_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3654_combout\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3656_combout\,
	datab => \DataPath|Ram|s_memory~3654_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3657_combout\);

-- Location: FF_X59_Y43_N1
\DataPath|Ram|s_memory~1062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1062_q\);

-- Location: FF_X59_Y44_N25
\DataPath|Ram|s_memory~1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1072_q\);

-- Location: LCCOMB_X59_Y43_N0
\DataPath|Ram|s_memory~3651\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3651_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1072_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1062_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1062_q\,
	datad => \DataPath|Ram|s_memory~1072_q\,
	combout => \DataPath|Ram|s_memory~3651_combout\);

-- Location: FF_X73_Y43_N11
\DataPath|Ram|s_memory~1092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1092_q\);

-- Location: LCCOMB_X67_Y50_N30
\DataPath|Ram|s_memory~1082feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1082feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1082feeder_combout\);

-- Location: FF_X67_Y50_N31
\DataPath|Ram|s_memory~1082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1082feeder_combout\,
	ena => \DataPath|Ram|s_memory~4364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1082_q\);

-- Location: LCCOMB_X73_Y43_N10
\DataPath|Ram|s_memory~3652\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3652_combout\ = (\DataPath|Ram|s_memory~3651_combout\ & (((\DataPath|Ram|s_memory~1092_q\)) # (!\DataPath|s_ramAddress[1]~2_combout\))) # (!\DataPath|Ram|s_memory~3651_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~1082_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3651_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1092_q\,
	datad => \DataPath|Ram|s_memory~1082_q\,
	combout => \DataPath|Ram|s_memory~3652_combout\);

-- Location: LCCOMB_X73_Y43_N20
\DataPath|Ram|s_memory~3660\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3660_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3657_combout\ & (\DataPath|Ram|s_memory~3659_combout\)) # (!\DataPath|Ram|s_memory~3657_combout\ & ((\DataPath|Ram|s_memory~3652_combout\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3659_combout\,
	datac => \DataPath|Ram|s_memory~3657_combout\,
	datad => \DataPath|Ram|s_memory~3652_combout\,
	combout => \DataPath|Ram|s_memory~3660_combout\);

-- Location: LCCOMB_X73_Y41_N18
\DataPath|Ram|s_memory~3671\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3671_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3660_combout\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3670_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~3660_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3671_combout\);

-- Location: LCCOMB_X73_Y41_N30
\DataPath|Ram|s_memory~3682\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3682_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3671_combout\ & ((\DataPath|Ram|s_memory~3681_combout\))) # (!\DataPath|Ram|s_memory~3671_combout\ & (\DataPath|Ram|s_memory~3650_combout\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3650_combout\,
	datab => \DataPath|Ram|s_memory~3681_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3671_combout\,
	combout => \DataPath|Ram|s_memory~3682_combout\);

-- Location: FF_X60_Y46_N23
\DataPath|Ram|s_memory~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~22_q\);

-- Location: LCCOMB_X59_Y46_N24
\DataPath|Ram|s_memory~42feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~42feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~42feeder_combout\);

-- Location: FF_X59_Y46_N25
\DataPath|Ram|s_memory~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~42feeder_combout\,
	ena => \DataPath|Ram|s_memory~4474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~42_q\);

-- Location: LCCOMB_X60_Y46_N22
\DataPath|Ram|s_memory~3707\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3707_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~42_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~22_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~22_q\,
	datad => \DataPath|Ram|s_memory~42_q\,
	combout => \DataPath|Ram|s_memory~3707_combout\);

-- Location: LCCOMB_X68_Y38_N24
\DataPath|Ram|s_memory~32feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~32feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~32feeder_combout\);

-- Location: FF_X68_Y38_N25
\DataPath|Ram|s_memory~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~32feeder_combout\,
	ena => \DataPath|Ram|s_memory~4475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~32_q\);

-- Location: FF_X69_Y46_N27
\DataPath|Ram|s_memory~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~52_q\);

-- Location: LCCOMB_X69_Y46_N26
\DataPath|Ram|s_memory~3708\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3708_combout\ = (\DataPath|Ram|s_memory~3707_combout\ & (((\DataPath|Ram|s_memory~52_q\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~3707_combout\ & (\DataPath|Ram|s_memory~32_q\ & 
-- ((\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3707_combout\,
	datab => \DataPath|Ram|s_memory~32_q\,
	datac => \DataPath|Ram|s_memory~52_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3708_combout\);

-- Location: LCCOMB_X72_Y50_N24
\DataPath|Ram|s_memory~682feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~682feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~682feeder_combout\);

-- Location: FF_X72_Y50_N25
\DataPath|Ram|s_memory~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~682feeder_combout\,
	ena => \DataPath|Ram|s_memory~4401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~682_q\);

-- Location: FF_X70_Y46_N27
\DataPath|Ram|s_memory~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~692_q\);

-- Location: FF_X63_Y43_N9
\DataPath|Ram|s_memory~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~662_q\);

-- Location: FF_X62_Y41_N13
\DataPath|Ram|s_memory~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~672_q\);

-- Location: LCCOMB_X63_Y43_N8
\DataPath|Ram|s_memory~3705\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3705_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~672_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~662_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~662_q\,
	datad => \DataPath|Ram|s_memory~672_q\,
	combout => \DataPath|Ram|s_memory~3705_combout\);

-- Location: LCCOMB_X70_Y46_N26
\DataPath|Ram|s_memory~3706\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3706_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3705_combout\ & ((\DataPath|Ram|s_memory~692_q\))) # (!\DataPath|Ram|s_memory~3705_combout\ & (\DataPath|Ram|s_memory~682_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~682_q\,
	datac => \DataPath|Ram|s_memory~692_q\,
	datad => \DataPath|Ram|s_memory~3705_combout\,
	combout => \DataPath|Ram|s_memory~3706_combout\);

-- Location: LCCOMB_X69_Y46_N4
\DataPath|Ram|s_memory~3709\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3709_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\) # (\DataPath|Ram|s_memory~3706_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3708_combout\ & 
-- (!\DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3708_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3706_combout\,
	combout => \DataPath|Ram|s_memory~3709_combout\);

-- Location: FF_X76_Y46_N29
\DataPath|Ram|s_memory~1962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1962_q\);

-- Location: FF_X76_Y46_N31
\DataPath|Ram|s_memory~1972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1972_q\);

-- Location: FF_X60_Y46_N29
\DataPath|Ram|s_memory~1942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1942_q\);

-- Location: LCCOMB_X61_Y41_N0
\DataPath|Ram|s_memory~1952feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1952feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1952feeder_combout\);

-- Location: FF_X61_Y41_N1
\DataPath|Ram|s_memory~1952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1952feeder_combout\,
	ena => \DataPath|Ram|s_memory~4513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1952_q\);

-- Location: LCCOMB_X60_Y46_N28
\DataPath|Ram|s_memory~3710\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3710_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1952_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1942_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1942_q\,
	datad => \DataPath|Ram|s_memory~1952_q\,
	combout => \DataPath|Ram|s_memory~3710_combout\);

-- Location: LCCOMB_X76_Y46_N30
\DataPath|Ram|s_memory~3711\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3711_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3710_combout\ & ((\DataPath|Ram|s_memory~1972_q\))) # (!\DataPath|Ram|s_memory~3710_combout\ & (\DataPath|Ram|s_memory~1962_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~1962_q\,
	datac => \DataPath|Ram|s_memory~1972_q\,
	datad => \DataPath|Ram|s_memory~3710_combout\,
	combout => \DataPath|Ram|s_memory~3711_combout\);

-- Location: FF_X65_Y45_N7
\DataPath|Ram|s_memory~1312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1312_q\);

-- Location: FF_X68_Y45_N9
\DataPath|Ram|s_memory~1332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1332_q\);

-- Location: FF_X65_Y45_N21
\DataPath|Ram|s_memory~1302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1302_q\);

-- Location: LCCOMB_X63_Y49_N30
\DataPath|Ram|s_memory~1322feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1322feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1322feeder_combout\);

-- Location: FF_X63_Y49_N31
\DataPath|Ram|s_memory~1322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1322feeder_combout\,
	ena => \DataPath|Ram|s_memory~4336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1322_q\);

-- Location: LCCOMB_X65_Y45_N20
\DataPath|Ram|s_memory~3703\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3703_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~1322_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~1302_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1302_q\,
	datad => \DataPath|Ram|s_memory~1322_q\,
	combout => \DataPath|Ram|s_memory~3703_combout\);

-- Location: LCCOMB_X68_Y45_N8
\DataPath|Ram|s_memory~3704\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3704_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3703_combout\ & ((\DataPath|Ram|s_memory~1332_q\))) # (!\DataPath|Ram|s_memory~3703_combout\ & (\DataPath|Ram|s_memory~1312_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3703_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1312_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1332_q\,
	datad => \DataPath|Ram|s_memory~3703_combout\,
	combout => \DataPath|Ram|s_memory~3704_combout\);

-- Location: LCCOMB_X69_Y45_N20
\DataPath|Ram|s_memory~3712\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3712_combout\ = (\DataPath|Ram|s_memory~3709_combout\ & (((\DataPath|Ram|s_memory~3711_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~3709_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~3704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3709_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~3711_combout\,
	datad => \DataPath|Ram|s_memory~3704_combout\,
	combout => \DataPath|Ram|s_memory~3712_combout\);

-- Location: FF_X60_Y41_N21
\DataPath|Ram|s_memory~2102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2102_q\);

-- Location: FF_X61_Y37_N29
\DataPath|Ram|s_memory~2112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2112_q\);

-- Location: LCCOMB_X60_Y41_N20
\DataPath|Ram|s_memory~3700\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3700_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2112_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2102_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2102_q\,
	datad => \DataPath|Ram|s_memory~2112_q\,
	combout => \DataPath|Ram|s_memory~3700_combout\);

-- Location: FF_X74_Y41_N21
\DataPath|Ram|s_memory~2132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2132_q\);

-- Location: FF_X73_Y48_N3
\DataPath|Ram|s_memory~2122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2122_q\);

-- Location: LCCOMB_X74_Y41_N20
\DataPath|Ram|s_memory~3701\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3701_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3700_combout\ & (\DataPath|Ram|s_memory~2132_q\)) # (!\DataPath|Ram|s_memory~3700_combout\ & ((\DataPath|Ram|s_memory~2122_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3700_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3700_combout\,
	datac => \DataPath|Ram|s_memory~2132_q\,
	datad => \DataPath|Ram|s_memory~2122_q\,
	combout => \DataPath|Ram|s_memory~3701_combout\);

-- Location: FF_X63_Y43_N7
\DataPath|Ram|s_memory~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~822_q\);

-- Location: FF_X62_Y41_N3
\DataPath|Ram|s_memory~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~832_q\);

-- Location: LCCOMB_X63_Y43_N6
\DataPath|Ram|s_memory~3693\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3693_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~832_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~822_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~822_q\,
	datad => \DataPath|Ram|s_memory~832_q\,
	combout => \DataPath|Ram|s_memory~3693_combout\);

-- Location: FF_X75_Y43_N9
\DataPath|Ram|s_memory~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~852_q\);

-- Location: LCCOMB_X73_Y46_N22
\DataPath|Ram|s_memory~842feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~842feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~842feeder_combout\);

-- Location: FF_X73_Y46_N23
\DataPath|Ram|s_memory~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~842feeder_combout\,
	ena => \DataPath|Ram|s_memory~4400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~842_q\);

-- Location: LCCOMB_X75_Y43_N8
\DataPath|Ram|s_memory~3694\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3694_combout\ = (\DataPath|Ram|s_memory~3693_combout\ & (((\DataPath|Ram|s_memory~852_q\)) # (!\DataPath|s_ramAddress[1]~2_combout\))) # (!\DataPath|Ram|s_memory~3693_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~842_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3693_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~852_q\,
	datad => \DataPath|Ram|s_memory~842_q\,
	combout => \DataPath|Ram|s_memory~3694_combout\);

-- Location: LCCOMB_X60_Y37_N22
\DataPath|Ram|s_memory~192feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~192feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~192feeder_combout\);

-- Location: FF_X60_Y37_N23
\DataPath|Ram|s_memory~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~192feeder_combout\,
	ena => \DataPath|Ram|s_memory~4458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~192_q\);

-- Location: FF_X68_Y41_N17
\DataPath|Ram|s_memory~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~212_q\);

-- Location: FF_X60_Y44_N19
\DataPath|Ram|s_memory~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~202_q\);

-- Location: FF_X60_Y42_N19
\DataPath|Ram|s_memory~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~182_q\);

-- Location: LCCOMB_X60_Y42_N18
\DataPath|Ram|s_memory~3697\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3697_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~202_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~182_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~202_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~182_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3697_combout\);

-- Location: LCCOMB_X68_Y41_N16
\DataPath|Ram|s_memory~3698\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3698_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3697_combout\ & ((\DataPath|Ram|s_memory~212_q\))) # (!\DataPath|Ram|s_memory~3697_combout\ & (\DataPath|Ram|s_memory~192_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~192_q\,
	datac => \DataPath|Ram|s_memory~212_q\,
	datad => \DataPath|Ram|s_memory~3697_combout\,
	combout => \DataPath|Ram|s_memory~3698_combout\);

-- Location: FF_X61_Y37_N27
\DataPath|Ram|s_memory~1472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1472_q\);

-- Location: FF_X69_Y41_N13
\DataPath|Ram|s_memory~1492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1492_q\);

-- Location: LCCOMB_X61_Y48_N4
\DataPath|Ram|s_memory~1482feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1482feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1482feeder_combout\);

-- Location: FF_X61_Y48_N5
\DataPath|Ram|s_memory~1482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1482feeder_combout\,
	ena => \DataPath|Ram|s_memory~4285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1482_q\);

-- Location: FF_X56_Y41_N21
\DataPath|Ram|s_memory~1462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1462_q\);

-- Location: LCCOMB_X56_Y41_N20
\DataPath|Ram|s_memory~3695\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3695_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1482_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1462_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1482_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1462_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3695_combout\);

-- Location: LCCOMB_X69_Y41_N12
\DataPath|Ram|s_memory~3696\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3696_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3695_combout\ & ((\DataPath|Ram|s_memory~1492_q\))) # (!\DataPath|Ram|s_memory~3695_combout\ & (\DataPath|Ram|s_memory~1472_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~1472_q\,
	datac => \DataPath|Ram|s_memory~1492_q\,
	datad => \DataPath|Ram|s_memory~3695_combout\,
	combout => \DataPath|Ram|s_memory~3696_combout\);

-- Location: LCCOMB_X69_Y41_N6
\DataPath|Ram|s_memory~3699\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3699_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\) # (\DataPath|Ram|s_memory~3696_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3698_combout\ & 
-- (!\DataPath|s_ramAddress[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3698_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~3696_combout\,
	combout => \DataPath|Ram|s_memory~3699_combout\);

-- Location: LCCOMB_X73_Y41_N8
\DataPath|Ram|s_memory~3702\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3702_combout\ = (\DataPath|Ram|s_memory~3699_combout\ & ((\DataPath|Ram|s_memory~3701_combout\) # ((!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3699_combout\ & (((\DataPath|Ram|s_memory~3694_combout\ & 
-- \DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3701_combout\,
	datab => \DataPath|Ram|s_memory~3694_combout\,
	datac => \DataPath|Ram|s_memory~3699_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3702_combout\);

-- Location: LCCOMB_X73_Y41_N22
\DataPath|Ram|s_memory~3713\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3713_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3702_combout\) # (\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3712_combout\ & 
-- ((!\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3712_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~3702_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3713_combout\);

-- Location: LCCOMB_X67_Y49_N10
\DataPath|Ram|s_memory~1802feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1802feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1802feeder_combout\);

-- Location: FF_X67_Y49_N11
\DataPath|Ram|s_memory~1802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1802feeder_combout\,
	ena => \DataPath|Ram|s_memory~4355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1802_q\);

-- Location: FF_X67_Y45_N11
\DataPath|Ram|s_memory~1782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1782_q\);

-- Location: LCCOMB_X67_Y45_N10
\DataPath|Ram|s_memory~3716\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3716_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1802_q\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~1782_q\ & 
-- !\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1802_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1782_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3716_combout\);

-- Location: FF_X68_Y45_N15
\DataPath|Ram|s_memory~1812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1812_q\);

-- Location: FF_X67_Y37_N9
\DataPath|Ram|s_memory~1792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1792_q\);

-- Location: LCCOMB_X68_Y45_N14
\DataPath|Ram|s_memory~3717\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3717_combout\ = (\DataPath|Ram|s_memory~3716_combout\ & (((\DataPath|Ram|s_memory~1812_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3716_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~1792_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3716_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1812_q\,
	datad => \DataPath|Ram|s_memory~1792_q\,
	combout => \DataPath|Ram|s_memory~3717_combout\);

-- Location: FF_X65_Y41_N13
\DataPath|Ram|s_memory~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~512_q\);

-- Location: FF_X69_Y41_N29
\DataPath|Ram|s_memory~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~532_q\);

-- Location: FF_X66_Y41_N9
\DataPath|Ram|s_memory~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~502_q\);

-- Location: FF_X61_Y46_N31
\DataPath|Ram|s_memory~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~522_q\);

-- Location: LCCOMB_X66_Y41_N8
\DataPath|Ram|s_memory~3718\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3718_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~522_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~502_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~502_q\,
	datad => \DataPath|Ram|s_memory~522_q\,
	combout => \DataPath|Ram|s_memory~3718_combout\);

-- Location: LCCOMB_X69_Y41_N28
\DataPath|Ram|s_memory~3719\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3719_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3718_combout\ & ((\DataPath|Ram|s_memory~532_q\))) # (!\DataPath|Ram|s_memory~3718_combout\ & (\DataPath|Ram|s_memory~512_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~512_q\,
	datac => \DataPath|Ram|s_memory~532_q\,
	datad => \DataPath|Ram|s_memory~3718_combout\,
	combout => \DataPath|Ram|s_memory~3719_combout\);

-- Location: LCCOMB_X69_Y41_N10
\DataPath|Ram|s_memory~3720\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3720_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3717_combout\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((!\DataPath|s_ramAddress[6]~7_combout\ & 
-- \DataPath|Ram|s_memory~3719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3717_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~3719_combout\,
	combout => \DataPath|Ram|s_memory~3720_combout\);

-- Location: FF_X66_Y49_N21
\DataPath|Ram|s_memory~1162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1162_q\);

-- Location: FF_X73_Y41_N5
\DataPath|Ram|s_memory~1172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1172_q\);

-- Location: FF_X66_Y41_N31
\DataPath|Ram|s_memory~1142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1142_q\);

-- Location: FF_X66_Y37_N7
\DataPath|Ram|s_memory~1152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1152_q\);

-- Location: LCCOMB_X66_Y41_N30
\DataPath|Ram|s_memory~3714\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3714_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1152_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1142_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1142_q\,
	datad => \DataPath|Ram|s_memory~1152_q\,
	combout => \DataPath|Ram|s_memory~3714_combout\);

-- Location: LCCOMB_X73_Y41_N4
\DataPath|Ram|s_memory~3715\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3715_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3714_combout\ & ((\DataPath|Ram|s_memory~1172_q\))) # (!\DataPath|Ram|s_memory~3714_combout\ & (\DataPath|Ram|s_memory~1162_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~1162_q\,
	datac => \DataPath|Ram|s_memory~1172_q\,
	datad => \DataPath|Ram|s_memory~3714_combout\,
	combout => \DataPath|Ram|s_memory~3715_combout\);

-- Location: LCCOMB_X75_Y38_N12
\DataPath|Ram|s_memory~2442feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2442feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~2442feeder_combout\);

-- Location: FF_X75_Y38_N13
\DataPath|Ram|s_memory~2442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2442feeder_combout\,
	ena => \DataPath|Ram|s_memory~4533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2442_q\);

-- Location: FF_X75_Y41_N1
\DataPath|Ram|s_memory~2452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2452_q\);

-- Location: FF_X67_Y41_N5
\DataPath|Ram|s_memory~2422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2422_q\);

-- Location: LCCOMB_X67_Y40_N6
\DataPath|Ram|s_memory~2432feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2432feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~2432feeder_combout\);

-- Location: FF_X67_Y40_N7
\DataPath|Ram|s_memory~2432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2432feeder_combout\,
	ena => \DataPath|Ram|s_memory~4514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2432_q\);

-- Location: LCCOMB_X67_Y41_N4
\DataPath|Ram|s_memory~3721\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3721_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2432_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2422_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2422_q\,
	datad => \DataPath|Ram|s_memory~2432_q\,
	combout => \DataPath|Ram|s_memory~3721_combout\);

-- Location: LCCOMB_X75_Y41_N0
\DataPath|Ram|s_memory~3722\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3722_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3721_combout\ & ((\DataPath|Ram|s_memory~2452_q\))) # (!\DataPath|Ram|s_memory~3721_combout\ & (\DataPath|Ram|s_memory~2442_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~2442_q\,
	datac => \DataPath|Ram|s_memory~2452_q\,
	datad => \DataPath|Ram|s_memory~3721_combout\,
	combout => \DataPath|Ram|s_memory~3722_combout\);

-- Location: LCCOMB_X73_Y41_N26
\DataPath|Ram|s_memory~3723\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3723_combout\ = (\DataPath|Ram|s_memory~3720_combout\ & (((\DataPath|Ram|s_memory~3722_combout\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3720_combout\ & (\DataPath|Ram|s_memory~3715_combout\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3720_combout\,
	datab => \DataPath|Ram|s_memory~3715_combout\,
	datac => \DataPath|Ram|s_memory~3722_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3723_combout\);

-- Location: FF_X70_Y49_N5
\DataPath|Ram|s_memory~1622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1622_q\);

-- Location: FF_X69_Y49_N21
\DataPath|Ram|s_memory~1642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1642_q\);

-- Location: LCCOMB_X70_Y49_N4
\DataPath|Ram|s_memory~3683\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3683_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1642_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1622_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1622_q\,
	datad => \DataPath|Ram|s_memory~1642_q\,
	combout => \DataPath|Ram|s_memory~3683_combout\);

-- Location: FF_X69_Y49_N15
\DataPath|Ram|s_memory~1652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1652_q\);

-- Location: FF_X70_Y49_N19
\DataPath|Ram|s_memory~1632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1632_q\);

-- Location: LCCOMB_X69_Y49_N14
\DataPath|Ram|s_memory~3684\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3684_combout\ = (\DataPath|Ram|s_memory~3683_combout\ & (((\DataPath|Ram|s_memory~1652_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3683_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~1632_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3683_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1652_q\,
	datad => \DataPath|Ram|s_memory~1632_q\,
	combout => \DataPath|Ram|s_memory~3684_combout\);

-- Location: FF_X65_Y51_N3
\DataPath|Ram|s_memory~2282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2282_q\);

-- Location: FF_X72_Y43_N25
\DataPath|Ram|s_memory~2292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2292_q\);

-- Location: FF_X65_Y43_N7
\DataPath|Ram|s_memory~2262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2262_q\);

-- Location: FF_X63_Y39_N15
\DataPath|Ram|s_memory~2272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2272_q\);

-- Location: LCCOMB_X65_Y43_N6
\DataPath|Ram|s_memory~3690\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3690_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2272_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2262_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2262_q\,
	datad => \DataPath|Ram|s_memory~2272_q\,
	combout => \DataPath|Ram|s_memory~3690_combout\);

-- Location: LCCOMB_X72_Y43_N24
\DataPath|Ram|s_memory~3691\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3691_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3690_combout\ & ((\DataPath|Ram|s_memory~2292_q\))) # (!\DataPath|Ram|s_memory~3690_combout\ & (\DataPath|Ram|s_memory~2282_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2282_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2292_q\,
	datad => \DataPath|Ram|s_memory~3690_combout\,
	combout => \DataPath|Ram|s_memory~3691_combout\);

-- Location: FF_X65_Y43_N21
\DataPath|Ram|s_memory~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~342_q\);

-- Location: LCCOMB_X61_Y43_N20
\DataPath|Ram|s_memory~362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~362feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~362feeder_combout\);

-- Location: FF_X61_Y43_N21
\DataPath|Ram|s_memory~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~362feeder_combout\,
	ena => \DataPath|Ram|s_memory~4440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~362_q\);

-- Location: LCCOMB_X65_Y43_N20
\DataPath|Ram|s_memory~3687\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3687_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~362_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~342_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~342_q\,
	datad => \DataPath|Ram|s_memory~362_q\,
	combout => \DataPath|Ram|s_memory~3687_combout\);

-- Location: FF_X68_Y43_N19
\DataPath|Ram|s_memory~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~372_q\);

-- Location: LCCOMB_X65_Y39_N24
\DataPath|Ram|s_memory~352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~352feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~352feeder_combout\);

-- Location: FF_X65_Y39_N25
\DataPath|Ram|s_memory~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~352feeder_combout\,
	ena => \DataPath|Ram|s_memory~4441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~352_q\);

-- Location: LCCOMB_X68_Y43_N18
\DataPath|Ram|s_memory~3688\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3688_combout\ = (\DataPath|Ram|s_memory~3687_combout\ & (((\DataPath|Ram|s_memory~372_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3687_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~352_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3687_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~372_q\,
	datad => \DataPath|Ram|s_memory~352_q\,
	combout => \DataPath|Ram|s_memory~3688_combout\);

-- Location: LCCOMB_X73_Y44_N28
\DataPath|Ram|s_memory~1002feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1002feeder_combout\ = \DataPath|Counter_1|s_counterValue\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(3),
	combout => \DataPath|Ram|s_memory~1002feeder_combout\);

-- Location: FF_X73_Y44_N29
\DataPath|Ram|s_memory~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1002feeder_combout\,
	ena => \DataPath|Ram|s_memory~4399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1002_q\);

-- Location: FF_X74_Y43_N21
\DataPath|Ram|s_memory~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1012_q\);

-- Location: FF_X66_Y43_N19
\DataPath|Ram|s_memory~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~982_q\);

-- Location: FF_X63_Y39_N13
\DataPath|Ram|s_memory~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(3),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~992_q\);

-- Location: LCCOMB_X66_Y43_N18
\DataPath|Ram|s_memory~3685\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3685_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~992_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~982_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~982_q\,
	datad => \DataPath|Ram|s_memory~992_q\,
	combout => \DataPath|Ram|s_memory~3685_combout\);

-- Location: LCCOMB_X74_Y43_N20
\DataPath|Ram|s_memory~3686\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3686_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3685_combout\ & ((\DataPath|Ram|s_memory~1012_q\))) # (!\DataPath|Ram|s_memory~3685_combout\ & (\DataPath|Ram|s_memory~1002_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~1002_q\,
	datac => \DataPath|Ram|s_memory~1012_q\,
	datad => \DataPath|Ram|s_memory~3685_combout\,
	combout => \DataPath|Ram|s_memory~3686_combout\);

-- Location: LCCOMB_X74_Y43_N18
\DataPath|Ram|s_memory~3689\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3689_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\) # (\DataPath|Ram|s_memory~3686_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3688_combout\ & 
-- (!\DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3688_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3686_combout\,
	combout => \DataPath|Ram|s_memory~3689_combout\);

-- Location: LCCOMB_X74_Y43_N16
\DataPath|Ram|s_memory~3692\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3692_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3689_combout\ & ((\DataPath|Ram|s_memory~3691_combout\))) # (!\DataPath|Ram|s_memory~3689_combout\ & (\DataPath|Ram|s_memory~3684_combout\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3684_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~3691_combout\,
	datad => \DataPath|Ram|s_memory~3689_combout\,
	combout => \DataPath|Ram|s_memory~3692_combout\);

-- Location: LCCOMB_X73_Y41_N28
\DataPath|Ram|s_memory~3724\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3724_combout\ = (\DataPath|Ram|s_memory~3713_combout\ & (((\DataPath|Ram|s_memory~3723_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3713_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~3692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3713_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~3723_combout\,
	datad => \DataPath|Ram|s_memory~3692_combout\,
	combout => \DataPath|Ram|s_memory~3724_combout\);

-- Location: LCCOMB_X73_Y41_N10
\DataPath|Ram|s_memory~3725\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3725_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3682_combout\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3724_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~3682_combout\,
	datad => \DataPath|Ram|s_memory~3724_combout\,
	combout => \DataPath|Ram|s_memory~3725_combout\);

-- Location: LCCOMB_X73_Y41_N16
\DataPath|Ram|s_memory~3768\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3768_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3725_combout\ & ((\DataPath|Ram|s_memory~3767_combout\))) # (!\DataPath|Ram|s_memory~3725_combout\ & (\DataPath|Ram|s_memory~3640_combout\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3725_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3640_combout\,
	datab => \DataPath|Ram|s_memory~3767_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3725_combout\,
	combout => \DataPath|Ram|s_memory~3768_combout\);

-- Location: LCCOMB_X79_Y35_N16
\DataPath|s_data[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|s_data[3]~6_combout\ = (\ControlPath|pState.Visor~q\ & (\DataPath|Ram|s_memory~3768_combout\)) # (!\ControlPath|pState.Visor~q\ & ((\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlPath|pState.Visor~q\,
	datac => \DataPath|Ram|s_memory~3768_combout\,
	datad => \SW[3]~input_o\,
	combout => \DataPath|s_data[3]~6_combout\);

-- Location: LCCOMB_X80_Y35_N0
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = \DataPath|s_data[3]~6_combout\ $ (VCC)
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(\DataPath|s_data[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_data[3]~6_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X80_Y35_N2
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (\DataPath|s_data[4]~5_combout\ & (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ & VCC)) # (!\DataPath|s_data[4]~5_combout\ & 
-- (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((!\DataPath|s_data[4]~5_combout\ & !\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_data[4]~5_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X80_Y35_N4
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (\DataPath|s_data[5]~4_combout\ & (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND))) # (!\DataPath|s_data[5]~4_combout\ & 
-- (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ & VCC))
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((\DataPath|s_data[5]~4_combout\ & !\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_data[5]~4_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X80_Y35_N6
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (\DataPath|s_data[6]~3_combout\ & (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!\DataPath|s_data[6]~3_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (GND)))
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!\DataPath|s_data[6]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_data[6]~3_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X80_Y35_N8
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (\DataPath|s_data[7]~2_combout\ & (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND))) # (!\DataPath|s_data[7]~2_combout\ & 
-- (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ & VCC))
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((\DataPath|s_data[7]~2_combout\ & !\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_data[7]~2_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X80_Y35_N10
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (\DataPath|s_data[8]~1_combout\ & (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\)) # (!\DataPath|s_data[8]~1_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (GND)))
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (!\DataPath|s_data[8]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_data[8]~1_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X80_Y35_N12
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (\DataPath|s_data[9]~0_combout\ & (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!\DataPath|s_data[9]~0_combout\ & 
-- (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((\DataPath|s_data[9]~0_combout\ & !\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|s_data[9]~0_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X80_Y35_N14
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X80_Y36_N0
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~14_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ & 
-- !\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~14_combout\);

-- Location: LCCOMB_X80_Y36_N6
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~2748_combout\))) # 
-- (!\ControlPath|pState.Visor~q\ & (\SW[9]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \SW[9]~input_o\,
	datac => \DataPath|Ram|s_memory~2748_combout\,
	datad => \ControlPath|pState.Visor~q\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\);

-- Location: LCCOMB_X80_Y36_N16
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~2918_combout\))) # 
-- (!\ControlPath|pState.Visor~q\ & (\SW[8]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \ControlPath|pState.Visor~q\,
	datac => \SW[8]~input_o\,
	datad => \DataPath|Ram|s_memory~2918_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\);

-- Location: LCCOMB_X80_Y36_N18
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~15_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ & 
-- !\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~15_combout\);

-- Location: LCCOMB_X77_Y35_N26
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~3088_combout\))) # 
-- (!\ControlPath|pState.Visor~q\ & (\SW[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \ControlPath|pState.Visor~q\,
	datac => \SW[7]~input_o\,
	datad => \DataPath|Ram|s_memory~3088_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\);

-- Location: LCCOMB_X80_Y36_N28
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~16_combout\ = (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~16_combout\);

-- Location: LCCOMB_X80_Y36_N10
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~17_combout\ = (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~17_combout\);

-- Location: LCCOMB_X79_Y36_N28
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~3258_combout\))) # 
-- (!\ControlPath|pState.Visor~q\ & (\SW[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \ControlPath|pState.Visor~q\,
	datad => \DataPath|Ram|s_memory~3258_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\);

-- Location: LCCOMB_X81_Y36_N0
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~18_combout\ = (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~18_combout\);

-- Location: LCCOMB_X81_Y39_N4
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~3428_combout\))) # 
-- (!\ControlPath|pState.Visor~q\ & (\SW[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \ControlPath|pState.Visor~q\,
	datac => \DataPath|Ram|s_memory~3428_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31_combout\);

-- Location: LCCOMB_X81_Y36_N8
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~18_combout\) # 
-- (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31_combout\)))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~18_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~18_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X81_Y36_N10
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & 
-- (((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~17_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & 
-- (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~17_combout\ & (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\)))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~17_combout\ & (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~17_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X81_Y36_N12
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & 
-- ((((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~16_combout\))))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ 
-- & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\) # ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~16_combout\) # (GND))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\) # ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~16_combout\) # 
-- (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~16_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X81_Y36_N14
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\ & 
-- (((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\ & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~15_combout\ 
-- & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~15_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) 
-- # (GND)))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\ & !\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~15_combout\)) 
-- # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~15_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X81_Y36_N16
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & 
-- (((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~14_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & 
-- ((((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~14_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\)))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~14_combout\) 
-- # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X81_Y36_N18
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X82_Y36_N0
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~62_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~62_combout\);

-- Location: LCCOMB_X80_Y36_N22
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~99_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\) 
-- # ((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~99_combout\);

-- Location: LCCOMB_X82_Y36_N10
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~63_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~63_combout\);

-- Location: LCCOMB_X80_Y36_N4
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~100_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\) # ((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~100_combout\);

-- Location: LCCOMB_X81_Y36_N2
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~64_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~64_combout\);

-- Location: LCCOMB_X80_Y36_N26
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~101_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\) # ((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~101_combout\);

-- Location: LCCOMB_X80_Y36_N8
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~102_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\) # ((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~102_combout\);

-- Location: LCCOMB_X79_Y36_N6
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~65_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~65_combout\);

-- Location: LCCOMB_X82_Y36_N12
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~66_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~66_combout\);

-- Location: LCCOMB_X81_Y36_N4
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~103_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31_combout\) # ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~103_combout\);

-- Location: LCCOMB_X81_Y35_N30
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~32_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~3598_combout\))) # 
-- (!\ControlPath|pState.Visor~q\ & (\SW[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \ControlPath|pState.Visor~q\,
	datac => \DataPath|Ram|s_memory~3598_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~32_combout\);

-- Location: LCCOMB_X81_Y35_N0
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~104_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~32_combout\) # ((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~32_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~104_combout\);

-- Location: LCCOMB_X81_Y35_N16
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~19_combout\ = (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~19_combout\);

-- Location: LCCOMB_X81_Y35_N20
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~19_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~19_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~32_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X81_Y35_N22
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~67_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~67_combout\);

-- Location: LCCOMB_X82_Y36_N18
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~104_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~67_combout\)))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~104_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~104_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~67_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X82_Y36_N20
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~66_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~103_combout\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ 
-- & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~66_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~103_combout\)))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~66_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~103_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~66_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~103_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X82_Y36_N22
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & 
-- ((((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~102_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~65_combout\))))) # 
-- (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~102_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~65_combout\) # 
-- (GND))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~102_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~65_combout\) 
-- # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~102_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~65_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X82_Y36_N24
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~64_combout\ & 
-- (((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~64_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~101_combout\ 
-- & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~101_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~64_combout\ & !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~101_combout\)) 
-- # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~64_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~101_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X82_Y36_N26
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~63_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~100_combout\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ 
-- & ((((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~63_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~100_combout\)))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~63_combout\) 
-- # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~63_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~100_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X82_Y36_N28
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~62_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~99_combout\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & 
-- (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~62_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~99_combout\)))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~62_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~99_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~62_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~99_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X82_Y36_N30
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X82_Y36_N14
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~105_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~99_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[66]~99_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~105_combout\);

-- Location: LCCOMB_X83_Y36_N4
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~68_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~68_combout\);

-- Location: LCCOMB_X83_Y36_N10
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~69_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~69_combout\);

-- Location: LCCOMB_X82_Y36_N4
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~106_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~100_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[65]~100_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~106_combout\);

-- Location: LCCOMB_X82_Y36_N2
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~107_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~101_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[64]~101_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~107_combout\);

-- Location: LCCOMB_X82_Y36_N6
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~70_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~70_combout\);

-- Location: LCCOMB_X84_Y36_N2
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~71_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~71_combout\);

-- Location: LCCOMB_X83_Y36_N12
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~108_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~102_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[63]~102_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~108_combout\);

-- Location: LCCOMB_X82_Y36_N8
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~109_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~103_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[62]~103_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~109_combout\);

-- Location: LCCOMB_X83_Y36_N8
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~72_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~72_combout\);

-- Location: LCCOMB_X82_Y36_N16
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~73_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~73_combout\);

-- Location: LCCOMB_X81_Y35_N10
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~110_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~104_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[61]~104_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~110_combout\);

-- Location: LCCOMB_X79_Y35_N20
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~33_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\ControlPath|pState.Visor~q\ & (\DataPath|Ram|s_memory~3768_combout\)) # 
-- (!\ControlPath|pState.Visor~q\ & ((\SW[3]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3768_combout\,
	datab => \ControlPath|pState.Visor~q\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \SW[3]~input_o\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~33_combout\);

-- Location: LCCOMB_X79_Y35_N22
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~20_combout\ = (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~20_combout\);

-- Location: LCCOMB_X79_Y35_N12
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~33_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~33_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~20_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X79_Y35_N18
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~111_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~33_combout\) # ((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~33_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~111_combout\);

-- Location: LCCOMB_X79_Y35_N0
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~112_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~111_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~111_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~112_combout\);

-- Location: LCCOMB_X79_Y35_N4
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~74_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~74_combout\);

-- Location: LCCOMB_X79_Y35_N26
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~74_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~111_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~74_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[60]~111_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X83_Y36_N14
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~75_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~75_combout\);

-- Location: LCCOMB_X83_Y36_N16
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~112_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~75_combout\)))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~112_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~112_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~75_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X83_Y36_N18
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~73_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~110_combout\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ 
-- & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~73_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~110_combout\)))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~73_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~110_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~73_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~110_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X83_Y36_N20
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & 
-- ((((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~109_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~72_combout\))))) # 
-- (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~109_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~72_combout\) # 
-- (GND))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~109_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~72_combout\) 
-- # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~109_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~72_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X83_Y36_N22
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~71_combout\ & 
-- (((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~71_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~108_combout\ 
-- & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~108_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~71_combout\ & !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~108_combout\)) 
-- # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~71_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~108_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X83_Y36_N24
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~107_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~70_combout\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ 
-- & ((((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~107_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~70_combout\)))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~107_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~107_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~70_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X83_Y36_N26
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~69_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~106_combout\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ 
-- & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~69_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~106_combout\)))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~69_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~106_combout\ 
-- & !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~69_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~106_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X83_Y36_N28
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & 
-- ((((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~105_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~68_combout\))))) # 
-- (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~105_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~68_combout\) # 
-- (GND))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~105_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~68_combout\) 
-- # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~105_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~68_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X83_Y36_N30
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X84_Y36_N16
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~76_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~76_combout\);

-- Location: LCCOMB_X84_Y36_N26
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~113_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~105_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[77]~105_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~113_combout\);

-- Location: LCCOMB_X83_Y36_N2
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~114_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~106_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[76]~106_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~114_combout\);

-- Location: LCCOMB_X85_Y38_N4
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~77_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~77_combout\);

-- Location: LCCOMB_X84_Y36_N10
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~78_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~78_combout\);

-- Location: LCCOMB_X84_Y36_N24
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~115_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~107_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[75]~107_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~115_combout\);

-- Location: LCCOMB_X84_Y36_N0
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~79_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~79_combout\);

-- Location: LCCOMB_X84_Y36_N22
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~116_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~108_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[74]~108_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~116_combout\);

-- Location: LCCOMB_X83_Y36_N0
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~117_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~109_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[73]~109_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~117_combout\);

-- Location: LCCOMB_X85_Y38_N2
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~80_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~80_combout\);

-- Location: LCCOMB_X84_Y36_N8
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~118_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~110_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[72]~110_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~118_combout\);

-- Location: LCCOMB_X85_Y38_N24
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~81_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~81_combout\);

-- Location: LCCOMB_X83_Y36_N6
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~119_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~112_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[71]~112_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~119_combout\);

-- Location: LCCOMB_X85_Y38_N0
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~82_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~82_combout\);

-- Location: FF_X66_Y45_N29
\DataPath|Ram|s_memory~1221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1221_q\);

-- Location: LCCOMB_X67_Y44_N6
\DataPath|Ram|s_memory~1231feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1231feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1231feeder_combout\);

-- Location: FF_X67_Y44_N7
\DataPath|Ram|s_memory~1231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1231feeder_combout\,
	ena => \DataPath|Ram|s_memory~4379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1231_q\);

-- Location: LCCOMB_X66_Y45_N28
\DataPath|Ram|s_memory~3896\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3896_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|s_ramAddress[0]~3_combout\)) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1231_q\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~1221_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1221_q\,
	datad => \DataPath|Ram|s_memory~1231_q\,
	combout => \DataPath|Ram|s_memory~3896_combout\);

-- Location: FF_X69_Y45_N23
\DataPath|Ram|s_memory~1251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1251_q\);

-- Location: LCCOMB_X70_Y48_N24
\DataPath|Ram|s_memory~1241feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1241feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1241feeder_combout\);

-- Location: FF_X70_Y48_N25
\DataPath|Ram|s_memory~1241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1241feeder_combout\,
	ena => \DataPath|Ram|s_memory~4380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1241_q\);

-- Location: LCCOMB_X69_Y45_N22
\DataPath|Ram|s_memory~3897\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3897_combout\ = (\DataPath|Ram|s_memory~3896_combout\ & (((\DataPath|Ram|s_memory~1251_q\)) # (!\DataPath|s_ramAddress[1]~2_combout\))) # (!\DataPath|Ram|s_memory~3896_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~1241_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3896_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1251_q\,
	datad => \DataPath|Ram|s_memory~1241_q\,
	combout => \DataPath|Ram|s_memory~3897_combout\);

-- Location: LCCOMB_X68_Y36_N2
\DataPath|Ram|s_memory~1191feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1191feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1191feeder_combout\);

-- Location: FF_X68_Y36_N3
\DataPath|Ram|s_memory~1191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1191feeder_combout\,
	ena => \DataPath|Ram|s_memory~4386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1191_q\);

-- Location: FF_X67_Y39_N11
\DataPath|Ram|s_memory~1211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1211_q\);

-- Location: FF_X55_Y39_N23
\DataPath|Ram|s_memory~1181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1181_q\);

-- Location: LCCOMB_X55_Y47_N16
\DataPath|Ram|s_memory~1201feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1201feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1201feeder_combout\);

-- Location: FF_X55_Y47_N17
\DataPath|Ram|s_memory~1201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1201feeder_combout\,
	ena => \DataPath|Ram|s_memory~4390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1201_q\);

-- Location: LCCOMB_X55_Y39_N22
\DataPath|Ram|s_memory~3898\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3898_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1201_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1181_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1181_q\,
	datad => \DataPath|Ram|s_memory~1201_q\,
	combout => \DataPath|Ram|s_memory~3898_combout\);

-- Location: LCCOMB_X67_Y39_N10
\DataPath|Ram|s_memory~3899\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3899_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3898_combout\ & ((\DataPath|Ram|s_memory~1211_q\))) # (!\DataPath|Ram|s_memory~3898_combout\ & (\DataPath|Ram|s_memory~1191_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~1191_q\,
	datac => \DataPath|Ram|s_memory~1211_q\,
	datad => \DataPath|Ram|s_memory~3898_combout\,
	combout => \DataPath|Ram|s_memory~3899_combout\);

-- Location: FF_X66_Y41_N3
\DataPath|Ram|s_memory~1141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1141_q\);

-- Location: LCCOMB_X66_Y37_N12
\DataPath|Ram|s_memory~1151feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1151feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1151feeder_combout\);

-- Location: FF_X66_Y37_N13
\DataPath|Ram|s_memory~1151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1151feeder_combout\,
	ena => \DataPath|Ram|s_memory~4406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1151_q\);

-- Location: LCCOMB_X66_Y41_N2
\DataPath|Ram|s_memory~3900\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3900_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~1151_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~1141_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1141_q\,
	datad => \DataPath|Ram|s_memory~1151_q\,
	combout => \DataPath|Ram|s_memory~3900_combout\);

-- Location: FF_X74_Y43_N27
\DataPath|Ram|s_memory~1171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1171_q\);

-- Location: LCCOMB_X66_Y49_N10
\DataPath|Ram|s_memory~1161feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1161feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1161feeder_combout\);

-- Location: FF_X66_Y49_N11
\DataPath|Ram|s_memory~1161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1161feeder_combout\,
	ena => \DataPath|Ram|s_memory~4402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1161_q\);

-- Location: LCCOMB_X74_Y43_N26
\DataPath|Ram|s_memory~3901\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3901_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3900_combout\ & (\DataPath|Ram|s_memory~1171_q\)) # (!\DataPath|Ram|s_memory~3900_combout\ & ((\DataPath|Ram|s_memory~1161_q\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3900_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3900_combout\,
	datac => \DataPath|Ram|s_memory~1171_q\,
	datad => \DataPath|Ram|s_memory~1161_q\,
	combout => \DataPath|Ram|s_memory~3901_combout\);

-- Location: LCCOMB_X69_Y40_N2
\DataPath|Ram|s_memory~3902\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3902_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3899_combout\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3901_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3899_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3901_combout\,
	combout => \DataPath|Ram|s_memory~3902_combout\);

-- Location: FF_X60_Y48_N21
\DataPath|Ram|s_memory~1281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1281_q\);

-- Location: FF_X57_Y40_N7
\DataPath|Ram|s_memory~1261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1261_q\);

-- Location: LCCOMB_X57_Y40_N6
\DataPath|Ram|s_memory~3903\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3903_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1281_q\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~1261_q\ & 
-- !\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1281_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1261_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3903_combout\);

-- Location: FF_X69_Y40_N17
\DataPath|Ram|s_memory~1291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1291_q\);

-- Location: LCCOMB_X68_Y37_N12
\DataPath|Ram|s_memory~1271feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1271feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1271feeder_combout\);

-- Location: FF_X68_Y37_N13
\DataPath|Ram|s_memory~1271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1271feeder_combout\,
	ena => \DataPath|Ram|s_memory~4422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1271_q\);

-- Location: LCCOMB_X69_Y40_N16
\DataPath|Ram|s_memory~3904\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3904_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3903_combout\ & (\DataPath|Ram|s_memory~1291_q\)) # (!\DataPath|Ram|s_memory~3903_combout\ & ((\DataPath|Ram|s_memory~1271_q\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3903_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~3903_combout\,
	datac => \DataPath|Ram|s_memory~1291_q\,
	datad => \DataPath|Ram|s_memory~1271_q\,
	combout => \DataPath|Ram|s_memory~3904_combout\);

-- Location: LCCOMB_X69_Y40_N22
\DataPath|Ram|s_memory~3905\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3905_combout\ = (\DataPath|Ram|s_memory~3902_combout\ & (((\DataPath|Ram|s_memory~3904_combout\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~3902_combout\ & (\DataPath|Ram|s_memory~3897_combout\ & 
-- (\DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3897_combout\,
	datab => \DataPath|Ram|s_memory~3902_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3904_combout\,
	combout => \DataPath|Ram|s_memory~3905_combout\);

-- Location: LCCOMB_X67_Y51_N10
\DataPath|Ram|s_memory~2561feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2561feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~2561feeder_combout\);

-- Location: FF_X67_Y51_N11
\DataPath|Ram|s_memory~2561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2561feeder_combout\,
	ena => \DataPath|Ram|s_memory~4536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2561_q\);

-- Location: FF_X69_Y40_N31
\DataPath|Ram|s_memory~2571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2571_q\);

-- Location: LCCOMB_X66_Y36_N22
\DataPath|Ram|s_memory~2551feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2551feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~2551feeder_combout\);

-- Location: FF_X66_Y36_N23
\DataPath|Ram|s_memory~2551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2551feeder_combout\,
	ena => \DataPath|Ram|s_memory~4518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2551_q\);

-- Location: FF_X57_Y40_N25
\DataPath|Ram|s_memory~2541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2541_q\);

-- Location: LCCOMB_X57_Y40_N24
\DataPath|Ram|s_memory~3934\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3934_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~2551_q\)) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2541_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2551_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2541_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3934_combout\);

-- Location: LCCOMB_X69_Y40_N30
\DataPath|Ram|s_memory~3935\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3935_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3934_combout\ & ((\DataPath|Ram|s_memory~2571_q\))) # (!\DataPath|Ram|s_memory~3934_combout\ & (\DataPath|Ram|s_memory~2561_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3934_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~2561_q\,
	datac => \DataPath|Ram|s_memory~2571_q\,
	datad => \DataPath|Ram|s_memory~3934_combout\,
	combout => \DataPath|Ram|s_memory~3935_combout\);

-- Location: LCCOMB_X67_Y40_N24
\DataPath|Ram|s_memory~2511feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2511feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~2511feeder_combout\);

-- Location: FF_X67_Y40_N25
\DataPath|Ram|s_memory~2511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2511feeder_combout\,
	ena => \DataPath|Ram|s_memory~4506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2511_q\);

-- Location: FF_X75_Y40_N29
\DataPath|Ram|s_memory~2531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2531_q\);

-- Location: FF_X67_Y41_N31
\DataPath|Ram|s_memory~2501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2501_q\);

-- Location: FF_X72_Y44_N3
\DataPath|Ram|s_memory~2521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2521_q\);

-- Location: LCCOMB_X67_Y41_N30
\DataPath|Ram|s_memory~3929\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3929_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~2521_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~2501_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2501_q\,
	datad => \DataPath|Ram|s_memory~2521_q\,
	combout => \DataPath|Ram|s_memory~3929_combout\);

-- Location: LCCOMB_X75_Y40_N28
\DataPath|Ram|s_memory~3930\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3930_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3929_combout\ & ((\DataPath|Ram|s_memory~2531_q\))) # (!\DataPath|Ram|s_memory~3929_combout\ & (\DataPath|Ram|s_memory~2511_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2511_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2531_q\,
	datad => \DataPath|Ram|s_memory~3929_combout\,
	combout => \DataPath|Ram|s_memory~3930_combout\);

-- Location: FF_X67_Y41_N25
\DataPath|Ram|s_memory~2421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2421_q\);

-- Location: LCCOMB_X75_Y38_N22
\DataPath|Ram|s_memory~2441feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2441feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~2441feeder_combout\);

-- Location: FF_X75_Y38_N23
\DataPath|Ram|s_memory~2441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2441feeder_combout\,
	ena => \DataPath|Ram|s_memory~4533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2441_q\);

-- Location: LCCOMB_X67_Y41_N24
\DataPath|Ram|s_memory~3931\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3931_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~2441_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~2421_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~2421_q\,
	datad => \DataPath|Ram|s_memory~2441_q\,
	combout => \DataPath|Ram|s_memory~3931_combout\);

-- Location: FF_X67_Y37_N1
\DataPath|Ram|s_memory~2431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2431_q\);

-- Location: FF_X75_Y41_N23
\DataPath|Ram|s_memory~2451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2451_q\);

-- Location: LCCOMB_X75_Y41_N22
\DataPath|Ram|s_memory~3932\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3932_combout\ = (\DataPath|Ram|s_memory~3931_combout\ & (((\DataPath|Ram|s_memory~2451_q\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~3931_combout\ & (\DataPath|Ram|s_memory~2431_q\ & 
-- ((\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3931_combout\,
	datab => \DataPath|Ram|s_memory~2431_q\,
	datac => \DataPath|Ram|s_memory~2451_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3932_combout\);

-- Location: LCCOMB_X75_Y40_N6
\DataPath|Ram|s_memory~3933\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3933_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3930_combout\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3932_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3930_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3932_combout\,
	combout => \DataPath|Ram|s_memory~3933_combout\);

-- Location: LCCOMB_X63_Y51_N30
\DataPath|Ram|s_memory~2481feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2481feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~2481feeder_combout\);

-- Location: FF_X63_Y51_N31
\DataPath|Ram|s_memory~2481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2481feeder_combout\,
	ena => \DataPath|Ram|s_memory~4532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2481_q\);

-- Location: FF_X67_Y39_N1
\DataPath|Ram|s_memory~2491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2491_q\);

-- Location: LCCOMB_X66_Y36_N8
\DataPath|Ram|s_memory~2471feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2471feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~2471feeder_combout\);

-- Location: FF_X66_Y36_N9
\DataPath|Ram|s_memory~2471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2471feeder_combout\,
	ena => \DataPath|Ram|s_memory~4510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2471_q\);

-- Location: FF_X59_Y39_N25
\DataPath|Ram|s_memory~2461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2461_q\);

-- Location: LCCOMB_X59_Y39_N24
\DataPath|Ram|s_memory~3927\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3927_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~2471_q\) # ((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~2461_q\ & 
-- !\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~2471_q\,
	datac => \DataPath|Ram|s_memory~2461_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3927_combout\);

-- Location: LCCOMB_X67_Y39_N0
\DataPath|Ram|s_memory~3928\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3928_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3927_combout\ & ((\DataPath|Ram|s_memory~2491_q\))) # (!\DataPath|Ram|s_memory~3927_combout\ & (\DataPath|Ram|s_memory~2481_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2481_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~2491_q\,
	datad => \DataPath|Ram|s_memory~3927_combout\,
	combout => \DataPath|Ram|s_memory~3928_combout\);

-- Location: LCCOMB_X69_Y40_N28
\DataPath|Ram|s_memory~3936\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3936_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3933_combout\ & (\DataPath|Ram|s_memory~3935_combout\)) # (!\DataPath|Ram|s_memory~3933_combout\ & ((\DataPath|Ram|s_memory~3928_combout\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3935_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~3933_combout\,
	datad => \DataPath|Ram|s_memory~3928_combout\,
	combout => \DataPath|Ram|s_memory~3936_combout\);

-- Location: FF_X67_Y36_N9
\DataPath|Ram|s_memory~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~551_q\);

-- Location: FF_X66_Y39_N11
\DataPath|Ram|s_memory~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~571_q\);

-- Location: LCCOMB_X59_Y47_N14
\DataPath|Ram|s_memory~561feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~561feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~561feeder_combout\);

-- Location: FF_X59_Y47_N15
\DataPath|Ram|s_memory~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~561feeder_combout\,
	ena => \DataPath|Ram|s_memory~4484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~561_q\);

-- Location: FF_X58_Y39_N27
\DataPath|Ram|s_memory~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~541_q\);

-- Location: LCCOMB_X58_Y39_N26
\DataPath|Ram|s_memory~3916\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3916_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~561_q\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~541_q\ & 
-- !\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~561_q\,
	datac => \DataPath|Ram|s_memory~541_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3916_combout\);

-- Location: LCCOMB_X66_Y39_N10
\DataPath|Ram|s_memory~3917\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3917_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3916_combout\ & ((\DataPath|Ram|s_memory~571_q\))) # (!\DataPath|Ram|s_memory~3916_combout\ & (\DataPath|Ram|s_memory~551_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3916_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~551_q\,
	datac => \DataPath|Ram|s_memory~571_q\,
	datad => \DataPath|Ram|s_memory~3916_combout\,
	combout => \DataPath|Ram|s_memory~3917_combout\);

-- Location: LCCOMB_X66_Y49_N12
\DataPath|Ram|s_memory~521feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~521feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~521feeder_combout\);

-- Location: FF_X66_Y49_N13
\DataPath|Ram|s_memory~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~521feeder_combout\,
	ena => \DataPath|Ram|s_memory~4491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~521_q\);

-- Location: FF_X66_Y41_N17
\DataPath|Ram|s_memory~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~501_q\);

-- Location: FF_X65_Y41_N3
\DataPath|Ram|s_memory~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~511_q\);

-- Location: LCCOMB_X66_Y41_N16
\DataPath|Ram|s_memory~3920\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3920_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~511_q\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- (\DataPath|Ram|s_memory~501_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~501_q\,
	datad => \DataPath|Ram|s_memory~511_q\,
	combout => \DataPath|Ram|s_memory~3920_combout\);

-- Location: FF_X69_Y41_N9
\DataPath|Ram|s_memory~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~531_q\);

-- Location: LCCOMB_X69_Y41_N8
\DataPath|Ram|s_memory~3921\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3921_combout\ = (\DataPath|Ram|s_memory~3920_combout\ & (((\DataPath|Ram|s_memory~531_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3920_combout\ & (\DataPath|Ram|s_memory~521_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~521_q\,
	datab => \DataPath|Ram|s_memory~3920_combout\,
	datac => \DataPath|Ram|s_memory~531_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3921_combout\);

-- Location: LCCOMB_X68_Y46_N30
\DataPath|Ram|s_memory~601feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~601feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~601feeder_combout\);

-- Location: FF_X68_Y46_N31
\DataPath|Ram|s_memory~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~601feeder_combout\,
	ena => \DataPath|Ram|s_memory~4487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~601_q\);

-- Location: FF_X60_Y45_N5
\DataPath|Ram|s_memory~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~591_q\);

-- Location: FF_X66_Y45_N3
\DataPath|Ram|s_memory~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~581_q\);

-- Location: LCCOMB_X66_Y45_N2
\DataPath|Ram|s_memory~3918\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3918_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~591_q\) # ((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~581_q\ & 
-- !\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~591_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~581_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3918_combout\);

-- Location: FF_X69_Y45_N5
\DataPath|Ram|s_memory~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~611_q\);

-- Location: LCCOMB_X69_Y45_N4
\DataPath|Ram|s_memory~3919\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3919_combout\ = (\DataPath|Ram|s_memory~3918_combout\ & (((\DataPath|Ram|s_memory~611_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3918_combout\ & (\DataPath|Ram|s_memory~601_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~601_q\,
	datab => \DataPath|Ram|s_memory~3918_combout\,
	datac => \DataPath|Ram|s_memory~611_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3919_combout\);

-- Location: LCCOMB_X69_Y40_N24
\DataPath|Ram|s_memory~3922\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3922_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3919_combout\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3921_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3919_combout\,
	combout => \DataPath|Ram|s_memory~3922_combout\);

-- Location: FF_X58_Y48_N15
\DataPath|Ram|s_memory~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~641_q\);

-- Location: FF_X58_Y40_N21
\DataPath|Ram|s_memory~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~621_q\);

-- Location: LCCOMB_X58_Y40_N20
\DataPath|Ram|s_memory~3923\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3923_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~641_q\)) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~621_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~641_q\,
	datac => \DataPath|Ram|s_memory~621_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3923_combout\);

-- Location: FF_X65_Y40_N25
\DataPath|Ram|s_memory~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~651_q\);

-- Location: FF_X66_Y40_N19
\DataPath|Ram|s_memory~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~631_q\);

-- Location: LCCOMB_X65_Y40_N24
\DataPath|Ram|s_memory~3924\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3924_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3923_combout\ & (\DataPath|Ram|s_memory~651_q\)) # (!\DataPath|Ram|s_memory~3923_combout\ & ((\DataPath|Ram|s_memory~631_q\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3923_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~3923_combout\,
	datac => \DataPath|Ram|s_memory~651_q\,
	datad => \DataPath|Ram|s_memory~631_q\,
	combout => \DataPath|Ram|s_memory~3924_combout\);

-- Location: LCCOMB_X69_Y40_N18
\DataPath|Ram|s_memory~3925\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3925_combout\ = (\DataPath|Ram|s_memory~3922_combout\ & (((\DataPath|Ram|s_memory~3924_combout\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~3922_combout\ & (\DataPath|Ram|s_memory~3917_combout\ & 
-- (\DataPath|s_ramAddress[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3917_combout\,
	datab => \DataPath|Ram|s_memory~3922_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3924_combout\,
	combout => \DataPath|Ram|s_memory~3925_combout\);

-- Location: FF_X69_Y44_N15
\DataPath|Ram|s_memory~1891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1891_q\);

-- Location: FF_X70_Y40_N13
\DataPath|Ram|s_memory~1931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1931_q\);

-- Location: LCCOMB_X67_Y43_N22
\DataPath|Ram|s_memory~1851feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1851feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1851feeder_combout\);

-- Location: FF_X67_Y43_N23
\DataPath|Ram|s_memory~1851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1851feeder_combout\,
	ena => \DataPath|Ram|s_memory~4354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1851_q\);

-- Location: FF_X70_Y43_N17
\DataPath|Ram|s_memory~1811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1811_q\);

-- Location: LCCOMB_X70_Y43_N16
\DataPath|Ram|s_memory~3913\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3913_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1851_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~1811_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1851_q\,
	datac => \DataPath|Ram|s_memory~1811_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3913_combout\);

-- Location: LCCOMB_X70_Y40_N12
\DataPath|Ram|s_memory~3914\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3914_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3913_combout\ & ((\DataPath|Ram|s_memory~1931_q\))) # (!\DataPath|Ram|s_memory~3913_combout\ & (\DataPath|Ram|s_memory~1891_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3913_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1891_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1931_q\,
	datad => \DataPath|Ram|s_memory~3913_combout\,
	combout => \DataPath|Ram|s_memory~3914_combout\);

-- Location: FF_X65_Y44_N3
\DataPath|Ram|s_memory~1861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1861_q\);

-- Location: FF_X67_Y45_N5
\DataPath|Ram|s_memory~1781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1781_q\);

-- Location: LCCOMB_X67_Y45_N4
\DataPath|Ram|s_memory~3910\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3910_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~1861_q\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~1781_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1861_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1781_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3910_combout\);

-- Location: FF_X61_Y43_N11
\DataPath|Ram|s_memory~1901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1901_q\);

-- Location: LCCOMB_X58_Y43_N24
\DataPath|Ram|s_memory~1821feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1821feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1821feeder_combout\);

-- Location: FF_X58_Y43_N25
\DataPath|Ram|s_memory~1821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1821feeder_combout\,
	ena => \DataPath|Ram|s_memory~4353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1821_q\);

-- Location: LCCOMB_X61_Y43_N10
\DataPath|Ram|s_memory~3911\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3911_combout\ = (\DataPath|Ram|s_memory~3910_combout\ & (((\DataPath|Ram|s_memory~1901_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~3910_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~1821_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3910_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1901_q\,
	datad => \DataPath|Ram|s_memory~1821_q\,
	combout => \DataPath|Ram|s_memory~3911_combout\);

-- Location: FF_X67_Y37_N7
\DataPath|Ram|s_memory~1791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1791_q\);

-- Location: FF_X67_Y36_N27
\DataPath|Ram|s_memory~1831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1831_q\);

-- Location: LCCOMB_X67_Y37_N6
\DataPath|Ram|s_memory~3908\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3908_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1831_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1791_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1791_q\,
	datad => \DataPath|Ram|s_memory~1831_q\,
	combout => \DataPath|Ram|s_memory~3908_combout\);

-- Location: FF_X66_Y40_N5
\DataPath|Ram|s_memory~1911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1911_q\);

-- Location: LCCOMB_X66_Y44_N20
\DataPath|Ram|s_memory~1871feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1871feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1871feeder_combout\);

-- Location: FF_X66_Y44_N21
\DataPath|Ram|s_memory~1871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1871feeder_combout\,
	ena => \DataPath|Ram|s_memory~4348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1871_q\);

-- Location: LCCOMB_X66_Y40_N4
\DataPath|Ram|s_memory~3909\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3909_combout\ = (\DataPath|Ram|s_memory~3908_combout\ & (((\DataPath|Ram|s_memory~1911_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~3908_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~1871_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3908_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1911_q\,
	datad => \DataPath|Ram|s_memory~1871_q\,
	combout => \DataPath|Ram|s_memory~3909_combout\);

-- Location: LCCOMB_X65_Y40_N8
\DataPath|Ram|s_memory~3912\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3912_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\) # (\DataPath|Ram|s_memory~3909_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3911_combout\ & 
-- (!\DataPath|s_ramAddress[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~3911_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3909_combout\,
	combout => \DataPath|Ram|s_memory~3912_combout\);

-- Location: FF_X65_Y48_N9
\DataPath|Ram|s_memory~1801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1801_q\);

-- Location: LCCOMB_X66_Y48_N16
\DataPath|Ram|s_memory~1881feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1881feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1881feeder_combout\);

-- Location: FF_X66_Y48_N17
\DataPath|Ram|s_memory~1881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1881feeder_combout\,
	ena => \DataPath|Ram|s_memory~4347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1881_q\);

-- Location: LCCOMB_X65_Y48_N8
\DataPath|Ram|s_memory~3906\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3906_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1881_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1801_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1801_q\,
	datad => \DataPath|Ram|s_memory~1881_q\,
	combout => \DataPath|Ram|s_memory~3906_combout\);

-- Location: FF_X58_Y48_N21
\DataPath|Ram|s_memory~1921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1921_q\);

-- Location: LCCOMB_X59_Y49_N28
\DataPath|Ram|s_memory~1841feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1841feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1841feeder_combout\);

-- Location: FF_X59_Y49_N29
\DataPath|Ram|s_memory~1841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1841feeder_combout\,
	ena => \DataPath|Ram|s_memory~4352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1841_q\);

-- Location: LCCOMB_X58_Y48_N20
\DataPath|Ram|s_memory~3907\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3907_combout\ = (\DataPath|Ram|s_memory~3906_combout\ & (((\DataPath|Ram|s_memory~1921_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~3906_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~1841_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3906_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1921_q\,
	datad => \DataPath|Ram|s_memory~1841_q\,
	combout => \DataPath|Ram|s_memory~3907_combout\);

-- Location: LCCOMB_X65_Y40_N10
\DataPath|Ram|s_memory~3915\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3915_combout\ = (\DataPath|Ram|s_memory~3912_combout\ & ((\DataPath|Ram|s_memory~3914_combout\) # ((!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3912_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\ & 
-- \DataPath|Ram|s_memory~3907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3914_combout\,
	datab => \DataPath|Ram|s_memory~3912_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3907_combout\,
	combout => \DataPath|Ram|s_memory~3915_combout\);

-- Location: LCCOMB_X69_Y40_N12
\DataPath|Ram|s_memory~3926\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3926_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\) # (\DataPath|Ram|s_memory~3915_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3925_combout\ & 
-- (!\DataPath|s_ramAddress[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~3925_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~3915_combout\,
	combout => \DataPath|Ram|s_memory~3926_combout\);

-- Location: LCCOMB_X69_Y40_N10
\DataPath|Ram|s_memory~3937\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3937_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3926_combout\ & ((\DataPath|Ram|s_memory~3936_combout\))) # (!\DataPath|Ram|s_memory~3926_combout\ & (\DataPath|Ram|s_memory~3905_combout\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~3926_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3905_combout\,
	datab => \DataPath|Ram|s_memory~3936_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~3926_combout\,
	combout => \DataPath|Ram|s_memory~3937_combout\);

-- Location: FF_X59_Y45_N19
\DataPath|Ram|s_memory~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~81_q\);

-- Location: FF_X59_Y48_N23
\DataPath|Ram|s_memory~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~161_q\);

-- Location: FF_X59_Y46_N31
\DataPath|Ram|s_memory~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~121_q\);

-- Location: FF_X59_Y46_N17
\DataPath|Ram|s_memory~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~41_q\);

-- Location: LCCOMB_X59_Y46_N16
\DataPath|Ram|s_memory~3873\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3873_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~121_q\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~41_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~121_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~41_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3873_combout\);

-- Location: LCCOMB_X59_Y48_N22
\DataPath|Ram|s_memory~3874\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3874_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3873_combout\ & ((\DataPath|Ram|s_memory~161_q\))) # (!\DataPath|Ram|s_memory~3873_combout\ & (\DataPath|Ram|s_memory~81_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3873_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~81_q\,
	datac => \DataPath|Ram|s_memory~161_q\,
	datad => \DataPath|Ram|s_memory~3873_combout\,
	combout => \DataPath|Ram|s_memory~3874_combout\);

-- Location: FF_X69_Y42_N5
\DataPath|Ram|s_memory~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~91_q\);

-- Location: FF_X69_Y46_N13
\DataPath|Ram|s_memory~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~51_q\);

-- Location: LCCOMB_X69_Y46_N12
\DataPath|Ram|s_memory~3880\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3880_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~91_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~51_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~91_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~51_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3880_combout\);

-- Location: FF_X70_Y45_N29
\DataPath|Ram|s_memory~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~131_q\);

-- Location: FF_X69_Y46_N15
\DataPath|Ram|s_memory~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~171_q\);

-- Location: LCCOMB_X69_Y46_N14
\DataPath|Ram|s_memory~3881\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3881_combout\ = (\DataPath|Ram|s_memory~3880_combout\ & (((\DataPath|Ram|s_memory~171_q\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~3880_combout\ & (\DataPath|Ram|s_memory~131_q\ & 
-- ((\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3880_combout\,
	datab => \DataPath|Ram|s_memory~131_q\,
	datac => \DataPath|Ram|s_memory~171_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3881_combout\);

-- Location: FF_X57_Y42_N27
\DataPath|Ram|s_memory~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~61_q\);

-- Location: FF_X55_Y43_N27
\DataPath|Ram|s_memory~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~141_q\);

-- Location: FF_X55_Y43_N29
\DataPath|Ram|s_memory~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~21_q\);

-- Location: LCCOMB_X56_Y45_N4
\DataPath|Ram|s_memory~101feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~101feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~101feeder_combout\);

-- Location: FF_X56_Y45_N5
\DataPath|Ram|s_memory~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~101feeder_combout\,
	ena => \DataPath|Ram|s_memory~4468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~101_q\);

-- Location: LCCOMB_X55_Y43_N28
\DataPath|Ram|s_memory~3877\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3877_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~101_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~21_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~21_q\,
	datad => \DataPath|Ram|s_memory~101_q\,
	combout => \DataPath|Ram|s_memory~3877_combout\);

-- Location: LCCOMB_X55_Y43_N26
\DataPath|Ram|s_memory~3878\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3878_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3877_combout\ & ((\DataPath|Ram|s_memory~141_q\))) # (!\DataPath|Ram|s_memory~3877_combout\ & (\DataPath|Ram|s_memory~61_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~61_q\,
	datac => \DataPath|Ram|s_memory~141_q\,
	datad => \DataPath|Ram|s_memory~3877_combout\,
	combout => \DataPath|Ram|s_memory~3878_combout\);

-- Location: FF_X68_Y38_N1
\DataPath|Ram|s_memory~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~31_q\);

-- Location: FF_X69_Y38_N25
\DataPath|Ram|s_memory~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~71_q\);

-- Location: LCCOMB_X68_Y38_N0
\DataPath|Ram|s_memory~3875\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3875_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~71_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~31_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~31_q\,
	datad => \DataPath|Ram|s_memory~71_q\,
	combout => \DataPath|Ram|s_memory~3875_combout\);

-- Location: FF_X69_Y39_N7
\DataPath|Ram|s_memory~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~151_q\);

-- Location: FF_X63_Y42_N7
\DataPath|Ram|s_memory~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~111_q\);

-- Location: LCCOMB_X69_Y39_N6
\DataPath|Ram|s_memory~3876\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3876_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3875_combout\ & (\DataPath|Ram|s_memory~151_q\)) # (!\DataPath|Ram|s_memory~3875_combout\ & ((\DataPath|Ram|s_memory~111_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3875_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3875_combout\,
	datac => \DataPath|Ram|s_memory~151_q\,
	datad => \DataPath|Ram|s_memory~111_q\,
	combout => \DataPath|Ram|s_memory~3876_combout\);

-- Location: LCCOMB_X61_Y43_N0
\DataPath|Ram|s_memory~3879\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3879_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\) # (\DataPath|Ram|s_memory~3876_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3878_combout\ & 
-- (!\DataPath|s_ramAddress[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3878_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3876_combout\,
	combout => \DataPath|Ram|s_memory~3879_combout\);

-- Location: LCCOMB_X61_Y46_N28
\DataPath|Ram|s_memory~3882\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3882_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3879_combout\ & ((\DataPath|Ram|s_memory~3881_combout\))) # (!\DataPath|Ram|s_memory~3879_combout\ & (\DataPath|Ram|s_memory~3874_combout\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3874_combout\,
	datab => \DataPath|Ram|s_memory~3881_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3879_combout\,
	combout => \DataPath|Ram|s_memory~3882_combout\);

-- Location: FF_X60_Y49_N3
\DataPath|Ram|s_memory~1361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1361_q\);

-- Location: FF_X63_Y49_N29
\DataPath|Ram|s_memory~1441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1441_q\);

-- Location: FF_X62_Y49_N23
\DataPath|Ram|s_memory~1401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1401_q\);

-- Location: FF_X63_Y49_N11
\DataPath|Ram|s_memory~1321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1321_q\);

-- Location: LCCOMB_X63_Y49_N10
\DataPath|Ram|s_memory~3863\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3863_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~1401_q\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~1321_q\ & 
-- !\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~1401_q\,
	datac => \DataPath|Ram|s_memory~1321_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3863_combout\);

-- Location: LCCOMB_X63_Y49_N28
\DataPath|Ram|s_memory~3864\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3864_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3863_combout\ & ((\DataPath|Ram|s_memory~1441_q\))) # (!\DataPath|Ram|s_memory~3863_combout\ & (\DataPath|Ram|s_memory~1361_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3863_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1361_q\,
	datac => \DataPath|Ram|s_memory~1441_q\,
	datad => \DataPath|Ram|s_memory~3863_combout\,
	combout => \DataPath|Ram|s_memory~3864_combout\);

-- Location: FF_X63_Y41_N23
\DataPath|Ram|s_memory~1391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1391_q\);

-- Location: FF_X69_Y39_N21
\DataPath|Ram|s_memory~1431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1431_q\);

-- Location: FF_X63_Y41_N5
\DataPath|Ram|s_memory~1311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1311_q\);

-- Location: LCCOMB_X68_Y44_N24
\DataPath|Ram|s_memory~1351feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1351feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1351feeder_combout\);

-- Location: FF_X68_Y44_N25
\DataPath|Ram|s_memory~1351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1351feeder_combout\,
	ena => \DataPath|Ram|s_memory~4330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1351_q\);

-- Location: LCCOMB_X63_Y41_N4
\DataPath|Ram|s_memory~3865\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3865_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1351_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1311_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1311_q\,
	datad => \DataPath|Ram|s_memory~1351_q\,
	combout => \DataPath|Ram|s_memory~3865_combout\);

-- Location: LCCOMB_X69_Y39_N20
\DataPath|Ram|s_memory~3866\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3866_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3865_combout\ & ((\DataPath|Ram|s_memory~1431_q\))) # (!\DataPath|Ram|s_memory~3865_combout\ & (\DataPath|Ram|s_memory~1391_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~1391_q\,
	datac => \DataPath|Ram|s_memory~1431_q\,
	datad => \DataPath|Ram|s_memory~3865_combout\,
	combout => \DataPath|Ram|s_memory~3866_combout\);

-- Location: FF_X58_Y47_N27
\DataPath|Ram|s_memory~1301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1301_q\);

-- Location: FF_X57_Y44_N5
\DataPath|Ram|s_memory~1381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1381_q\);

-- Location: LCCOMB_X58_Y47_N26
\DataPath|Ram|s_memory~3867\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3867_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1381_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1301_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1301_q\,
	datad => \DataPath|Ram|s_memory~1381_q\,
	combout => \DataPath|Ram|s_memory~3867_combout\);

-- Location: FF_X56_Y47_N29
\DataPath|Ram|s_memory~1421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1421_q\);

-- Location: FF_X58_Y47_N29
\DataPath|Ram|s_memory~1341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1341_q\);

-- Location: LCCOMB_X56_Y47_N28
\DataPath|Ram|s_memory~3868\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3868_combout\ = (\DataPath|Ram|s_memory~3867_combout\ & (((\DataPath|Ram|s_memory~1421_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~3867_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~1341_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3867_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1421_q\,
	datad => \DataPath|Ram|s_memory~1341_q\,
	combout => \DataPath|Ram|s_memory~3868_combout\);

-- Location: LCCOMB_X62_Y46_N22
\DataPath|Ram|s_memory~3869\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3869_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3866_combout\)) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3868_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3866_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3868_combout\,
	combout => \DataPath|Ram|s_memory~3869_combout\);

-- Location: FF_X68_Y47_N21
\DataPath|Ram|s_memory~1331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1331_q\);

-- Location: FF_X67_Y47_N9
\DataPath|Ram|s_memory~1371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1371_q\);

-- Location: LCCOMB_X68_Y47_N20
\DataPath|Ram|s_memory~3870\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3870_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1371_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1331_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1331_q\,
	datad => \DataPath|Ram|s_memory~1371_q\,
	combout => \DataPath|Ram|s_memory~3870_combout\);

-- Location: FF_X67_Y47_N7
\DataPath|Ram|s_memory~1451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1451_q\);

-- Location: FF_X68_Y47_N23
\DataPath|Ram|s_memory~1411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1411_q\);

-- Location: LCCOMB_X67_Y47_N6
\DataPath|Ram|s_memory~3871\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3871_combout\ = (\DataPath|Ram|s_memory~3870_combout\ & (((\DataPath|Ram|s_memory~1451_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~3870_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~1411_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3870_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1451_q\,
	datad => \DataPath|Ram|s_memory~1411_q\,
	combout => \DataPath|Ram|s_memory~3871_combout\);

-- Location: LCCOMB_X62_Y46_N16
\DataPath|Ram|s_memory~3872\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3872_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3869_combout\ & ((\DataPath|Ram|s_memory~3871_combout\))) # (!\DataPath|Ram|s_memory~3869_combout\ & (\DataPath|Ram|s_memory~3864_combout\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3864_combout\,
	datac => \DataPath|Ram|s_memory~3869_combout\,
	datad => \DataPath|Ram|s_memory~3871_combout\,
	combout => \DataPath|Ram|s_memory~3872_combout\);

-- Location: LCCOMB_X62_Y46_N26
\DataPath|Ram|s_memory~3883\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3883_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3872_combout\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3882_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3882_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3872_combout\,
	combout => \DataPath|Ram|s_memory~3883_combout\);

-- Location: FF_X68_Y38_N3
\DataPath|Ram|s_memory~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~671_q\);

-- Location: LCCOMB_X61_Y38_N26
\DataPath|Ram|s_memory~711feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~711feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~711feeder_combout\);

-- Location: FF_X61_Y38_N27
\DataPath|Ram|s_memory~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~711feeder_combout\,
	ena => \DataPath|Ram|s_memory~4385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~711_q\);

-- Location: LCCOMB_X68_Y38_N2
\DataPath|Ram|s_memory~3853\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3853_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~711_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~671_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~671_q\,
	datad => \DataPath|Ram|s_memory~711_q\,
	combout => \DataPath|Ram|s_memory~3853_combout\);

-- Location: FF_X70_Y42_N7
\DataPath|Ram|s_memory~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~791_q\);

-- Location: FF_X63_Y42_N21
\DataPath|Ram|s_memory~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~751_q\);

-- Location: LCCOMB_X70_Y42_N6
\DataPath|Ram|s_memory~3854\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3854_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3853_combout\ & (\DataPath|Ram|s_memory~791_q\)) # (!\DataPath|Ram|s_memory~3853_combout\ & ((\DataPath|Ram|s_memory~751_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3853_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3853_combout\,
	datac => \DataPath|Ram|s_memory~791_q\,
	datad => \DataPath|Ram|s_memory~751_q\,
	combout => \DataPath|Ram|s_memory~3854_combout\);

-- Location: FF_X69_Y42_N19
\DataPath|Ram|s_memory~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~731_q\);

-- Location: FF_X70_Y46_N31
\DataPath|Ram|s_memory~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~691_q\);

-- Location: LCCOMB_X70_Y46_N30
\DataPath|Ram|s_memory~3860\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3860_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~731_q\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~691_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~731_q\,
	datac => \DataPath|Ram|s_memory~691_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3860_combout\);

-- Location: FF_X70_Y42_N13
\DataPath|Ram|s_memory~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~811_q\);

-- Location: LCCOMB_X70_Y46_N4
\DataPath|Ram|s_memory~771feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~771feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~771feeder_combout\);

-- Location: FF_X70_Y46_N5
\DataPath|Ram|s_memory~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~771feeder_combout\,
	ena => \DataPath|Ram|s_memory~4377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~771_q\);

-- Location: LCCOMB_X70_Y42_N12
\DataPath|Ram|s_memory~3861\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3861_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3860_combout\ & (\DataPath|Ram|s_memory~811_q\)) # (!\DataPath|Ram|s_memory~3860_combout\ & ((\DataPath|Ram|s_memory~771_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3860_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3860_combout\,
	datac => \DataPath|Ram|s_memory~811_q\,
	datad => \DataPath|Ram|s_memory~771_q\,
	combout => \DataPath|Ram|s_memory~3861_combout\);

-- Location: LCCOMB_X72_Y46_N20
\DataPath|Ram|s_memory~761feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~761feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~761feeder_combout\);

-- Location: FF_X72_Y46_N21
\DataPath|Ram|s_memory~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~761feeder_combout\,
	ena => \DataPath|Ram|s_memory~4374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~761_q\);

-- Location: FF_X72_Y50_N13
\DataPath|Ram|s_memory~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~681_q\);

-- Location: LCCOMB_X72_Y50_N12
\DataPath|Ram|s_memory~3855\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3855_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~761_q\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~681_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~761_q\,
	datac => \DataPath|Ram|s_memory~681_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3855_combout\);

-- Location: FF_X72_Y50_N31
\DataPath|Ram|s_memory~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~721_q\);

-- Location: FF_X68_Y50_N7
\DataPath|Ram|s_memory~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~801_q\);

-- Location: LCCOMB_X68_Y50_N6
\DataPath|Ram|s_memory~3856\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3856_combout\ = (\DataPath|Ram|s_memory~3855_combout\ & (((\DataPath|Ram|s_memory~801_q\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~3855_combout\ & (\DataPath|Ram|s_memory~721_q\ & 
-- ((\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3855_combout\,
	datab => \DataPath|Ram|s_memory~721_q\,
	datac => \DataPath|Ram|s_memory~801_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3856_combout\);

-- Location: FF_X60_Y42_N13
\DataPath|Ram|s_memory~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~701_q\);

-- Location: FF_X56_Y46_N13
\DataPath|Ram|s_memory~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~781_q\);

-- Location: FF_X61_Y42_N27
\DataPath|Ram|s_memory~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~661_q\);

-- Location: LCCOMB_X63_Y46_N0
\DataPath|Ram|s_memory~741feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~741feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~741feeder_combout\);

-- Location: FF_X63_Y46_N1
\DataPath|Ram|s_memory~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~741feeder_combout\,
	ena => \DataPath|Ram|s_memory~4376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~741_q\);

-- Location: LCCOMB_X61_Y42_N26
\DataPath|Ram|s_memory~3857\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3857_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~741_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~661_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~661_q\,
	datad => \DataPath|Ram|s_memory~741_q\,
	combout => \DataPath|Ram|s_memory~3857_combout\);

-- Location: LCCOMB_X56_Y46_N12
\DataPath|Ram|s_memory~3858\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3858_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3857_combout\ & ((\DataPath|Ram|s_memory~781_q\))) # (!\DataPath|Ram|s_memory~3857_combout\ & (\DataPath|Ram|s_memory~701_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~701_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~781_q\,
	datad => \DataPath|Ram|s_memory~3857_combout\,
	combout => \DataPath|Ram|s_memory~3858_combout\);

-- Location: LCCOMB_X62_Y46_N2
\DataPath|Ram|s_memory~3859\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3859_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3856_combout\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((!\DataPath|s_ramAddress[0]~3_combout\ & 
-- \DataPath|Ram|s_memory~3858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3856_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3858_combout\,
	combout => \DataPath|Ram|s_memory~3859_combout\);

-- Location: LCCOMB_X62_Y46_N20
\DataPath|Ram|s_memory~3862\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3862_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3859_combout\ & ((\DataPath|Ram|s_memory~3861_combout\))) # (!\DataPath|Ram|s_memory~3859_combout\ & (\DataPath|Ram|s_memory~3854_combout\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3854_combout\,
	datab => \DataPath|Ram|s_memory~3861_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3859_combout\,
	combout => \DataPath|Ram|s_memory~3862_combout\);

-- Location: LCCOMB_X67_Y52_N20
\DataPath|Ram|s_memory~2041feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2041feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~2041feeder_combout\);

-- Location: FF_X67_Y52_N21
\DataPath|Ram|s_memory~2041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2041feeder_combout\,
	ena => \DataPath|Ram|s_memory~4528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2041_q\);

-- Location: FF_X65_Y52_N11
\DataPath|Ram|s_memory~1961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1961_q\);

-- Location: LCCOMB_X65_Y52_N10
\DataPath|Ram|s_memory~3886\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3886_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2041_q\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~1961_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2041_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1961_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3886_combout\);

-- Location: FF_X65_Y50_N27
\DataPath|Ram|s_memory~2001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2001_q\);

-- Location: FF_X66_Y51_N31
\DataPath|Ram|s_memory~2081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2081_q\);

-- Location: LCCOMB_X66_Y51_N30
\DataPath|Ram|s_memory~3887\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3887_combout\ = (\DataPath|Ram|s_memory~3886_combout\ & (((\DataPath|Ram|s_memory~2081_q\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~3886_combout\ & (\DataPath|Ram|s_memory~2001_q\ & 
-- ((\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3886_combout\,
	datab => \DataPath|Ram|s_memory~2001_q\,
	datac => \DataPath|Ram|s_memory~2081_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3887_combout\);

-- Location: LCCOMB_X59_Y42_N4
\DataPath|Ram|s_memory~1981feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1981feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1981feeder_combout\);

-- Location: FF_X59_Y42_N5
\DataPath|Ram|s_memory~1981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1981feeder_combout\,
	ena => \DataPath|Ram|s_memory~4539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1981_q\);

-- Location: FF_X62_Y46_N13
\DataPath|Ram|s_memory~2061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2061_q\);

-- Location: LCCOMB_X56_Y44_N14
\DataPath|Ram|s_memory~2021feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2021feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~2021feeder_combout\);

-- Location: FF_X56_Y44_N15
\DataPath|Ram|s_memory~2021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2021feeder_combout\,
	ena => \DataPath|Ram|s_memory~4543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2021_q\);

-- Location: FF_X60_Y46_N19
\DataPath|Ram|s_memory~1941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1941_q\);

-- Location: LCCOMB_X60_Y46_N18
\DataPath|Ram|s_memory~3888\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3888_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2021_q\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~1941_q\ & 
-- !\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2021_q\,
	datac => \DataPath|Ram|s_memory~1941_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3888_combout\);

-- Location: LCCOMB_X62_Y46_N12
\DataPath|Ram|s_memory~3889\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3889_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3888_combout\ & ((\DataPath|Ram|s_memory~2061_q\))) # (!\DataPath|Ram|s_memory~3888_combout\ & (\DataPath|Ram|s_memory~1981_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3888_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1981_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2061_q\,
	datad => \DataPath|Ram|s_memory~3888_combout\,
	combout => \DataPath|Ram|s_memory~3889_combout\);

-- Location: LCCOMB_X62_Y46_N6
\DataPath|Ram|s_memory~3890\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3890_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3887_combout\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((!\DataPath|s_ramAddress[0]~3_combout\ & 
-- \DataPath|Ram|s_memory~3889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3887_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3889_combout\,
	combout => \DataPath|Ram|s_memory~3890_combout\);

-- Location: FF_X73_Y42_N17
\DataPath|Ram|s_memory~2051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2051_q\);

-- Location: FF_X74_Y42_N23
\DataPath|Ram|s_memory~2091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2091_q\);

-- Location: FF_X73_Y39_N25
\DataPath|Ram|s_memory~2011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2011_q\);

-- Location: FF_X74_Y42_N21
\DataPath|Ram|s_memory~1971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1971_q\);

-- Location: LCCOMB_X74_Y42_N20
\DataPath|Ram|s_memory~3891\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3891_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2011_q\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1971_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2011_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1971_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3891_combout\);

-- Location: LCCOMB_X74_Y42_N22
\DataPath|Ram|s_memory~3892\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3892_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3891_combout\ & ((\DataPath|Ram|s_memory~2091_q\))) # (!\DataPath|Ram|s_memory~3891_combout\ & (\DataPath|Ram|s_memory~2051_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3891_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2051_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2091_q\,
	datad => \DataPath|Ram|s_memory~3891_combout\,
	combout => \DataPath|Ram|s_memory~3892_combout\);

-- Location: FF_X74_Y38_N25
\DataPath|Ram|s_memory~2031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2031_q\);

-- Location: FF_X65_Y38_N31
\DataPath|Ram|s_memory~1951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1951_q\);

-- Location: FF_X65_Y38_N21
\DataPath|Ram|s_memory~1991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1991_q\);

-- Location: LCCOMB_X65_Y38_N30
\DataPath|Ram|s_memory~3884\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3884_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~1991_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~1951_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1951_q\,
	datad => \DataPath|Ram|s_memory~1991_q\,
	combout => \DataPath|Ram|s_memory~3884_combout\);

-- Location: FF_X66_Y38_N25
\DataPath|Ram|s_memory~2071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2071_q\);

-- Location: LCCOMB_X66_Y38_N24
\DataPath|Ram|s_memory~3885\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3885_combout\ = (\DataPath|Ram|s_memory~3884_combout\ & (((\DataPath|Ram|s_memory~2071_q\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~3884_combout\ & (\DataPath|Ram|s_memory~2031_q\ & 
-- ((\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2031_q\,
	datab => \DataPath|Ram|s_memory~3884_combout\,
	datac => \DataPath|Ram|s_memory~2071_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3885_combout\);

-- Location: LCCOMB_X62_Y46_N28
\DataPath|Ram|s_memory~3893\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3893_combout\ = (\DataPath|Ram|s_memory~3890_combout\ & (((\DataPath|Ram|s_memory~3892_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3890_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~3885_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3890_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~3892_combout\,
	datad => \DataPath|Ram|s_memory~3885_combout\,
	combout => \DataPath|Ram|s_memory~3893_combout\);

-- Location: LCCOMB_X62_Y46_N18
\DataPath|Ram|s_memory~3894\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3894_combout\ = (\DataPath|Ram|s_memory~3883_combout\ & (((\DataPath|Ram|s_memory~3893_combout\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3883_combout\ & (\DataPath|Ram|s_memory~3862_combout\ & 
-- (\DataPath|s_ramAddress[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3883_combout\,
	datab => \DataPath|Ram|s_memory~3862_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~3893_combout\,
	combout => \DataPath|Ram|s_memory~3894_combout\);

-- Location: LCCOMB_X61_Y47_N16
\DataPath|Ram|s_memory~1681feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1681feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1681feeder_combout\);

-- Location: FF_X61_Y47_N17
\DataPath|Ram|s_memory~1681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1681feeder_combout\,
	ena => \DataPath|Ram|s_memory~4318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1681_q\);

-- Location: FF_X56_Y47_N19
\DataPath|Ram|s_memory~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~401_q\);

-- Location: LCCOMB_X56_Y47_N18
\DataPath|Ram|s_memory~3813\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3813_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1681_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~401_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1681_q\,
	datac => \DataPath|Ram|s_memory~401_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3813_combout\);

-- Location: FF_X65_Y50_N23
\DataPath|Ram|s_memory~2321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2321_q\);

-- Location: FF_X63_Y50_N7
\DataPath|Ram|s_memory~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1041_q\);

-- Location: LCCOMB_X65_Y50_N22
\DataPath|Ram|s_memory~3814\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3814_combout\ = (\DataPath|Ram|s_memory~3813_combout\ & (((\DataPath|Ram|s_memory~2321_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3813_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~1041_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3813_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2321_q\,
	datad => \DataPath|Ram|s_memory~1041_q\,
	combout => \DataPath|Ram|s_memory~3814_combout\);

-- Location: LCCOMB_X69_Y51_N10
\DataPath|Ram|s_memory~1641feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1641feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1641feeder_combout\);

-- Location: FF_X69_Y51_N11
\DataPath|Ram|s_memory~1641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1641feeder_combout\,
	ena => \DataPath|Ram|s_memory~4319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1641_q\);

-- Location: FF_X65_Y51_N9
\DataPath|Ram|s_memory~2281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2281_q\);

-- Location: FF_X61_Y43_N27
\DataPath|Ram|s_memory~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~361_q\);

-- Location: LCCOMB_X67_Y50_N26
\DataPath|Ram|s_memory~1001feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1001feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1001feeder_combout\);

-- Location: FF_X67_Y50_N27
\DataPath|Ram|s_memory~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1001feeder_combout\,
	ena => \DataPath|Ram|s_memory~4399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1001_q\);

-- Location: LCCOMB_X61_Y43_N26
\DataPath|Ram|s_memory~3815\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3815_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1001_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~361_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~361_q\,
	datad => \DataPath|Ram|s_memory~1001_q\,
	combout => \DataPath|Ram|s_memory~3815_combout\);

-- Location: LCCOMB_X65_Y51_N8
\DataPath|Ram|s_memory~3816\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3816_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3815_combout\ & ((\DataPath|Ram|s_memory~2281_q\))) # (!\DataPath|Ram|s_memory~3815_combout\ & (\DataPath|Ram|s_memory~1641_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1641_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2281_q\,
	datad => \DataPath|Ram|s_memory~3815_combout\,
	combout => \DataPath|Ram|s_memory~3816_combout\);

-- Location: LCCOMB_X65_Y50_N4
\DataPath|Ram|s_memory~3817\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3817_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3814_combout\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3816_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3814_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3816_combout\,
	combout => \DataPath|Ram|s_memory~3817_combout\);

-- Location: FF_X63_Y47_N21
\DataPath|Ram|s_memory~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~441_q\);

-- Location: LCCOMB_X67_Y50_N12
\DataPath|Ram|s_memory~1081feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1081feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1081feeder_combout\);

-- Location: FF_X67_Y50_N13
\DataPath|Ram|s_memory~1081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1081feeder_combout\,
	ena => \DataPath|Ram|s_memory~4364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1081_q\);

-- Location: LCCOMB_X63_Y47_N20
\DataPath|Ram|s_memory~3811\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3811_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1081_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~441_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~441_q\,
	datad => \DataPath|Ram|s_memory~1081_q\,
	combout => \DataPath|Ram|s_memory~3811_combout\);

-- Location: FF_X65_Y47_N9
\DataPath|Ram|s_memory~2361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2361_q\);

-- Location: LCCOMB_X60_Y47_N14
\DataPath|Ram|s_memory~1721feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1721feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1721feeder_combout\);

-- Location: FF_X60_Y47_N15
\DataPath|Ram|s_memory~1721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1721feeder_combout\,
	ena => \DataPath|Ram|s_memory~4317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1721_q\);

-- Location: LCCOMB_X65_Y47_N8
\DataPath|Ram|s_memory~3812\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3812_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3811_combout\ & (\DataPath|Ram|s_memory~2361_q\)) # (!\DataPath|Ram|s_memory~3811_combout\ & ((\DataPath|Ram|s_memory~1721_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3811_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~3811_combout\,
	datac => \DataPath|Ram|s_memory~2361_q\,
	datad => \DataPath|Ram|s_memory~1721_q\,
	combout => \DataPath|Ram|s_memory~3812_combout\);

-- Location: FF_X62_Y44_N7
\DataPath|Ram|s_memory~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~481_q\);

-- Location: FF_X61_Y44_N15
\DataPath|Ram|s_memory~1761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1761_q\);

-- Location: LCCOMB_X62_Y44_N6
\DataPath|Ram|s_memory~3818\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3818_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1761_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~481_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~481_q\,
	datad => \DataPath|Ram|s_memory~1761_q\,
	combout => \DataPath|Ram|s_memory~3818_combout\);

-- Location: FF_X66_Y51_N21
\DataPath|Ram|s_memory~2401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2401_q\);

-- Location: FF_X68_Y50_N5
\DataPath|Ram|s_memory~1121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1121_q\);

-- Location: LCCOMB_X66_Y51_N20
\DataPath|Ram|s_memory~3819\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3819_combout\ = (\DataPath|Ram|s_memory~3818_combout\ & (((\DataPath|Ram|s_memory~2401_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~3818_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~1121_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3818_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2401_q\,
	datad => \DataPath|Ram|s_memory~1121_q\,
	combout => \DataPath|Ram|s_memory~3819_combout\);

-- Location: LCCOMB_X65_Y47_N22
\DataPath|Ram|s_memory~3820\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3820_combout\ = (\DataPath|Ram|s_memory~3817_combout\ & (((\DataPath|Ram|s_memory~3819_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~3817_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~3812_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3817_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~3812_combout\,
	datad => \DataPath|Ram|s_memory~3819_combout\,
	combout => \DataPath|Ram|s_memory~3820_combout\);

-- Location: FF_X68_Y42_N9
\DataPath|Ram|s_memory~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~411_q\);

-- Location: FF_X68_Y40_N1
\DataPath|Ram|s_memory~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~491_q\);

-- Location: FF_X68_Y43_N9
\DataPath|Ram|s_memory~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~371_q\);

-- Location: FF_X70_Y45_N11
\DataPath|Ram|s_memory~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~451_q\);

-- Location: LCCOMB_X68_Y43_N8
\DataPath|Ram|s_memory~3846\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3846_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~451_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~371_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~371_q\,
	datad => \DataPath|Ram|s_memory~451_q\,
	combout => \DataPath|Ram|s_memory~3846_combout\);

-- Location: LCCOMB_X68_Y40_N0
\DataPath|Ram|s_memory~3847\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3847_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3846_combout\ & ((\DataPath|Ram|s_memory~491_q\))) # (!\DataPath|Ram|s_memory~3846_combout\ & (\DataPath|Ram|s_memory~411_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~411_q\,
	datac => \DataPath|Ram|s_memory~491_q\,
	datad => \DataPath|Ram|s_memory~3846_combout\,
	combout => \DataPath|Ram|s_memory~3847_combout\);

-- Location: FF_X73_Y43_N27
\DataPath|Ram|s_memory~1091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1091_q\);

-- Location: FF_X76_Y43_N1
\DataPath|Ram|s_memory~1131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1131_q\);

-- Location: LCCOMB_X75_Y39_N8
\DataPath|Ram|s_memory~1051feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1051feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1051feeder_combout\);

-- Location: FF_X75_Y39_N9
\DataPath|Ram|s_memory~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1051feeder_combout\,
	ena => \DataPath|Ram|s_memory~4396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1051_q\);

-- Location: FF_X76_Y43_N11
\DataPath|Ram|s_memory~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1011_q\);

-- Location: LCCOMB_X76_Y43_N10
\DataPath|Ram|s_memory~3844\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3844_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1051_q\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1011_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1051_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1011_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3844_combout\);

-- Location: LCCOMB_X76_Y43_N0
\DataPath|Ram|s_memory~3845\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3845_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3844_combout\ & ((\DataPath|Ram|s_memory~1131_q\))) # (!\DataPath|Ram|s_memory~3844_combout\ & (\DataPath|Ram|s_memory~1091_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1091_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1131_q\,
	datad => \DataPath|Ram|s_memory~3844_combout\,
	combout => \DataPath|Ram|s_memory~3845_combout\);

-- Location: LCCOMB_X61_Y44_N12
\DataPath|Ram|s_memory~3848\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3848_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3845_combout\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3847_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~3845_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3848_combout\);

-- Location: FF_X72_Y43_N17
\DataPath|Ram|s_memory~2291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2291_q\);

-- Location: LCCOMB_X72_Y39_N6
\DataPath|Ram|s_memory~2331feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2331feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~2331feeder_combout\);

-- Location: FF_X72_Y39_N7
\DataPath|Ram|s_memory~2331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2331feeder_combout\,
	ena => \DataPath|Ram|s_memory~4554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2331_q\);

-- Location: LCCOMB_X72_Y43_N16
\DataPath|Ram|s_memory~3849\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3849_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2331_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2291_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2291_q\,
	datad => \DataPath|Ram|s_memory~2331_q\,
	combout => \DataPath|Ram|s_memory~3849_combout\);

-- Location: FF_X62_Y43_N3
\DataPath|Ram|s_memory~2411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2411_q\);

-- Location: FF_X72_Y43_N27
\DataPath|Ram|s_memory~2371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2371_q\);

-- Location: LCCOMB_X62_Y43_N2
\DataPath|Ram|s_memory~3850\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3850_combout\ = (\DataPath|Ram|s_memory~3849_combout\ & (((\DataPath|Ram|s_memory~2411_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~3849_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~2371_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3849_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2411_q\,
	datad => \DataPath|Ram|s_memory~2371_q\,
	combout => \DataPath|Ram|s_memory~3850_combout\);

-- Location: FF_X72_Y47_N27
\DataPath|Ram|s_memory~1651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1651_q\);

-- Location: FF_X72_Y47_N17
\DataPath|Ram|s_memory~1731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1731_q\);

-- Location: LCCOMB_X72_Y47_N26
\DataPath|Ram|s_memory~3842\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3842_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~1731_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~1651_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1651_q\,
	datad => \DataPath|Ram|s_memory~1731_q\,
	combout => \DataPath|Ram|s_memory~3842_combout\);

-- Location: FF_X62_Y47_N19
\DataPath|Ram|s_memory~1691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1691_q\);

-- Location: FF_X62_Y47_N29
\DataPath|Ram|s_memory~1771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1771_q\);

-- Location: LCCOMB_X62_Y47_N28
\DataPath|Ram|s_memory~3843\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3843_combout\ = (\DataPath|Ram|s_memory~3842_combout\ & (((\DataPath|Ram|s_memory~1771_q\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~3842_combout\ & (\DataPath|Ram|s_memory~1691_q\ & 
-- ((\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3842_combout\,
	datab => \DataPath|Ram|s_memory~1691_q\,
	datac => \DataPath|Ram|s_memory~1771_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3843_combout\);

-- Location: LCCOMB_X61_Y44_N18
\DataPath|Ram|s_memory~3851\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3851_combout\ = (\DataPath|Ram|s_memory~3848_combout\ & ((\DataPath|Ram|s_memory~3850_combout\) # ((!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~3848_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\ & 
-- \DataPath|Ram|s_memory~3843_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3848_combout\,
	datab => \DataPath|Ram|s_memory~3850_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3843_combout\,
	combout => \DataPath|Ram|s_memory~3851_combout\);

-- Location: FF_X62_Y38_N21
\DataPath|Ram|s_memory~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1031_q\);

-- Location: FF_X63_Y38_N3
\DataPath|Ram|s_memory~1111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1111_q\);

-- Location: LCCOMB_X59_Y44_N10
\DataPath|Ram|s_memory~1071feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1071feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1071feeder_combout\);

-- Location: FF_X59_Y44_N11
\DataPath|Ram|s_memory~1071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1071feeder_combout\,
	ena => \DataPath|Ram|s_memory~4365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1071_q\);

-- Location: FF_X62_Y38_N11
\DataPath|Ram|s_memory~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~991_q\);

-- Location: LCCOMB_X63_Y38_N0
\DataPath|Ram|s_memory~3821\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3821_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1071_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~991_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1071_q\,
	datad => \DataPath|Ram|s_memory~991_q\,
	combout => \DataPath|Ram|s_memory~3821_combout\);

-- Location: LCCOMB_X63_Y38_N2
\DataPath|Ram|s_memory~3822\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3822_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3821_combout\ & ((\DataPath|Ram|s_memory~1111_q\))) # (!\DataPath|Ram|s_memory~3821_combout\ & (\DataPath|Ram|s_memory~1031_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1031_q\,
	datac => \DataPath|Ram|s_memory~1111_q\,
	datad => \DataPath|Ram|s_memory~3821_combout\,
	combout => \DataPath|Ram|s_memory~3822_combout\);

-- Location: FF_X62_Y39_N5
\DataPath|Ram|s_memory~1711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1711_q\);

-- Location: FF_X61_Y39_N17
\DataPath|Ram|s_memory~1751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1751_q\);

-- Location: FF_X62_Y39_N23
\DataPath|Ram|s_memory~1631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1631_q\);

-- Location: FF_X60_Y39_N25
\DataPath|Ram|s_memory~1671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1671_q\);

-- Location: LCCOMB_X62_Y39_N22
\DataPath|Ram|s_memory~3823\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3823_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1671_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1631_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1631_q\,
	datad => \DataPath|Ram|s_memory~1671_q\,
	combout => \DataPath|Ram|s_memory~3823_combout\);

-- Location: LCCOMB_X61_Y39_N16
\DataPath|Ram|s_memory~3824\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3824_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3823_combout\ & ((\DataPath|Ram|s_memory~1751_q\))) # (!\DataPath|Ram|s_memory~3823_combout\ & (\DataPath|Ram|s_memory~1711_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1711_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1751_q\,
	datad => \DataPath|Ram|s_memory~3823_combout\,
	combout => \DataPath|Ram|s_memory~3824_combout\);

-- Location: FF_X60_Y39_N31
\DataPath|Ram|s_memory~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~391_q\);

-- Location: FF_X65_Y39_N3
\DataPath|Ram|s_memory~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~351_q\);

-- Location: LCCOMB_X65_Y39_N2
\DataPath|Ram|s_memory~3825\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3825_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~391_q\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~351_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~391_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~351_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3825_combout\);

-- Location: FF_X68_Y40_N27
\DataPath|Ram|s_memory~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~471_q\);

-- Location: LCCOMB_X59_Y44_N4
\DataPath|Ram|s_memory~431feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~431feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~431feeder_combout\);

-- Location: FF_X59_Y44_N5
\DataPath|Ram|s_memory~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~431feeder_combout\,
	ena => \DataPath|Ram|s_memory~4433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~431_q\);

-- Location: LCCOMB_X68_Y40_N26
\DataPath|Ram|s_memory~3826\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3826_combout\ = (\DataPath|Ram|s_memory~3825_combout\ & (((\DataPath|Ram|s_memory~471_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~3825_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~431_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3825_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~471_q\,
	datad => \DataPath|Ram|s_memory~431_q\,
	combout => \DataPath|Ram|s_memory~3826_combout\);

-- Location: LCCOMB_X60_Y36_N2
\DataPath|Ram|s_memory~3827\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3827_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~3824_combout\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3826_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3824_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3826_combout\,
	combout => \DataPath|Ram|s_memory~3827_combout\);

-- Location: FF_X61_Y36_N5
\DataPath|Ram|s_memory~2311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2311_q\);

-- Location: FF_X60_Y36_N13
\DataPath|Ram|s_memory~2391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2391_q\);

-- Location: FF_X61_Y36_N27
\DataPath|Ram|s_memory~2271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2271_q\);

-- Location: FF_X62_Y44_N29
\DataPath|Ram|s_memory~2351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2351_q\);

-- Location: LCCOMB_X61_Y36_N26
\DataPath|Ram|s_memory~3828\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3828_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2351_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2271_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2271_q\,
	datad => \DataPath|Ram|s_memory~2351_q\,
	combout => \DataPath|Ram|s_memory~3828_combout\);

-- Location: LCCOMB_X60_Y36_N12
\DataPath|Ram|s_memory~3829\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3829_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3828_combout\ & ((\DataPath|Ram|s_memory~2391_q\))) # (!\DataPath|Ram|s_memory~3828_combout\ & (\DataPath|Ram|s_memory~2311_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3828_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2311_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2391_q\,
	datad => \DataPath|Ram|s_memory~3828_combout\,
	combout => \DataPath|Ram|s_memory~3829_combout\);

-- Location: LCCOMB_X60_Y36_N10
\DataPath|Ram|s_memory~3830\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3830_combout\ = (\DataPath|Ram|s_memory~3827_combout\ & (((\DataPath|Ram|s_memory~3829_combout\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3827_combout\ & (\DataPath|Ram|s_memory~3822_combout\ & 
-- (\DataPath|s_ramAddress[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3822_combout\,
	datab => \DataPath|Ram|s_memory~3827_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~3829_combout\,
	combout => \DataPath|Ram|s_memory~3830_combout\);

-- Location: FF_X57_Y46_N11
\DataPath|Ram|s_memory~1661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1661_q\);

-- Location: FF_X56_Y42_N7
\DataPath|Ram|s_memory~2301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2301_q\);

-- Location: FF_X57_Y42_N17
\DataPath|Ram|s_memory~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~381_q\);

-- Location: FF_X56_Y39_N15
\DataPath|Ram|s_memory~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1021_q\);

-- Location: LCCOMB_X57_Y42_N16
\DataPath|Ram|s_memory~3831\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3831_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1021_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~381_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~381_q\,
	datad => \DataPath|Ram|s_memory~1021_q\,
	combout => \DataPath|Ram|s_memory~3831_combout\);

-- Location: LCCOMB_X56_Y42_N6
\DataPath|Ram|s_memory~3832\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3832_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3831_combout\ & ((\DataPath|Ram|s_memory~2301_q\))) # (!\DataPath|Ram|s_memory~3831_combout\ & (\DataPath|Ram|s_memory~1661_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3831_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1661_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2301_q\,
	datad => \DataPath|Ram|s_memory~3831_combout\,
	combout => \DataPath|Ram|s_memory~3832_combout\);

-- Location: FF_X59_Y40_N1
\DataPath|Ram|s_memory~1101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1101_q\);

-- Location: FF_X60_Y40_N1
\DataPath|Ram|s_memory~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~461_q\);

-- Location: LCCOMB_X60_Y40_N0
\DataPath|Ram|s_memory~3838\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3838_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~1101_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~461_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1101_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~461_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3838_combout\);

-- Location: FF_X60_Y36_N1
\DataPath|Ram|s_memory~2381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2381_q\);

-- Location: FF_X60_Y40_N7
\DataPath|Ram|s_memory~1741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1741_q\);

-- Location: LCCOMB_X60_Y36_N0
\DataPath|Ram|s_memory~3839\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3839_combout\ = (\DataPath|Ram|s_memory~3838_combout\ & (((\DataPath|Ram|s_memory~2381_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~3838_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1741_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3838_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2381_q\,
	datad => \DataPath|Ram|s_memory~1741_q\,
	combout => \DataPath|Ram|s_memory~3839_combout\);

-- Location: FF_X58_Y45_N27
\DataPath|Ram|s_memory~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~421_q\);

-- Location: LCCOMB_X57_Y45_N22
\DataPath|Ram|s_memory~1701feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1701feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1701feeder_combout\);

-- Location: FF_X57_Y45_N23
\DataPath|Ram|s_memory~1701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1701feeder_combout\,
	ena => \DataPath|Ram|s_memory~4321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1701_q\);

-- Location: LCCOMB_X58_Y45_N26
\DataPath|Ram|s_memory~3833\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3833_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1701_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~421_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~421_q\,
	datad => \DataPath|Ram|s_memory~1701_q\,
	combout => \DataPath|Ram|s_memory~3833_combout\);

-- Location: FF_X57_Y43_N15
\DataPath|Ram|s_memory~2341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2341_q\);

-- Location: FF_X59_Y43_N31
\DataPath|Ram|s_memory~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1061_q\);

-- Location: LCCOMB_X57_Y43_N14
\DataPath|Ram|s_memory~3834\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3834_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~3833_combout\ & (\DataPath|Ram|s_memory~2341_q\)) # (!\DataPath|Ram|s_memory~3833_combout\ & ((\DataPath|Ram|s_memory~1061_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3833_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~3833_combout\,
	datac => \DataPath|Ram|s_memory~2341_q\,
	datad => \DataPath|Ram|s_memory~1061_q\,
	combout => \DataPath|Ram|s_memory~3834_combout\);

-- Location: LCCOMB_X57_Y47_N0
\DataPath|Ram|s_memory~1621feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1621feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1621feeder_combout\);

-- Location: FF_X57_Y47_N1
\DataPath|Ram|s_memory~1621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1621feeder_combout\,
	ena => \DataPath|Ram|s_memory~4323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1621_q\);

-- Location: FF_X65_Y43_N13
\DataPath|Ram|s_memory~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~341_q\);

-- Location: LCCOMB_X65_Y43_N12
\DataPath|Ram|s_memory~3835\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3835_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1621_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~341_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1621_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~341_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3835_combout\);

-- Location: FF_X66_Y43_N9
\DataPath|Ram|s_memory~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~981_q\);

-- Location: FF_X65_Y43_N27
\DataPath|Ram|s_memory~2261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2261_q\);

-- Location: LCCOMB_X65_Y43_N26
\DataPath|Ram|s_memory~3836\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3836_combout\ = (\DataPath|Ram|s_memory~3835_combout\ & (((\DataPath|Ram|s_memory~2261_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~3835_combout\ & (\DataPath|Ram|s_memory~981_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3835_combout\,
	datab => \DataPath|Ram|s_memory~981_q\,
	datac => \DataPath|Ram|s_memory~2261_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~3836_combout\);

-- Location: LCCOMB_X57_Y43_N8
\DataPath|Ram|s_memory~3837\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3837_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3834_combout\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3836_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3834_combout\,
	datac => \DataPath|Ram|s_memory~3836_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3837_combout\);

-- Location: LCCOMB_X56_Y42_N20
\DataPath|Ram|s_memory~3840\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3840_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3837_combout\ & ((\DataPath|Ram|s_memory~3839_combout\))) # (!\DataPath|Ram|s_memory~3837_combout\ & (\DataPath|Ram|s_memory~3832_combout\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3832_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~3839_combout\,
	datad => \DataPath|Ram|s_memory~3837_combout\,
	combout => \DataPath|Ram|s_memory~3840_combout\);

-- Location: LCCOMB_X56_Y42_N30
\DataPath|Ram|s_memory~3841\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3841_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~3830_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~3840_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~3830_combout\,
	datad => \DataPath|Ram|s_memory~3840_combout\,
	combout => \DataPath|Ram|s_memory~3841_combout\);

-- Location: LCCOMB_X61_Y44_N20
\DataPath|Ram|s_memory~3852\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3852_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3841_combout\ & ((\DataPath|Ram|s_memory~3851_combout\))) # (!\DataPath|Ram|s_memory~3841_combout\ & (\DataPath|Ram|s_memory~3820_combout\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3820_combout\,
	datab => \DataPath|Ram|s_memory~3851_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3841_combout\,
	combout => \DataPath|Ram|s_memory~3852_combout\);

-- Location: LCCOMB_X62_Y44_N26
\DataPath|Ram|s_memory~3895\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3895_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3852_combout\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3894_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3894_combout\,
	datab => \DataPath|Ram|s_memory~3852_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3895_combout\);

-- Location: FF_X59_Y41_N9
\DataPath|Ram|s_memory~2191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2191_q\);

-- Location: FF_X65_Y37_N21
\DataPath|Ram|s_memory~2231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2231_q\);

-- Location: FF_X63_Y36_N7
\DataPath|Ram|s_memory~2151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2151_q\);

-- Location: FF_X61_Y37_N21
\DataPath|Ram|s_memory~2111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2111_q\);

-- Location: LCCOMB_X61_Y37_N20
\DataPath|Ram|s_memory~3800\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3800_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2151_q\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2111_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2151_q\,
	datac => \DataPath|Ram|s_memory~2111_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3800_combout\);

-- Location: LCCOMB_X65_Y37_N20
\DataPath|Ram|s_memory~3801\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3801_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3800_combout\ & ((\DataPath|Ram|s_memory~2231_q\))) # (!\DataPath|Ram|s_memory~3800_combout\ & (\DataPath|Ram|s_memory~2191_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3800_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2191_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2231_q\,
	datad => \DataPath|Ram|s_memory~3800_combout\,
	combout => \DataPath|Ram|s_memory~3801_combout\);

-- Location: FF_X74_Y41_N23
\DataPath|Ram|s_memory~2131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2131_q\);

-- Location: LCCOMB_X73_Y40_N0
\DataPath|Ram|s_memory~2171feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2171feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~2171feeder_combout\);

-- Location: FF_X73_Y40_N1
\DataPath|Ram|s_memory~2171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2171feeder_combout\,
	ena => \DataPath|Ram|s_memory~4553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2171_q\);

-- Location: LCCOMB_X74_Y41_N22
\DataPath|Ram|s_memory~3807\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3807_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2171_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2131_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2131_q\,
	datad => \DataPath|Ram|s_memory~2171_q\,
	combout => \DataPath|Ram|s_memory~3807_combout\);

-- Location: FF_X74_Y44_N21
\DataPath|Ram|s_memory~2251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2251_q\);

-- Location: FF_X74_Y44_N11
\DataPath|Ram|s_memory~2211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2211_q\);

-- Location: LCCOMB_X74_Y44_N20
\DataPath|Ram|s_memory~3808\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3808_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3807_combout\ & (\DataPath|Ram|s_memory~2251_q\)) # (!\DataPath|Ram|s_memory~3807_combout\ & ((\DataPath|Ram|s_memory~2211_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3807_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3807_combout\,
	datac => \DataPath|Ram|s_memory~2251_q\,
	datad => \DataPath|Ram|s_memory~2211_q\,
	combout => \DataPath|Ram|s_memory~3808_combout\);

-- Location: FF_X56_Y40_N23
\DataPath|Ram|s_memory~2141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2141_q\);

-- Location: FF_X56_Y40_N21
\DataPath|Ram|s_memory~2221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2221_q\);

-- Location: FF_X60_Y41_N19
\DataPath|Ram|s_memory~2101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2101_q\);

-- Location: FF_X59_Y41_N19
\DataPath|Ram|s_memory~2181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2181_q\);

-- Location: LCCOMB_X60_Y41_N18
\DataPath|Ram|s_memory~3804\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3804_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2181_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2101_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2101_q\,
	datad => \DataPath|Ram|s_memory~2181_q\,
	combout => \DataPath|Ram|s_memory~3804_combout\);

-- Location: LCCOMB_X56_Y40_N20
\DataPath|Ram|s_memory~3805\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3805_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3804_combout\ & ((\DataPath|Ram|s_memory~2221_q\))) # (!\DataPath|Ram|s_memory~3804_combout\ & (\DataPath|Ram|s_memory~2141_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3804_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2141_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2221_q\,
	datad => \DataPath|Ram|s_memory~3804_combout\,
	combout => \DataPath|Ram|s_memory~3805_combout\);

-- Location: LCCOMB_X67_Y52_N22
\DataPath|Ram|s_memory~2201feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2201feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~2201feeder_combout\);

-- Location: FF_X67_Y52_N23
\DataPath|Ram|s_memory~2201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2201feeder_combout\,
	ena => \DataPath|Ram|s_memory~4519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2201_q\);

-- Location: FF_X65_Y52_N5
\DataPath|Ram|s_memory~2121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2121_q\);

-- Location: LCCOMB_X65_Y52_N4
\DataPath|Ram|s_memory~3802\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3802_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2201_q\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2121_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2201_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2121_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3802_combout\);

-- Location: FF_X66_Y52_N27
\DataPath|Ram|s_memory~2241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2241_q\);

-- Location: FF_X66_Y52_N13
\DataPath|Ram|s_memory~2161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2161_q\);

-- Location: LCCOMB_X66_Y52_N26
\DataPath|Ram|s_memory~3803\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3803_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3802_combout\ & (\DataPath|Ram|s_memory~2241_q\)) # (!\DataPath|Ram|s_memory~3802_combout\ & ((\DataPath|Ram|s_memory~2161_q\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3802_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3802_combout\,
	datac => \DataPath|Ram|s_memory~2241_q\,
	datad => \DataPath|Ram|s_memory~2161_q\,
	combout => \DataPath|Ram|s_memory~3803_combout\);

-- Location: LCCOMB_X74_Y44_N12
\DataPath|Ram|s_memory~3806\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3806_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3803_combout\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~3805_combout\,
	datac => \DataPath|Ram|s_memory~3803_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3806_combout\);

-- Location: LCCOMB_X74_Y44_N30
\DataPath|Ram|s_memory~3809\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3809_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3806_combout\ & ((\DataPath|Ram|s_memory~3808_combout\))) # (!\DataPath|Ram|s_memory~3806_combout\ & (\DataPath|Ram|s_memory~3801_combout\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3806_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3801_combout\,
	datab => \DataPath|Ram|s_memory~3808_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3806_combout\,
	combout => \DataPath|Ram|s_memory~3809_combout\);

-- Location: FF_X63_Y40_N25
\DataPath|Ram|s_memory~1551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1551_q\);

-- Location: FF_X62_Y37_N13
\DataPath|Ram|s_memory~1591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1591_q\);

-- Location: FF_X65_Y36_N19
\DataPath|Ram|s_memory~1511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1511_q\);

-- Location: FF_X61_Y37_N23
\DataPath|Ram|s_memory~1471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1471_q\);

-- Location: LCCOMB_X61_Y37_N22
\DataPath|Ram|s_memory~3771\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3771_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1511_q\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1471_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~1511_q\,
	datac => \DataPath|Ram|s_memory~1471_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3771_combout\);

-- Location: LCCOMB_X62_Y37_N12
\DataPath|Ram|s_memory~3772\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3772_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3771_combout\ & ((\DataPath|Ram|s_memory~1591_q\))) # (!\DataPath|Ram|s_memory~3771_combout\ & (\DataPath|Ram|s_memory~1551_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~1551_q\,
	datac => \DataPath|Ram|s_memory~1591_q\,
	datad => \DataPath|Ram|s_memory~3771_combout\,
	combout => \DataPath|Ram|s_memory~3772_combout\);

-- Location: FF_X56_Y41_N23
\DataPath|Ram|s_memory~1461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1461_q\);

-- Location: FF_X58_Y44_N13
\DataPath|Ram|s_memory~1541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1541_q\);

-- Location: LCCOMB_X56_Y41_N22
\DataPath|Ram|s_memory~3773\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3773_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1541_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1461_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1461_q\,
	datad => \DataPath|Ram|s_memory~1541_q\,
	combout => \DataPath|Ram|s_memory~3773_combout\);

-- Location: FF_X57_Y41_N11
\DataPath|Ram|s_memory~1581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1581_q\);

-- Location: LCCOMB_X57_Y39_N14
\DataPath|Ram|s_memory~1501feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1501feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1501feeder_combout\);

-- Location: FF_X57_Y39_N15
\DataPath|Ram|s_memory~1501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1501feeder_combout\,
	ena => \DataPath|Ram|s_memory~4299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1501_q\);

-- Location: LCCOMB_X57_Y41_N10
\DataPath|Ram|s_memory~3774\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3774_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3773_combout\ & (\DataPath|Ram|s_memory~1581_q\)) # (!\DataPath|Ram|s_memory~3773_combout\ & ((\DataPath|Ram|s_memory~1501_q\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3773_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3773_combout\,
	datac => \DataPath|Ram|s_memory~1581_q\,
	datad => \DataPath|Ram|s_memory~1501_q\,
	combout => \DataPath|Ram|s_memory~3774_combout\);

-- Location: LCCOMB_X57_Y41_N8
\DataPath|Ram|s_memory~3775\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3775_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3772_combout\)) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3774_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|Ram|s_memory~3772_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3774_combout\,
	combout => \DataPath|Ram|s_memory~3775_combout\);

-- Location: FF_X61_Y48_N7
\DataPath|Ram|s_memory~1481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1481_q\);

-- Location: LCCOMB_X62_Y48_N6
\DataPath|Ram|s_memory~1561feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1561feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~1561feeder_combout\);

-- Location: FF_X62_Y48_N7
\DataPath|Ram|s_memory~1561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1561feeder_combout\,
	ena => \DataPath|Ram|s_memory~4281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1561_q\);

-- Location: LCCOMB_X61_Y48_N6
\DataPath|Ram|s_memory~3769\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3769_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1561_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~1481_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1481_q\,
	datad => \DataPath|Ram|s_memory~1561_q\,
	combout => \DataPath|Ram|s_memory~3769_combout\);

-- Location: FF_X58_Y49_N21
\DataPath|Ram|s_memory~1521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1521_q\);

-- Location: FF_X61_Y49_N7
\DataPath|Ram|s_memory~1601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1601_q\);

-- Location: LCCOMB_X61_Y49_N6
\DataPath|Ram|s_memory~3770\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3770_combout\ = (\DataPath|Ram|s_memory~3769_combout\ & (((\DataPath|Ram|s_memory~1601_q\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~3769_combout\ & (\DataPath|Ram|s_memory~1521_q\ & 
-- ((\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3769_combout\,
	datab => \DataPath|Ram|s_memory~1521_q\,
	datac => \DataPath|Ram|s_memory~1601_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3770_combout\);

-- Location: FF_X66_Y42_N3
\DataPath|Ram|s_memory~1491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1491_q\);

-- Location: FF_X65_Y42_N9
\DataPath|Ram|s_memory~1531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1531_q\);

-- Location: LCCOMB_X66_Y42_N2
\DataPath|Ram|s_memory~3776\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3776_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1531_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1491_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1491_q\,
	datad => \DataPath|Ram|s_memory~1531_q\,
	combout => \DataPath|Ram|s_memory~3776_combout\);

-- Location: FF_X65_Y42_N11
\DataPath|Ram|s_memory~1611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1611_q\);

-- Location: FF_X66_Y42_N29
\DataPath|Ram|s_memory~1571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1571_q\);

-- Location: LCCOMB_X65_Y42_N10
\DataPath|Ram|s_memory~3777\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3777_combout\ = (\DataPath|Ram|s_memory~3776_combout\ & (((\DataPath|Ram|s_memory~1611_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~3776_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~1571_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3776_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1611_q\,
	datad => \DataPath|Ram|s_memory~1571_q\,
	combout => \DataPath|Ram|s_memory~3777_combout\);

-- Location: LCCOMB_X62_Y44_N18
\DataPath|Ram|s_memory~3778\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3778_combout\ = (\DataPath|Ram|s_memory~3775_combout\ & (((\DataPath|Ram|s_memory~3777_combout\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3775_combout\ & (\DataPath|Ram|s_memory~3770_combout\ & 
-- (\DataPath|s_ramAddress[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3775_combout\,
	datab => \DataPath|Ram|s_memory~3770_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3777_combout\,
	combout => \DataPath|Ram|s_memory~3778_combout\);

-- Location: FF_X60_Y44_N29
\DataPath|Ram|s_memory~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~201_q\);

-- Location: FF_X61_Y44_N5
\DataPath|Ram|s_memory~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~281_q\);

-- Location: LCCOMB_X60_Y44_N28
\DataPath|Ram|s_memory~3789\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3789_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~281_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~201_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~201_q\,
	datad => \DataPath|Ram|s_memory~281_q\,
	combout => \DataPath|Ram|s_memory~3789_combout\);

-- Location: FF_X59_Y48_N25
\DataPath|Ram|s_memory~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~321_q\);

-- Location: LCCOMB_X59_Y47_N0
\DataPath|Ram|s_memory~241feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~241feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~241feeder_combout\);

-- Location: FF_X59_Y47_N1
\DataPath|Ram|s_memory~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~241feeder_combout\,
	ena => \DataPath|Ram|s_memory~4450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~241_q\);

-- Location: LCCOMB_X59_Y48_N24
\DataPath|Ram|s_memory~3790\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3790_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3789_combout\ & (\DataPath|Ram|s_memory~321_q\)) # (!\DataPath|Ram|s_memory~3789_combout\ & ((\DataPath|Ram|s_memory~241_q\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3789_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~3789_combout\,
	datac => \DataPath|Ram|s_memory~321_q\,
	datad => \DataPath|Ram|s_memory~241_q\,
	combout => \DataPath|Ram|s_memory~3790_combout\);

-- Location: FF_X63_Y44_N17
\DataPath|Ram|s_memory~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~271_q\);

-- Location: FF_X62_Y37_N15
\DataPath|Ram|s_memory~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~311_q\);

-- Location: FF_X65_Y36_N29
\DataPath|Ram|s_memory~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~231_q\);

-- Location: FF_X60_Y37_N9
\DataPath|Ram|s_memory~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~191_q\);

-- Location: LCCOMB_X60_Y37_N8
\DataPath|Ram|s_memory~3791\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3791_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~231_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~191_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~231_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~191_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3791_combout\);

-- Location: LCCOMB_X62_Y37_N14
\DataPath|Ram|s_memory~3792\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3792_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3791_combout\ & ((\DataPath|Ram|s_memory~311_q\))) # (!\DataPath|Ram|s_memory~3791_combout\ & (\DataPath|Ram|s_memory~271_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~3791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~271_q\,
	datac => \DataPath|Ram|s_memory~311_q\,
	datad => \DataPath|Ram|s_memory~3791_combout\,
	combout => \DataPath|Ram|s_memory~3792_combout\);

-- Location: FF_X59_Y37_N29
\DataPath|Ram|s_memory~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~221_q\);

-- Location: FF_X59_Y37_N19
\DataPath|Ram|s_memory~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~301_q\);

-- Location: LCCOMB_X56_Y45_N14
\DataPath|Ram|s_memory~261feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~261feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~261feeder_combout\);

-- Location: FF_X56_Y45_N15
\DataPath|Ram|s_memory~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~261feeder_combout\,
	ena => \DataPath|Ram|s_memory~4455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~261_q\);

-- Location: FF_X60_Y37_N3
\DataPath|Ram|s_memory~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~181_q\);

-- Location: LCCOMB_X60_Y37_N2
\DataPath|Ram|s_memory~3793\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3793_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~261_q\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~181_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~261_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~181_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3793_combout\);

-- Location: LCCOMB_X59_Y37_N18
\DataPath|Ram|s_memory~3794\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3794_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3793_combout\ & ((\DataPath|Ram|s_memory~301_q\))) # (!\DataPath|Ram|s_memory~3793_combout\ & (\DataPath|Ram|s_memory~221_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~221_q\,
	datac => \DataPath|Ram|s_memory~301_q\,
	datad => \DataPath|Ram|s_memory~3793_combout\,
	combout => \DataPath|Ram|s_memory~3794_combout\);

-- Location: LCCOMB_X59_Y37_N12
\DataPath|Ram|s_memory~3795\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3795_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3792_combout\) # ((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (((!\DataPath|s_ramAddress[1]~2_combout\ & 
-- \DataPath|Ram|s_memory~3794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3792_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3794_combout\,
	combout => \DataPath|Ram|s_memory~3795_combout\);

-- Location: FF_X66_Y39_N5
\DataPath|Ram|s_memory~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~251_q\);

-- Location: FF_X68_Y41_N7
\DataPath|Ram|s_memory~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~211_q\);

-- Location: LCCOMB_X68_Y41_N6
\DataPath|Ram|s_memory~3796\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3796_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~251_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~211_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~251_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~211_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3796_combout\);

-- Location: FF_X72_Y41_N27
\DataPath|Ram|s_memory~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~331_q\);

-- Location: FF_X72_Y41_N17
\DataPath|Ram|s_memory~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~291_q\);

-- Location: LCCOMB_X72_Y41_N26
\DataPath|Ram|s_memory~3797\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3797_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3796_combout\ & (\DataPath|Ram|s_memory~331_q\)) # (!\DataPath|Ram|s_memory~3796_combout\ & ((\DataPath|Ram|s_memory~291_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~3796_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~3796_combout\,
	datac => \DataPath|Ram|s_memory~331_q\,
	datad => \DataPath|Ram|s_memory~291_q\,
	combout => \DataPath|Ram|s_memory~3797_combout\);

-- Location: LCCOMB_X65_Y45_N18
\DataPath|Ram|s_memory~3798\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3798_combout\ = (\DataPath|Ram|s_memory~3795_combout\ & (((\DataPath|Ram|s_memory~3797_combout\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3795_combout\ & (\DataPath|Ram|s_memory~3790_combout\ & 
-- (\DataPath|s_ramAddress[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3790_combout\,
	datab => \DataPath|Ram|s_memory~3795_combout\,
	datac => \DataPath|s_ramAddress[1]~2_combout\,
	datad => \DataPath|Ram|s_memory~3797_combout\,
	combout => \DataPath|Ram|s_memory~3798_combout\);

-- Location: FF_X63_Y43_N11
\DataPath|Ram|s_memory~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~821_q\);

-- Location: LCCOMB_X63_Y46_N22
\DataPath|Ram|s_memory~901feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~901feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~901feeder_combout\);

-- Location: FF_X63_Y46_N23
\DataPath|Ram|s_memory~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~901feeder_combout\,
	ena => \DataPath|Ram|s_memory~4371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~901_q\);

-- Location: LCCOMB_X63_Y43_N10
\DataPath|Ram|s_memory~3783\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3783_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~901_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~821_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~821_q\,
	datad => \DataPath|Ram|s_memory~901_q\,
	combout => \DataPath|Ram|s_memory~3783_combout\);

-- Location: FF_X56_Y43_N5
\DataPath|Ram|s_memory~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~941_q\);

-- Location: FF_X56_Y43_N19
\DataPath|Ram|s_memory~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~861_q\);

-- Location: LCCOMB_X56_Y43_N4
\DataPath|Ram|s_memory~3784\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3784_combout\ = (\DataPath|Ram|s_memory~3783_combout\ & (((\DataPath|Ram|s_memory~941_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~3783_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~861_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3783_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~941_q\,
	datad => \DataPath|Ram|s_memory~861_q\,
	combout => \DataPath|Ram|s_memory~3784_combout\);

-- Location: LCCOMB_X62_Y51_N18
\DataPath|Ram|s_memory~881feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~881feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~881feeder_combout\);

-- Location: FF_X62_Y51_N19
\DataPath|Ram|s_memory~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~881feeder_combout\,
	ena => \DataPath|Ram|s_memory~4388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~881_q\);

-- Location: FF_X68_Y49_N25
\DataPath|Ram|s_memory~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~961_q\);

-- Location: FF_X65_Y49_N25
\DataPath|Ram|s_memory~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~841_q\);

-- Location: FF_X69_Y48_N17
\DataPath|Ram|s_memory~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~921_q\);

-- Location: LCCOMB_X65_Y49_N24
\DataPath|Ram|s_memory~3781\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3781_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~921_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~841_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~841_q\,
	datad => \DataPath|Ram|s_memory~921_q\,
	combout => \DataPath|Ram|s_memory~3781_combout\);

-- Location: LCCOMB_X68_Y49_N24
\DataPath|Ram|s_memory~3782\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3782_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3781_combout\ & ((\DataPath|Ram|s_memory~961_q\))) # (!\DataPath|Ram|s_memory~3781_combout\ & (\DataPath|Ram|s_memory~881_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~881_q\,
	datac => \DataPath|Ram|s_memory~961_q\,
	datad => \DataPath|Ram|s_memory~3781_combout\,
	combout => \DataPath|Ram|s_memory~3782_combout\);

-- Location: LCCOMB_X68_Y49_N10
\DataPath|Ram|s_memory~3785\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3785_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\) # (\DataPath|Ram|s_memory~3782_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~3784_combout\ & 
-- (!\DataPath|s_ramAddress[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3784_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3782_combout\,
	combout => \DataPath|Ram|s_memory~3785_combout\);

-- Location: FF_X63_Y44_N15
\DataPath|Ram|s_memory~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~911_q\);

-- Location: FF_X62_Y41_N19
\DataPath|Ram|s_memory~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~831_q\);

-- Location: FF_X63_Y36_N13
\DataPath|Ram|s_memory~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~871_q\);

-- Location: LCCOMB_X62_Y41_N18
\DataPath|Ram|s_memory~3779\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3779_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~871_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~831_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~831_q\,
	datad => \DataPath|Ram|s_memory~871_q\,
	combout => \DataPath|Ram|s_memory~3779_combout\);

-- Location: FF_X63_Y37_N9
\DataPath|Ram|s_memory~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~951_q\);

-- Location: LCCOMB_X63_Y37_N8
\DataPath|Ram|s_memory~3780\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3780_combout\ = (\DataPath|Ram|s_memory~3779_combout\ & (((\DataPath|Ram|s_memory~951_q\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~3779_combout\ & (\DataPath|Ram|s_memory~911_q\ & 
-- ((\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~911_q\,
	datab => \DataPath|Ram|s_memory~3779_combout\,
	datac => \DataPath|Ram|s_memory~951_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3780_combout\);

-- Location: LCCOMB_X74_Y39_N18
\DataPath|Ram|s_memory~891feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~891feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~891feeder_combout\);

-- Location: FF_X74_Y39_N19
\DataPath|Ram|s_memory~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~891feeder_combout\,
	ena => \DataPath|Ram|s_memory~4395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~891_q\);

-- Location: FF_X75_Y43_N7
\DataPath|Ram|s_memory~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~851_q\);

-- Location: LCCOMB_X75_Y43_N6
\DataPath|Ram|s_memory~3786\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3786_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~891_q\)) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~851_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~891_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~851_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~3786_combout\);

-- Location: LCCOMB_X70_Y44_N20
\DataPath|Ram|s_memory~931feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~931feeder_combout\ = \DataPath|Counter_1|s_counterValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(2),
	combout => \DataPath|Ram|s_memory~931feeder_combout\);

-- Location: FF_X70_Y44_N21
\DataPath|Ram|s_memory~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~931feeder_combout\,
	ena => \DataPath|Ram|s_memory~4372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~931_q\);

-- Location: FF_X75_Y44_N1
\DataPath|Ram|s_memory~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(2),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~971_q\);

-- Location: LCCOMB_X75_Y44_N0
\DataPath|Ram|s_memory~3787\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3787_combout\ = (\DataPath|Ram|s_memory~3786_combout\ & (((\DataPath|Ram|s_memory~971_q\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~3786_combout\ & (\DataPath|Ram|s_memory~931_q\ & 
-- ((\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3786_combout\,
	datab => \DataPath|Ram|s_memory~931_q\,
	datac => \DataPath|Ram|s_memory~971_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~3787_combout\);

-- Location: LCCOMB_X68_Y49_N16
\DataPath|Ram|s_memory~3788\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3788_combout\ = (\DataPath|Ram|s_memory~3785_combout\ & (((\DataPath|Ram|s_memory~3787_combout\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~3785_combout\ & (\DataPath|Ram|s_memory~3780_combout\ & 
-- (\DataPath|s_ramAddress[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3785_combout\,
	datab => \DataPath|Ram|s_memory~3780_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3787_combout\,
	combout => \DataPath|Ram|s_memory~3788_combout\);

-- Location: LCCOMB_X67_Y48_N30
\DataPath|Ram|s_memory~3799\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3799_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\) # (\DataPath|Ram|s_memory~3788_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~3798_combout\ & 
-- (!\DataPath|s_ramAddress[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3798_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3788_combout\,
	combout => \DataPath|Ram|s_memory~3799_combout\);

-- Location: LCCOMB_X62_Y44_N0
\DataPath|Ram|s_memory~3810\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3810_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~3799_combout\ & (\DataPath|Ram|s_memory~3809_combout\)) # (!\DataPath|Ram|s_memory~3799_combout\ & ((\DataPath|Ram|s_memory~3778_combout\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~3799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3809_combout\,
	datab => \DataPath|Ram|s_memory~3778_combout\,
	datac => \DataPath|s_ramAddress[7]~6_combout\,
	datad => \DataPath|Ram|s_memory~3799_combout\,
	combout => \DataPath|Ram|s_memory~3810_combout\);

-- Location: LCCOMB_X62_Y44_N12
\DataPath|Ram|s_memory~3938\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3938_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3895_combout\ & (\DataPath|Ram|s_memory~3937_combout\)) # (!\DataPath|Ram|s_memory~3895_combout\ & ((\DataPath|Ram|s_memory~3810_combout\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3895_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3937_combout\,
	datac => \DataPath|Ram|s_memory~3895_combout\,
	datad => \DataPath|Ram|s_memory~3810_combout\,
	combout => \DataPath|Ram|s_memory~3938_combout\);

-- Location: LCCOMB_X79_Y32_N2
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~22_combout\ = (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\ControlPath|pState.Visor~q\ & (\DataPath|Ram|s_memory~3938_combout\)) # 
-- (!\ControlPath|pState.Visor~q\ & ((\SW[2]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3938_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \SW[2]~input_o\,
	datad => \ControlPath|pState.Visor~q\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~22_combout\);

-- Location: LCCOMB_X79_Y32_N24
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~21_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\ControlPath|pState.Visor~q\ & (\DataPath|Ram|s_memory~3938_combout\)) # 
-- (!\ControlPath|pState.Visor~q\ & ((\SW[2]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3938_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \SW[2]~input_o\,
	datad => \ControlPath|pState.Visor~q\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~21_combout\);

-- Location: LCCOMB_X80_Y32_N14
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~22_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~22_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~21_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X84_Y36_N18
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~83_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~3938_combout\))) # 
-- (!\ControlPath|pState.Visor~q\ & (\SW[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \ControlPath|pState.Visor~q\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Ram|s_memory~3938_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~83_combout\);

-- Location: LCCOMB_X84_Y36_N14
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~120_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~83_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~83_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~120_combout\);

-- Location: LCCOMB_X84_Y36_N28
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~84_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~84_combout\);

-- Location: LCCOMB_X84_Y36_N12
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~83_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~84_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~83_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[70]~84_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X85_Y36_N20
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~85_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~85_combout\);

-- Location: LCCOMB_X85_Y38_N6
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~120_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~85_combout\)))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~120_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~120_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~85_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X85_Y38_N8
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~119_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~82_combout\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ 
-- & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~119_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~82_combout\)))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~119_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~82_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~119_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~82_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X85_Y38_N10
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & 
-- ((((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~118_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~81_combout\))))) # 
-- (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~118_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~81_combout\) # 
-- (GND))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~118_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~81_combout\) 
-- # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~118_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~81_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X85_Y38_N12
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~117_combout\ & 
-- (((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~117_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~80_combout\ 
-- & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~80_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) 
-- # (GND)))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~117_combout\ & !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~80_combout\)) 
-- # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~117_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~80_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X85_Y38_N14
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~79_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~116_combout\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ 
-- & ((((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~79_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~116_combout\)))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~79_combout\) 
-- # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~79_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~116_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X85_Y38_N16
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~78_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~115_combout\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ 
-- & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~78_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~115_combout\)))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~78_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~115_combout\ 
-- & !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~78_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~115_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X85_Y38_N18
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & 
-- ((((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~114_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~77_combout\))))) # 
-- (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~114_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~77_combout\) # 
-- (GND))))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~114_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~77_combout\) 
-- # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~114_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~77_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X85_Y38_N20
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~76_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~113_combout\)))) # (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ 
-- & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~76_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~113_combout\)))
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~76_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~113_combout\ 
-- & !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~76_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~113_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X85_Y38_N22
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X89_Y38_N0
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~86_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~86_combout\);

-- Location: LCCOMB_X84_Y36_N4
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~113_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[88]~113_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\);

-- Location: LCCOMB_X89_Y38_N6
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~87_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~87_combout\);

-- Location: LCCOMB_X85_Y38_N30
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~114_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[87]~114_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\);

-- Location: LCCOMB_X84_Y36_N30
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~115_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[86]~115_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123_combout\);

-- Location: LCCOMB_X89_Y38_N16
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~88_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~88_combout\);

-- Location: LCCOMB_X89_Y38_N24
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~88_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~88_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X89_Y38_N26
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~87_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ 
-- & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~87_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~87_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~87_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X89_Y38_N28
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~86_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ 
-- & ((((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~86_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\)))))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~86_combout\) 
-- # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~86_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X89_Y38_N30
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X89_Y38_N4
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~121_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~121_combout\);

-- Location: LCCOMB_X88_Y38_N0
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~78_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~78_combout\);

-- Location: LCCOMB_X89_Y38_N2
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~79_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~79_combout\);

-- Location: LCCOMB_X89_Y38_N14
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~122_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~122_combout\);

-- Location: LCCOMB_X89_Y38_N20
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~123_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~123_combout\);

-- Location: LCCOMB_X88_Y38_N16
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~80_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~80_combout\);

-- Location: LCCOMB_X84_Y36_N20
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~124_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~116_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[85]~116_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~124_combout\);

-- Location: LCCOMB_X88_Y38_N2
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~89_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~89_combout\);

-- Location: LCCOMB_X88_Y38_N20
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~124_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~124_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~89_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X88_Y38_N24
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~81_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~81_combout\);

-- Location: LCCOMB_X88_Y38_N18
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~124_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~124_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~124_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~124_combout\);

-- Location: LCCOMB_X88_Y38_N6
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~81_combout\) # 
-- (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~124_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~81_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~81_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~124_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X88_Y38_N8
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~123_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~80_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~123_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~80_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~123_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~80_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~123_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~80_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X88_Y38_N10
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~79_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~122_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ 
-- & ((((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~79_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~122_combout\)))))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~79_combout\) 
-- # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~79_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~122_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X88_Y38_N12
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~121_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~78_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~121_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~78_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~121_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~78_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~121_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~78_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X88_Y38_N14
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X88_Y38_N4
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~125_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~121_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[33]~121_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~125_combout\);

-- Location: LCCOMB_X87_Y38_N0
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~82_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~82_combout\);

-- Location: LCCOMB_X88_Y38_N30
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~126_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~122_combout\) # ((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[32]~122_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~126_combout\);

-- Location: LCCOMB_X87_Y38_N2
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~83_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~83_combout\);

-- Location: LCCOMB_X87_Y38_N8
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~84_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~84_combout\);

-- Location: LCCOMB_X88_Y38_N28
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~127_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~123_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[31]~123_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~127_combout\);

-- Location: LCCOMB_X87_Y38_N6
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~85_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~85_combout\);

-- Location: LCCOMB_X88_Y38_N22
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~128_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~124_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[30]~124_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~128_combout\);

-- Location: LCCOMB_X85_Y38_N28
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~125_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~117_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[84]~117_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~125_combout\);

-- Location: LCCOMB_X91_Y38_N24
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~90_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~90_combout\);

-- Location: LCCOMB_X91_Y38_N28
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~125_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~125_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~90_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X87_Y38_N12
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~86_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~86_combout\);

-- Location: LCCOMB_X89_Y38_N10
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~129_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~125_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~125_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~129_combout\);

-- Location: LCCOMB_X87_Y38_N14
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~86_combout\) # 
-- (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~129_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~86_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~86_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~129_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X87_Y38_N16
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~85_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~128_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~85_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~128_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~85_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~128_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~85_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~128_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X87_Y38_N18
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~84_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~127_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ 
-- & ((((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~84_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~127_combout\)))))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~84_combout\) 
-- # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~84_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~127_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X87_Y38_N20
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~126_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~83_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~126_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~83_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~126_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~83_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~126_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~83_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X87_Y38_N22
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & 
-- ((((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~125_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~82_combout\))))) # 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~125_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~82_combout\) # 
-- (GND))))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~125_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~82_combout\) 
-- # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~125_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~82_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X87_Y38_N24
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X87_Y38_N30
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~130_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~125_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[44]~125_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~130_combout\);

-- Location: LCCOMB_X86_Y38_N0
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~87_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~87_combout\);

-- Location: LCCOMB_X87_Y38_N4
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~131_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~126_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[43]~126_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~131_combout\);

-- Location: LCCOMB_X86_Y38_N2
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~88_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~88_combout\);

-- Location: LCCOMB_X87_Y38_N26
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~132_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~127_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[42]~127_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~132_combout\);

-- Location: LCCOMB_X86_Y38_N4
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~89_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~89_combout\);

-- Location: LCCOMB_X86_Y38_N10
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~90_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~90_combout\);

-- Location: LCCOMB_X87_Y38_N28
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~133_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~128_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[41]~128_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~133_combout\);

-- Location: LCCOMB_X89_Y38_N12
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~134_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~129_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[40]~129_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~134_combout\);

-- Location: LCCOMB_X86_Y38_N8
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~91_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~91_combout\);

-- Location: LCCOMB_X85_Y38_N26
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~126_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~118_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[83]~118_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~126_combout\);

-- Location: LCCOMB_X91_Y38_N2
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~91_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~91_combout\);

-- Location: LCCOMB_X91_Y38_N22
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~126_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~91_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~126_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~91_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X87_Y37_N0
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~92_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~92_combout\);

-- Location: LCCOMB_X91_Y38_N6
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~135_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~126_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~126_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~135_combout\);

-- Location: LCCOMB_X86_Y38_N18
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~92_combout\) # 
-- (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~135_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~92_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~135_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~92_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~135_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X86_Y38_N20
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~134_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~91_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~134_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~91_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~134_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~91_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~134_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~91_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X86_Y38_N22
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~90_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~133_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ 
-- & ((((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~90_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~133_combout\)))))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~90_combout\) 
-- # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~90_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~133_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X86_Y38_N24
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~132_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~89_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~132_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~89_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~132_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~89_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~132_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~89_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X86_Y38_N26
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & 
-- ((((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~131_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~88_combout\))))) # 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~131_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~88_combout\) # 
-- (GND))))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~131_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~88_combout\) 
-- # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~131_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~88_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X86_Y38_N28
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~130_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~87_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~130_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~87_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~130_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~87_combout\ 
-- & !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~130_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~87_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X86_Y38_N30
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X86_Y38_N14
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~136_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~130_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[55]~130_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~136_combout\);

-- Location: LCCOMB_X87_Y37_N18
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~93_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~93_combout\);

-- Location: LCCOMB_X87_Y38_N10
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~137_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~131_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[54]~131_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~137_combout\);

-- Location: LCCOMB_X87_Y37_N28
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~94_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~94_combout\);

-- Location: LCCOMB_X86_Y37_N24
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~95_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~95_combout\);

-- Location: LCCOMB_X86_Y38_N16
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~138_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~132_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[53]~132_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~138_combout\);

-- Location: LCCOMB_X86_Y38_N6
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~139_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~133_combout\) # ((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[52]~133_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~139_combout\);

-- Location: LCCOMB_X86_Y37_N2
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~96_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~96_combout\);

-- Location: LCCOMB_X86_Y38_N12
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~140_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~134_combout\) # ((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[51]~134_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~140_combout\);

-- Location: LCCOMB_X86_Y37_N0
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\);

-- Location: LCCOMB_X87_Y37_N2
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~141_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~135_combout\) # ((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[50]~135_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~141_combout\);

-- Location: LCCOMB_X87_Y37_N10
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~98_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~98_combout\);

-- Location: LCCOMB_X85_Y36_N22
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~92_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~92_combout\);

-- Location: LCCOMB_X85_Y36_N28
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~127_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~119_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[82]~119_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~127_combout\);

-- Location: LCCOMB_X85_Y36_N12
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~92_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~92_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~127_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X85_Y36_N0
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~99_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~99_combout\);

-- Location: LCCOMB_X85_Y36_N26
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~142_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~127_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~127_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~142_combout\);

-- Location: LCCOMB_X86_Y37_N4
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~99_combout\) # 
-- (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~142_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~99_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~99_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~142_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X86_Y37_N6
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~141_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~98_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~141_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~98_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~141_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~98_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~141_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~98_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X86_Y37_N8
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~140_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ 
-- & ((((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~140_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\)))))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~140_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~140_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X86_Y37_N10
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~139_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~96_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~139_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~96_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~139_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~96_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~139_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~96_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X86_Y37_N12
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & 
-- ((((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~95_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~138_combout\))))) # 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~95_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~138_combout\) # 
-- (GND))))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~95_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~138_combout\) 
-- # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~95_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~138_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X86_Y37_N14
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~137_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~94_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~137_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~94_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~137_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~94_combout\ 
-- & !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~137_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~94_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X86_Y37_N16
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & 
-- ((((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~136_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~93_combout\))))) # 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~136_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~93_combout\) # 
-- (GND))))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~136_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~93_combout\) 
-- # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~136_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~93_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X86_Y37_N18
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X87_Y37_N12
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~143_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~136_combout\) # ((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[66]~136_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~143_combout\);

-- Location: LCCOMB_X87_Y37_N16
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\);

-- Location: LCCOMB_X87_Y37_N30
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~144_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~137_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[65]~137_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~144_combout\);

-- Location: LCCOMB_X87_Y37_N6
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\);

-- Location: LCCOMB_X85_Y36_N16
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~145_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~138_combout\) # ((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[64]~138_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~145_combout\);

-- Location: LCCOMB_X85_Y36_N30
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\);

-- Location: LCCOMB_X86_Y37_N28
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~146_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~139_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[63]~139_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~146_combout\);

-- Location: LCCOMB_X86_Y37_N30
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\);

-- Location: LCCOMB_X86_Y37_N22
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~140_combout\) # ((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[62]~140_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout\);

-- Location: LCCOMB_X85_Y36_N4
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\);

-- Location: LCCOMB_X87_Y37_N24
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~141_combout\) # ((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[61]~141_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout\);

-- Location: LCCOMB_X87_Y37_N8
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\);

-- Location: LCCOMB_X85_Y36_N14
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~106_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~106_combout\);

-- Location: LCCOMB_X85_Y36_N6
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~149_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~142_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[60]~142_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~149_combout\);

-- Location: LCCOMB_X84_Y36_N6
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~128_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~120_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[81]~120_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~128_combout\);

-- Location: LCCOMB_X89_Y36_N4
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~150_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~128_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~128_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~150_combout\);

-- Location: LCCOMB_X89_Y36_N28
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~93_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~93_combout\);

-- Location: LCCOMB_X89_Y36_N24
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~128_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~93_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~128_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~93_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X89_Y36_N2
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~107_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~107_combout\);

-- Location: LCCOMB_X86_Y36_N14
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~150_combout\) # 
-- (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~107_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~150_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~150_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~107_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X86_Y36_N16
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~106_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~149_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~106_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~149_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~106_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~149_combout\ 
-- & !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~106_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~149_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X86_Y36_N18
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ 
-- & ((((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\)))))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X86_Y36_N20
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\ 
-- & !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X86_Y36_N22
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & 
-- ((((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~146_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\))))) # 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~146_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\) # 
-- (GND))))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~146_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\) 
-- # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~146_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X86_Y36_N24
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~145_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~145_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~145_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\ 
-- & !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~145_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X86_Y36_N26
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & 
-- ((((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~144_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\))))) # 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~144_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\) # 
-- (GND))))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~144_combout\) # 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~144_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X86_Y36_N28
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~143_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\)))) # 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~143_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~143_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\ 
-- & !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~143_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X86_Y36_N30
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X87_Y37_N26
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[88]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[88]~153_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~143_combout\) # ((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[77]~143_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[88]~153_combout\);

-- Location: LCCOMB_X86_Y36_N6
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[88]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[88]~110_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[88]~110_combout\);

-- Location: LCCOMB_X86_Y36_N8
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[87]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[87]~111_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[87]~111_combout\);

-- Location: LCCOMB_X87_Y37_N20
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[87]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~144_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[76]~144_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout\);

-- Location: LCCOMB_X86_Y36_N10
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[86]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[86]~112_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[86]~112_combout\);

-- Location: LCCOMB_X85_Y36_N8
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[86]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[86]~155_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~145_combout\) # ((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[75]~145_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[86]~155_combout\);

-- Location: LCCOMB_X86_Y36_N0
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[85]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[85]~113_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[85]~113_combout\);

-- Location: LCCOMB_X86_Y37_N20
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[85]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[85]~156_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~146_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[74]~146_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[85]~156_combout\);

-- Location: LCCOMB_X86_Y36_N2
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[84]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[84]~114_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[84]~114_combout\);

-- Location: LCCOMB_X86_Y37_N26
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[84]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[84]~157_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[84]~157_combout\);

-- Location: LCCOMB_X87_Y37_N22
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[83]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[83]~158_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout\) # ((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[83]~158_combout\);

-- Location: LCCOMB_X86_Y36_N4
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[83]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[83]~115_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[83]~115_combout\);

-- Location: LCCOMB_X87_Y36_N30
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~116_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~116_combout\);

-- Location: LCCOMB_X85_Y36_N18
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~159_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~149_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[71]~149_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~159_combout\);

-- Location: LCCOMB_X86_Y36_N12
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~108_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~108_combout\);

-- Location: LCCOMB_X88_Y36_N18
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~151_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~150_combout\) # ((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[70]~150_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~151_combout\);

-- Location: LCCOMB_X60_Y40_N10
\DataPath|Ram|s_memory~460feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~460feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~460feeder_combout\);

-- Location: FF_X60_Y40_N11
\DataPath|Ram|s_memory~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~460feeder_combout\,
	ena => \DataPath|Ram|s_memory~4446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~460_q\);

-- Location: FF_X54_Y42_N9
\DataPath|Ram|s_memory~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~140_q\);

-- Location: LCCOMB_X54_Y42_N8
\DataPath|Ram|s_memory~4050\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4050_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~460_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~140_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~460_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~140_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4050_combout\);

-- Location: FF_X54_Y40_N1
\DataPath|Ram|s_memory~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~620_q\);

-- Location: FF_X54_Y40_N19
\DataPath|Ram|s_memory~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~300_q\);

-- Location: LCCOMB_X54_Y40_N0
\DataPath|Ram|s_memory~4051\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4051_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4050_combout\ & (\DataPath|Ram|s_memory~620_q\)) # (!\DataPath|Ram|s_memory~4050_combout\ & ((\DataPath|Ram|s_memory~300_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~4050_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~4050_combout\,
	datac => \DataPath|Ram|s_memory~620_q\,
	datad => \DataPath|Ram|s_memory~300_q\,
	combout => \DataPath|Ram|s_memory~4051_combout\);

-- Location: LCCOMB_X65_Y41_N4
\DataPath|Ram|s_memory~580feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~580feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~580feeder_combout\);

-- Location: FF_X65_Y41_N5
\DataPath|Ram|s_memory~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~580feeder_combout\,
	ena => \DataPath|Ram|s_memory~4489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~580_q\);

-- Location: LCCOMB_X58_Y45_N28
\DataPath|Ram|s_memory~420feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~420feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~420feeder_combout\);

-- Location: FF_X58_Y45_N29
\DataPath|Ram|s_memory~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~420feeder_combout\,
	ena => \DataPath|Ram|s_memory~4434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~420_q\);

-- Location: FF_X56_Y45_N13
\DataPath|Ram|s_memory~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~100_q\);

-- Location: LCCOMB_X56_Y45_N10
\DataPath|Ram|s_memory~260feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~260feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~260feeder_combout\);

-- Location: FF_X56_Y45_N11
\DataPath|Ram|s_memory~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~260feeder_combout\,
	ena => \DataPath|Ram|s_memory~4455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~260_q\);

-- Location: LCCOMB_X56_Y45_N12
\DataPath|Ram|s_memory~4043\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4043_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~260_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~100_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~100_q\,
	datad => \DataPath|Ram|s_memory~260_q\,
	combout => \DataPath|Ram|s_memory~4043_combout\);

-- Location: LCCOMB_X57_Y41_N24
\DataPath|Ram|s_memory~4044\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4044_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4043_combout\ & (\DataPath|Ram|s_memory~580_q\)) # (!\DataPath|Ram|s_memory~4043_combout\ & ((\DataPath|Ram|s_memory~420_q\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~4043_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~580_q\,
	datab => \DataPath|Ram|s_memory~420_q\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~4043_combout\,
	combout => \DataPath|Ram|s_memory~4044_combout\);

-- Location: FF_X60_Y42_N3
\DataPath|Ram|s_memory~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~180_q\);

-- Location: FF_X62_Y42_N17
\DataPath|Ram|s_memory~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~20_q\);

-- Location: LCCOMB_X62_Y42_N16
\DataPath|Ram|s_memory~4047\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4047_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~180_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~20_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~180_q\,
	datac => \DataPath|Ram|s_memory~20_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4047_combout\);

-- Location: FF_X66_Y41_N23
\DataPath|Ram|s_memory~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~500_q\);

-- Location: LCCOMB_X65_Y43_N28
\DataPath|Ram|s_memory~340feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~340feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~340feeder_combout\);

-- Location: FF_X65_Y43_N29
\DataPath|Ram|s_memory~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~340feeder_combout\,
	ena => \DataPath|Ram|s_memory~4442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~340_q\);

-- Location: LCCOMB_X66_Y41_N22
\DataPath|Ram|s_memory~4048\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4048_combout\ = (\DataPath|Ram|s_memory~4047_combout\ & (((\DataPath|Ram|s_memory~500_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~4047_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~340_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4047_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~500_q\,
	datad => \DataPath|Ram|s_memory~340_q\,
	combout => \DataPath|Ram|s_memory~4048_combout\);

-- Location: FF_X58_Y39_N25
\DataPath|Ram|s_memory~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~220_q\);

-- Location: FF_X58_Y39_N31
\DataPath|Ram|s_memory~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~540_q\);

-- Location: FF_X57_Y42_N7
\DataPath|Ram|s_memory~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~60_q\);

-- Location: FF_X57_Y42_N13
\DataPath|Ram|s_memory~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~380_q\);

-- Location: LCCOMB_X57_Y42_N6
\DataPath|Ram|s_memory~4045\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4045_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~380_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~60_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~60_q\,
	datad => \DataPath|Ram|s_memory~380_q\,
	combout => \DataPath|Ram|s_memory~4045_combout\);

-- Location: LCCOMB_X58_Y39_N30
\DataPath|Ram|s_memory~4046\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4046_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4045_combout\ & ((\DataPath|Ram|s_memory~540_q\))) # (!\DataPath|Ram|s_memory~4045_combout\ & (\DataPath|Ram|s_memory~220_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4045_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~220_q\,
	datac => \DataPath|Ram|s_memory~540_q\,
	datad => \DataPath|Ram|s_memory~4045_combout\,
	combout => \DataPath|Ram|s_memory~4046_combout\);

-- Location: LCCOMB_X58_Y41_N8
\DataPath|Ram|s_memory~4049\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4049_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~4046_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~4048_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~4048_combout\,
	datad => \DataPath|Ram|s_memory~4046_combout\,
	combout => \DataPath|Ram|s_memory~4049_combout\);

-- Location: LCCOMB_X58_Y41_N14
\DataPath|Ram|s_memory~4052\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4052_combout\ = (\DataPath|Ram|s_memory~4049_combout\ & ((\DataPath|Ram|s_memory~4051_combout\) # ((!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~4049_combout\ & (((\DataPath|Ram|s_memory~4044_combout\ & 
-- \DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4051_combout\,
	datab => \DataPath|Ram|s_memory~4044_combout\,
	datac => \DataPath|Ram|s_memory~4049_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4052_combout\);

-- Location: FF_X61_Y43_N23
\DataPath|Ram|s_memory~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~360_q\);

-- Location: FF_X61_Y46_N1
\DataPath|Ram|s_memory~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~520_q\);

-- Location: FF_X60_Y44_N13
\DataPath|Ram|s_memory~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~200_q\);

-- Location: FF_X59_Y46_N15
\DataPath|Ram|s_memory~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~40_q\);

-- Location: LCCOMB_X59_Y46_N14
\DataPath|Ram|s_memory~4037\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4037_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~200_q\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~40_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~200_q\,
	datac => \DataPath|Ram|s_memory~40_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~4037_combout\);

-- Location: LCCOMB_X61_Y46_N0
\DataPath|Ram|s_memory~4038\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4038_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4037_combout\ & ((\DataPath|Ram|s_memory~520_q\))) # (!\DataPath|Ram|s_memory~4037_combout\ & (\DataPath|Ram|s_memory~360_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~4037_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~360_q\,
	datac => \DataPath|Ram|s_memory~520_q\,
	datad => \DataPath|Ram|s_memory~4037_combout\,
	combout => \DataPath|Ram|s_memory~4038_combout\);

-- Location: FF_X59_Y47_N5
\DataPath|Ram|s_memory~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~240_q\);

-- Location: FF_X59_Y47_N19
\DataPath|Ram|s_memory~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~560_q\);

-- Location: FF_X59_Y45_N7
\DataPath|Ram|s_memory~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~80_q\);

-- Location: FF_X60_Y44_N31
\DataPath|Ram|s_memory~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~400_q\);

-- Location: LCCOMB_X59_Y45_N6
\DataPath|Ram|s_memory~4035\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4035_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~400_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~80_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~80_q\,
	datad => \DataPath|Ram|s_memory~400_q\,
	combout => \DataPath|Ram|s_memory~4035_combout\);

-- Location: LCCOMB_X59_Y47_N18
\DataPath|Ram|s_memory~4036\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4036_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4035_combout\ & ((\DataPath|Ram|s_memory~560_q\))) # (!\DataPath|Ram|s_memory~4035_combout\ & (\DataPath|Ram|s_memory~240_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~240_q\,
	datac => \DataPath|Ram|s_memory~560_q\,
	datad => \DataPath|Ram|s_memory~4035_combout\,
	combout => \DataPath|Ram|s_memory~4036_combout\);

-- Location: LCCOMB_X60_Y48_N18
\DataPath|Ram|s_memory~4039\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4039_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\) # (\DataPath|Ram|s_memory~4036_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~4038_combout\ & 
-- (!\DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~4038_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~4036_combout\,
	combout => \DataPath|Ram|s_memory~4039_combout\);

-- Location: LCCOMB_X63_Y47_N26
\DataPath|Ram|s_memory~440feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~440feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~440feeder_combout\);

-- Location: FF_X63_Y47_N27
\DataPath|Ram|s_memory~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~440feeder_combout\,
	ena => \DataPath|Ram|s_memory~4432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~440_q\);

-- Location: FF_X61_Y46_N11
\DataPath|Ram|s_memory~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~600_q\);

-- Location: FF_X58_Y46_N3
\DataPath|Ram|s_memory~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~120_q\);

-- Location: FF_X61_Y44_N3
\DataPath|Ram|s_memory~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~280_q\);

-- Location: LCCOMB_X58_Y46_N2
\DataPath|Ram|s_memory~4033\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4033_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~280_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~120_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~120_q\,
	datad => \DataPath|Ram|s_memory~280_q\,
	combout => \DataPath|Ram|s_memory~4033_combout\);

-- Location: LCCOMB_X61_Y46_N10
\DataPath|Ram|s_memory~4034\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4034_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4033_combout\ & ((\DataPath|Ram|s_memory~600_q\))) # (!\DataPath|Ram|s_memory~4033_combout\ & (\DataPath|Ram|s_memory~440_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~4033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~440_q\,
	datac => \DataPath|Ram|s_memory~600_q\,
	datad => \DataPath|Ram|s_memory~4033_combout\,
	combout => \DataPath|Ram|s_memory~4034_combout\);

-- Location: FF_X59_Y48_N11
\DataPath|Ram|s_memory~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~160_q\);

-- Location: FF_X62_Y44_N23
\DataPath|Ram|s_memory~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~480_q\);

-- Location: LCCOMB_X59_Y48_N10
\DataPath|Ram|s_memory~4040\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4040_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~480_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~160_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~160_q\,
	datad => \DataPath|Ram|s_memory~480_q\,
	combout => \DataPath|Ram|s_memory~4040_combout\);

-- Location: FF_X59_Y48_N21
\DataPath|Ram|s_memory~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~320_q\);

-- Location: FF_X60_Y48_N1
\DataPath|Ram|s_memory~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~640_q\);

-- Location: LCCOMB_X60_Y48_N0
\DataPath|Ram|s_memory~4041\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4041_combout\ = (\DataPath|Ram|s_memory~4040_combout\ & (((\DataPath|Ram|s_memory~640_q\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~4040_combout\ & (\DataPath|Ram|s_memory~320_q\ & 
-- ((\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4040_combout\,
	datab => \DataPath|Ram|s_memory~320_q\,
	datac => \DataPath|Ram|s_memory~640_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~4041_combout\);

-- Location: LCCOMB_X60_Y48_N30
\DataPath|Ram|s_memory~4042\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4042_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~4039_combout\ & ((\DataPath|Ram|s_memory~4041_combout\))) # (!\DataPath|Ram|s_memory~4039_combout\ & (\DataPath|Ram|s_memory~4034_combout\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~4039_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~4039_combout\,
	datac => \DataPath|Ram|s_memory~4034_combout\,
	datad => \DataPath|Ram|s_memory~4041_combout\,
	combout => \DataPath|Ram|s_memory~4042_combout\);

-- Location: LCCOMB_X63_Y45_N26
\DataPath|Ram|s_memory~4053\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4053_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~4042_combout\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~4052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4052_combout\,
	datab => \DataPath|Ram|s_memory~4042_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~4053_combout\);

-- Location: LCCOMB_X69_Y37_N24
\DataPath|Ram|s_memory~310feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~310feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~310feeder_combout\);

-- Location: FF_X69_Y37_N25
\DataPath|Ram|s_memory~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~310feeder_combout\,
	ena => \DataPath|Ram|s_memory~4461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~310_q\);

-- Location: FF_X69_Y39_N27
\DataPath|Ram|s_memory~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~150_q\);

-- Location: FF_X68_Y40_N31
\DataPath|Ram|s_memory~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~470_q\);

-- Location: LCCOMB_X69_Y39_N26
\DataPath|Ram|s_memory~4030\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4030_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~470_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~150_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~150_q\,
	datad => \DataPath|Ram|s_memory~470_q\,
	combout => \DataPath|Ram|s_memory~4030_combout\);

-- Location: FF_X68_Y37_N3
\DataPath|Ram|s_memory~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~630_q\);

-- Location: LCCOMB_X68_Y37_N2
\DataPath|Ram|s_memory~4031\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4031_combout\ = (\DataPath|Ram|s_memory~4030_combout\ & (((\DataPath|Ram|s_memory~630_q\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~4030_combout\ & (\DataPath|Ram|s_memory~310_q\ & 
-- ((\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~310_q\,
	datab => \DataPath|Ram|s_memory~4030_combout\,
	datac => \DataPath|Ram|s_memory~630_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~4031_combout\);

-- Location: FF_X60_Y45_N19
\DataPath|Ram|s_memory~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~430_q\);

-- Location: FF_X60_Y45_N21
\DataPath|Ram|s_memory~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~590_q\);

-- Location: FF_X59_Y45_N13
\DataPath|Ram|s_memory~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~110_q\);

-- Location: LCCOMB_X61_Y45_N18
\DataPath|Ram|s_memory~270feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~270feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~270feeder_combout\);

-- Location: FF_X61_Y45_N19
\DataPath|Ram|s_memory~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~270feeder_combout\,
	ena => \DataPath|Ram|s_memory~4454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~270_q\);

-- Location: LCCOMB_X59_Y45_N12
\DataPath|Ram|s_memory~4025\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4025_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~270_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~110_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~110_q\,
	datad => \DataPath|Ram|s_memory~270_q\,
	combout => \DataPath|Ram|s_memory~4025_combout\);

-- Location: LCCOMB_X60_Y45_N20
\DataPath|Ram|s_memory~4026\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4026_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4025_combout\ & ((\DataPath|Ram|s_memory~590_q\))) # (!\DataPath|Ram|s_memory~4025_combout\ & (\DataPath|Ram|s_memory~430_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~4025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~430_q\,
	datac => \DataPath|Ram|s_memory~590_q\,
	datad => \DataPath|Ram|s_memory~4025_combout\,
	combout => \DataPath|Ram|s_memory~4026_combout\);

-- Location: FF_X68_Y38_N7
\DataPath|Ram|s_memory~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~30_q\);

-- Location: LCCOMB_X60_Y37_N0
\DataPath|Ram|s_memory~190feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~190feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~190feeder_combout\);

-- Location: FF_X60_Y37_N1
\DataPath|Ram|s_memory~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~190feeder_combout\,
	ena => \DataPath|Ram|s_memory~4458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~190_q\);

-- Location: LCCOMB_X68_Y38_N6
\DataPath|Ram|s_memory~4027\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4027_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~190_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~30_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~30_q\,
	datad => \DataPath|Ram|s_memory~190_q\,
	combout => \DataPath|Ram|s_memory~4027_combout\);

-- Location: FF_X65_Y39_N31
\DataPath|Ram|s_memory~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~510_q\);

-- Location: FF_X65_Y39_N21
\DataPath|Ram|s_memory~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~350_q\);

-- Location: LCCOMB_X65_Y39_N30
\DataPath|Ram|s_memory~4028\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4028_combout\ = (\DataPath|Ram|s_memory~4027_combout\ & (((\DataPath|Ram|s_memory~510_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~4027_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~350_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4027_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~510_q\,
	datad => \DataPath|Ram|s_memory~350_q\,
	combout => \DataPath|Ram|s_memory~4028_combout\);

-- Location: LCCOMB_X65_Y39_N12
\DataPath|Ram|s_memory~4029\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4029_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~4026_combout\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~4028_combout\ & 
-- !\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4026_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~4028_combout\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~4029_combout\);

-- Location: LCCOMB_X69_Y38_N18
\DataPath|Ram|s_memory~390feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~390feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~390feeder_combout\);

-- Location: FF_X69_Y38_N19
\DataPath|Ram|s_memory~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~390feeder_combout\,
	ena => \DataPath|Ram|s_memory~4436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~390_q\);

-- Location: FF_X69_Y38_N29
\DataPath|Ram|s_memory~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~70_q\);

-- Location: LCCOMB_X69_Y38_N28
\DataPath|Ram|s_memory~4023\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4023_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~390_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~70_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~390_q\,
	datac => \DataPath|Ram|s_memory~70_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4023_combout\);

-- Location: FF_X66_Y35_N19
\DataPath|Ram|s_memory~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~550_q\);

-- Location: LCCOMB_X65_Y35_N8
\DataPath|Ram|s_memory~230feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~230feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~230feeder_combout\);

-- Location: FF_X65_Y35_N9
\DataPath|Ram|s_memory~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~230feeder_combout\,
	ena => \DataPath|Ram|s_memory~4449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~230_q\);

-- Location: LCCOMB_X66_Y35_N18
\DataPath|Ram|s_memory~4024\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4024_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4023_combout\ & (\DataPath|Ram|s_memory~550_q\)) # (!\DataPath|Ram|s_memory~4023_combout\ & ((\DataPath|Ram|s_memory~230_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~4023_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~4023_combout\,
	datac => \DataPath|Ram|s_memory~550_q\,
	datad => \DataPath|Ram|s_memory~230_q\,
	combout => \DataPath|Ram|s_memory~4024_combout\);

-- Location: LCCOMB_X66_Y35_N4
\DataPath|Ram|s_memory~4032\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4032_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4029_combout\ & (\DataPath|Ram|s_memory~4031_combout\)) # (!\DataPath|Ram|s_memory~4029_combout\ & ((\DataPath|Ram|s_memory~4024_combout\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~4029_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4031_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~4029_combout\,
	datad => \DataPath|Ram|s_memory~4024_combout\,
	combout => \DataPath|Ram|s_memory~4032_combout\);

-- Location: FF_X68_Y41_N15
\DataPath|Ram|s_memory~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~50_q\);

-- Location: FF_X68_Y41_N21
\DataPath|Ram|s_memory~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~210_q\);

-- Location: LCCOMB_X68_Y41_N14
\DataPath|Ram|s_memory~4058\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4058_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~210_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~50_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~50_q\,
	datad => \DataPath|Ram|s_memory~210_q\,
	combout => \DataPath|Ram|s_memory~4058_combout\);

-- Location: FF_X69_Y41_N17
\DataPath|Ram|s_memory~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~530_q\);

-- Location: FF_X68_Y43_N31
\DataPath|Ram|s_memory~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~370_q\);

-- Location: LCCOMB_X69_Y41_N16
\DataPath|Ram|s_memory~4059\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4059_combout\ = (\DataPath|Ram|s_memory~4058_combout\ & (((\DataPath|Ram|s_memory~530_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~4058_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~370_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4058_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~530_q\,
	datad => \DataPath|Ram|s_memory~370_q\,
	combout => \DataPath|Ram|s_memory~4059_combout\);

-- Location: FF_X72_Y45_N19
\DataPath|Ram|s_memory~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~450_q\);

-- Location: FF_X73_Y45_N19
\DataPath|Ram|s_memory~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~610_q\);

-- Location: FF_X73_Y45_N13
\DataPath|Ram|s_memory~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~130_q\);

-- Location: LCCOMB_X73_Y44_N26
\DataPath|Ram|s_memory~290feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~290feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~290feeder_combout\);

-- Location: FF_X73_Y44_N27
\DataPath|Ram|s_memory~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~290feeder_combout\,
	ena => \DataPath|Ram|s_memory~4456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~290_q\);

-- Location: LCCOMB_X73_Y45_N12
\DataPath|Ram|s_memory~4056\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4056_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~290_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~130_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~130_q\,
	datad => \DataPath|Ram|s_memory~290_q\,
	combout => \DataPath|Ram|s_memory~4056_combout\);

-- Location: LCCOMB_X73_Y45_N18
\DataPath|Ram|s_memory~4057\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4057_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4056_combout\ & ((\DataPath|Ram|s_memory~610_q\))) # (!\DataPath|Ram|s_memory~4056_combout\ & (\DataPath|Ram|s_memory~450_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~4056_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~450_q\,
	datac => \DataPath|Ram|s_memory~610_q\,
	datad => \DataPath|Ram|s_memory~4056_combout\,
	combout => \DataPath|Ram|s_memory~4057_combout\);

-- Location: LCCOMB_X73_Y45_N8
\DataPath|Ram|s_memory~4060\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4060_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\) # (\DataPath|Ram|s_memory~4057_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~4059_combout\ & 
-- (!\DataPath|s_ramAddress[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4059_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~4057_combout\,
	combout => \DataPath|Ram|s_memory~4060_combout\);

-- Location: FF_X72_Y40_N21
\DataPath|Ram|s_memory~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~330_q\);

-- Location: FF_X70_Y40_N19
\DataPath|Ram|s_memory~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~650_q\);

-- Location: FF_X68_Y40_N5
\DataPath|Ram|s_memory~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~490_q\);

-- Location: FF_X72_Y40_N31
\DataPath|Ram|s_memory~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~170_q\);

-- Location: LCCOMB_X72_Y40_N30
\DataPath|Ram|s_memory~4061\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4061_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~490_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~170_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~490_q\,
	datac => \DataPath|Ram|s_memory~170_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4061_combout\);

-- Location: LCCOMB_X70_Y40_N18
\DataPath|Ram|s_memory~4062\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4062_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4061_combout\ & ((\DataPath|Ram|s_memory~650_q\))) # (!\DataPath|Ram|s_memory~4061_combout\ & (\DataPath|Ram|s_memory~330_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4061_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~330_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~650_q\,
	datad => \DataPath|Ram|s_memory~4061_combout\,
	combout => \DataPath|Ram|s_memory~4062_combout\);

-- Location: FF_X69_Y42_N27
\DataPath|Ram|s_memory~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~90_q\);

-- Location: LCCOMB_X68_Y42_N30
\DataPath|Ram|s_memory~410feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~410feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~410feeder_combout\);

-- Location: FF_X68_Y42_N31
\DataPath|Ram|s_memory~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~410feeder_combout\,
	ena => \DataPath|Ram|s_memory~4439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~410_q\);

-- Location: LCCOMB_X69_Y42_N26
\DataPath|Ram|s_memory~4054\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4054_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~410_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~90_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~90_q\,
	datad => \DataPath|Ram|s_memory~410_q\,
	combout => \DataPath|Ram|s_memory~4054_combout\);

-- Location: FF_X66_Y39_N23
\DataPath|Ram|s_memory~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~570_q\);

-- Location: FF_X66_Y39_N21
\DataPath|Ram|s_memory~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~250_q\);

-- Location: LCCOMB_X66_Y39_N22
\DataPath|Ram|s_memory~4055\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4055_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4054_combout\ & (\DataPath|Ram|s_memory~570_q\)) # (!\DataPath|Ram|s_memory~4054_combout\ & ((\DataPath|Ram|s_memory~250_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~4054_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~4054_combout\,
	datac => \DataPath|Ram|s_memory~570_q\,
	datad => \DataPath|Ram|s_memory~250_q\,
	combout => \DataPath|Ram|s_memory~4055_combout\);

-- Location: LCCOMB_X70_Y41_N16
\DataPath|Ram|s_memory~4063\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4063_combout\ = (\DataPath|Ram|s_memory~4060_combout\ & (((\DataPath|Ram|s_memory~4062_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~4060_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~4055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4060_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~4062_combout\,
	datad => \DataPath|Ram|s_memory~4055_combout\,
	combout => \DataPath|Ram|s_memory~4063_combout\);

-- Location: LCCOMB_X63_Y45_N12
\DataPath|Ram|s_memory~4064\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4064_combout\ = (\DataPath|Ram|s_memory~4053_combout\ & (((\DataPath|Ram|s_memory~4063_combout\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~4053_combout\ & (\DataPath|Ram|s_memory~4032_combout\ & 
-- (\DataPath|s_ramAddress[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4053_combout\,
	datab => \DataPath|Ram|s_memory~4032_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~4063_combout\,
	combout => \DataPath|Ram|s_memory~4064_combout\);

-- Location: FF_X74_Y39_N1
\DataPath|Ram|s_memory~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~890_q\);

-- Location: FF_X74_Y39_N31
\DataPath|Ram|s_memory~1210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1210_q\);

-- Location: FF_X75_Y39_N31
\DataPath|Ram|s_memory~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1050_q\);

-- Location: FF_X75_Y39_N1
\DataPath|Ram|s_memory~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~730_q\);

-- Location: LCCOMB_X75_Y39_N0
\DataPath|Ram|s_memory~4012\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4012_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1050_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~730_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1050_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~730_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4012_combout\);

-- Location: LCCOMB_X75_Y39_N22
\DataPath|Ram|s_memory~4013\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4013_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4012_combout\ & ((\DataPath|Ram|s_memory~1210_q\))) # (!\DataPath|Ram|s_memory~4012_combout\ & (\DataPath|Ram|s_memory~890_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~890_q\,
	datab => \DataPath|Ram|s_memory~1210_q\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~4012_combout\,
	combout => \DataPath|Ram|s_memory~4013_combout\);

-- Location: FF_X75_Y43_N3
\DataPath|Ram|s_memory~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~690_q\);

-- Location: FF_X75_Y43_N17
\DataPath|Ram|s_memory~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~850_q\);

-- Location: LCCOMB_X75_Y43_N2
\DataPath|Ram|s_memory~4016\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4016_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~850_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~690_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~690_q\,
	datad => \DataPath|Ram|s_memory~850_q\,
	combout => \DataPath|Ram|s_memory~4016_combout\);

-- Location: FF_X74_Y43_N9
\DataPath|Ram|s_memory~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1010_q\);

-- Location: FF_X74_Y43_N7
\DataPath|Ram|s_memory~1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1170_q\);

-- Location: LCCOMB_X74_Y43_N6
\DataPath|Ram|s_memory~4017\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4017_combout\ = (\DataPath|Ram|s_memory~4016_combout\ & (((\DataPath|Ram|s_memory~1170_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~4016_combout\ & (\DataPath|Ram|s_memory~1010_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4016_combout\,
	datab => \DataPath|Ram|s_memory~1010_q\,
	datac => \DataPath|Ram|s_memory~1170_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4017_combout\);

-- Location: FF_X70_Y44_N7
\DataPath|Ram|s_memory~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~930_q\);

-- Location: FF_X70_Y44_N1
\DataPath|Ram|s_memory~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~770_q\);

-- Location: LCCOMB_X70_Y44_N0
\DataPath|Ram|s_memory~4014\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4014_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~930_q\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~770_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~930_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~770_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~4014_combout\);

-- Location: FF_X73_Y43_N19
\DataPath|Ram|s_memory~1250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1250_q\);

-- Location: FF_X73_Y43_N1
\DataPath|Ram|s_memory~1090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1090_q\);

-- Location: LCCOMB_X73_Y43_N18
\DataPath|Ram|s_memory~4015\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4015_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4014_combout\ & (\DataPath|Ram|s_memory~1250_q\)) # (!\DataPath|Ram|s_memory~4014_combout\ & ((\DataPath|Ram|s_memory~1090_q\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~4014_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~4014_combout\,
	datac => \DataPath|Ram|s_memory~1250_q\,
	datad => \DataPath|Ram|s_memory~1090_q\,
	combout => \DataPath|Ram|s_memory~4015_combout\);

-- Location: LCCOMB_X73_Y43_N16
\DataPath|Ram|s_memory~4018\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4018_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\) # (\DataPath|Ram|s_memory~4015_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~4017_combout\ & 
-- (!\DataPath|s_ramAddress[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4017_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~4015_combout\,
	combout => \DataPath|Ram|s_memory~4018_combout\);

-- Location: LCCOMB_X75_Y44_N22
\DataPath|Ram|s_memory~970feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~970feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~970feeder_combout\);

-- Location: FF_X75_Y44_N23
\DataPath|Ram|s_memory~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~970feeder_combout\,
	ena => \DataPath|Ram|s_memory~4428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~970_q\);

-- Location: FF_X75_Y44_N5
\DataPath|Ram|s_memory~1290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1290_q\);

-- Location: FF_X76_Y44_N19
\DataPath|Ram|s_memory~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~810_q\);

-- Location: FF_X76_Y44_N21
\DataPath|Ram|s_memory~1130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1130_q\);

-- Location: LCCOMB_X76_Y44_N18
\DataPath|Ram|s_memory~4019\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4019_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1130_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~810_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~810_q\,
	datad => \DataPath|Ram|s_memory~1130_q\,
	combout => \DataPath|Ram|s_memory~4019_combout\);

-- Location: LCCOMB_X75_Y44_N4
\DataPath|Ram|s_memory~4020\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4020_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4019_combout\ & ((\DataPath|Ram|s_memory~1290_q\))) # (!\DataPath|Ram|s_memory~4019_combout\ & (\DataPath|Ram|s_memory~970_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4019_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~970_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1290_q\,
	datad => \DataPath|Ram|s_memory~4019_combout\,
	combout => \DataPath|Ram|s_memory~4020_combout\);

-- Location: LCCOMB_X70_Y43_N14
\DataPath|Ram|s_memory~4021\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4021_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4018_combout\ & ((\DataPath|Ram|s_memory~4020_combout\))) # (!\DataPath|Ram|s_memory~4018_combout\ & (\DataPath|Ram|s_memory~4013_combout\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~4018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~4013_combout\,
	datac => \DataPath|Ram|s_memory~4018_combout\,
	datad => \DataPath|Ram|s_memory~4020_combout\,
	combout => \DataPath|Ram|s_memory~4021_combout\);

-- Location: FF_X68_Y50_N19
\DataPath|Ram|s_memory~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~800_q\);

-- Location: FF_X68_Y50_N17
\DataPath|Ram|s_memory~1120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1120_q\);

-- Location: LCCOMB_X68_Y50_N18
\DataPath|Ram|s_memory~3988\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3988_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1120_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~800_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~800_q\,
	datad => \DataPath|Ram|s_memory~1120_q\,
	combout => \DataPath|Ram|s_memory~3988_combout\);

-- Location: FF_X68_Y49_N29
\DataPath|Ram|s_memory~1280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1280_q\);

-- Location: FF_X68_Y49_N19
\DataPath|Ram|s_memory~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~960_q\);

-- Location: LCCOMB_X68_Y49_N28
\DataPath|Ram|s_memory~3989\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3989_combout\ = (\DataPath|Ram|s_memory~3988_combout\ & (((\DataPath|Ram|s_memory~1280_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3988_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~960_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3988_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1280_q\,
	datad => \DataPath|Ram|s_memory~960_q\,
	combout => \DataPath|Ram|s_memory~3989_combout\);

-- Location: FF_X65_Y49_N9
\DataPath|Ram|s_memory~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~680_q\);

-- Location: FF_X65_Y49_N7
\DataPath|Ram|s_memory~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~840_q\);

-- Location: LCCOMB_X65_Y49_N8
\DataPath|Ram|s_memory~3985\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3985_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~840_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~680_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~680_q\,
	datad => \DataPath|Ram|s_memory~840_q\,
	combout => \DataPath|Ram|s_memory~3985_combout\);

-- Location: FF_X66_Y49_N15
\DataPath|Ram|s_memory~1160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1160_q\);

-- Location: LCCOMB_X67_Y50_N18
\DataPath|Ram|s_memory~1000feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1000feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1000feeder_combout\);

-- Location: FF_X67_Y50_N19
\DataPath|Ram|s_memory~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1000feeder_combout\,
	ena => \DataPath|Ram|s_memory~4399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1000_q\);

-- Location: LCCOMB_X66_Y49_N14
\DataPath|Ram|s_memory~3986\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3986_combout\ = (\DataPath|Ram|s_memory~3985_combout\ & (((\DataPath|Ram|s_memory~1160_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3985_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~1000_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3985_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1160_q\,
	datad => \DataPath|Ram|s_memory~1000_q\,
	combout => \DataPath|Ram|s_memory~3986_combout\);

-- Location: FF_X61_Y50_N13
\DataPath|Ram|s_memory~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~880_q\);

-- Location: FF_X62_Y50_N27
\DataPath|Ram|s_memory~1200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1200_q\);

-- Location: FF_X61_Y50_N31
\DataPath|Ram|s_memory~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~720_q\);

-- Location: LCCOMB_X60_Y50_N14
\DataPath|Ram|s_memory~1040feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1040feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1040feeder_combout\);

-- Location: FF_X60_Y50_N15
\DataPath|Ram|s_memory~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1040feeder_combout\,
	ena => \DataPath|Ram|s_memory~4387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1040_q\);

-- Location: LCCOMB_X61_Y50_N30
\DataPath|Ram|s_memory~3983\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3983_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1040_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~720_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~720_q\,
	datad => \DataPath|Ram|s_memory~1040_q\,
	combout => \DataPath|Ram|s_memory~3983_combout\);

-- Location: LCCOMB_X62_Y50_N26
\DataPath|Ram|s_memory~3984\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3984_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3983_combout\ & ((\DataPath|Ram|s_memory~1200_q\))) # (!\DataPath|Ram|s_memory~3983_combout\ & (\DataPath|Ram|s_memory~880_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3983_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~880_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1200_q\,
	datad => \DataPath|Ram|s_memory~3983_combout\,
	combout => \DataPath|Ram|s_memory~3984_combout\);

-- Location: LCCOMB_X63_Y45_N16
\DataPath|Ram|s_memory~3987\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3987_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3984_combout\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~3986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3986_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3984_combout\,
	combout => \DataPath|Ram|s_memory~3987_combout\);

-- Location: LCCOMB_X67_Y50_N28
\DataPath|Ram|s_memory~1080feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1080feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1080feeder_combout\);

-- Location: FF_X67_Y50_N29
\DataPath|Ram|s_memory~1080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1080feeder_combout\,
	ena => \DataPath|Ram|s_memory~4364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1080_q\);

-- Location: FF_X69_Y48_N29
\DataPath|Ram|s_memory~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~760_q\);

-- Location: FF_X69_Y48_N19
\DataPath|Ram|s_memory~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~920_q\);

-- Location: LCCOMB_X69_Y48_N28
\DataPath|Ram|s_memory~3981\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3981_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~920_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~760_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~760_q\,
	datad => \DataPath|Ram|s_memory~920_q\,
	combout => \DataPath|Ram|s_memory~3981_combout\);

-- Location: FF_X68_Y48_N21
\DataPath|Ram|s_memory~1240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1240_q\);

-- Location: LCCOMB_X68_Y48_N20
\DataPath|Ram|s_memory~3982\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3982_combout\ = (\DataPath|Ram|s_memory~3981_combout\ & (((\DataPath|Ram|s_memory~1240_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~3981_combout\ & (\DataPath|Ram|s_memory~1080_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1080_q\,
	datab => \DataPath|Ram|s_memory~3981_combout\,
	datac => \DataPath|Ram|s_memory~1240_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3982_combout\);

-- Location: LCCOMB_X63_Y45_N18
\DataPath|Ram|s_memory~3990\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3990_combout\ = (\DataPath|Ram|s_memory~3987_combout\ & ((\DataPath|Ram|s_memory~3989_combout\) # ((!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~3987_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\ & 
-- \DataPath|Ram|s_memory~3982_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3989_combout\,
	datab => \DataPath|Ram|s_memory~3987_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3982_combout\,
	combout => \DataPath|Ram|s_memory~3990_combout\);

-- Location: FF_X61_Y38_N17
\DataPath|Ram|s_memory~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~710_q\);

-- Location: LCCOMB_X62_Y38_N12
\DataPath|Ram|s_memory~1030feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1030feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1030feeder_combout\);

-- Location: FF_X62_Y38_N13
\DataPath|Ram|s_memory~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1030feeder_combout\,
	ena => \DataPath|Ram|s_memory~4384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1030_q\);

-- Location: LCCOMB_X61_Y38_N16
\DataPath|Ram|s_memory~3991\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3991_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~1030_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~710_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~710_q\,
	datad => \DataPath|Ram|s_memory~1030_q\,
	combout => \DataPath|Ram|s_memory~3991_combout\);

-- Location: FF_X59_Y38_N7
\DataPath|Ram|s_memory~1190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1190_q\);

-- Location: LCCOMB_X63_Y36_N0
\DataPath|Ram|s_memory~870feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~870feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~870feeder_combout\);

-- Location: FF_X63_Y36_N1
\DataPath|Ram|s_memory~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~870feeder_combout\,
	ena => \DataPath|Ram|s_memory~4383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~870_q\);

-- Location: LCCOMB_X59_Y38_N6
\DataPath|Ram|s_memory~3992\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3992_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3991_combout\ & (\DataPath|Ram|s_memory~1190_q\)) # (!\DataPath|Ram|s_memory~3991_combout\ & ((\DataPath|Ram|s_memory~870_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3991_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3991_combout\,
	datac => \DataPath|Ram|s_memory~1190_q\,
	datad => \DataPath|Ram|s_memory~870_q\,
	combout => \DataPath|Ram|s_memory~3992_combout\);

-- Location: FF_X63_Y38_N13
\DataPath|Ram|s_memory~1110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1110_q\);

-- Location: FF_X63_Y38_N31
\DataPath|Ram|s_memory~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~790_q\);

-- Location: LCCOMB_X63_Y38_N30
\DataPath|Ram|s_memory~3998\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3998_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1110_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~790_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1110_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~790_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3998_combout\);

-- Location: FF_X63_Y37_N17
\DataPath|Ram|s_memory~1270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1270_q\);

-- Location: FF_X63_Y37_N19
\DataPath|Ram|s_memory~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~950_q\);

-- Location: LCCOMB_X63_Y37_N16
\DataPath|Ram|s_memory~3999\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3999_combout\ = (\DataPath|Ram|s_memory~3998_combout\ & (((\DataPath|Ram|s_memory~1270_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~3998_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~950_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3998_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1270_q\,
	datad => \DataPath|Ram|s_memory~950_q\,
	combout => \DataPath|Ram|s_memory~3999_combout\);

-- Location: FF_X63_Y45_N29
\DataPath|Ram|s_memory~1070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1070_q\);

-- Location: FF_X63_Y45_N23
\DataPath|Ram|s_memory~1230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1230_q\);

-- Location: LCCOMB_X63_Y44_N6
\DataPath|Ram|s_memory~910feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~910feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~910feeder_combout\);

-- Location: FF_X63_Y44_N7
\DataPath|Ram|s_memory~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~910feeder_combout\,
	ena => \DataPath|Ram|s_memory~4369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~910_q\);

-- Location: FF_X63_Y42_N1
\DataPath|Ram|s_memory~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~750_q\);

-- Location: LCCOMB_X63_Y42_N0
\DataPath|Ram|s_memory~3993\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3993_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~910_q\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~750_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~910_q\,
	datac => \DataPath|Ram|s_memory~750_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3993_combout\);

-- Location: LCCOMB_X63_Y45_N22
\DataPath|Ram|s_memory~3994\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3994_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3993_combout\ & ((\DataPath|Ram|s_memory~1230_q\))) # (!\DataPath|Ram|s_memory~3993_combout\ & (\DataPath|Ram|s_memory~1070_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~1070_q\,
	datac => \DataPath|Ram|s_memory~1230_q\,
	datad => \DataPath|Ram|s_memory~3993_combout\,
	combout => \DataPath|Ram|s_memory~3994_combout\);

-- Location: FF_X62_Y41_N11
\DataPath|Ram|s_memory~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~670_q\);

-- Location: FF_X62_Y41_N1
\DataPath|Ram|s_memory~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~830_q\);

-- Location: LCCOMB_X62_Y41_N10
\DataPath|Ram|s_memory~3995\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3995_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~830_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~670_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~670_q\,
	datad => \DataPath|Ram|s_memory~830_q\,
	combout => \DataPath|Ram|s_memory~3995_combout\);

-- Location: FF_X62_Y45_N25
\DataPath|Ram|s_memory~1150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1150_q\);

-- Location: FF_X62_Y45_N11
\DataPath|Ram|s_memory~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~990_q\);

-- Location: LCCOMB_X62_Y45_N24
\DataPath|Ram|s_memory~3996\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3996_combout\ = (\DataPath|Ram|s_memory~3995_combout\ & (((\DataPath|Ram|s_memory~1150_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3995_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~990_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3995_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1150_q\,
	datad => \DataPath|Ram|s_memory~990_q\,
	combout => \DataPath|Ram|s_memory~3996_combout\);

-- Location: LCCOMB_X63_Y45_N20
\DataPath|Ram|s_memory~3997\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3997_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~3994_combout\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((!\DataPath|s_ramAddress[2]~1_combout\ & 
-- \DataPath|Ram|s_memory~3996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3994_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3996_combout\,
	combout => \DataPath|Ram|s_memory~3997_combout\);

-- Location: LCCOMB_X63_Y45_N30
\DataPath|Ram|s_memory~4000\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4000_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3997_combout\ & ((\DataPath|Ram|s_memory~3999_combout\))) # (!\DataPath|Ram|s_memory~3997_combout\ & (\DataPath|Ram|s_memory~3992_combout\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~3997_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3992_combout\,
	datab => \DataPath|Ram|s_memory~3999_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~3997_combout\,
	combout => \DataPath|Ram|s_memory~4000_combout\);

-- Location: FF_X55_Y40_N5
\DataPath|Ram|s_memory~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~940_q\);

-- Location: FF_X55_Y40_N23
\DataPath|Ram|s_memory~1260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1260_q\);

-- Location: FF_X59_Y40_N23
\DataPath|Ram|s_memory~1100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1100_q\);

-- Location: FF_X59_Y40_N13
\DataPath|Ram|s_memory~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~780_q\);

-- Location: LCCOMB_X59_Y40_N12
\DataPath|Ram|s_memory~4008\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4008_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1100_q\) # ((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~780_q\ & 
-- !\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1100_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~780_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~4008_combout\);

-- Location: LCCOMB_X55_Y40_N22
\DataPath|Ram|s_memory~4009\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4009_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4008_combout\ & ((\DataPath|Ram|s_memory~1260_q\))) # (!\DataPath|Ram|s_memory~4008_combout\ & (\DataPath|Ram|s_memory~940_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4008_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~940_q\,
	datac => \DataPath|Ram|s_memory~1260_q\,
	datad => \DataPath|Ram|s_memory~4008_combout\,
	combout => \DataPath|Ram|s_memory~4009_combout\);

-- Location: FF_X63_Y43_N15
\DataPath|Ram|s_memory~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~660_q\);

-- Location: FF_X63_Y43_N29
\DataPath|Ram|s_memory~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~820_q\);

-- Location: LCCOMB_X63_Y43_N14
\DataPath|Ram|s_memory~4005\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4005_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~820_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~660_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~660_q\,
	datad => \DataPath|Ram|s_memory~820_q\,
	combout => \DataPath|Ram|s_memory~4005_combout\);

-- Location: FF_X66_Y43_N17
\DataPath|Ram|s_memory~1140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1140_q\);

-- Location: FF_X66_Y43_N3
\DataPath|Ram|s_memory~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~980_q\);

-- Location: LCCOMB_X66_Y43_N16
\DataPath|Ram|s_memory~4006\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4006_combout\ = (\DataPath|Ram|s_memory~4005_combout\ & (((\DataPath|Ram|s_memory~1140_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~4005_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~980_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4005_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1140_q\,
	datad => \DataPath|Ram|s_memory~980_q\,
	combout => \DataPath|Ram|s_memory~4006_combout\);

-- Location: FF_X55_Y39_N29
\DataPath|Ram|s_memory~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~860_q\);

-- Location: FF_X55_Y39_N11
\DataPath|Ram|s_memory~1180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1180_q\);

-- Location: FF_X56_Y39_N7
\DataPath|Ram|s_memory~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~700_q\);

-- Location: FF_X56_Y39_N25
\DataPath|Ram|s_memory~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1020_q\);

-- Location: LCCOMB_X56_Y39_N6
\DataPath|Ram|s_memory~4003\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4003_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~1020_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~700_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~700_q\,
	datad => \DataPath|Ram|s_memory~1020_q\,
	combout => \DataPath|Ram|s_memory~4003_combout\);

-- Location: LCCOMB_X55_Y39_N10
\DataPath|Ram|s_memory~4004\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4004_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4003_combout\ & ((\DataPath|Ram|s_memory~1180_q\))) # (!\DataPath|Ram|s_memory~4003_combout\ & (\DataPath|Ram|s_memory~860_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~860_q\,
	datac => \DataPath|Ram|s_memory~1180_q\,
	datad => \DataPath|Ram|s_memory~4003_combout\,
	combout => \DataPath|Ram|s_memory~4004_combout\);

-- Location: LCCOMB_X63_Y45_N24
\DataPath|Ram|s_memory~4007\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4007_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4004_combout\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~4006_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4006_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~4004_combout\,
	combout => \DataPath|Ram|s_memory~4007_combout\);

-- Location: FF_X63_Y46_N29
\DataPath|Ram|s_memory~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~740_q\);

-- Location: FF_X63_Y46_N11
\DataPath|Ram|s_memory~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~900_q\);

-- Location: LCCOMB_X63_Y46_N28
\DataPath|Ram|s_memory~4001\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4001_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~900_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~740_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~740_q\,
	datad => \DataPath|Ram|s_memory~900_q\,
	combout => \DataPath|Ram|s_memory~4001_combout\);

-- Location: FF_X59_Y43_N27
\DataPath|Ram|s_memory~1220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1220_q\);

-- Location: FF_X59_Y43_N29
\DataPath|Ram|s_memory~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1060_q\);

-- Location: LCCOMB_X59_Y43_N26
\DataPath|Ram|s_memory~4002\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4002_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4001_combout\ & (\DataPath|Ram|s_memory~1220_q\)) # (!\DataPath|Ram|s_memory~4001_combout\ & ((\DataPath|Ram|s_memory~1060_q\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~4001_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~4001_combout\,
	datac => \DataPath|Ram|s_memory~1220_q\,
	datad => \DataPath|Ram|s_memory~1060_q\,
	combout => \DataPath|Ram|s_memory~4002_combout\);

-- Location: LCCOMB_X62_Y45_N14
\DataPath|Ram|s_memory~4010\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4010_combout\ = (\DataPath|Ram|s_memory~4007_combout\ & ((\DataPath|Ram|s_memory~4009_combout\) # ((!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~4007_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\ & 
-- \DataPath|Ram|s_memory~4002_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4009_combout\,
	datab => \DataPath|Ram|s_memory~4007_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~4002_combout\,
	combout => \DataPath|Ram|s_memory~4010_combout\);

-- Location: LCCOMB_X63_Y45_N14
\DataPath|Ram|s_memory~4011\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4011_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\) # ((\DataPath|Ram|s_memory~4000_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (!\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~4010_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~4000_combout\,
	datad => \DataPath|Ram|s_memory~4010_combout\,
	combout => \DataPath|Ram|s_memory~4011_combout\);

-- Location: LCCOMB_X63_Y45_N4
\DataPath|Ram|s_memory~4022\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4022_combout\ = (\DataPath|Ram|s_memory~4011_combout\ & ((\DataPath|Ram|s_memory~4021_combout\) # ((!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~4011_combout\ & (((\DataPath|Ram|s_memory~3990_combout\ & 
-- \DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4021_combout\,
	datab => \DataPath|Ram|s_memory~3990_combout\,
	datac => \DataPath|Ram|s_memory~4011_combout\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~4022_combout\);

-- Location: LCCOMB_X63_Y45_N10
\DataPath|Ram|s_memory~4065\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4065_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4022_combout\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~4064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4064_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~4022_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4065_combout\);

-- Location: LCCOMB_X57_Y39_N12
\DataPath|Ram|s_memory~1500feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1500feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1500feeder_combout\);

-- Location: FF_X57_Y39_N13
\DataPath|Ram|s_memory~1500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1500feeder_combout\,
	ena => \DataPath|Ram|s_memory~4299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1500_q\);

-- Location: FF_X58_Y47_N9
\DataPath|Ram|s_memory~1340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1340_q\);

-- Location: LCCOMB_X57_Y47_N22
\DataPath|Ram|s_memory~1660feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1660feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1660feeder_combout\);

-- Location: FF_X57_Y47_N23
\DataPath|Ram|s_memory~1660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1660feeder_combout\,
	ena => \DataPath|Ram|s_memory~4322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1660_q\);

-- Location: LCCOMB_X58_Y47_N8
\DataPath|Ram|s_memory~3953\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3953_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~1660_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~1340_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1340_q\,
	datad => \DataPath|Ram|s_memory~1660_q\,
	combout => \DataPath|Ram|s_memory~3953_combout\);

-- Location: FF_X58_Y43_N23
\DataPath|Ram|s_memory~1820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1820_q\);

-- Location: LCCOMB_X58_Y43_N22
\DataPath|Ram|s_memory~3954\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3954_combout\ = (\DataPath|Ram|s_memory~3953_combout\ & (((\DataPath|Ram|s_memory~1820_q\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~3953_combout\ & (\DataPath|Ram|s_memory~1500_q\ & 
-- ((\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1500_q\,
	datab => \DataPath|Ram|s_memory~3953_combout\,
	datac => \DataPath|Ram|s_memory~1820_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~3954_combout\);

-- Location: FF_X60_Y49_N13
\DataPath|Ram|s_memory~1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1360_q\);

-- Location: FF_X61_Y47_N15
\DataPath|Ram|s_memory~1680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1680_q\);

-- Location: LCCOMB_X60_Y49_N12
\DataPath|Ram|s_memory~3951\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3951_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1680_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1360_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1360_q\,
	datad => \DataPath|Ram|s_memory~1680_q\,
	combout => \DataPath|Ram|s_memory~3951_combout\);

-- Location: FF_X59_Y49_N19
\DataPath|Ram|s_memory~1840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1840_q\);

-- Location: FF_X58_Y49_N3
\DataPath|Ram|s_memory~1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1520_q\);

-- Location: LCCOMB_X59_Y49_N18
\DataPath|Ram|s_memory~3952\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3952_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3951_combout\ & (\DataPath|Ram|s_memory~1840_q\)) # (!\DataPath|Ram|s_memory~3951_combout\ & ((\DataPath|Ram|s_memory~1520_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3951_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3951_combout\,
	datac => \DataPath|Ram|s_memory~1840_q\,
	datad => \DataPath|Ram|s_memory~1520_q\,
	combout => \DataPath|Ram|s_memory~3952_combout\);

-- Location: LCCOMB_X59_Y49_N12
\DataPath|Ram|s_memory~3955\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3955_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~3952_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~3954_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~3954_combout\,
	datad => \DataPath|Ram|s_memory~3952_combout\,
	combout => \DataPath|Ram|s_memory~3955_combout\);

-- Location: FF_X60_Y39_N21
\DataPath|Ram|s_memory~1670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1670_q\);

-- Location: FF_X67_Y36_N7
\DataPath|Ram|s_memory~1830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1830_q\);

-- Location: FF_X68_Y44_N19
\DataPath|Ram|s_memory~1350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1350_q\);

-- Location: FF_X65_Y36_N31
\DataPath|Ram|s_memory~1510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1510_q\);

-- Location: LCCOMB_X68_Y44_N18
\DataPath|Ram|s_memory~3949\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3949_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~1510_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~1350_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1350_q\,
	datad => \DataPath|Ram|s_memory~1510_q\,
	combout => \DataPath|Ram|s_memory~3949_combout\);

-- Location: LCCOMB_X67_Y36_N6
\DataPath|Ram|s_memory~3950\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3950_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3949_combout\ & ((\DataPath|Ram|s_memory~1830_q\))) # (!\DataPath|Ram|s_memory~3949_combout\ & (\DataPath|Ram|s_memory~1670_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1670_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1830_q\,
	datad => \DataPath|Ram|s_memory~3949_combout\,
	combout => \DataPath|Ram|s_memory~3950_combout\);

-- Location: LCCOMB_X67_Y42_N6
\DataPath|Ram|s_memory~1530feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1530feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1530feeder_combout\);

-- Location: FF_X67_Y42_N7
\DataPath|Ram|s_memory~1530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1530feeder_combout\,
	ena => \DataPath|Ram|s_memory~4305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1530_q\);

-- Location: FF_X67_Y47_N13
\DataPath|Ram|s_memory~1370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1370_q\);

-- Location: LCCOMB_X67_Y47_N12
\DataPath|Ram|s_memory~3956\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3956_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~1530_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~1370_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1530_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1370_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3956_combout\);

-- Location: FF_X62_Y51_N25
\DataPath|Ram|s_memory~1850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1850_q\);

-- Location: FF_X62_Y47_N3
\DataPath|Ram|s_memory~1690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1690_q\);

-- Location: LCCOMB_X62_Y51_N24
\DataPath|Ram|s_memory~3957\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3957_combout\ = (\DataPath|Ram|s_memory~3956_combout\ & (((\DataPath|Ram|s_memory~1850_q\)) # (!\DataPath|s_ramAddress[5]~5_combout\))) # (!\DataPath|Ram|s_memory~3956_combout\ & (\DataPath|s_ramAddress[5]~5_combout\ & 
-- ((\DataPath|Ram|s_memory~1690_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3956_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1850_q\,
	datad => \DataPath|Ram|s_memory~1690_q\,
	combout => \DataPath|Ram|s_memory~3957_combout\);

-- Location: LCCOMB_X59_Y49_N14
\DataPath|Ram|s_memory~3958\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3958_combout\ = (\DataPath|Ram|s_memory~3955_combout\ & (((\DataPath|Ram|s_memory~3957_combout\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~3955_combout\ & (\DataPath|Ram|s_memory~3950_combout\ & 
-- (\DataPath|s_ramAddress[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3955_combout\,
	datab => \DataPath|Ram|s_memory~3950_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3957_combout\,
	combout => \DataPath|Ram|s_memory~3958_combout\);

-- Location: LCCOMB_X70_Y49_N30
\DataPath|Ram|s_memory~1630feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1630feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1630feeder_combout\);

-- Location: FF_X70_Y49_N31
\DataPath|Ram|s_memory~1630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1630feeder_combout\,
	ena => \DataPath|Ram|s_memory~4315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1630_q\);

-- Location: FF_X69_Y49_N3
\DataPath|Ram|s_memory~1650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1650_q\);

-- Location: FF_X70_Y49_N25
\DataPath|Ram|s_memory~1620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1620_q\);

-- Location: FF_X69_Y49_N9
\DataPath|Ram|s_memory~1640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1640_q\);

-- Location: LCCOMB_X70_Y49_N24
\DataPath|Ram|s_memory~3959\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3959_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1640_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1620_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1620_q\,
	datad => \DataPath|Ram|s_memory~1640_q\,
	combout => \DataPath|Ram|s_memory~3959_combout\);

-- Location: LCCOMB_X69_Y49_N2
\DataPath|Ram|s_memory~3960\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3960_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3959_combout\ & ((\DataPath|Ram|s_memory~1650_q\))) # (!\DataPath|Ram|s_memory~3959_combout\ & (\DataPath|Ram|s_memory~1630_q\)))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~3959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1630_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1650_q\,
	datad => \DataPath|Ram|s_memory~3959_combout\,
	combout => \DataPath|Ram|s_memory~3960_combout\);

-- Location: LCCOMB_X67_Y49_N12
\DataPath|Ram|s_memory~1800feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1800feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1800feeder_combout\);

-- Location: FF_X67_Y49_N13
\DataPath|Ram|s_memory~1800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1800feeder_combout\,
	ena => \DataPath|Ram|s_memory~4355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1800_q\);

-- Location: FF_X68_Y45_N1
\DataPath|Ram|s_memory~1810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1810_q\);

-- Location: FF_X67_Y37_N15
\DataPath|Ram|s_memory~1790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1790_q\);

-- Location: FF_X67_Y45_N31
\DataPath|Ram|s_memory~1780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1780_q\);

-- Location: LCCOMB_X67_Y45_N30
\DataPath|Ram|s_memory~3966\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3966_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~1790_q\)) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1780_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1790_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1780_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3966_combout\);

-- Location: LCCOMB_X68_Y45_N0
\DataPath|Ram|s_memory~3967\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3967_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3966_combout\ & ((\DataPath|Ram|s_memory~1810_q\))) # (!\DataPath|Ram|s_memory~3966_combout\ & (\DataPath|Ram|s_memory~1800_q\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3966_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1800_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1810_q\,
	datad => \DataPath|Ram|s_memory~3966_combout\,
	combout => \DataPath|Ram|s_memory~3967_combout\);

-- Location: FF_X65_Y45_N11
\DataPath|Ram|s_memory~1300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1300_q\);

-- Location: FF_X63_Y49_N7
\DataPath|Ram|s_memory~1320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1320_q\);

-- Location: LCCOMB_X65_Y45_N10
\DataPath|Ram|s_memory~3963\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3963_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~1320_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~1300_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1300_q\,
	datad => \DataPath|Ram|s_memory~1320_q\,
	combout => \DataPath|Ram|s_memory~3963_combout\);

-- Location: FF_X68_Y45_N5
\DataPath|Ram|s_memory~1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1330_q\);

-- Location: FF_X65_Y45_N25
\DataPath|Ram|s_memory~1310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1310_q\);

-- Location: LCCOMB_X68_Y45_N4
\DataPath|Ram|s_memory~3964\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3964_combout\ = (\DataPath|Ram|s_memory~3963_combout\ & (((\DataPath|Ram|s_memory~1330_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3963_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~1310_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3963_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1330_q\,
	datad => \DataPath|Ram|s_memory~1310_q\,
	combout => \DataPath|Ram|s_memory~3964_combout\);

-- Location: FF_X62_Y48_N11
\DataPath|Ram|s_memory~1480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1480_q\);

-- Location: FF_X56_Y41_N5
\DataPath|Ram|s_memory~1470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1470_q\);

-- Location: FF_X56_Y41_N31
\DataPath|Ram|s_memory~1460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1460_q\);

-- Location: LCCOMB_X56_Y41_N30
\DataPath|Ram|s_memory~3961\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3961_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1470_q\) # ((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~1460_q\ & 
-- !\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~1470_q\,
	datac => \DataPath|Ram|s_memory~1460_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3961_combout\);

-- Location: FF_X69_Y41_N27
\DataPath|Ram|s_memory~1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1490_q\);

-- Location: LCCOMB_X69_Y41_N26
\DataPath|Ram|s_memory~3962\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3962_combout\ = (\DataPath|Ram|s_memory~3961_combout\ & (((\DataPath|Ram|s_memory~1490_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3961_combout\ & (\DataPath|Ram|s_memory~1480_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1480_q\,
	datab => \DataPath|Ram|s_memory~3961_combout\,
	datac => \DataPath|Ram|s_memory~1490_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3962_combout\);

-- Location: LCCOMB_X68_Y45_N6
\DataPath|Ram|s_memory~3965\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3965_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\) # (\DataPath|Ram|s_memory~3962_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~3964_combout\ & 
-- (!\DataPath|s_ramAddress[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~3964_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~3962_combout\,
	combout => \DataPath|Ram|s_memory~3965_combout\);

-- Location: LCCOMB_X68_Y45_N10
\DataPath|Ram|s_memory~3968\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3968_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3965_combout\ & ((\DataPath|Ram|s_memory~3967_combout\))) # (!\DataPath|Ram|s_memory~3965_combout\ & (\DataPath|Ram|s_memory~3960_combout\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3965_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3960_combout\,
	datab => \DataPath|Ram|s_memory~3967_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~3965_combout\,
	combout => \DataPath|Ram|s_memory~3968_combout\);

-- Location: LCCOMB_X72_Y42_N22
\DataPath|Ram|s_memory~3969\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3969_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~3958_combout\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((!\DataPath|s_ramAddress[3]~0_combout\ & 
-- \DataPath|Ram|s_memory~3968_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3958_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3968_combout\,
	combout => \DataPath|Ram|s_memory~3969_combout\);

-- Location: FF_X60_Y47_N23
\DataPath|Ram|s_memory~1760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1760_q\);

-- Location: FF_X58_Y48_N13
\DataPath|Ram|s_memory~1920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1920_q\);

-- Location: FF_X62_Y49_N31
\DataPath|Ram|s_memory~1440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1440_q\);

-- Location: FF_X61_Y49_N25
\DataPath|Ram|s_memory~1600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1600_q\);

-- Location: LCCOMB_X62_Y49_N30
\DataPath|Ram|s_memory~3970\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3970_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~1600_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~1440_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1440_q\,
	datad => \DataPath|Ram|s_memory~1600_q\,
	combout => \DataPath|Ram|s_memory~3970_combout\);

-- Location: LCCOMB_X58_Y48_N12
\DataPath|Ram|s_memory~3971\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3971_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3970_combout\ & ((\DataPath|Ram|s_memory~1920_q\))) # (!\DataPath|Ram|s_memory~3970_combout\ & (\DataPath|Ram|s_memory~1760_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~3970_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1760_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1920_q\,
	datad => \DataPath|Ram|s_memory~3970_combout\,
	combout => \DataPath|Ram|s_memory~3971_combout\);

-- Location: LCCOMB_X65_Y42_N12
\DataPath|Ram|s_memory~1610feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1610feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1610feeder_combout\);

-- Location: FF_X65_Y42_N13
\DataPath|Ram|s_memory~1610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1610feeder_combout\,
	ena => \DataPath|Ram|s_memory~4311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1610_q\);

-- Location: FF_X65_Y40_N3
\DataPath|Ram|s_memory~1930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1930_q\);

-- Location: FF_X62_Y47_N9
\DataPath|Ram|s_memory~1770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1770_q\);

-- Location: FF_X65_Y46_N21
\DataPath|Ram|s_memory~1450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1450_q\);

-- Location: LCCOMB_X65_Y46_N20
\DataPath|Ram|s_memory~3977\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3977_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1770_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1450_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1770_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1450_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3977_combout\);

-- Location: LCCOMB_X65_Y40_N2
\DataPath|Ram|s_memory~3978\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3978_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3977_combout\ & ((\DataPath|Ram|s_memory~1930_q\))) # (!\DataPath|Ram|s_memory~3977_combout\ & (\DataPath|Ram|s_memory~1610_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1610_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1930_q\,
	datad => \DataPath|Ram|s_memory~3977_combout\,
	combout => \DataPath|Ram|s_memory~3978_combout\);

-- Location: LCCOMB_X57_Y41_N14
\DataPath|Ram|s_memory~1580feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1580feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1580feeder_combout\);

-- Location: FF_X57_Y41_N15
\DataPath|Ram|s_memory~1580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1580feeder_combout\,
	ena => \DataPath|Ram|s_memory~4303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1580_q\);

-- Location: FF_X57_Y44_N1
\DataPath|Ram|s_memory~1420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1420_q\);

-- Location: LCCOMB_X57_Y44_N0
\DataPath|Ram|s_memory~3974\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3974_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~1580_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~1420_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~1580_q\,
	datac => \DataPath|Ram|s_memory~1420_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~3974_combout\);

-- Location: FF_X61_Y43_N17
\DataPath|Ram|s_memory~1900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1900_q\);

-- Location: LCCOMB_X60_Y43_N24
\DataPath|Ram|s_memory~1740feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1740feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1740feeder_combout\);

-- Location: FF_X60_Y43_N25
\DataPath|Ram|s_memory~1740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1740feeder_combout\,
	ena => \DataPath|Ram|s_memory~4324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1740_q\);

-- Location: LCCOMB_X61_Y43_N16
\DataPath|Ram|s_memory~3975\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3975_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~3974_combout\ & (\DataPath|Ram|s_memory~1900_q\)) # (!\DataPath|Ram|s_memory~3974_combout\ & ((\DataPath|Ram|s_memory~1740_q\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3974_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3974_combout\,
	datac => \DataPath|Ram|s_memory~1900_q\,
	datad => \DataPath|Ram|s_memory~1740_q\,
	combout => \DataPath|Ram|s_memory~3975_combout\);

-- Location: FF_X62_Y37_N9
\DataPath|Ram|s_memory~1590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1590_q\);

-- Location: FF_X66_Y40_N1
\DataPath|Ram|s_memory~1910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1910_q\);

-- Location: FF_X69_Y39_N1
\DataPath|Ram|s_memory~1430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1430_q\);

-- Location: LCCOMB_X61_Y39_N26
\DataPath|Ram|s_memory~1750feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1750feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1750feeder_combout\);

-- Location: FF_X61_Y39_N27
\DataPath|Ram|s_memory~1750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1750feeder_combout\,
	ena => \DataPath|Ram|s_memory~4316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1750_q\);

-- Location: LCCOMB_X69_Y39_N0
\DataPath|Ram|s_memory~3972\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3972_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~1750_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~1430_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1430_q\,
	datad => \DataPath|Ram|s_memory~1750_q\,
	combout => \DataPath|Ram|s_memory~3972_combout\);

-- Location: LCCOMB_X66_Y40_N0
\DataPath|Ram|s_memory~3973\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3973_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3972_combout\ & ((\DataPath|Ram|s_memory~1910_q\))) # (!\DataPath|Ram|s_memory~3972_combout\ & (\DataPath|Ram|s_memory~1590_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3972_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~1590_q\,
	datac => \DataPath|Ram|s_memory~1910_q\,
	datad => \DataPath|Ram|s_memory~3972_combout\,
	combout => \DataPath|Ram|s_memory~3973_combout\);

-- Location: LCCOMB_X65_Y41_N16
\DataPath|Ram|s_memory~3976\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3976_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3973_combout\))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3975_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3975_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~3973_combout\,
	combout => \DataPath|Ram|s_memory~3976_combout\);

-- Location: LCCOMB_X65_Y41_N10
\DataPath|Ram|s_memory~3979\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3979_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~3976_combout\ & ((\DataPath|Ram|s_memory~3978_combout\))) # (!\DataPath|Ram|s_memory~3976_combout\ & (\DataPath|Ram|s_memory~3971_combout\)))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~3976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3971_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~3978_combout\,
	datad => \DataPath|Ram|s_memory~3976_combout\,
	combout => \DataPath|Ram|s_memory~3979_combout\);

-- Location: FF_X58_Y44_N3
\DataPath|Ram|s_memory~1540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1540_q\);

-- Location: FF_X62_Y48_N9
\DataPath|Ram|s_memory~1560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1560_q\);

-- Location: LCCOMB_X58_Y44_N2
\DataPath|Ram|s_memory~3939\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3939_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\) # ((\DataPath|Ram|s_memory~1560_q\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (!\DataPath|s_ramAddress[0]~3_combout\ & 
-- (\DataPath|Ram|s_memory~1540_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[1]~2_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1540_q\,
	datad => \DataPath|Ram|s_memory~1560_q\,
	combout => \DataPath|Ram|s_memory~3939_combout\);

-- Location: FF_X66_Y42_N5
\DataPath|Ram|s_memory~1570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1570_q\);

-- Location: LCCOMB_X63_Y40_N10
\DataPath|Ram|s_memory~1550feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1550feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1550feeder_combout\);

-- Location: FF_X63_Y40_N11
\DataPath|Ram|s_memory~1550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1550feeder_combout\,
	ena => \DataPath|Ram|s_memory~4291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1550_q\);

-- Location: LCCOMB_X66_Y42_N4
\DataPath|Ram|s_memory~3940\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3940_combout\ = (\DataPath|Ram|s_memory~3939_combout\ & (((\DataPath|Ram|s_memory~1570_q\)) # (!\DataPath|s_ramAddress[0]~3_combout\))) # (!\DataPath|Ram|s_memory~3939_combout\ & (\DataPath|s_ramAddress[0]~3_combout\ & 
-- ((\DataPath|Ram|s_memory~1550_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3939_combout\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1570_q\,
	datad => \DataPath|Ram|s_memory~1550_q\,
	combout => \DataPath|Ram|s_memory~3940_combout\);

-- Location: FF_X65_Y44_N29
\DataPath|Ram|s_memory~1860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1860_q\);

-- Location: LCCOMB_X66_Y48_N30
\DataPath|Ram|s_memory~1880feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1880feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1880feeder_combout\);

-- Location: FF_X66_Y48_N31
\DataPath|Ram|s_memory~1880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1880feeder_combout\,
	ena => \DataPath|Ram|s_memory~4347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1880_q\);

-- Location: LCCOMB_X65_Y44_N28
\DataPath|Ram|s_memory~3946\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3946_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|s_ramAddress[1]~2_combout\)) # (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~1880_q\))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (\DataPath|Ram|s_memory~1860_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1860_q\,
	datad => \DataPath|Ram|s_memory~1880_q\,
	combout => \DataPath|Ram|s_memory~3946_combout\);

-- Location: FF_X69_Y44_N1
\DataPath|Ram|s_memory~1890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1890_q\);

-- Location: LCCOMB_X66_Y44_N30
\DataPath|Ram|s_memory~1870feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1870feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1870feeder_combout\);

-- Location: FF_X66_Y44_N31
\DataPath|Ram|s_memory~1870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1870feeder_combout\,
	ena => \DataPath|Ram|s_memory~4348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1870_q\);

-- Location: LCCOMB_X69_Y44_N0
\DataPath|Ram|s_memory~3947\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3947_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~3946_combout\ & (\DataPath|Ram|s_memory~1890_q\)) # (!\DataPath|Ram|s_memory~3946_combout\ & ((\DataPath|Ram|s_memory~1870_q\))))) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~3946_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[0]~3_combout\,
	datab => \DataPath|Ram|s_memory~3946_combout\,
	datac => \DataPath|Ram|s_memory~1890_q\,
	datad => \DataPath|Ram|s_memory~1870_q\,
	combout => \DataPath|Ram|s_memory~3947_combout\);

-- Location: LCCOMB_X63_Y41_N14
\DataPath|Ram|s_memory~1390feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1390feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1390feeder_combout\);

-- Location: FF_X63_Y41_N15
\DataPath|Ram|s_memory~1390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1390feeder_combout\,
	ena => \DataPath|Ram|s_memory~4331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1390_q\);

-- Location: FF_X57_Y44_N19
\DataPath|Ram|s_memory~1380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1380_q\);

-- Location: LCCOMB_X57_Y44_N18
\DataPath|Ram|s_memory~3943\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3943_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~1390_q\)) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1380_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1390_q\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1380_q\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~3943_combout\);

-- Location: FF_X62_Y49_N1
\DataPath|Ram|s_memory~1400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1400_q\);

-- Location: FF_X68_Y47_N31
\DataPath|Ram|s_memory~1410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1410_q\);

-- Location: LCCOMB_X68_Y47_N30
\DataPath|Ram|s_memory~3944\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3944_combout\ = (\DataPath|Ram|s_memory~3943_combout\ & (((\DataPath|Ram|s_memory~1410_q\) # (!\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|Ram|s_memory~3943_combout\ & (\DataPath|Ram|s_memory~1400_q\ & 
-- ((\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3943_combout\,
	datab => \DataPath|Ram|s_memory~1400_q\,
	datac => \DataPath|Ram|s_memory~1410_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3944_combout\);

-- Location: LCCOMB_X62_Y39_N12
\DataPath|Ram|s_memory~1710feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1710feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~1710feeder_combout\);

-- Location: FF_X62_Y39_N13
\DataPath|Ram|s_memory~1710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1710feeder_combout\,
	ena => \DataPath|Ram|s_memory~4314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1710_q\);

-- Location: FF_X57_Y45_N25
\DataPath|Ram|s_memory~1700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1700_q\);

-- Location: LCCOMB_X57_Y45_N24
\DataPath|Ram|s_memory~3941\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3941_combout\ = (\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~1710_q\) # ((\DataPath|s_ramAddress[1]~2_combout\)))) # (!\DataPath|s_ramAddress[0]~3_combout\ & (((\DataPath|Ram|s_memory~1700_q\ & 
-- !\DataPath|s_ramAddress[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1710_q\,
	datab => \DataPath|s_ramAddress[0]~3_combout\,
	datac => \DataPath|Ram|s_memory~1700_q\,
	datad => \DataPath|s_ramAddress[1]~2_combout\,
	combout => \DataPath|Ram|s_memory~3941_combout\);

-- Location: FF_X72_Y45_N13
\DataPath|Ram|s_memory~1730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1730_q\);

-- Location: FF_X60_Y47_N9
\DataPath|Ram|s_memory~1720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1720_q\);

-- Location: LCCOMB_X72_Y45_N12
\DataPath|Ram|s_memory~3942\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3942_combout\ = (\DataPath|Ram|s_memory~3941_combout\ & (((\DataPath|Ram|s_memory~1730_q\)) # (!\DataPath|s_ramAddress[1]~2_combout\))) # (!\DataPath|Ram|s_memory~3941_combout\ & (\DataPath|s_ramAddress[1]~2_combout\ & 
-- ((\DataPath|Ram|s_memory~1720_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3941_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~1730_q\,
	datad => \DataPath|Ram|s_memory~1720_q\,
	combout => \DataPath|Ram|s_memory~3942_combout\);

-- Location: LCCOMB_X72_Y42_N18
\DataPath|Ram|s_memory~3945\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3945_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\) # (\DataPath|Ram|s_memory~3942_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~3944_combout\ & 
-- (!\DataPath|s_ramAddress[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~3944_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~3942_combout\,
	combout => \DataPath|Ram|s_memory~3945_combout\);

-- Location: LCCOMB_X72_Y42_N28
\DataPath|Ram|s_memory~3948\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3948_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~3945_combout\ & ((\DataPath|Ram|s_memory~3947_combout\))) # (!\DataPath|Ram|s_memory~3945_combout\ & (\DataPath|Ram|s_memory~3940_combout\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~3945_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3940_combout\,
	datab => \DataPath|Ram|s_memory~3947_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~3945_combout\,
	combout => \DataPath|Ram|s_memory~3948_combout\);

-- Location: LCCOMB_X72_Y42_N4
\DataPath|Ram|s_memory~3980\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~3980_combout\ = (\DataPath|Ram|s_memory~3969_combout\ & ((\DataPath|Ram|s_memory~3979_combout\) # ((!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~3969_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\ & 
-- \DataPath|Ram|s_memory~3948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3969_combout\,
	datab => \DataPath|Ram|s_memory~3979_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~3948_combout\,
	combout => \DataPath|Ram|s_memory~3980_combout\);

-- Location: LCCOMB_X65_Y35_N14
\DataPath|Ram|s_memory~2150feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2150feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~2150feeder_combout\);

-- Location: FF_X65_Y35_N15
\DataPath|Ram|s_memory~2150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2150feeder_combout\,
	ena => \DataPath|Ram|s_memory~4508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2150_q\);

-- Location: FF_X65_Y37_N27
\DataPath|Ram|s_memory~2230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2230_q\);

-- Location: LCCOMB_X59_Y41_N20
\DataPath|Ram|s_memory~2190feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2190feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~2190feeder_combout\);

-- Location: FF_X59_Y41_N21
\DataPath|Ram|s_memory~2190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2190feeder_combout\,
	ena => \DataPath|Ram|s_memory~4500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2190_q\);

-- Location: FF_X61_Y37_N15
\DataPath|Ram|s_memory~2110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2110_q\);

-- Location: LCCOMB_X61_Y37_N14
\DataPath|Ram|s_memory~4066\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4066_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2190_q\) # ((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~2110_q\ & 
-- !\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2190_q\,
	datac => \DataPath|Ram|s_memory~2110_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~4066_combout\);

-- Location: LCCOMB_X65_Y37_N26
\DataPath|Ram|s_memory~4067\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4067_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4066_combout\ & ((\DataPath|Ram|s_memory~2230_q\))) # (!\DataPath|Ram|s_memory~4066_combout\ & (\DataPath|Ram|s_memory~2150_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~4066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2150_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2230_q\,
	datad => \DataPath|Ram|s_memory~4066_combout\,
	combout => \DataPath|Ram|s_memory~4067_combout\);

-- Location: FF_X67_Y40_N13
\DataPath|Ram|s_memory~2430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2430_q\);

-- Location: FF_X67_Y40_N11
\DataPath|Ram|s_memory~2510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2510_q\);

-- Location: LCCOMB_X67_Y40_N12
\DataPath|Ram|s_memory~4073\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4073_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2510_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2430_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2430_q\,
	datad => \DataPath|Ram|s_memory~2510_q\,
	combout => \DataPath|Ram|s_memory~4073_combout\);

-- Location: FF_X66_Y36_N7
\DataPath|Ram|s_memory~2550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2550_q\);

-- Location: FF_X66_Y36_N21
\DataPath|Ram|s_memory~2470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2470_q\);

-- Location: LCCOMB_X66_Y36_N6
\DataPath|Ram|s_memory~4074\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4074_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4073_combout\ & (\DataPath|Ram|s_memory~2550_q\)) # (!\DataPath|Ram|s_memory~4073_combout\ & ((\DataPath|Ram|s_memory~2470_q\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~4073_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~4073_combout\,
	datac => \DataPath|Ram|s_memory~2550_q\,
	datad => \DataPath|Ram|s_memory~2470_q\,
	combout => \DataPath|Ram|s_memory~4074_combout\);

-- Location: FF_X65_Y38_N29
\DataPath|Ram|s_memory~1990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1990_q\);

-- Location: FF_X65_Y38_N7
\DataPath|Ram|s_memory~1950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1950_q\);

-- Location: LCCOMB_X65_Y38_N6
\DataPath|Ram|s_memory~4070\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4070_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1990_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~1950_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1990_q\,
	datac => \DataPath|Ram|s_memory~1950_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4070_combout\);

-- Location: FF_X73_Y38_N27
\DataPath|Ram|s_memory~2070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2070_q\);

-- Location: LCCOMB_X74_Y38_N26
\DataPath|Ram|s_memory~2030feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2030feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~2030feeder_combout\);

-- Location: FF_X74_Y38_N27
\DataPath|Ram|s_memory~2030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2030feeder_combout\,
	ena => \DataPath|Ram|s_memory~4504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2030_q\);

-- Location: LCCOMB_X73_Y38_N26
\DataPath|Ram|s_memory~4071\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4071_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~4070_combout\ & (\DataPath|Ram|s_memory~2070_q\)) # (!\DataPath|Ram|s_memory~4070_combout\ & ((\DataPath|Ram|s_memory~2030_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~4070_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~4070_combout\,
	datac => \DataPath|Ram|s_memory~2070_q\,
	datad => \DataPath|Ram|s_memory~2030_q\,
	combout => \DataPath|Ram|s_memory~4071_combout\);

-- Location: FF_X61_Y36_N23
\DataPath|Ram|s_memory~2270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2270_q\);

-- Location: FF_X61_Y36_N21
\DataPath|Ram|s_memory~2310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2310_q\);

-- Location: LCCOMB_X61_Y36_N22
\DataPath|Ram|s_memory~4068\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4068_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2310_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2270_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2270_q\,
	datad => \DataPath|Ram|s_memory~2310_q\,
	combout => \DataPath|Ram|s_memory~4068_combout\);

-- Location: FF_X72_Y42_N21
\DataPath|Ram|s_memory~2390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2390_q\);

-- Location: FF_X72_Y42_N7
\DataPath|Ram|s_memory~2350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2350_q\);

-- Location: LCCOMB_X72_Y42_N20
\DataPath|Ram|s_memory~4069\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4069_combout\ = (\DataPath|Ram|s_memory~4068_combout\ & (((\DataPath|Ram|s_memory~2390_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~4068_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~2350_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4068_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2390_q\,
	datad => \DataPath|Ram|s_memory~2350_q\,
	combout => \DataPath|Ram|s_memory~4069_combout\);

-- Location: LCCOMB_X72_Y42_N30
\DataPath|Ram|s_memory~4072\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4072_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\) # (\DataPath|Ram|s_memory~4069_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~4071_combout\ & 
-- (!\DataPath|s_ramAddress[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~4071_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~4069_combout\,
	combout => \DataPath|Ram|s_memory~4072_combout\);

-- Location: LCCOMB_X72_Y40_N24
\DataPath|Ram|s_memory~4075\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4075_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4072_combout\ & ((\DataPath|Ram|s_memory~4074_combout\))) # (!\DataPath|Ram|s_memory~4072_combout\ & (\DataPath|Ram|s_memory~4067_combout\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4067_combout\,
	datab => \DataPath|Ram|s_memory~4074_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~4072_combout\,
	combout => \DataPath|Ram|s_memory~4075_combout\);

-- Location: FF_X65_Y50_N3
\DataPath|Ram|s_memory~2000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2000_q\);

-- Location: FF_X65_Y50_N21
\DataPath|Ram|s_memory~2320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2320_q\);

-- Location: LCCOMB_X65_Y50_N2
\DataPath|Ram|s_memory~4078\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4078_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2320_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~2000_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2000_q\,
	datad => \DataPath|Ram|s_memory~2320_q\,
	combout => \DataPath|Ram|s_memory~4078_combout\);

-- Location: FF_X63_Y51_N11
\DataPath|Ram|s_memory~2480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2480_q\);

-- Location: FF_X63_Y51_N29
\DataPath|Ram|s_memory~2160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2160_q\);

-- Location: LCCOMB_X63_Y51_N10
\DataPath|Ram|s_memory~4079\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4079_combout\ = (\DataPath|Ram|s_memory~4078_combout\ & (((\DataPath|Ram|s_memory~2480_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~4078_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~2160_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4078_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2480_q\,
	datad => \DataPath|Ram|s_memory~2160_q\,
	combout => \DataPath|Ram|s_memory~4079_combout\);

-- Location: FF_X65_Y52_N31
\DataPath|Ram|s_memory~1960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1960_q\);

-- Location: FF_X65_Y52_N13
\DataPath|Ram|s_memory~2120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2120_q\);

-- Location: LCCOMB_X65_Y52_N30
\DataPath|Ram|s_memory~4080\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4080_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~2120_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~1960_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~1960_q\,
	datad => \DataPath|Ram|s_memory~2120_q\,
	combout => \DataPath|Ram|s_memory~4080_combout\);

-- Location: FF_X65_Y51_N5
\DataPath|Ram|s_memory~2440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2440_q\);

-- Location: FF_X65_Y51_N11
\DataPath|Ram|s_memory~2280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2280_q\);

-- Location: LCCOMB_X65_Y51_N4
\DataPath|Ram|s_memory~4081\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4081_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4080_combout\ & (\DataPath|Ram|s_memory~2440_q\)) # (!\DataPath|Ram|s_memory~4080_combout\ & ((\DataPath|Ram|s_memory~2280_q\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~4080_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~4080_combout\,
	datac => \DataPath|Ram|s_memory~2440_q\,
	datad => \DataPath|Ram|s_memory~2280_q\,
	combout => \DataPath|Ram|s_memory~4081_combout\);

-- Location: LCCOMB_X65_Y51_N22
\DataPath|Ram|s_memory~4082\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4082_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4079_combout\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~4081_combout\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~4079_combout\,
	datac => \DataPath|Ram|s_memory~4081_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4082_combout\);

-- Location: FF_X65_Y47_N1
\DataPath|Ram|s_memory~2360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2360_q\);

-- Location: FF_X67_Y48_N9
\DataPath|Ram|s_memory~2520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2520_q\);

-- Location: FF_X67_Y52_N17
\DataPath|Ram|s_memory~2040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2040_q\);

-- Location: FF_X67_Y52_N7
\DataPath|Ram|s_memory~2200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2200_q\);

-- Location: LCCOMB_X67_Y52_N16
\DataPath|Ram|s_memory~4076\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4076_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2200_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2040_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2040_q\,
	datad => \DataPath|Ram|s_memory~2200_q\,
	combout => \DataPath|Ram|s_memory~4076_combout\);

-- Location: LCCOMB_X67_Y48_N8
\DataPath|Ram|s_memory~4077\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4077_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4076_combout\ & ((\DataPath|Ram|s_memory~2520_q\))) # (!\DataPath|Ram|s_memory~4076_combout\ & (\DataPath|Ram|s_memory~2360_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~4076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~2360_q\,
	datac => \DataPath|Ram|s_memory~2520_q\,
	datad => \DataPath|Ram|s_memory~4076_combout\,
	combout => \DataPath|Ram|s_memory~4077_combout\);

-- Location: FF_X66_Y51_N17
\DataPath|Ram|s_memory~2400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2400_q\);

-- Location: FF_X66_Y51_N27
\DataPath|Ram|s_memory~2080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2080_q\);

-- Location: LCCOMB_X66_Y51_N26
\DataPath|Ram|s_memory~4083\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4083_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~2400_q\) # ((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~2080_q\ & 
-- !\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~2400_q\,
	datac => \DataPath|Ram|s_memory~2080_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~4083_combout\);

-- Location: FF_X67_Y51_N25
\DataPath|Ram|s_memory~2560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2560_q\);

-- Location: LCCOMB_X68_Y51_N6
\DataPath|Ram|s_memory~2240feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2240feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~2240feeder_combout\);

-- Location: FF_X68_Y51_N7
\DataPath|Ram|s_memory~2240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2240feeder_combout\,
	ena => \DataPath|Ram|s_memory~4522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2240_q\);

-- Location: LCCOMB_X67_Y51_N24
\DataPath|Ram|s_memory~4084\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4084_combout\ = (\DataPath|Ram|s_memory~4083_combout\ & (((\DataPath|Ram|s_memory~2560_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~4083_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~2240_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4083_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2560_q\,
	datad => \DataPath|Ram|s_memory~2240_q\,
	combout => \DataPath|Ram|s_memory~4084_combout\);

-- Location: LCCOMB_X68_Y51_N20
\DataPath|Ram|s_memory~4085\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4085_combout\ = (\DataPath|Ram|s_memory~4082_combout\ & (((\DataPath|Ram|s_memory~4084_combout\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~4082_combout\ & (\DataPath|Ram|s_memory~4077_combout\ & 
-- (\DataPath|s_ramAddress[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4082_combout\,
	datab => \DataPath|Ram|s_memory~4077_combout\,
	datac => \DataPath|s_ramAddress[3]~0_combout\,
	datad => \DataPath|Ram|s_memory~4084_combout\,
	combout => \DataPath|Ram|s_memory~4085_combout\);

-- Location: FF_X55_Y42_N11
\DataPath|Ram|s_memory~2340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2340_q\);

-- Location: FF_X55_Y42_N1
\DataPath|Ram|s_memory~2380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2380_q\);

-- Location: FF_X56_Y42_N23
\DataPath|Ram|s_memory~2260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2260_q\);

-- Location: FF_X56_Y42_N29
\DataPath|Ram|s_memory~2300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2300_q\);

-- Location: LCCOMB_X56_Y42_N22
\DataPath|Ram|s_memory~4086\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4086_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2300_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2260_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2260_q\,
	datad => \DataPath|Ram|s_memory~2300_q\,
	combout => \DataPath|Ram|s_memory~4086_combout\);

-- Location: LCCOMB_X55_Y42_N0
\DataPath|Ram|s_memory~4087\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4087_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~4086_combout\ & ((\DataPath|Ram|s_memory~2380_q\))) # (!\DataPath|Ram|s_memory~4086_combout\ & (\DataPath|Ram|s_memory~2340_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~4086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2340_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2380_q\,
	datad => \DataPath|Ram|s_memory~4086_combout\,
	combout => \DataPath|Ram|s_memory~4087_combout\);

-- Location: FF_X59_Y39_N11
\DataPath|Ram|s_memory~2460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2460_q\);

-- Location: FF_X67_Y41_N29
\DataPath|Ram|s_memory~2420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2420_q\);

-- Location: FF_X67_Y41_N11
\DataPath|Ram|s_memory~2500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2500_q\);

-- Location: LCCOMB_X67_Y41_N28
\DataPath|Ram|s_memory~4093\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4093_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2500_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2420_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2420_q\,
	datad => \DataPath|Ram|s_memory~2500_q\,
	combout => \DataPath|Ram|s_memory~4093_combout\);

-- Location: FF_X59_Y39_N5
\DataPath|Ram|s_memory~2540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2540_q\);

-- Location: LCCOMB_X59_Y39_N4
\DataPath|Ram|s_memory~4094\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4094_combout\ = (\DataPath|Ram|s_memory~4093_combout\ & (((\DataPath|Ram|s_memory~2540_q\) # (!\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|Ram|s_memory~4093_combout\ & (\DataPath|Ram|s_memory~2460_q\ & 
-- ((\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2460_q\,
	datab => \DataPath|Ram|s_memory~4093_combout\,
	datac => \DataPath|Ram|s_memory~2540_q\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~4094_combout\);

-- Location: FF_X59_Y42_N23
\DataPath|Ram|s_memory~1980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1980_q\);

-- Location: FF_X59_Y42_N9
\DataPath|Ram|s_memory~1940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1940_q\);

-- Location: LCCOMB_X59_Y42_N8
\DataPath|Ram|s_memory~4090\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4090_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1980_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~1940_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1980_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1940_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4090_combout\);

-- Location: FF_X62_Y46_N9
\DataPath|Ram|s_memory~2020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2020_q\);

-- Location: FF_X62_Y46_N31
\DataPath|Ram|s_memory~2060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2060_q\);

-- Location: LCCOMB_X62_Y46_N30
\DataPath|Ram|s_memory~4091\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4091_combout\ = (\DataPath|Ram|s_memory~4090_combout\ & (((\DataPath|Ram|s_memory~2060_q\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~4090_combout\ & (\DataPath|Ram|s_memory~2020_q\ & 
-- ((\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4090_combout\,
	datab => \DataPath|Ram|s_memory~2020_q\,
	datac => \DataPath|Ram|s_memory~2060_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4091_combout\);

-- Location: FF_X56_Y40_N27
\DataPath|Ram|s_memory~2140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2140_q\);

-- Location: FF_X56_Y40_N9
\DataPath|Ram|s_memory~2220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2220_q\);

-- Location: FF_X60_Y41_N13
\DataPath|Ram|s_memory~2100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2100_q\);

-- Location: LCCOMB_X59_Y41_N14
\DataPath|Ram|s_memory~2180feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2180feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~2180feeder_combout\);

-- Location: FF_X59_Y41_N15
\DataPath|Ram|s_memory~2180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2180feeder_combout\,
	ena => \DataPath|Ram|s_memory~4541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2180_q\);

-- Location: LCCOMB_X60_Y41_N12
\DataPath|Ram|s_memory~4088\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4088_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2180_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2100_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2100_q\,
	datad => \DataPath|Ram|s_memory~2180_q\,
	combout => \DataPath|Ram|s_memory~4088_combout\);

-- Location: LCCOMB_X56_Y40_N8
\DataPath|Ram|s_memory~4089\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4089_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4088_combout\ & ((\DataPath|Ram|s_memory~2220_q\))) # (!\DataPath|Ram|s_memory~4088_combout\ & (\DataPath|Ram|s_memory~2140_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~4088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2140_q\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2220_q\,
	datad => \DataPath|Ram|s_memory~4088_combout\,
	combout => \DataPath|Ram|s_memory~4089_combout\);

-- Location: LCCOMB_X72_Y42_N12
\DataPath|Ram|s_memory~4092\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4092_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4089_combout\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~4091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~4091_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~4089_combout\,
	combout => \DataPath|Ram|s_memory~4092_combout\);

-- Location: LCCOMB_X72_Y42_N26
\DataPath|Ram|s_memory~4095\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4095_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4092_combout\ & ((\DataPath|Ram|s_memory~4094_combout\))) # (!\DataPath|Ram|s_memory~4092_combout\ & (\DataPath|Ram|s_memory~4087_combout\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~4092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~4087_combout\,
	datac => \DataPath|Ram|s_memory~4094_combout\,
	datad => \DataPath|Ram|s_memory~4092_combout\,
	combout => \DataPath|Ram|s_memory~4095_combout\);

-- Location: LCCOMB_X72_Y42_N16
\DataPath|Ram|s_memory~4096\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4096_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~4085_combout\) # ((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~4095_combout\ & 
-- !\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4085_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~4095_combout\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~4096_combout\);

-- Location: LCCOMB_X67_Y39_N2
\DataPath|Ram|s_memory~2490feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2490feeder_combout\ = \DataPath|Counter_1|s_counterValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(1),
	combout => \DataPath|Ram|s_memory~2490feeder_combout\);

-- Location: FF_X67_Y39_N3
\DataPath|Ram|s_memory~2490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2490feeder_combout\,
	ena => \DataPath|Ram|s_memory~4556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2490_q\);

-- Location: FF_X75_Y41_N9
\DataPath|Ram|s_memory~2450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2450_q\);

-- Location: LCCOMB_X75_Y41_N8
\DataPath|Ram|s_memory~4104\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4104_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2490_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~2450_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~2490_q\,
	datac => \DataPath|Ram|s_memory~2450_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4104_combout\);

-- Location: FF_X75_Y40_N13
\DataPath|Ram|s_memory~2570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2570_q\);

-- Location: FF_X75_Y40_N19
\DataPath|Ram|s_memory~2530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2530_q\);

-- Location: LCCOMB_X75_Y40_N12
\DataPath|Ram|s_memory~4105\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4105_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~4104_combout\ & (\DataPath|Ram|s_memory~2570_q\)) # (!\DataPath|Ram|s_memory~4104_combout\ & ((\DataPath|Ram|s_memory~2530_q\))))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~4104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~4104_combout\,
	datac => \DataPath|Ram|s_memory~2570_q\,
	datad => \DataPath|Ram|s_memory~2530_q\,
	combout => \DataPath|Ram|s_memory~4105_combout\);

-- Location: FF_X72_Y39_N21
\DataPath|Ram|s_memory~2330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2330_q\);

-- Location: FF_X72_Y39_N27
\DataPath|Ram|s_memory~2410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2410_q\);

-- Location: FF_X72_Y43_N21
\DataPath|Ram|s_memory~2290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2290_q\);

-- Location: FF_X72_Y43_N19
\DataPath|Ram|s_memory~2370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2370_q\);

-- Location: LCCOMB_X72_Y43_N20
\DataPath|Ram|s_memory~4097\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4097_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~2370_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~2290_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2290_q\,
	datad => \DataPath|Ram|s_memory~2370_q\,
	combout => \DataPath|Ram|s_memory~4097_combout\);

-- Location: LCCOMB_X72_Y39_N26
\DataPath|Ram|s_memory~4098\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4098_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4097_combout\ & ((\DataPath|Ram|s_memory~2410_q\))) # (!\DataPath|Ram|s_memory~4097_combout\ & (\DataPath|Ram|s_memory~2330_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~4097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~2330_q\,
	datac => \DataPath|Ram|s_memory~2410_q\,
	datad => \DataPath|Ram|s_memory~4097_combout\,
	combout => \DataPath|Ram|s_memory~4098_combout\);

-- Location: FF_X74_Y42_N29
\DataPath|Ram|s_memory~1970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1970_q\);

-- Location: FF_X73_Y42_N15
\DataPath|Ram|s_memory~2050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2050_q\);

-- Location: LCCOMB_X74_Y42_N28
\DataPath|Ram|s_memory~4101\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4101_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2050_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~1970_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1970_q\,
	datad => \DataPath|Ram|s_memory~2050_q\,
	combout => \DataPath|Ram|s_memory~4101_combout\);

-- Location: FF_X74_Y42_N11
\DataPath|Ram|s_memory~2090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2090_q\);

-- Location: FF_X73_Y39_N31
\DataPath|Ram|s_memory~2010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2010_q\);

-- Location: LCCOMB_X74_Y42_N10
\DataPath|Ram|s_memory~4102\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4102_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4101_combout\ & (\DataPath|Ram|s_memory~2090_q\)) # (!\DataPath|Ram|s_memory~4101_combout\ & ((\DataPath|Ram|s_memory~2010_q\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~4101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~4101_combout\,
	datac => \DataPath|Ram|s_memory~2090_q\,
	datad => \DataPath|Ram|s_memory~2010_q\,
	combout => \DataPath|Ram|s_memory~4102_combout\);

-- Location: FF_X74_Y44_N29
\DataPath|Ram|s_memory~2210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2210_q\);

-- Location: FF_X74_Y44_N3
\DataPath|Ram|s_memory~2250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2250_q\);

-- Location: FF_X74_Y41_N5
\DataPath|Ram|s_memory~2130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2130_q\);

-- Location: FF_X73_Y40_N23
\DataPath|Ram|s_memory~2170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(1),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2170_q\);

-- Location: LCCOMB_X74_Y41_N4
\DataPath|Ram|s_memory~4099\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4099_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~2170_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~2130_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~2130_q\,
	datad => \DataPath|Ram|s_memory~2170_q\,
	combout => \DataPath|Ram|s_memory~4099_combout\);

-- Location: LCCOMB_X74_Y44_N2
\DataPath|Ram|s_memory~4100\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4100_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~4099_combout\ & ((\DataPath|Ram|s_memory~2250_q\))) # (!\DataPath|Ram|s_memory~4099_combout\ & (\DataPath|Ram|s_memory~2210_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~4099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2210_q\,
	datac => \DataPath|Ram|s_memory~2250_q\,
	datad => \DataPath|Ram|s_memory~4099_combout\,
	combout => \DataPath|Ram|s_memory~4100_combout\);

-- Location: LCCOMB_X75_Y40_N20
\DataPath|Ram|s_memory~4103\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4103_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~4100_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~4102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~4102_combout\,
	datad => \DataPath|Ram|s_memory~4100_combout\,
	combout => \DataPath|Ram|s_memory~4103_combout\);

-- Location: LCCOMB_X75_Y40_N26
\DataPath|Ram|s_memory~4106\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4106_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4103_combout\ & (\DataPath|Ram|s_memory~4105_combout\)) # (!\DataPath|Ram|s_memory~4103_combout\ & ((\DataPath|Ram|s_memory~4098_combout\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~4103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4105_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~4098_combout\,
	datad => \DataPath|Ram|s_memory~4103_combout\,
	combout => \DataPath|Ram|s_memory~4106_combout\);

-- Location: LCCOMB_X72_Y42_N10
\DataPath|Ram|s_memory~4107\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4107_combout\ = (\DataPath|Ram|s_memory~4096_combout\ & (((\DataPath|Ram|s_memory~4106_combout\) # (!\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|Ram|s_memory~4096_combout\ & (\DataPath|Ram|s_memory~4075_combout\ & 
-- ((\DataPath|s_ramAddress[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4075_combout\,
	datab => \DataPath|Ram|s_memory~4096_combout\,
	datac => \DataPath|Ram|s_memory~4106_combout\,
	datad => \DataPath|s_ramAddress[0]~3_combout\,
	combout => \DataPath|Ram|s_memory~4107_combout\);

-- Location: LCCOMB_X72_Y42_N8
\DataPath|Ram|s_memory~4108\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4108_combout\ = (\DataPath|Ram|s_memory~4065_combout\ & (((\DataPath|Ram|s_memory~4107_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~4065_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~3980_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4065_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~3980_combout\,
	datad => \DataPath|Ram|s_memory~4107_combout\,
	combout => \DataPath|Ram|s_memory~4108_combout\);

-- Location: LCCOMB_X81_Y35_N12
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[91]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[91]~24_combout\ = (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~4108_combout\))) # 
-- (!\ControlPath|pState.Visor~q\ & (\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Visor~q\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \SW[1]~input_o\,
	datad => \DataPath|Ram|s_memory~4108_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[91]~24_combout\);

-- Location: LCCOMB_X81_Y35_N26
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[91]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[91]~23_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~4108_combout\))) # 
-- (!\ControlPath|pState.Visor~q\ & (\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Visor~q\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \SW[1]~input_o\,
	datad => \DataPath|Ram|s_memory~4108_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[91]~23_combout\);

-- Location: LCCOMB_X81_Y35_N6
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[91]~24_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[91]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[91]~24_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[91]~23_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X81_Y35_N24
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~94_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~4108_combout\))) # 
-- (!\ControlPath|pState.Visor~q\ & (\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlPath|pState.Visor~q\,
	datab => \SW[1]~input_o\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \DataPath|Ram|s_memory~4108_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~94_combout\);

-- Location: LCCOMB_X88_Y36_N20
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~129_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~94_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~94_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~129_combout\);

-- Location: LCCOMB_X88_Y36_N10
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~95_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~95_combout\);

-- Location: LCCOMB_X88_Y36_N28
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~94_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~95_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~94_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[80]~95_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X88_Y36_N22
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~152_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~129_combout\) # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~129_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~152_combout\);

-- Location: LCCOMB_X88_Y36_N4
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~96_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~96_combout\);

-- Location: LCCOMB_X88_Y36_N30
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~96_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~129_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~96_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~129_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X88_Y36_N26
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~109_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ & 
-- !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~109_combout\);

-- Location: LCCOMB_X87_Y36_N4
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~152_combout\) # 
-- (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~109_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~152_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~152_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~109_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X87_Y36_N6
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~108_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~151_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ 
-- & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~108_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~151_combout\)))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~108_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~151_combout\ 
-- & !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~108_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~151_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X87_Y36_N8
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & 
-- (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~116_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~159_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ 
-- & ((((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~116_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~159_combout\)))))
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~116_combout\) # (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~116_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~159_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X87_Y36_N10
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[83]~158_combout\ & 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[83]~115_combout\ & !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[83]~158_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[83]~115_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X87_Y36_N12
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[84]~114_combout\) # 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[84]~157_combout\) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[84]~114_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[84]~157_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X87_Y36_N14
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[85]~113_combout\ & 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[85]~156_combout\ & !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[85]~113_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[85]~156_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\);

-- Location: LCCOMB_X87_Y36_N16
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[86]~112_combout\) # 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[86]~155_combout\) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[86]~112_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[86]~155_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\);

-- Location: LCCOMB_X87_Y36_N18
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\ = CARRY((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[87]~111_combout\ & 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout\ & !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[87]~111_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\);

-- Location: LCCOMB_X87_Y36_N20
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\ = CARRY((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[88]~153_combout\) # 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[88]~110_combout\) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[88]~153_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[88]~110_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\,
	cout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\);

-- Location: LCCOMB_X87_Y36_N22
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X87_Y36_N2
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~152_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~109_combout\)))) # 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~152_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[80]~109_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\);

-- Location: LCCOMB_X87_Y36_N0
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~116_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~159_combout\)))) # 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~116_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[82]~159_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\);

-- Location: FF_X72_Y39_N5
\DataPath|Ram|s_memory~2329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2329_q\);

-- Location: FF_X73_Y40_N27
\DataPath|Ram|s_memory~2489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2489_q\);

-- Location: FF_X73_Y39_N9
\DataPath|Ram|s_memory~2009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2009_q\);

-- Location: FF_X73_Y40_N5
\DataPath|Ram|s_memory~2169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2169_q\);

-- Location: LCCOMB_X73_Y39_N8
\DataPath|Ram|s_memory~4243\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4243_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2169_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~2009_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2009_q\,
	datad => \DataPath|Ram|s_memory~2169_q\,
	combout => \DataPath|Ram|s_memory~4243_combout\);

-- Location: LCCOMB_X73_Y40_N26
\DataPath|Ram|s_memory~4244\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4244_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4243_combout\ & ((\DataPath|Ram|s_memory~2489_q\))) # (!\DataPath|Ram|s_memory~4243_combout\ & (\DataPath|Ram|s_memory~2329_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~4243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2329_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~2489_q\,
	datad => \DataPath|Ram|s_memory~4243_combout\,
	combout => \DataPath|Ram|s_memory~4244_combout\);

-- Location: LCCOMB_X73_Y47_N8
\DataPath|Ram|s_memory~1689feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1689feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1689feeder_combout\);

-- Location: FF_X73_Y47_N9
\DataPath|Ram|s_memory~1689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1689feeder_combout\,
	ena => \DataPath|Ram|s_memory~4325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1689_q\);

-- Location: FF_X67_Y47_N15
\DataPath|Ram|s_memory~1369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1369_q\);

-- Location: LCCOMB_X67_Y47_N14
\DataPath|Ram|s_memory~4236\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4236_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~1689_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1369_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1689_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1369_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4236_combout\);

-- Location: FF_X67_Y43_N9
\DataPath|Ram|s_memory~1849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1849_q\);

-- Location: FF_X67_Y42_N29
\DataPath|Ram|s_memory~1529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1529_q\);

-- Location: LCCOMB_X67_Y43_N8
\DataPath|Ram|s_memory~4237\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4237_combout\ = (\DataPath|Ram|s_memory~4236_combout\ & (((\DataPath|Ram|s_memory~1849_q\)) # (!\DataPath|s_ramAddress[4]~4_combout\))) # (!\DataPath|Ram|s_memory~4236_combout\ & (\DataPath|s_ramAddress[4]~4_combout\ & 
-- ((\DataPath|Ram|s_memory~1529_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4236_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1849_q\,
	datad => \DataPath|Ram|s_memory~1529_q\,
	combout => \DataPath|Ram|s_memory~4237_combout\);

-- Location: FF_X74_Y39_N9
\DataPath|Ram|s_memory~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~889_q\);

-- Location: FF_X75_Y39_N7
\DataPath|Ram|s_memory~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~729_q\);

-- Location: LCCOMB_X75_Y39_N6
\DataPath|Ram|s_memory~4238\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4238_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~889_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~729_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~889_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~729_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4238_combout\);

-- Location: FF_X75_Y39_N17
\DataPath|Ram|s_memory~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1049_q\);

-- Location: FF_X74_Y39_N27
\DataPath|Ram|s_memory~1209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1209_q\);

-- Location: LCCOMB_X74_Y39_N26
\DataPath|Ram|s_memory~4239\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4239_combout\ = (\DataPath|Ram|s_memory~4238_combout\ & (((\DataPath|Ram|s_memory~1209_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~4238_combout\ & (\DataPath|Ram|s_memory~1049_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4238_combout\,
	datab => \DataPath|Ram|s_memory~1049_q\,
	datac => \DataPath|Ram|s_memory~1209_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4239_combout\);

-- Location: FF_X66_Y39_N29
\DataPath|Ram|s_memory~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~249_q\);

-- Location: FF_X66_Y39_N7
\DataPath|Ram|s_memory~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~569_q\);

-- Location: FF_X69_Y42_N21
\DataPath|Ram|s_memory~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~89_q\);

-- Location: FF_X68_Y42_N13
\DataPath|Ram|s_memory~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~409_q\);

-- Location: LCCOMB_X69_Y42_N20
\DataPath|Ram|s_memory~4240\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4240_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~409_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~89_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~89_q\,
	datad => \DataPath|Ram|s_memory~409_q\,
	combout => \DataPath|Ram|s_memory~4240_combout\);

-- Location: LCCOMB_X66_Y39_N6
\DataPath|Ram|s_memory~4241\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4241_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4240_combout\ & ((\DataPath|Ram|s_memory~569_q\))) # (!\DataPath|Ram|s_memory~4240_combout\ & (\DataPath|Ram|s_memory~249_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~249_q\,
	datac => \DataPath|Ram|s_memory~569_q\,
	datad => \DataPath|Ram|s_memory~4240_combout\,
	combout => \DataPath|Ram|s_memory~4241_combout\);

-- Location: LCCOMB_X70_Y39_N0
\DataPath|Ram|s_memory~4242\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4242_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~4239_combout\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4241_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4239_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~4241_combout\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4242_combout\);

-- Location: LCCOMB_X65_Y39_N8
\DataPath|Ram|s_memory~4245\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4245_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4242_combout\ & (\DataPath|Ram|s_memory~4244_combout\)) # (!\DataPath|Ram|s_memory~4242_combout\ & ((\DataPath|Ram|s_memory~4237_combout\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~4242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4244_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~4237_combout\,
	datad => \DataPath|Ram|s_memory~4242_combout\,
	combout => \DataPath|Ram|s_memory~4245_combout\);

-- Location: FF_X75_Y44_N11
\DataPath|Ram|s_memory~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~969_q\);

-- Location: FF_X75_Y44_N9
\DataPath|Ram|s_memory~1289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1289_q\);

-- Location: FF_X76_Y44_N23
\DataPath|Ram|s_memory~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~809_q\);

-- Location: FF_X76_Y44_N25
\DataPath|Ram|s_memory~1129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1129_q\);

-- Location: LCCOMB_X76_Y44_N22
\DataPath|Ram|s_memory~4267\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4267_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1129_q\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~809_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~809_q\,
	datad => \DataPath|Ram|s_memory~1129_q\,
	combout => \DataPath|Ram|s_memory~4267_combout\);

-- Location: LCCOMB_X75_Y44_N8
\DataPath|Ram|s_memory~4268\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4268_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4267_combout\ & ((\DataPath|Ram|s_memory~1289_q\))) # (!\DataPath|Ram|s_memory~4267_combout\ & (\DataPath|Ram|s_memory~969_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~969_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1289_q\,
	datad => \DataPath|Ram|s_memory~4267_combout\,
	combout => \DataPath|Ram|s_memory~4268_combout\);

-- Location: FF_X62_Y47_N11
\DataPath|Ram|s_memory~1769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1769_q\);

-- Location: FF_X65_Y40_N17
\DataPath|Ram|s_memory~1929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1929_q\);

-- Location: FF_X65_Y46_N17
\DataPath|Ram|s_memory~1449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1449_q\);

-- Location: FF_X65_Y46_N19
\DataPath|Ram|s_memory~1609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1609_q\);

-- Location: LCCOMB_X65_Y46_N16
\DataPath|Ram|s_memory~4269\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4269_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|s_ramAddress[4]~4_combout\)) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~1609_q\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~1449_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1449_q\,
	datad => \DataPath|Ram|s_memory~1609_q\,
	combout => \DataPath|Ram|s_memory~4269_combout\);

-- Location: LCCOMB_X65_Y40_N16
\DataPath|Ram|s_memory~4270\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4270_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4269_combout\ & ((\DataPath|Ram|s_memory~1929_q\))) # (!\DataPath|Ram|s_memory~4269_combout\ & (\DataPath|Ram|s_memory~1769_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~4269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~1769_q\,
	datac => \DataPath|Ram|s_memory~1929_q\,
	datad => \DataPath|Ram|s_memory~4269_combout\,
	combout => \DataPath|Ram|s_memory~4270_combout\);

-- Location: FF_X68_Y40_N3
\DataPath|Ram|s_memory~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~489_q\);

-- Location: FF_X70_Y40_N5
\DataPath|Ram|s_memory~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~649_q\);

-- Location: LCCOMB_X72_Y40_N14
\DataPath|Ram|s_memory~329feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~329feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~329feeder_combout\);

-- Location: FF_X72_Y40_N15
\DataPath|Ram|s_memory~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~329feeder_combout\,
	ena => \DataPath|Ram|s_memory~4464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~329_q\);

-- Location: FF_X72_Y40_N9
\DataPath|Ram|s_memory~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~169_q\);

-- Location: LCCOMB_X72_Y40_N8
\DataPath|Ram|s_memory~4271\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4271_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~329_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~169_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~329_q\,
	datac => \DataPath|Ram|s_memory~169_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4271_combout\);

-- Location: LCCOMB_X70_Y40_N4
\DataPath|Ram|s_memory~4272\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4272_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4271_combout\ & ((\DataPath|Ram|s_memory~649_q\))) # (!\DataPath|Ram|s_memory~4271_combout\ & (\DataPath|Ram|s_memory~489_q\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~4271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~489_q\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~649_q\,
	datad => \DataPath|Ram|s_memory~4271_combout\,
	combout => \DataPath|Ram|s_memory~4272_combout\);

-- Location: LCCOMB_X69_Y40_N0
\DataPath|Ram|s_memory~4273\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4273_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4270_combout\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((!\DataPath|s_ramAddress[6]~7_combout\ & 
-- \DataPath|Ram|s_memory~4272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~4270_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~4272_combout\,
	combout => \DataPath|Ram|s_memory~4273_combout\);

-- Location: FF_X74_Y40_N23
\DataPath|Ram|s_memory~2249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2249_q\);

-- Location: FF_X73_Y39_N23
\DataPath|Ram|s_memory~2089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2089_q\);

-- Location: FF_X72_Y39_N15
\DataPath|Ram|s_memory~2409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2409_q\);

-- Location: LCCOMB_X73_Y39_N22
\DataPath|Ram|s_memory~4274\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4274_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~2409_q\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~2089_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~2089_q\,
	datad => \DataPath|Ram|s_memory~2409_q\,
	combout => \DataPath|Ram|s_memory~4274_combout\);

-- Location: FF_X74_Y40_N1
\DataPath|Ram|s_memory~2569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2569_q\);

-- Location: LCCOMB_X74_Y40_N0
\DataPath|Ram|s_memory~4275\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4275_combout\ = (\DataPath|Ram|s_memory~4274_combout\ & (((\DataPath|Ram|s_memory~2569_q\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~4274_combout\ & (\DataPath|Ram|s_memory~2249_q\ & 
-- ((\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2249_q\,
	datab => \DataPath|Ram|s_memory~4274_combout\,
	datac => \DataPath|Ram|s_memory~2569_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~4275_combout\);

-- Location: LCCOMB_X74_Y45_N8
\DataPath|Ram|s_memory~4276\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4276_combout\ = (\DataPath|Ram|s_memory~4273_combout\ & (((\DataPath|Ram|s_memory~4275_combout\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~4273_combout\ & (\DataPath|Ram|s_memory~4268_combout\ & 
-- (\DataPath|s_ramAddress[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4268_combout\,
	datab => \DataPath|Ram|s_memory~4273_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~4275_combout\,
	combout => \DataPath|Ram|s_memory~4276_combout\);

-- Location: FF_X74_Y43_N13
\DataPath|Ram|s_memory~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1009_q\);

-- Location: FF_X75_Y43_N11
\DataPath|Ram|s_memory~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~689_q\);

-- Location: FF_X75_Y43_N25
\DataPath|Ram|s_memory~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~849_q\);

-- Location: LCCOMB_X75_Y43_N10
\DataPath|Ram|s_memory~4256\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4256_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\) # ((\DataPath|Ram|s_memory~849_q\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (!\DataPath|s_ramAddress[5]~5_combout\ & 
-- (\DataPath|Ram|s_memory~689_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~689_q\,
	datad => \DataPath|Ram|s_memory~849_q\,
	combout => \DataPath|Ram|s_memory~4256_combout\);

-- Location: FF_X74_Y43_N31
\DataPath|Ram|s_memory~1169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1169_q\);

-- Location: LCCOMB_X74_Y43_N30
\DataPath|Ram|s_memory~4257\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4257_combout\ = (\DataPath|Ram|s_memory~4256_combout\ & (((\DataPath|Ram|s_memory~1169_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~4256_combout\ & (\DataPath|Ram|s_memory~1009_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1009_q\,
	datab => \DataPath|Ram|s_memory~4256_combout\,
	datac => \DataPath|Ram|s_memory~1169_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4257_combout\);

-- Location: FF_X68_Y41_N1
\DataPath|Ram|s_memory~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~209_q\);

-- Location: FF_X69_Y41_N5
\DataPath|Ram|s_memory~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~529_q\);

-- Location: LCCOMB_X68_Y43_N24
\DataPath|Ram|s_memory~369feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~369feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~369feeder_combout\);

-- Location: FF_X68_Y43_N25
\DataPath|Ram|s_memory~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~369feeder_combout\,
	ena => \DataPath|Ram|s_memory~4443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~369_q\);

-- Location: FF_X68_Y41_N3
\DataPath|Ram|s_memory~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~49_q\);

-- Location: LCCOMB_X68_Y41_N2
\DataPath|Ram|s_memory~4260\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4260_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~369_q\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~49_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~369_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~49_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4260_combout\);

-- Location: LCCOMB_X69_Y41_N4
\DataPath|Ram|s_memory~4261\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4261_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4260_combout\ & ((\DataPath|Ram|s_memory~529_q\))) # (!\DataPath|Ram|s_memory~4260_combout\ & (\DataPath|Ram|s_memory~209_q\)))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~209_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~529_q\,
	datad => \DataPath|Ram|s_memory~4260_combout\,
	combout => \DataPath|Ram|s_memory~4261_combout\);

-- Location: LCCOMB_X69_Y49_N0
\DataPath|Ram|s_memory~1649feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1649feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1649feeder_combout\);

-- Location: FF_X69_Y49_N1
\DataPath|Ram|s_memory~1649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1649feeder_combout\,
	ena => \DataPath|Ram|s_memory~4327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1649_q\);

-- Location: FF_X68_Y45_N21
\DataPath|Ram|s_memory~1329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1329_q\);

-- Location: LCCOMB_X68_Y45_N20
\DataPath|Ram|s_memory~4258\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4258_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~1649_q\) # ((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~1329_q\ & 
-- !\DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~1649_q\,
	datac => \DataPath|Ram|s_memory~1329_q\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~4258_combout\);

-- Location: FF_X68_Y45_N31
\DataPath|Ram|s_memory~1809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1809_q\);

-- Location: LCCOMB_X69_Y41_N22
\DataPath|Ram|s_memory~1489feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1489feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1489feeder_combout\);

-- Location: FF_X69_Y41_N23
\DataPath|Ram|s_memory~1489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1489feeder_combout\,
	ena => \DataPath|Ram|s_memory~4309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1489_q\);

-- Location: LCCOMB_X68_Y45_N30
\DataPath|Ram|s_memory~4259\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4259_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4258_combout\ & (\DataPath|Ram|s_memory~1809_q\)) # (!\DataPath|Ram|s_memory~4258_combout\ & ((\DataPath|Ram|s_memory~1489_q\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~4258_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~4258_combout\,
	datac => \DataPath|Ram|s_memory~1809_q\,
	datad => \DataPath|Ram|s_memory~1489_q\,
	combout => \DataPath|Ram|s_memory~4259_combout\);

-- Location: LCCOMB_X72_Y41_N24
\DataPath|Ram|s_memory~4262\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4262_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4259_combout\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~4261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4261_combout\,
	datab => \DataPath|Ram|s_memory~4259_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4262_combout\);

-- Location: FF_X75_Y41_N27
\DataPath|Ram|s_memory~2289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2289_q\);

-- Location: FF_X76_Y41_N13
\DataPath|Ram|s_memory~2129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2129_q\);

-- Location: FF_X76_Y41_N23
\DataPath|Ram|s_memory~1969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1969_q\);

-- Location: LCCOMB_X76_Y41_N22
\DataPath|Ram|s_memory~4263\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4263_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~2129_q\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~1969_q\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2129_q\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~1969_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4263_combout\);

-- Location: FF_X75_Y41_N29
\DataPath|Ram|s_memory~2449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2449_q\);

-- Location: LCCOMB_X75_Y41_N28
\DataPath|Ram|s_memory~4264\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4264_combout\ = (\DataPath|Ram|s_memory~4263_combout\ & (((\DataPath|Ram|s_memory~2449_q\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~4263_combout\ & (\DataPath|Ram|s_memory~2289_q\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~2289_q\,
	datab => \DataPath|Ram|s_memory~4263_combout\,
	datac => \DataPath|Ram|s_memory~2449_q\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4264_combout\);

-- Location: LCCOMB_X75_Y41_N18
\DataPath|Ram|s_memory~4265\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4265_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4262_combout\ & ((\DataPath|Ram|s_memory~4264_combout\))) # (!\DataPath|Ram|s_memory~4262_combout\ & (\DataPath|Ram|s_memory~4257_combout\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~4262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~4257_combout\,
	datac => \DataPath|Ram|s_memory~4262_combout\,
	datad => \DataPath|Ram|s_memory~4264_combout\,
	combout => \DataPath|Ram|s_memory~4265_combout\);

-- Location: FF_X69_Y44_N27
\DataPath|Ram|s_memory~1889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1889_q\);

-- Location: FF_X69_Y44_N21
\DataPath|Ram|s_memory~2529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2529_q\);

-- Location: FF_X69_Y45_N9
\DataPath|Ram|s_memory~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~609_q\);

-- Location: LCCOMB_X69_Y45_N2
\DataPath|Ram|s_memory~1249feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1249feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1249feeder_combout\);

-- Location: FF_X69_Y45_N3
\DataPath|Ram|s_memory~1249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1249feeder_combout\,
	ena => \DataPath|Ram|s_memory~4382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1249_q\);

-- Location: LCCOMB_X69_Y45_N8
\DataPath|Ram|s_memory~4253\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4253_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1249_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~609_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~609_q\,
	datad => \DataPath|Ram|s_memory~1249_q\,
	combout => \DataPath|Ram|s_memory~4253_combout\);

-- Location: LCCOMB_X69_Y44_N20
\DataPath|Ram|s_memory~4254\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4254_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4253_combout\ & ((\DataPath|Ram|s_memory~2529_q\))) # (!\DataPath|Ram|s_memory~4253_combout\ & (\DataPath|Ram|s_memory~1889_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~4253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1889_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2529_q\,
	datad => \DataPath|Ram|s_memory~4253_combout\,
	combout => \DataPath|Ram|s_memory~4254_combout\);

-- Location: LCCOMB_X72_Y45_N20
\DataPath|Ram|s_memory~1729feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1729feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1729feeder_combout\);

-- Location: FF_X72_Y45_N21
\DataPath|Ram|s_memory~1729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1729feeder_combout\,
	ena => \DataPath|Ram|s_memory~4326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1729_q\);

-- Location: FF_X72_Y45_N11
\DataPath|Ram|s_memory~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~449_q\);

-- Location: LCCOMB_X72_Y45_N10
\DataPath|Ram|s_memory~4248\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4248_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1729_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~449_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1729_q\,
	datac => \DataPath|Ram|s_memory~449_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4248_combout\);

-- Location: FF_X72_Y43_N7
\DataPath|Ram|s_memory~2369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2369_q\);

-- Location: FF_X73_Y43_N7
\DataPath|Ram|s_memory~1089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1089_q\);

-- Location: LCCOMB_X72_Y43_N6
\DataPath|Ram|s_memory~4249\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4249_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4248_combout\ & (\DataPath|Ram|s_memory~2369_q\)) # (!\DataPath|Ram|s_memory~4248_combout\ & ((\DataPath|Ram|s_memory~1089_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~4248_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~4248_combout\,
	datac => \DataPath|Ram|s_memory~2369_q\,
	datad => \DataPath|Ram|s_memory~1089_q\,
	combout => \DataPath|Ram|s_memory~4249_combout\);

-- Location: LCCOMB_X70_Y44_N8
\DataPath|Ram|s_memory~769feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~769feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~769feeder_combout\);

-- Location: FF_X70_Y44_N9
\DataPath|Ram|s_memory~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~769feeder_combout\,
	ena => \DataPath|Ram|s_memory~4377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~769_q\);

-- Location: FF_X73_Y42_N9
\DataPath|Ram|s_memory~2049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2049_q\);

-- Location: FF_X73_Y45_N27
\DataPath|Ram|s_memory~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~129_q\);

-- Location: LCCOMB_X73_Y46_N20
\DataPath|Ram|s_memory~1409feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1409feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1409feeder_combout\);

-- Location: FF_X73_Y46_N21
\DataPath|Ram|s_memory~1409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1409feeder_combout\,
	ena => \DataPath|Ram|s_memory~4343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1409_q\);

-- Location: LCCOMB_X73_Y45_N26
\DataPath|Ram|s_memory~4250\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4250_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1409_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~129_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~129_q\,
	datad => \DataPath|Ram|s_memory~1409_q\,
	combout => \DataPath|Ram|s_memory~4250_combout\);

-- Location: LCCOMB_X73_Y42_N8
\DataPath|Ram|s_memory~4251\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4251_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4250_combout\ & ((\DataPath|Ram|s_memory~2049_q\))) # (!\DataPath|Ram|s_memory~4250_combout\ & (\DataPath|Ram|s_memory~769_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~4250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~769_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2049_q\,
	datad => \DataPath|Ram|s_memory~4250_combout\,
	combout => \DataPath|Ram|s_memory~4251_combout\);

-- Location: LCCOMB_X72_Y44_N28
\DataPath|Ram|s_memory~4252\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4252_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4249_combout\) # ((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (((!\DataPath|s_ramAddress[4]~4_combout\ & 
-- \DataPath|Ram|s_memory~4251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4249_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~4251_combout\,
	combout => \DataPath|Ram|s_memory~4252_combout\);

-- Location: FF_X67_Y42_N27
\DataPath|Ram|s_memory~1569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1569_q\);

-- Location: FF_X74_Y44_N9
\DataPath|Ram|s_memory~2209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2209_q\);

-- Location: FF_X73_Y44_N13
\DataPath|Ram|s_memory~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~289_q\);

-- Location: LCCOMB_X70_Y44_N14
\DataPath|Ram|s_memory~929feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~929feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~929feeder_combout\);

-- Location: FF_X70_Y44_N15
\DataPath|Ram|s_memory~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~929feeder_combout\,
	ena => \DataPath|Ram|s_memory~4372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~929_q\);

-- Location: LCCOMB_X73_Y44_N12
\DataPath|Ram|s_memory~4246\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4246_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~929_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~289_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~289_q\,
	datad => \DataPath|Ram|s_memory~929_q\,
	combout => \DataPath|Ram|s_memory~4246_combout\);

-- Location: LCCOMB_X74_Y44_N8
\DataPath|Ram|s_memory~4247\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4247_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4246_combout\ & ((\DataPath|Ram|s_memory~2209_q\))) # (!\DataPath|Ram|s_memory~4246_combout\ & (\DataPath|Ram|s_memory~1569_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~4246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1569_q\,
	datac => \DataPath|Ram|s_memory~2209_q\,
	datad => \DataPath|Ram|s_memory~4246_combout\,
	combout => \DataPath|Ram|s_memory~4247_combout\);

-- Location: LCCOMB_X72_Y44_N10
\DataPath|Ram|s_memory~4255\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4255_combout\ = (\DataPath|Ram|s_memory~4252_combout\ & ((\DataPath|Ram|s_memory~4254_combout\) # ((!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~4252_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\ & 
-- \DataPath|Ram|s_memory~4247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4254_combout\,
	datab => \DataPath|Ram|s_memory~4252_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~4247_combout\,
	combout => \DataPath|Ram|s_memory~4255_combout\);

-- Location: LCCOMB_X75_Y41_N24
\DataPath|Ram|s_memory~4266\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4266_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~4255_combout\) # (\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~4265_combout\ & 
-- ((!\DataPath|s_ramAddress[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~4265_combout\,
	datac => \DataPath|Ram|s_memory~4255_combout\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~4266_combout\);

-- Location: LCCOMB_X75_Y41_N14
\DataPath|Ram|s_memory~4277\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4277_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4266_combout\ & ((\DataPath|Ram|s_memory~4276_combout\))) # (!\DataPath|Ram|s_memory~4266_combout\ & (\DataPath|Ram|s_memory~4245_combout\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~4266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~4245_combout\,
	datac => \DataPath|Ram|s_memory~4276_combout\,
	datad => \DataPath|Ram|s_memory~4266_combout\,
	combout => \DataPath|Ram|s_memory~4277_combout\);

-- Location: FF_X63_Y41_N9
\DataPath|Ram|s_memory~1389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1389_q\);

-- Location: FF_X63_Y42_N25
\DataPath|Ram|s_memory~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~109_q\);

-- Location: LCCOMB_X63_Y42_N24
\DataPath|Ram|s_memory~4155\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4155_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1389_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~109_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1389_q\,
	datac => \DataPath|Ram|s_memory~109_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4155_combout\);

-- Location: FF_X62_Y40_N5
\DataPath|Ram|s_memory~2029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2029_q\);

-- Location: FF_X63_Y42_N23
\DataPath|Ram|s_memory~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~749_q\);

-- Location: LCCOMB_X62_Y40_N4
\DataPath|Ram|s_memory~4156\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4156_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4155_combout\ & (\DataPath|Ram|s_memory~2029_q\)) # (!\DataPath|Ram|s_memory~4155_combout\ & ((\DataPath|Ram|s_memory~749_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~4155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~4155_combout\,
	datac => \DataPath|Ram|s_memory~2029_q\,
	datad => \DataPath|Ram|s_memory~749_q\,
	combout => \DataPath|Ram|s_memory~4156_combout\);

-- Location: FF_X59_Y44_N15
\DataPath|Ram|s_memory~1069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1069_q\);

-- Location: FF_X62_Y44_N25
\DataPath|Ram|s_memory~2349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2349_q\);

-- Location: LCCOMB_X62_Y39_N2
\DataPath|Ram|s_memory~1709feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1709feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1709feeder_combout\);

-- Location: FF_X62_Y39_N3
\DataPath|Ram|s_memory~1709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1709feeder_combout\,
	ena => \DataPath|Ram|s_memory~4314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1709_q\);

-- Location: FF_X59_Y44_N17
\DataPath|Ram|s_memory~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~429_q\);

-- Location: LCCOMB_X59_Y44_N16
\DataPath|Ram|s_memory~4153\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4153_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1709_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~429_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1709_q\,
	datac => \DataPath|Ram|s_memory~429_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4153_combout\);

-- Location: LCCOMB_X62_Y44_N24
\DataPath|Ram|s_memory~4154\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4154_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4153_combout\ & ((\DataPath|Ram|s_memory~2349_q\))) # (!\DataPath|Ram|s_memory~4153_combout\ & (\DataPath|Ram|s_memory~1069_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~4153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1069_q\,
	datac => \DataPath|Ram|s_memory~2349_q\,
	datad => \DataPath|Ram|s_memory~4153_combout\,
	combout => \DataPath|Ram|s_memory~4154_combout\);

-- Location: LCCOMB_X62_Y40_N14
\DataPath|Ram|s_memory~4157\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4157_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\) # ((\DataPath|Ram|s_memory~4154_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (!\DataPath|s_ramAddress[4]~4_combout\ & 
-- (\DataPath|Ram|s_memory~4156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~4156_combout\,
	datad => \DataPath|Ram|s_memory~4154_combout\,
	combout => \DataPath|Ram|s_memory~4157_combout\);

-- Location: FF_X63_Y44_N29
\DataPath|Ram|s_memory~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~909_q\);

-- Location: FF_X63_Y44_N31
\DataPath|Ram|s_memory~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~269_q\);

-- Location: LCCOMB_X63_Y44_N30
\DataPath|Ram|s_memory~4151\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4151_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~909_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~269_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~909_q\,
	datac => \DataPath|Ram|s_memory~269_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4151_combout\);

-- Location: FF_X63_Y40_N15
\DataPath|Ram|s_memory~2189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2189_q\);

-- Location: FF_X63_Y40_N13
\DataPath|Ram|s_memory~1549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1549_q\);

-- Location: LCCOMB_X63_Y40_N14
\DataPath|Ram|s_memory~4152\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4152_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4151_combout\ & (\DataPath|Ram|s_memory~2189_q\)) # (!\DataPath|Ram|s_memory~4151_combout\ & ((\DataPath|Ram|s_memory~1549_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~4151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~4151_combout\,
	datac => \DataPath|Ram|s_memory~2189_q\,
	datad => \DataPath|Ram|s_memory~1549_q\,
	combout => \DataPath|Ram|s_memory~4152_combout\);

-- Location: FF_X67_Y44_N25
\DataPath|Ram|s_memory~1229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1229_q\);

-- Location: FF_X67_Y44_N31
\DataPath|Ram|s_memory~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~589_q\);

-- Location: LCCOMB_X67_Y44_N30
\DataPath|Ram|s_memory~4158\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4158_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1229_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~589_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1229_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~589_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4158_combout\);

-- Location: FF_X66_Y44_N9
\DataPath|Ram|s_memory~1869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1869_q\);

-- Location: FF_X66_Y44_N23
\DataPath|Ram|s_memory~2509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2509_q\);

-- Location: LCCOMB_X66_Y44_N22
\DataPath|Ram|s_memory~4159\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4159_combout\ = (\DataPath|Ram|s_memory~4158_combout\ & (((\DataPath|Ram|s_memory~2509_q\) # (!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~4158_combout\ & (\DataPath|Ram|s_memory~1869_q\ & 
-- ((\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4158_combout\,
	datab => \DataPath|Ram|s_memory~1869_q\,
	datac => \DataPath|Ram|s_memory~2509_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4159_combout\);

-- Location: LCCOMB_X63_Y40_N16
\DataPath|Ram|s_memory~4160\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4160_combout\ = (\DataPath|Ram|s_memory~4157_combout\ & (((\DataPath|Ram|s_memory~4159_combout\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~4157_combout\ & (\DataPath|Ram|s_memory~4152_combout\ & 
-- (\DataPath|s_ramAddress[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4157_combout\,
	datab => \DataPath|Ram|s_memory~4152_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~4159_combout\,
	combout => \DataPath|Ram|s_memory~4160_combout\);

-- Location: FF_X65_Y39_N11
\DataPath|Ram|s_memory~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~349_q\);

-- Location: LCCOMB_X62_Y39_N24
\DataPath|Ram|s_memory~1629feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1629feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1629feeder_combout\);

-- Location: FF_X62_Y39_N25
\DataPath|Ram|s_memory~1629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1629feeder_combout\,
	ena => \DataPath|Ram|s_memory~4315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1629_q\);

-- Location: LCCOMB_X65_Y39_N10
\DataPath|Ram|s_memory~4173\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4173_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1629_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~349_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~349_q\,
	datad => \DataPath|Ram|s_memory~1629_q\,
	combout => \DataPath|Ram|s_memory~4173_combout\);

-- Location: FF_X63_Y39_N31
\DataPath|Ram|s_memory~2269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2269_q\);

-- Location: FF_X63_Y39_N29
\DataPath|Ram|s_memory~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~989_q\);

-- Location: LCCOMB_X63_Y39_N30
\DataPath|Ram|s_memory~4174\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4174_combout\ = (\DataPath|Ram|s_memory~4173_combout\ & (((\DataPath|Ram|s_memory~2269_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~4173_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~989_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4173_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2269_q\,
	datad => \DataPath|Ram|s_memory~989_q\,
	combout => \DataPath|Ram|s_memory~4174_combout\);

-- Location: FF_X68_Y38_N23
\DataPath|Ram|s_memory~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~29_q\);

-- Location: FF_X63_Y41_N11
\DataPath|Ram|s_memory~1309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1309_q\);

-- Location: LCCOMB_X68_Y38_N22
\DataPath|Ram|s_memory~4175\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4175_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1309_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~29_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~29_q\,
	datad => \DataPath|Ram|s_memory~1309_q\,
	combout => \DataPath|Ram|s_memory~4175_combout\);

-- Location: FF_X68_Y38_N29
\DataPath|Ram|s_memory~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~669_q\);

-- Location: FF_X65_Y38_N25
\DataPath|Ram|s_memory~1949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1949_q\);

-- Location: LCCOMB_X65_Y38_N24
\DataPath|Ram|s_memory~4176\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4176_combout\ = (\DataPath|Ram|s_memory~4175_combout\ & (((\DataPath|Ram|s_memory~1949_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~4175_combout\ & (\DataPath|Ram|s_memory~669_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4175_combout\,
	datab => \DataPath|Ram|s_memory~669_q\,
	datac => \DataPath|Ram|s_memory~1949_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4176_combout\);

-- Location: LCCOMB_X65_Y38_N26
\DataPath|Ram|s_memory~4177\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4177_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~4174_combout\)) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4176_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4174_combout\,
	datab => \DataPath|Ram|s_memory~4176_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4177_combout\);

-- Location: FF_X66_Y37_N3
\DataPath|Ram|s_memory~1149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1149_q\);

-- Location: FF_X66_Y37_N29
\DataPath|Ram|s_memory~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~509_q\);

-- Location: LCCOMB_X66_Y37_N28
\DataPath|Ram|s_memory~4178\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4178_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~1149_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~509_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1149_q\,
	datac => \DataPath|Ram|s_memory~509_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4178_combout\);

-- Location: FF_X67_Y37_N27
\DataPath|Ram|s_memory~2429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2429_q\);

-- Location: FF_X67_Y37_N17
\DataPath|Ram|s_memory~1789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1789_q\);

-- Location: LCCOMB_X67_Y37_N26
\DataPath|Ram|s_memory~4179\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4179_combout\ = (\DataPath|Ram|s_memory~4178_combout\ & (((\DataPath|Ram|s_memory~2429_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~4178_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1789_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4178_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2429_q\,
	datad => \DataPath|Ram|s_memory~1789_q\,
	combout => \DataPath|Ram|s_memory~4179_combout\);

-- Location: FF_X61_Y37_N9
\DataPath|Ram|s_memory~1469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1469_q\);

-- Location: FF_X61_Y37_N19
\DataPath|Ram|s_memory~2109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2109_q\);

-- Location: FF_X62_Y41_N17
\DataPath|Ram|s_memory~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~829_q\);

-- Location: FF_X60_Y37_N7
\DataPath|Ram|s_memory~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~189_q\);

-- Location: LCCOMB_X60_Y37_N6
\DataPath|Ram|s_memory~4171\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4171_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~829_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~189_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~829_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~189_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4171_combout\);

-- Location: LCCOMB_X61_Y37_N18
\DataPath|Ram|s_memory~4172\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4172_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4171_combout\ & ((\DataPath|Ram|s_memory~2109_q\))) # (!\DataPath|Ram|s_memory~4171_combout\ & (\DataPath|Ram|s_memory~1469_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~4171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1469_q\,
	datac => \DataPath|Ram|s_memory~2109_q\,
	datad => \DataPath|Ram|s_memory~4171_combout\,
	combout => \DataPath|Ram|s_memory~4172_combout\);

-- Location: LCCOMB_X66_Y38_N6
\DataPath|Ram|s_memory~4180\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4180_combout\ = (\DataPath|Ram|s_memory~4177_combout\ & ((\DataPath|Ram|s_memory~4179_combout\) # ((!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~4177_combout\ & (((\DataPath|Ram|s_memory~4172_combout\ & 
-- \DataPath|s_ramAddress[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4177_combout\,
	datab => \DataPath|Ram|s_memory~4179_combout\,
	datac => \DataPath|Ram|s_memory~4172_combout\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~4180_combout\);

-- Location: FF_X67_Y36_N23
\DataPath|Ram|s_memory~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~549_q\);

-- Location: LCCOMB_X68_Y36_N24
\DataPath|Ram|s_memory~1189feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1189feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1189feeder_combout\);

-- Location: FF_X68_Y36_N25
\DataPath|Ram|s_memory~1189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1189feeder_combout\,
	ena => \DataPath|Ram|s_memory~4386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1189_q\);

-- Location: LCCOMB_X67_Y36_N22
\DataPath|Ram|s_memory~4168\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4168_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1189_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~549_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~549_q\,
	datad => \DataPath|Ram|s_memory~1189_q\,
	combout => \DataPath|Ram|s_memory~4168_combout\);

-- Location: FF_X67_Y36_N25
\DataPath|Ram|s_memory~1829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1829_q\);

-- Location: FF_X66_Y36_N5
\DataPath|Ram|s_memory~2469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2469_q\);

-- Location: LCCOMB_X66_Y36_N4
\DataPath|Ram|s_memory~4169\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4169_combout\ = (\DataPath|Ram|s_memory~4168_combout\ & (((\DataPath|Ram|s_memory~2469_q\) # (!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~4168_combout\ & (\DataPath|Ram|s_memory~1829_q\ & 
-- ((\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4168_combout\,
	datab => \DataPath|Ram|s_memory~1829_q\,
	datac => \DataPath|Ram|s_memory~2469_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4169_combout\);

-- Location: LCCOMB_X60_Y38_N18
\DataPath|Ram|s_memory~1029feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1029feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1029feeder_combout\);

-- Location: FF_X60_Y38_N19
\DataPath|Ram|s_memory~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1029feeder_combout\,
	ena => \DataPath|Ram|s_memory~4384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1029_q\);

-- Location: FF_X60_Y38_N17
\DataPath|Ram|s_memory~2309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2309_q\);

-- Location: FF_X60_Y39_N15
\DataPath|Ram|s_memory~1669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1669_q\);

-- Location: FF_X60_Y39_N13
\DataPath|Ram|s_memory~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~389_q\);

-- Location: LCCOMB_X60_Y39_N12
\DataPath|Ram|s_memory~4161\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4161_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1669_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~389_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1669_q\,
	datac => \DataPath|Ram|s_memory~389_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4161_combout\);

-- Location: LCCOMB_X60_Y38_N16
\DataPath|Ram|s_memory~4162\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4162_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4161_combout\ & ((\DataPath|Ram|s_memory~2309_q\))) # (!\DataPath|Ram|s_memory~4161_combout\ & (\DataPath|Ram|s_memory~1029_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~4161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1029_q\,
	datac => \DataPath|Ram|s_memory~2309_q\,
	datad => \DataPath|Ram|s_memory~4161_combout\,
	combout => \DataPath|Ram|s_memory~4162_combout\);

-- Location: LCCOMB_X61_Y38_N14
\DataPath|Ram|s_memory~709feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~709feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~709feeder_combout\);

-- Location: FF_X61_Y38_N15
\DataPath|Ram|s_memory~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~709feeder_combout\,
	ena => \DataPath|Ram|s_memory~4385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~709_q\);

-- Location: FF_X61_Y38_N9
\DataPath|Ram|s_memory~1989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1989_q\);

-- Location: FF_X69_Y38_N31
\DataPath|Ram|s_memory~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~69_q\);

-- Location: LCCOMB_X68_Y44_N8
\DataPath|Ram|s_memory~1349feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1349feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1349feeder_combout\);

-- Location: FF_X68_Y44_N9
\DataPath|Ram|s_memory~1349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1349feeder_combout\,
	ena => \DataPath|Ram|s_memory~4330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1349_q\);

-- Location: LCCOMB_X69_Y38_N30
\DataPath|Ram|s_memory~4165\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4165_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1349_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~69_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~69_q\,
	datad => \DataPath|Ram|s_memory~1349_q\,
	combout => \DataPath|Ram|s_memory~4165_combout\);

-- Location: LCCOMB_X61_Y38_N8
\DataPath|Ram|s_memory~4166\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4166_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4165_combout\ & ((\DataPath|Ram|s_memory~1989_q\))) # (!\DataPath|Ram|s_memory~4165_combout\ & (\DataPath|Ram|s_memory~709_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~4165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~709_q\,
	datac => \DataPath|Ram|s_memory~1989_q\,
	datad => \DataPath|Ram|s_memory~4165_combout\,
	combout => \DataPath|Ram|s_memory~4166_combout\);

-- Location: FF_X65_Y36_N21
\DataPath|Ram|s_memory~1509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1509_q\);

-- Location: FF_X63_Y36_N27
\DataPath|Ram|s_memory~2149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2149_q\);

-- Location: FF_X65_Y36_N3
\DataPath|Ram|s_memory~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~229_q\);

-- Location: FF_X69_Y36_N19
\DataPath|Ram|s_memory~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~869_q\);

-- Location: LCCOMB_X65_Y36_N2
\DataPath|Ram|s_memory~4163\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4163_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~869_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~229_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~229_q\,
	datad => \DataPath|Ram|s_memory~869_q\,
	combout => \DataPath|Ram|s_memory~4163_combout\);

-- Location: LCCOMB_X63_Y36_N26
\DataPath|Ram|s_memory~4164\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4164_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4163_combout\ & ((\DataPath|Ram|s_memory~2149_q\))) # (!\DataPath|Ram|s_memory~4163_combout\ & (\DataPath|Ram|s_memory~1509_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~4163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1509_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2149_q\,
	datad => \DataPath|Ram|s_memory~4163_combout\,
	combout => \DataPath|Ram|s_memory~4164_combout\);

-- Location: LCCOMB_X61_Y38_N10
\DataPath|Ram|s_memory~4167\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4167_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4164_combout\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~4166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~4166_combout\,
	datac => \DataPath|Ram|s_memory~4164_combout\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~4167_combout\);

-- Location: LCCOMB_X61_Y38_N4
\DataPath|Ram|s_memory~4170\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4170_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4167_combout\ & (\DataPath|Ram|s_memory~4169_combout\)) # (!\DataPath|Ram|s_memory~4167_combout\ & ((\DataPath|Ram|s_memory~4162_combout\))))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~4167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~4169_combout\,
	datac => \DataPath|Ram|s_memory~4162_combout\,
	datad => \DataPath|Ram|s_memory~4167_combout\,
	combout => \DataPath|Ram|s_memory~4170_combout\);

-- Location: LCCOMB_X66_Y38_N20
\DataPath|Ram|s_memory~4181\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4181_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4170_combout\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~4180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4180_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~4170_combout\,
	datad => \DataPath|s_ramAddress[2]~1_combout\,
	combout => \DataPath|Ram|s_memory~4181_combout\);

-- Location: FF_X69_Y39_N11
\DataPath|Ram|s_memory~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~149_q\);

-- Location: FF_X69_Y39_N29
\DataPath|Ram|s_memory~1429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1429_q\);

-- Location: LCCOMB_X69_Y39_N10
\DataPath|Ram|s_memory~4186\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4186_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1429_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~149_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~149_q\,
	datad => \DataPath|Ram|s_memory~1429_q\,
	combout => \DataPath|Ram|s_memory~4186_combout\);

-- Location: FF_X66_Y38_N3
\DataPath|Ram|s_memory~2069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2069_q\);

-- Location: FF_X63_Y38_N15
\DataPath|Ram|s_memory~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~789_q\);

-- Location: LCCOMB_X66_Y38_N2
\DataPath|Ram|s_memory~4187\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4187_combout\ = (\DataPath|Ram|s_memory~4186_combout\ & (((\DataPath|Ram|s_memory~2069_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~4186_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~789_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4186_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2069_q\,
	datad => \DataPath|Ram|s_memory~789_q\,
	combout => \DataPath|Ram|s_memory~4187_combout\);

-- Location: FF_X62_Y37_N7
\DataPath|Ram|s_memory~1589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1589_q\);

-- Location: FF_X69_Y37_N27
\DataPath|Ram|s_memory~2229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2229_q\);

-- Location: FF_X63_Y37_N11
\DataPath|Ram|s_memory~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~949_q\);

-- Location: FF_X62_Y37_N5
\DataPath|Ram|s_memory~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~309_q\);

-- Location: LCCOMB_X62_Y37_N4
\DataPath|Ram|s_memory~4184\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4184_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~949_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~309_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~949_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~309_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4184_combout\);

-- Location: LCCOMB_X69_Y37_N26
\DataPath|Ram|s_memory~4185\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4185_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4184_combout\ & ((\DataPath|Ram|s_memory~2229_q\))) # (!\DataPath|Ram|s_memory~4184_combout\ & (\DataPath|Ram|s_memory~1589_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~4184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1589_q\,
	datac => \DataPath|Ram|s_memory~2229_q\,
	datad => \DataPath|Ram|s_memory~4184_combout\,
	combout => \DataPath|Ram|s_memory~4185_combout\);

-- Location: LCCOMB_X66_Y38_N0
\DataPath|Ram|s_memory~4188\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4188_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4185_combout\))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~4187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~4187_combout\,
	datac => \DataPath|Ram|s_memory~4185_combout\,
	datad => \DataPath|s_ramAddress[4]~4_combout\,
	combout => \DataPath|Ram|s_memory~4188_combout\);

-- Location: FF_X63_Y38_N5
\DataPath|Ram|s_memory~1109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1109_q\);

-- Location: FF_X62_Y36_N27
\DataPath|Ram|s_memory~2389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2389_q\);

-- Location: FF_X61_Y39_N13
\DataPath|Ram|s_memory~1749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1749_q\);

-- Location: FF_X61_Y39_N23
\DataPath|Ram|s_memory~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~469_q\);

-- Location: LCCOMB_X61_Y39_N22
\DataPath|Ram|s_memory~4182\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4182_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1749_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~469_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1749_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~469_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4182_combout\);

-- Location: LCCOMB_X62_Y36_N26
\DataPath|Ram|s_memory~4183\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4183_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4182_combout\ & ((\DataPath|Ram|s_memory~2389_q\))) # (!\DataPath|Ram|s_memory~4182_combout\ & (\DataPath|Ram|s_memory~1109_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~4182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1109_q\,
	datac => \DataPath|Ram|s_memory~2389_q\,
	datad => \DataPath|Ram|s_memory~4182_combout\,
	combout => \DataPath|Ram|s_memory~4183_combout\);

-- Location: LCCOMB_X66_Y40_N22
\DataPath|Ram|s_memory~1909feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1909feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1909feeder_combout\);

-- Location: FF_X66_Y40_N23
\DataPath|Ram|s_memory~1909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1909feeder_combout\,
	ena => \DataPath|Ram|s_memory~4359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1909_q\);

-- Location: FF_X67_Y38_N27
\DataPath|Ram|s_memory~2549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2549_q\);

-- Location: FF_X68_Y37_N7
\DataPath|Ram|s_memory~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~629_q\);

-- Location: FF_X68_Y37_N29
\DataPath|Ram|s_memory~1269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1269_q\);

-- Location: LCCOMB_X68_Y37_N6
\DataPath|Ram|s_memory~4189\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4189_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1269_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~629_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~629_q\,
	datad => \DataPath|Ram|s_memory~1269_q\,
	combout => \DataPath|Ram|s_memory~4189_combout\);

-- Location: LCCOMB_X67_Y38_N26
\DataPath|Ram|s_memory~4190\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4190_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4189_combout\ & ((\DataPath|Ram|s_memory~2549_q\))) # (!\DataPath|Ram|s_memory~4189_combout\ & (\DataPath|Ram|s_memory~1909_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~4189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1909_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2549_q\,
	datad => \DataPath|Ram|s_memory~4189_combout\,
	combout => \DataPath|Ram|s_memory~4190_combout\);

-- Location: LCCOMB_X66_Y38_N26
\DataPath|Ram|s_memory~4191\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4191_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4188_combout\ & ((\DataPath|Ram|s_memory~4190_combout\))) # (!\DataPath|Ram|s_memory~4188_combout\ & (\DataPath|Ram|s_memory~4183_combout\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~4188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~4188_combout\,
	datac => \DataPath|Ram|s_memory~4183_combout\,
	datad => \DataPath|Ram|s_memory~4190_combout\,
	combout => \DataPath|Ram|s_memory~4191_combout\);

-- Location: LCCOMB_X66_Y38_N8
\DataPath|Ram|s_memory~4192\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4192_combout\ = (\DataPath|Ram|s_memory~4181_combout\ & (((\DataPath|Ram|s_memory~4191_combout\) # (!\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|Ram|s_memory~4181_combout\ & (\DataPath|Ram|s_memory~4160_combout\ & 
-- ((\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4160_combout\,
	datab => \DataPath|Ram|s_memory~4181_combout\,
	datac => \DataPath|Ram|s_memory~4191_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4192_combout\);

-- Location: FF_X66_Y41_N7
\DataPath|Ram|s_memory~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~499_q\);

-- Location: FF_X66_Y41_N13
\DataPath|Ram|s_memory~1139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1139_q\);

-- Location: LCCOMB_X66_Y41_N6
\DataPath|Ram|s_memory~4220\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4220_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1139_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~499_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~499_q\,
	datad => \DataPath|Ram|s_memory~1139_q\,
	combout => \DataPath|Ram|s_memory~4220_combout\);

-- Location: FF_X67_Y45_N23
\DataPath|Ram|s_memory~2419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2419_q\);

-- Location: FF_X67_Y45_N29
\DataPath|Ram|s_memory~1779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1779_q\);

-- Location: LCCOMB_X67_Y45_N22
\DataPath|Ram|s_memory~4221\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4221_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4220_combout\ & (\DataPath|Ram|s_memory~2419_q\)) # (!\DataPath|Ram|s_memory~4220_combout\ & ((\DataPath|Ram|s_memory~1779_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~4220_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~4220_combout\,
	datac => \DataPath|Ram|s_memory~2419_q\,
	datad => \DataPath|Ram|s_memory~1779_q\,
	combout => \DataPath|Ram|s_memory~4221_combout\);

-- Location: LCCOMB_X66_Y43_N6
\DataPath|Ram|s_memory~979feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~979feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~979feeder_combout\);

-- Location: FF_X66_Y43_N7
\DataPath|Ram|s_memory~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~979feeder_combout\,
	ena => \DataPath|Ram|s_memory~4407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~979_q\);

-- Location: LCCOMB_X57_Y47_N12
\DataPath|Ram|s_memory~1619feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1619feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1619feeder_combout\);

-- Location: FF_X57_Y47_N13
\DataPath|Ram|s_memory~1619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1619feeder_combout\,
	ena => \DataPath|Ram|s_memory~4323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1619_q\);

-- Location: FF_X65_Y43_N3
\DataPath|Ram|s_memory~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~339_q\);

-- Location: LCCOMB_X65_Y43_N2
\DataPath|Ram|s_memory~4215\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4215_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1619_q\) # ((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~339_q\ & 
-- !\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1619_q\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~339_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4215_combout\);

-- Location: FF_X65_Y43_N9
\DataPath|Ram|s_memory~2259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2259_q\);

-- Location: LCCOMB_X65_Y43_N8
\DataPath|Ram|s_memory~4216\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4216_combout\ = (\DataPath|Ram|s_memory~4215_combout\ & (((\DataPath|Ram|s_memory~2259_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~4215_combout\ & (\DataPath|Ram|s_memory~979_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~979_q\,
	datab => \DataPath|Ram|s_memory~4215_combout\,
	datac => \DataPath|Ram|s_memory~2259_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4216_combout\);

-- Location: LCCOMB_X61_Y42_N4
\DataPath|Ram|s_memory~659feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~659feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~659feeder_combout\);

-- Location: FF_X61_Y42_N5
\DataPath|Ram|s_memory~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~659feeder_combout\,
	ena => \DataPath|Ram|s_memory~4409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~659_q\);

-- Location: FF_X62_Y42_N1
\DataPath|Ram|s_memory~1939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1939_q\);

-- Location: FF_X65_Y45_N17
\DataPath|Ram|s_memory~1299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1299_q\);

-- Location: FF_X62_Y42_N3
\DataPath|Ram|s_memory~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~19_q\);

-- Location: LCCOMB_X62_Y42_N2
\DataPath|Ram|s_memory~4217\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4217_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1299_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~19_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1299_q\,
	datac => \DataPath|Ram|s_memory~19_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4217_combout\);

-- Location: LCCOMB_X62_Y42_N0
\DataPath|Ram|s_memory~4218\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4218_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4217_combout\ & ((\DataPath|Ram|s_memory~1939_q\))) # (!\DataPath|Ram|s_memory~4217_combout\ & (\DataPath|Ram|s_memory~659_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~4217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~659_q\,
	datac => \DataPath|Ram|s_memory~1939_q\,
	datad => \DataPath|Ram|s_memory~4217_combout\,
	combout => \DataPath|Ram|s_memory~4218_combout\);

-- Location: LCCOMB_X65_Y43_N22
\DataPath|Ram|s_memory~4219\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4219_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4216_combout\) # ((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (((!\DataPath|s_ramAddress[4]~4_combout\ & 
-- \DataPath|Ram|s_memory~4218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~4216_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~4218_combout\,
	combout => \DataPath|Ram|s_memory~4219_combout\);

-- Location: LCCOMB_X63_Y43_N4
\DataPath|Ram|s_memory~819feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~819feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~819feeder_combout\);

-- Location: FF_X63_Y43_N5
\DataPath|Ram|s_memory~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~819feeder_combout\,
	ena => \DataPath|Ram|s_memory~4408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~819_q\);

-- Location: FF_X60_Y41_N3
\DataPath|Ram|s_memory~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~179_q\);

-- Location: LCCOMB_X60_Y41_N2
\DataPath|Ram|s_memory~4213\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4213_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~819_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~179_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~819_q\,
	datac => \DataPath|Ram|s_memory~179_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4213_combout\);

-- Location: FF_X60_Y41_N5
\DataPath|Ram|s_memory~2099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2099_q\);

-- Location: LCCOMB_X56_Y41_N16
\DataPath|Ram|s_memory~1459feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1459feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1459feeder_combout\);

-- Location: FF_X56_Y41_N17
\DataPath|Ram|s_memory~1459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1459feeder_combout\,
	ena => \DataPath|Ram|s_memory~4301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1459_q\);

-- Location: LCCOMB_X60_Y41_N4
\DataPath|Ram|s_memory~4214\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4214_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4213_combout\ & (\DataPath|Ram|s_memory~2099_q\)) # (!\DataPath|Ram|s_memory~4213_combout\ & ((\DataPath|Ram|s_memory~1459_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~4213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~4213_combout\,
	datac => \DataPath|Ram|s_memory~2099_q\,
	datad => \DataPath|Ram|s_memory~1459_q\,
	combout => \DataPath|Ram|s_memory~4214_combout\);

-- Location: LCCOMB_X61_Y43_N2
\DataPath|Ram|s_memory~4222\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4222_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4219_combout\ & (\DataPath|Ram|s_memory~4221_combout\)) # (!\DataPath|Ram|s_memory~4219_combout\ & ((\DataPath|Ram|s_memory~4214_combout\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~4221_combout\,
	datac => \DataPath|Ram|s_memory~4219_combout\,
	datad => \DataPath|Ram|s_memory~4214_combout\,
	combout => \DataPath|Ram|s_memory~4222_combout\);

-- Location: FF_X66_Y45_N1
\DataPath|Ram|s_memory~1219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1219_q\);

-- Location: FF_X66_Y45_N31
\DataPath|Ram|s_memory~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~579_q\);

-- Location: LCCOMB_X66_Y45_N30
\DataPath|Ram|s_memory~4210\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4210_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1219_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~579_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1219_q\,
	datac => \DataPath|Ram|s_memory~579_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4210_combout\);

-- Location: FF_X65_Y44_N25
\DataPath|Ram|s_memory~2499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2499_q\);

-- Location: FF_X65_Y44_N19
\DataPath|Ram|s_memory~1859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1859_q\);

-- Location: LCCOMB_X65_Y44_N24
\DataPath|Ram|s_memory~4211\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4211_combout\ = (\DataPath|Ram|s_memory~4210_combout\ & (((\DataPath|Ram|s_memory~2499_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~4210_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1859_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4210_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2499_q\,
	datad => \DataPath|Ram|s_memory~1859_q\,
	combout => \DataPath|Ram|s_memory~4211_combout\);

-- Location: FF_X58_Y44_N5
\DataPath|Ram|s_memory~1539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1539_q\);

-- Location: FF_X55_Y44_N31
\DataPath|Ram|s_memory~2179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2179_q\);

-- Location: FF_X58_Y44_N23
\DataPath|Ram|s_memory~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~259_q\);

-- Location: LCCOMB_X63_Y46_N14
\DataPath|Ram|s_memory~899feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~899feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~899feeder_combout\);

-- Location: FF_X63_Y46_N15
\DataPath|Ram|s_memory~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~899feeder_combout\,
	ena => \DataPath|Ram|s_memory~4371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~899_q\);

-- Location: LCCOMB_X58_Y44_N22
\DataPath|Ram|s_memory~4203\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4203_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~899_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~259_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~259_q\,
	datad => \DataPath|Ram|s_memory~899_q\,
	combout => \DataPath|Ram|s_memory~4203_combout\);

-- Location: LCCOMB_X55_Y44_N30
\DataPath|Ram|s_memory~4204\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4204_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4203_combout\ & ((\DataPath|Ram|s_memory~2179_q\))) # (!\DataPath|Ram|s_memory~4203_combout\ & (\DataPath|Ram|s_memory~1539_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~4203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1539_q\,
	datac => \DataPath|Ram|s_memory~2179_q\,
	datad => \DataPath|Ram|s_memory~4203_combout\,
	combout => \DataPath|Ram|s_memory~4204_combout\);

-- Location: LCCOMB_X56_Y46_N10
\DataPath|Ram|s_memory~739feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~739feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~739feeder_combout\);

-- Location: FF_X56_Y46_N11
\DataPath|Ram|s_memory~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~739feeder_combout\,
	ena => \DataPath|Ram|s_memory~4376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~739_q\);

-- Location: LCCOMB_X57_Y44_N2
\DataPath|Ram|s_memory~1379feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1379feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1379feeder_combout\);

-- Location: FF_X57_Y44_N3
\DataPath|Ram|s_memory~1379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1379feeder_combout\,
	ena => \DataPath|Ram|s_memory~4338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1379_q\);

-- Location: FF_X56_Y45_N19
\DataPath|Ram|s_memory~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~99_q\);

-- Location: LCCOMB_X56_Y45_N18
\DataPath|Ram|s_memory~4207\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4207_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1379_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~99_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1379_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~99_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4207_combout\);

-- Location: FF_X57_Y43_N29
\DataPath|Ram|s_memory~2019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2019_q\);

-- Location: LCCOMB_X57_Y43_N28
\DataPath|Ram|s_memory~4208\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4208_combout\ = (\DataPath|Ram|s_memory~4207_combout\ & (((\DataPath|Ram|s_memory~2019_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~4207_combout\ & (\DataPath|Ram|s_memory~739_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~739_q\,
	datab => \DataPath|Ram|s_memory~4207_combout\,
	datac => \DataPath|Ram|s_memory~2019_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4208_combout\);

-- Location: LCCOMB_X57_Y45_N26
\DataPath|Ram|s_memory~1699feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1699feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1699feeder_combout\);

-- Location: FF_X57_Y45_N27
\DataPath|Ram|s_memory~1699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1699feeder_combout\,
	ena => \DataPath|Ram|s_memory~4321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1699_q\);

-- Location: FF_X58_Y45_N13
\DataPath|Ram|s_memory~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~419_q\);

-- Location: LCCOMB_X58_Y45_N12
\DataPath|Ram|s_memory~4205\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4205_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~1699_q\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~419_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1699_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~419_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4205_combout\);

-- Location: FF_X57_Y43_N11
\DataPath|Ram|s_memory~2339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2339_q\);

-- Location: FF_X59_Y43_N21
\DataPath|Ram|s_memory~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1059_q\);

-- Location: LCCOMB_X57_Y43_N10
\DataPath|Ram|s_memory~4206\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4206_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4205_combout\ & (\DataPath|Ram|s_memory~2339_q\)) # (!\DataPath|Ram|s_memory~4205_combout\ & ((\DataPath|Ram|s_memory~1059_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~4205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~4205_combout\,
	datac => \DataPath|Ram|s_memory~2339_q\,
	datad => \DataPath|Ram|s_memory~1059_q\,
	combout => \DataPath|Ram|s_memory~4206_combout\);

-- Location: LCCOMB_X57_Y43_N2
\DataPath|Ram|s_memory~4209\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4209_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\) # (\DataPath|Ram|s_memory~4206_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~4208_combout\ & 
-- (!\DataPath|s_ramAddress[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~4208_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~4206_combout\,
	combout => \DataPath|Ram|s_memory~4209_combout\);

-- Location: LCCOMB_X57_Y43_N4
\DataPath|Ram|s_memory~4212\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4212_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4209_combout\ & (\DataPath|Ram|s_memory~4211_combout\)) # (!\DataPath|Ram|s_memory~4209_combout\ & ((\DataPath|Ram|s_memory~4204_combout\))))) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4211_combout\,
	datab => \DataPath|s_ramAddress[4]~4_combout\,
	datac => \DataPath|Ram|s_memory~4204_combout\,
	datad => \DataPath|Ram|s_memory~4209_combout\,
	combout => \DataPath|Ram|s_memory~4212_combout\);

-- Location: LCCOMB_X57_Y43_N18
\DataPath|Ram|s_memory~4223\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4223_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~4212_combout\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~4222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4222_combout\,
	datab => \DataPath|Ram|s_memory~4212_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4223_combout\);

-- Location: FF_X60_Y40_N23
\DataPath|Ram|s_memory~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~459_q\);

-- Location: FF_X60_Y40_N17
\DataPath|Ram|s_memory~1739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1739_q\);

-- Location: LCCOMB_X60_Y40_N22
\DataPath|Ram|s_memory~4224\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4224_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1739_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~459_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~459_q\,
	datad => \DataPath|Ram|s_memory~1739_q\,
	combout => \DataPath|Ram|s_memory~4224_combout\);

-- Location: FF_X60_Y36_N23
\DataPath|Ram|s_memory~2379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2379_q\);

-- Location: FF_X59_Y40_N11
\DataPath|Ram|s_memory~1099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1099_q\);

-- Location: LCCOMB_X60_Y36_N22
\DataPath|Ram|s_memory~4225\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4225_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4224_combout\ & (\DataPath|Ram|s_memory~2379_q\)) # (!\DataPath|Ram|s_memory~4224_combout\ & ((\DataPath|Ram|s_memory~1099_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~4224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~4224_combout\,
	datac => \DataPath|Ram|s_memory~2379_q\,
	datad => \DataPath|Ram|s_memory~1099_q\,
	combout => \DataPath|Ram|s_memory~4225_combout\);

-- Location: FF_X58_Y40_N31
\DataPath|Ram|s_memory~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~619_q\);

-- Location: FF_X57_Y40_N23
\DataPath|Ram|s_memory~1259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1259_q\);

-- Location: LCCOMB_X58_Y40_N30
\DataPath|Ram|s_memory~4231\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4231_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1259_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~619_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~619_q\,
	datad => \DataPath|Ram|s_memory~1259_q\,
	combout => \DataPath|Ram|s_memory~4231_combout\);

-- Location: FF_X61_Y43_N29
\DataPath|Ram|s_memory~1899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1899_q\);

-- Location: FF_X57_Y40_N5
\DataPath|Ram|s_memory~2539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2539_q\);

-- Location: LCCOMB_X57_Y40_N4
\DataPath|Ram|s_memory~4232\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4232_combout\ = (\DataPath|Ram|s_memory~4231_combout\ & (((\DataPath|Ram|s_memory~2539_q\) # (!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~4231_combout\ & (\DataPath|Ram|s_memory~1899_q\ & 
-- ((\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4231_combout\,
	datab => \DataPath|Ram|s_memory~1899_q\,
	datac => \DataPath|Ram|s_memory~2539_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4232_combout\);

-- Location: LCCOMB_X55_Y40_N20
\DataPath|Ram|s_memory~939feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~939feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~939feeder_combout\);

-- Location: FF_X55_Y40_N21
\DataPath|Ram|s_memory~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~939feeder_combout\,
	ena => \DataPath|Ram|s_memory~4423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~939_q\);

-- Location: FF_X54_Y40_N15
\DataPath|Ram|s_memory~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~299_q\);

-- Location: LCCOMB_X54_Y40_N14
\DataPath|Ram|s_memory~4226\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4226_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~939_q\) # ((\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~299_q\ & 
-- !\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~939_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~299_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4226_combout\);

-- Location: FF_X55_Y41_N3
\DataPath|Ram|s_memory~2219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2219_q\);

-- Location: FF_X55_Y41_N29
\DataPath|Ram|s_memory~1579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1579_q\);

-- Location: LCCOMB_X55_Y41_N2
\DataPath|Ram|s_memory~4227\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4227_combout\ = (\DataPath|Ram|s_memory~4226_combout\ & (((\DataPath|Ram|s_memory~2219_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~4226_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1579_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4226_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2219_q\,
	datad => \DataPath|Ram|s_memory~1579_q\,
	combout => \DataPath|Ram|s_memory~4227_combout\);

-- Location: FF_X55_Y46_N31
\DataPath|Ram|s_memory~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~139_q\);

-- Location: FF_X55_Y46_N13
\DataPath|Ram|s_memory~1419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1419_q\);

-- Location: LCCOMB_X55_Y46_N30
\DataPath|Ram|s_memory~4228\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4228_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1419_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~139_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~139_q\,
	datad => \DataPath|Ram|s_memory~1419_q\,
	combout => \DataPath|Ram|s_memory~4228_combout\);

-- Location: FF_X58_Y46_N17
\DataPath|Ram|s_memory~2059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2059_q\);

-- Location: LCCOMB_X56_Y46_N8
\DataPath|Ram|s_memory~779feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~779feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~779feeder_combout\);

-- Location: FF_X56_Y46_N9
\DataPath|Ram|s_memory~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~779feeder_combout\,
	ena => \DataPath|Ram|s_memory~4425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~779_q\);

-- Location: LCCOMB_X58_Y46_N16
\DataPath|Ram|s_memory~4229\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4229_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4228_combout\ & (\DataPath|Ram|s_memory~2059_q\)) # (!\DataPath|Ram|s_memory~4228_combout\ & ((\DataPath|Ram|s_memory~779_q\))))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~4228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~4228_combout\,
	datac => \DataPath|Ram|s_memory~2059_q\,
	datad => \DataPath|Ram|s_memory~779_q\,
	combout => \DataPath|Ram|s_memory~4229_combout\);

-- Location: LCCOMB_X57_Y43_N0
\DataPath|Ram|s_memory~4230\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4230_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|Ram|s_memory~4227_combout\)) # 
-- (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4229_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[5]~5_combout\,
	datab => \DataPath|Ram|s_memory~4227_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~4229_combout\,
	combout => \DataPath|Ram|s_memory~4230_combout\);

-- Location: LCCOMB_X57_Y40_N14
\DataPath|Ram|s_memory~4233\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4233_combout\ = (\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4230_combout\ & ((\DataPath|Ram|s_memory~4232_combout\))) # (!\DataPath|Ram|s_memory~4230_combout\ & (\DataPath|Ram|s_memory~4225_combout\)))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (((\DataPath|Ram|s_memory~4230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4225_combout\,
	datab => \DataPath|Ram|s_memory~4232_combout\,
	datac => \DataPath|s_ramAddress[5]~5_combout\,
	datad => \DataPath|Ram|s_memory~4230_combout\,
	combout => \DataPath|Ram|s_memory~4233_combout\);

-- Location: LCCOMB_X56_Y39_N12
\DataPath|Ram|s_memory~1019feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1019feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1019feeder_combout\);

-- Location: FF_X56_Y39_N13
\DataPath|Ram|s_memory~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1019feeder_combout\,
	ena => \DataPath|Ram|s_memory~4391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1019_q\);

-- Location: FF_X57_Y42_N9
\DataPath|Ram|s_memory~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~379_q\);

-- Location: LCCOMB_X57_Y46_N16
\DataPath|Ram|s_memory~1659feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1659feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1659feeder_combout\);

-- Location: FF_X57_Y46_N17
\DataPath|Ram|s_memory~1659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1659feeder_combout\,
	ena => \DataPath|Ram|s_memory~4322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1659_q\);

-- Location: LCCOMB_X57_Y42_N8
\DataPath|Ram|s_memory~4193\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4193_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1659_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~379_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~379_q\,
	datad => \DataPath|Ram|s_memory~1659_q\,
	combout => \DataPath|Ram|s_memory~4193_combout\);

-- Location: FF_X56_Y42_N5
\DataPath|Ram|s_memory~2299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2299_q\);

-- Location: LCCOMB_X56_Y42_N4
\DataPath|Ram|s_memory~4194\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4194_combout\ = (\DataPath|Ram|s_memory~4193_combout\ & (((\DataPath|Ram|s_memory~2299_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~4193_combout\ & (\DataPath|Ram|s_memory~1019_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1019_q\,
	datab => \DataPath|Ram|s_memory~4193_combout\,
	datac => \DataPath|Ram|s_memory~2299_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4194_combout\);

-- Location: FF_X58_Y43_N1
\DataPath|Ram|s_memory~1819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1819_q\);

-- Location: FF_X58_Y43_N7
\DataPath|Ram|s_memory~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~539_q\);

-- Location: FF_X58_Y45_N19
\DataPath|Ram|s_memory~1179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1179_q\);

-- Location: LCCOMB_X58_Y43_N6
\DataPath|Ram|s_memory~4200\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4200_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1179_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~539_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~539_q\,
	datad => \DataPath|Ram|s_memory~1179_q\,
	combout => \DataPath|Ram|s_memory~4200_combout\);

-- Location: FF_X59_Y39_N21
\DataPath|Ram|s_memory~2459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2459_q\);

-- Location: LCCOMB_X59_Y39_N20
\DataPath|Ram|s_memory~4201\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4201_combout\ = (\DataPath|Ram|s_memory~4200_combout\ & (((\DataPath|Ram|s_memory~2459_q\) # (!\DataPath|s_ramAddress[7]~6_combout\)))) # (!\DataPath|Ram|s_memory~4200_combout\ & (\DataPath|Ram|s_memory~1819_q\ & 
-- ((\DataPath|s_ramAddress[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1819_q\,
	datab => \DataPath|Ram|s_memory~4200_combout\,
	datac => \DataPath|Ram|s_memory~2459_q\,
	datad => \DataPath|s_ramAddress[7]~6_combout\,
	combout => \DataPath|Ram|s_memory~4201_combout\);

-- Location: FF_X57_Y39_N23
\DataPath|Ram|s_memory~1499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1499_q\);

-- Location: FF_X56_Y40_N31
\DataPath|Ram|s_memory~2139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2139_q\);

-- Location: FF_X57_Y39_N29
\DataPath|Ram|s_memory~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~219_q\);

-- Location: LCCOMB_X55_Y39_N24
\DataPath|Ram|s_memory~859feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~859feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~859feeder_combout\);

-- Location: FF_X55_Y39_N25
\DataPath|Ram|s_memory~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~859feeder_combout\,
	ena => \DataPath|Ram|s_memory~4392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~859_q\);

-- Location: LCCOMB_X57_Y39_N28
\DataPath|Ram|s_memory~4195\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4195_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~859_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~219_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~219_q\,
	datad => \DataPath|Ram|s_memory~859_q\,
	combout => \DataPath|Ram|s_memory~4195_combout\);

-- Location: LCCOMB_X56_Y40_N30
\DataPath|Ram|s_memory~4196\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4196_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4195_combout\ & ((\DataPath|Ram|s_memory~2139_q\))) # (!\DataPath|Ram|s_memory~4195_combout\ & (\DataPath|Ram|s_memory~1499_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~4195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1499_q\,
	datac => \DataPath|Ram|s_memory~2139_q\,
	datad => \DataPath|Ram|s_memory~4195_combout\,
	combout => \DataPath|Ram|s_memory~4196_combout\);

-- Location: FF_X57_Y42_N23
\DataPath|Ram|s_memory~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~59_q\);

-- Location: FF_X58_Y47_N31
\DataPath|Ram|s_memory~1339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1339_q\);

-- Location: LCCOMB_X57_Y42_N22
\DataPath|Ram|s_memory~4197\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4197_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1339_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~59_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~59_q\,
	datad => \DataPath|Ram|s_memory~1339_q\,
	combout => \DataPath|Ram|s_memory~4197_combout\);

-- Location: LCCOMB_X60_Y42_N24
\DataPath|Ram|s_memory~699feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~699feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~699feeder_combout\);

-- Location: FF_X60_Y42_N25
\DataPath|Ram|s_memory~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~699feeder_combout\,
	ena => \DataPath|Ram|s_memory~4393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~699_q\);

-- Location: FF_X59_Y42_N15
\DataPath|Ram|s_memory~1979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1979_q\);

-- Location: LCCOMB_X59_Y42_N14
\DataPath|Ram|s_memory~4198\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4198_combout\ = (\DataPath|Ram|s_memory~4197_combout\ & (((\DataPath|Ram|s_memory~1979_q\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~4197_combout\ & (\DataPath|Ram|s_memory~699_q\ & 
-- ((\DataPath|s_ramAddress[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4197_combout\,
	datab => \DataPath|Ram|s_memory~699_q\,
	datac => \DataPath|Ram|s_memory~1979_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4198_combout\);

-- Location: LCCOMB_X59_Y39_N30
\DataPath|Ram|s_memory~4199\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4199_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|Ram|s_memory~4196_combout\) # ((\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|s_ramAddress[4]~4_combout\ & (((\DataPath|Ram|s_memory~4198_combout\ & 
-- !\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|Ram|s_memory~4196_combout\,
	datac => \DataPath|Ram|s_memory~4198_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4199_combout\);

-- Location: LCCOMB_X59_Y39_N22
\DataPath|Ram|s_memory~4202\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4202_combout\ = (\DataPath|Ram|s_memory~4199_combout\ & (((\DataPath|Ram|s_memory~4201_combout\) # (!\DataPath|s_ramAddress[5]~5_combout\)))) # (!\DataPath|Ram|s_memory~4199_combout\ & (\DataPath|Ram|s_memory~4194_combout\ & 
-- ((\DataPath|s_ramAddress[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4194_combout\,
	datab => \DataPath|Ram|s_memory~4201_combout\,
	datac => \DataPath|Ram|s_memory~4199_combout\,
	datad => \DataPath|s_ramAddress[5]~5_combout\,
	combout => \DataPath|Ram|s_memory~4202_combout\);

-- Location: LCCOMB_X57_Y43_N22
\DataPath|Ram|s_memory~4234\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4234_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4223_combout\ & (\DataPath|Ram|s_memory~4233_combout\)) # (!\DataPath|Ram|s_memory~4223_combout\ & ((\DataPath|Ram|s_memory~4202_combout\))))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~4223_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~4223_combout\,
	datac => \DataPath|Ram|s_memory~4233_combout\,
	datad => \DataPath|Ram|s_memory~4202_combout\,
	combout => \DataPath|Ram|s_memory~4234_combout\);

-- Location: LCCOMB_X75_Y42_N4
\DataPath|Ram|s_memory~4235\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4235_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|s_ramAddress[0]~3_combout\)))) # (!\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|s_ramAddress[0]~3_combout\ & (\DataPath|Ram|s_memory~4192_combout\)) # 
-- (!\DataPath|s_ramAddress[0]~3_combout\ & ((\DataPath|Ram|s_memory~4234_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4192_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|s_ramAddress[0]~3_combout\,
	datad => \DataPath|Ram|s_memory~4234_combout\,
	combout => \DataPath|Ram|s_memory~4235_combout\);

-- Location: FF_X72_Y46_N27
\DataPath|Ram|s_memory~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~759_q\);

-- Location: FF_X72_Y46_N9
\DataPath|Ram|s_memory~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~799_q\);

-- Location: FF_X72_Y50_N3
\DataPath|Ram|s_memory~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~719_q\);

-- Location: FF_X72_Y50_N17
\DataPath|Ram|s_memory~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~679_q\);

-- Location: LCCOMB_X72_Y50_N16
\DataPath|Ram|s_memory~4129\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4129_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~719_q\) # ((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~679_q\ & 
-- !\DataPath|s_ramAddress[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~719_q\,
	datac => \DataPath|Ram|s_memory~679_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4129_combout\);

-- Location: LCCOMB_X72_Y46_N8
\DataPath|Ram|s_memory~4130\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4130_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~4129_combout\ & ((\DataPath|Ram|s_memory~799_q\))) # (!\DataPath|Ram|s_memory~4129_combout\ & (\DataPath|Ram|s_memory~759_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~4129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~759_q\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~799_q\,
	datad => \DataPath|Ram|s_memory~4129_combout\,
	combout => \DataPath|Ram|s_memory~4130_combout\);

-- Location: FF_X60_Y49_N19
\DataPath|Ram|s_memory~1359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1359_q\);

-- Location: FF_X63_Y49_N27
\DataPath|Ram|s_memory~1439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1439_q\);

-- Location: LCCOMB_X62_Y49_N28
\DataPath|Ram|s_memory~1399feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1399feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1399feeder_combout\);

-- Location: FF_X62_Y49_N29
\DataPath|Ram|s_memory~1399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1399feeder_combout\,
	ena => \DataPath|Ram|s_memory~4334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1399_q\);

-- Location: FF_X63_Y49_N1
\DataPath|Ram|s_memory~1319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1319_q\);

-- Location: LCCOMB_X63_Y49_N0
\DataPath|Ram|s_memory~4131\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4131_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|s_ramAddress[3]~0_combout\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~1399_q\)) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~1319_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1399_q\,
	datac => \DataPath|Ram|s_memory~1319_q\,
	datad => \DataPath|s_ramAddress[3]~0_combout\,
	combout => \DataPath|Ram|s_memory~4131_combout\);

-- Location: LCCOMB_X63_Y49_N26
\DataPath|Ram|s_memory~4132\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4132_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4131_combout\ & ((\DataPath|Ram|s_memory~1439_q\))) # (!\DataPath|Ram|s_memory~4131_combout\ & (\DataPath|Ram|s_memory~1359_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~4131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~1359_q\,
	datac => \DataPath|Ram|s_memory~1439_q\,
	datad => \DataPath|Ram|s_memory~4131_combout\,
	combout => \DataPath|Ram|s_memory~4132_combout\);

-- Location: FF_X59_Y45_N17
\DataPath|Ram|s_memory~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~79_q\);

-- Location: FF_X59_Y48_N1
\DataPath|Ram|s_memory~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~159_q\);

-- Location: FF_X59_Y46_N7
\DataPath|Ram|s_memory~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~39_q\);

-- Location: FF_X59_Y46_N9
\DataPath|Ram|s_memory~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~119_q\);

-- Location: LCCOMB_X59_Y46_N6
\DataPath|Ram|s_memory~4133\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4133_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~119_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~39_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~39_q\,
	datad => \DataPath|Ram|s_memory~119_q\,
	combout => \DataPath|Ram|s_memory~4133_combout\);

-- Location: LCCOMB_X59_Y48_N0
\DataPath|Ram|s_memory~4134\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4134_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4133_combout\ & ((\DataPath|Ram|s_memory~159_q\))) # (!\DataPath|Ram|s_memory~4133_combout\ & (\DataPath|Ram|s_memory~79_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~4133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~79_q\,
	datac => \DataPath|Ram|s_memory~159_q\,
	datad => \DataPath|Ram|s_memory~4133_combout\,
	combout => \DataPath|Ram|s_memory~4134_combout\);

-- Location: LCCOMB_X63_Y49_N20
\DataPath|Ram|s_memory~4135\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4135_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~4132_combout\)) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4134_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~4132_combout\,
	datad => \DataPath|Ram|s_memory~4134_combout\,
	combout => \DataPath|Ram|s_memory~4135_combout\);

-- Location: FF_X67_Y52_N1
\DataPath|Ram|s_memory~2039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2039_q\);

-- Location: FF_X66_Y51_N3
\DataPath|Ram|s_memory~2079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2079_q\);

-- Location: FF_X66_Y50_N15
\DataPath|Ram|s_memory~1959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1959_q\);

-- Location: LCCOMB_X66_Y50_N12
\DataPath|Ram|s_memory~1999feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1999feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1999feeder_combout\);

-- Location: FF_X66_Y50_N13
\DataPath|Ram|s_memory~1999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1999feeder_combout\,
	ena => \DataPath|Ram|s_memory~4527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1999_q\);

-- Location: LCCOMB_X66_Y50_N14
\DataPath|Ram|s_memory~4136\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4136_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~1999_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~1959_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1959_q\,
	datad => \DataPath|Ram|s_memory~1999_q\,
	combout => \DataPath|Ram|s_memory~4136_combout\);

-- Location: LCCOMB_X66_Y51_N2
\DataPath|Ram|s_memory~4137\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4137_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~4136_combout\ & ((\DataPath|Ram|s_memory~2079_q\))) # (!\DataPath|Ram|s_memory~4136_combout\ & (\DataPath|Ram|s_memory~2039_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~4136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~2039_q\,
	datac => \DataPath|Ram|s_memory~2079_q\,
	datad => \DataPath|Ram|s_memory~4136_combout\,
	combout => \DataPath|Ram|s_memory~4137_combout\);

-- Location: LCCOMB_X63_Y49_N14
\DataPath|Ram|s_memory~4138\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4138_combout\ = (\DataPath|Ram|s_memory~4135_combout\ & (((\DataPath|Ram|s_memory~4137_combout\) # (!\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|Ram|s_memory~4135_combout\ & (\DataPath|Ram|s_memory~4130_combout\ & 
-- (\DataPath|s_ramAddress[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4130_combout\,
	datab => \DataPath|Ram|s_memory~4135_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~4137_combout\,
	combout => \DataPath|Ram|s_memory~4138_combout\);

-- Location: FF_X61_Y43_N9
\DataPath|Ram|s_memory~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~359_q\);

-- Location: LCCOMB_X60_Y43_N14
\DataPath|Ram|s_memory~399feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~399feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~399feeder_combout\);

-- Location: FF_X60_Y43_N15
\DataPath|Ram|s_memory~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~399feeder_combout\,
	ena => \DataPath|Ram|s_memory~4437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~399_q\);

-- Location: LCCOMB_X61_Y43_N8
\DataPath|Ram|s_memory~4123\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4123_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|s_ramAddress[2]~1_combout\)) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~399_q\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~359_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~359_q\,
	datad => \DataPath|Ram|s_memory~399_q\,
	combout => \DataPath|Ram|s_memory~4123_combout\);

-- Location: FF_X62_Y43_N21
\DataPath|Ram|s_memory~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~479_q\);

-- Location: FF_X63_Y47_N25
\DataPath|Ram|s_memory~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~439_q\);

-- Location: LCCOMB_X62_Y43_N20
\DataPath|Ram|s_memory~4124\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4124_combout\ = (\DataPath|Ram|s_memory~4123_combout\ & (((\DataPath|Ram|s_memory~479_q\)) # (!\DataPath|s_ramAddress[3]~0_combout\))) # (!\DataPath|Ram|s_memory~4123_combout\ & (\DataPath|s_ramAddress[3]~0_combout\ & 
-- ((\DataPath|Ram|s_memory~439_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4123_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~479_q\,
	datad => \DataPath|Ram|s_memory~439_q\,
	combout => \DataPath|Ram|s_memory~4124_combout\);

-- Location: FF_X67_Y50_N11
\DataPath|Ram|s_memory~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~999_q\);

-- Location: LCCOMB_X67_Y50_N24
\DataPath|Ram|s_memory~1079feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1079feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1079feeder_combout\);

-- Location: FF_X67_Y50_N25
\DataPath|Ram|s_memory~1079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1079feeder_combout\,
	ena => \DataPath|Ram|s_memory~4364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1079_q\);

-- Location: LCCOMB_X67_Y50_N10
\DataPath|Ram|s_memory~4121\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4121_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\) # ((\DataPath|Ram|s_memory~1079_q\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (!\DataPath|s_ramAddress[2]~1_combout\ & 
-- (\DataPath|Ram|s_memory~999_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~999_q\,
	datad => \DataPath|Ram|s_memory~1079_q\,
	combout => \DataPath|Ram|s_memory~4121_combout\);

-- Location: FF_X63_Y50_N3
\DataPath|Ram|s_memory~1119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1119_q\);

-- Location: FF_X63_Y50_N13
\DataPath|Ram|s_memory~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1039_q\);

-- Location: LCCOMB_X63_Y50_N2
\DataPath|Ram|s_memory~4122\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4122_combout\ = (\DataPath|Ram|s_memory~4121_combout\ & (((\DataPath|Ram|s_memory~1119_q\)) # (!\DataPath|s_ramAddress[2]~1_combout\))) # (!\DataPath|Ram|s_memory~4121_combout\ & (\DataPath|s_ramAddress[2]~1_combout\ & 
-- ((\DataPath|Ram|s_memory~1039_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4121_combout\,
	datab => \DataPath|s_ramAddress[2]~1_combout\,
	datac => \DataPath|Ram|s_memory~1119_q\,
	datad => \DataPath|Ram|s_memory~1039_q\,
	combout => \DataPath|Ram|s_memory~4122_combout\);

-- Location: LCCOMB_X63_Y51_N18
\DataPath|Ram|s_memory~4125\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4125_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4122_combout\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~4124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~4124_combout\,
	datac => \DataPath|s_ramAddress[6]~7_combout\,
	datad => \DataPath|Ram|s_memory~4122_combout\,
	combout => \DataPath|Ram|s_memory~4125_combout\);

-- Location: FF_X60_Y47_N25
\DataPath|Ram|s_memory~1719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1719_q\);

-- Location: FF_X60_Y47_N3
\DataPath|Ram|s_memory~1759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1759_q\);

-- Location: FF_X61_Y47_N23
\DataPath|Ram|s_memory~1639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1639_q\);

-- Location: FF_X61_Y47_N29
\DataPath|Ram|s_memory~1679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1679_q\);

-- Location: LCCOMB_X61_Y47_N22
\DataPath|Ram|s_memory~4119\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4119_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\) # ((\DataPath|Ram|s_memory~1679_q\)))) # (!\DataPath|s_ramAddress[2]~1_combout\ & (!\DataPath|s_ramAddress[3]~0_combout\ & 
-- (\DataPath|Ram|s_memory~1639_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~1639_q\,
	datad => \DataPath|Ram|s_memory~1679_q\,
	combout => \DataPath|Ram|s_memory~4119_combout\);

-- Location: LCCOMB_X60_Y47_N2
\DataPath|Ram|s_memory~4120\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4120_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~4119_combout\ & ((\DataPath|Ram|s_memory~1759_q\))) # (!\DataPath|Ram|s_memory~4119_combout\ & (\DataPath|Ram|s_memory~1719_q\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~4119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~1719_q\,
	datac => \DataPath|Ram|s_memory~1759_q\,
	datad => \DataPath|Ram|s_memory~4119_combout\,
	combout => \DataPath|Ram|s_memory~4120_combout\);

-- Location: LCCOMB_X65_Y50_N16
\DataPath|Ram|s_memory~2319feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2319feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~2319feeder_combout\);

-- Location: FF_X65_Y50_N17
\DataPath|Ram|s_memory~2319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2319feeder_combout\,
	ena => \DataPath|Ram|s_memory~4523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2319_q\);

-- Location: FF_X66_Y51_N13
\DataPath|Ram|s_memory~2399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2399_q\);

-- Location: FF_X65_Y51_N13
\DataPath|Ram|s_memory~2279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2279_q\);

-- Location: LCCOMB_X65_Y47_N18
\DataPath|Ram|s_memory~2359feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~2359feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~2359feeder_combout\);

-- Location: FF_X65_Y47_N19
\DataPath|Ram|s_memory~2359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~2359feeder_combout\,
	ena => \DataPath|Ram|s_memory~4524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2359_q\);

-- Location: LCCOMB_X65_Y51_N12
\DataPath|Ram|s_memory~4126\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4126_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|s_ramAddress[3]~0_combout\)) # (!\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~2359_q\))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~2279_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~2279_q\,
	datad => \DataPath|Ram|s_memory~2359_q\,
	combout => \DataPath|Ram|s_memory~4126_combout\);

-- Location: LCCOMB_X66_Y51_N12
\DataPath|Ram|s_memory~4127\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4127_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4126_combout\ & ((\DataPath|Ram|s_memory~2399_q\))) # (!\DataPath|Ram|s_memory~4126_combout\ & (\DataPath|Ram|s_memory~2319_q\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~4126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[2]~1_combout\,
	datab => \DataPath|Ram|s_memory~2319_q\,
	datac => \DataPath|Ram|s_memory~2399_q\,
	datad => \DataPath|Ram|s_memory~4126_combout\,
	combout => \DataPath|Ram|s_memory~4127_combout\);

-- Location: LCCOMB_X63_Y51_N0
\DataPath|Ram|s_memory~4128\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4128_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4125_combout\ & ((\DataPath|Ram|s_memory~4127_combout\))) # (!\DataPath|Ram|s_memory~4125_combout\ & (\DataPath|Ram|s_memory~4120_combout\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~4125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~4125_combout\,
	datac => \DataPath|Ram|s_memory~4120_combout\,
	datad => \DataPath|Ram|s_memory~4127_combout\,
	combout => \DataPath|Ram|s_memory~4128_combout\);

-- Location: LCCOMB_X63_Y52_N28
\DataPath|Ram|s_memory~4139\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4139_combout\ = (\DataPath|s_ramAddress[4]~4_combout\ & (\DataPath|s_ramAddress[5]~5_combout\)) # (!\DataPath|s_ramAddress[4]~4_combout\ & ((\DataPath|s_ramAddress[5]~5_combout\ & ((\DataPath|Ram|s_memory~4128_combout\))) # 
-- (!\DataPath|s_ramAddress[5]~5_combout\ & (\DataPath|Ram|s_memory~4138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[4]~4_combout\,
	datab => \DataPath|s_ramAddress[5]~5_combout\,
	datac => \DataPath|Ram|s_memory~4138_combout\,
	datad => \DataPath|Ram|s_memory~4128_combout\,
	combout => \DataPath|Ram|s_memory~4139_combout\);

-- Location: FF_X58_Y49_N15
\DataPath|Ram|s_memory~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~239_q\);

-- Location: FF_X58_Y49_N29
\DataPath|Ram|s_memory~1519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1519_q\);

-- Location: LCCOMB_X58_Y49_N14
\DataPath|Ram|s_memory~4109\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4109_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1519_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~239_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~239_q\,
	datad => \DataPath|Ram|s_memory~1519_q\,
	combout => \DataPath|Ram|s_memory~4109_combout\);

-- Location: FF_X63_Y51_N25
\DataPath|Ram|s_memory~2159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2159_q\);

-- Location: FF_X62_Y51_N15
\DataPath|Ram|s_memory~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~879_q\);

-- Location: LCCOMB_X63_Y51_N24
\DataPath|Ram|s_memory~4110\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4110_combout\ = (\DataPath|Ram|s_memory~4109_combout\ & (((\DataPath|Ram|s_memory~2159_q\)) # (!\DataPath|s_ramAddress[6]~7_combout\))) # (!\DataPath|Ram|s_memory~4109_combout\ & (\DataPath|s_ramAddress[6]~7_combout\ & 
-- ((\DataPath|Ram|s_memory~879_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4109_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2159_q\,
	datad => \DataPath|Ram|s_memory~879_q\,
	combout => \DataPath|Ram|s_memory~4110_combout\);

-- Location: LCCOMB_X68_Y52_N20
\DataPath|Ram|s_memory~959feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~959feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~959feeder_combout\);

-- Location: FF_X68_Y52_N21
\DataPath|Ram|s_memory~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~959feeder_combout\,
	ena => \DataPath|Ram|s_memory~4415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~959_q\);

-- Location: FF_X66_Y52_N25
\DataPath|Ram|s_memory~2239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2239_q\);

-- Location: FF_X61_Y49_N21
\DataPath|Ram|s_memory~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~319_q\);

-- Location: FF_X61_Y49_N11
\DataPath|Ram|s_memory~1599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1599_q\);

-- Location: LCCOMB_X61_Y49_N20
\DataPath|Ram|s_memory~4116\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4116_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1599_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~319_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~319_q\,
	datad => \DataPath|Ram|s_memory~1599_q\,
	combout => \DataPath|Ram|s_memory~4116_combout\);

-- Location: LCCOMB_X66_Y52_N24
\DataPath|Ram|s_memory~4117\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4117_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4116_combout\ & ((\DataPath|Ram|s_memory~2239_q\))) # (!\DataPath|Ram|s_memory~4116_combout\ & (\DataPath|Ram|s_memory~959_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~4116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~959_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2239_q\,
	datad => \DataPath|Ram|s_memory~4116_combout\,
	combout => \DataPath|Ram|s_memory~4117_combout\);

-- Location: FF_X61_Y48_N25
\DataPath|Ram|s_memory~1479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1479_q\);

-- Location: FF_X61_Y52_N5
\DataPath|Ram|s_memory~2119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2119_q\);

-- Location: FF_X65_Y49_N23
\DataPath|Ram|s_memory~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~839_q\);

-- Location: FF_X61_Y48_N19
\DataPath|Ram|s_memory~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~199_q\);

-- Location: LCCOMB_X61_Y48_N18
\DataPath|Ram|s_memory~4113\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4113_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|s_ramAddress[6]~7_combout\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~839_q\)) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~199_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~839_q\,
	datac => \DataPath|Ram|s_memory~199_q\,
	datad => \DataPath|s_ramAddress[6]~7_combout\,
	combout => \DataPath|Ram|s_memory~4113_combout\);

-- Location: LCCOMB_X61_Y52_N4
\DataPath|Ram|s_memory~4114\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4114_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4113_combout\ & ((\DataPath|Ram|s_memory~2119_q\))) # (!\DataPath|Ram|s_memory~4113_combout\ & (\DataPath|Ram|s_memory~1479_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~4113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1479_q\,
	datac => \DataPath|Ram|s_memory~2119_q\,
	datad => \DataPath|Ram|s_memory~4113_combout\,
	combout => \DataPath|Ram|s_memory~4114_combout\);

-- Location: FF_X61_Y44_N9
\DataPath|Ram|s_memory~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~279_q\);

-- Location: LCCOMB_X69_Y48_N30
\DataPath|Ram|s_memory~919feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~919feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~919feeder_combout\);

-- Location: FF_X69_Y48_N31
\DataPath|Ram|s_memory~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~919feeder_combout\,
	ena => \DataPath|Ram|s_memory~4370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~919_q\);

-- Location: LCCOMB_X61_Y44_N8
\DataPath|Ram|s_memory~4111\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4111_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~919_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~279_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~279_q\,
	datad => \DataPath|Ram|s_memory~919_q\,
	combout => \DataPath|Ram|s_memory~4111_combout\);

-- Location: FF_X67_Y52_N3
\DataPath|Ram|s_memory~2199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2199_q\);

-- Location: FF_X63_Y48_N5
\DataPath|Ram|s_memory~1559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1559_q\);

-- Location: LCCOMB_X67_Y52_N2
\DataPath|Ram|s_memory~4112\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4112_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4111_combout\ & (\DataPath|Ram|s_memory~2199_q\)) # (!\DataPath|Ram|s_memory~4111_combout\ & ((\DataPath|Ram|s_memory~1559_q\))))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~4111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~4111_combout\,
	datac => \DataPath|Ram|s_memory~2199_q\,
	datad => \DataPath|Ram|s_memory~1559_q\,
	combout => \DataPath|Ram|s_memory~4112_combout\);

-- Location: LCCOMB_X67_Y52_N12
\DataPath|Ram|s_memory~4115\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4115_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\) # (\DataPath|Ram|s_memory~4112_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & (\DataPath|Ram|s_memory~4114_combout\ & 
-- (!\DataPath|s_ramAddress[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[3]~0_combout\,
	datab => \DataPath|Ram|s_memory~4114_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~4112_combout\,
	combout => \DataPath|Ram|s_memory~4115_combout\);

-- Location: LCCOMB_X67_Y52_N18
\DataPath|Ram|s_memory~4118\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4118_combout\ = (\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4115_combout\ & ((\DataPath|Ram|s_memory~4117_combout\))) # (!\DataPath|Ram|s_memory~4115_combout\ & (\DataPath|Ram|s_memory~4110_combout\)))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (((\DataPath|Ram|s_memory~4115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4110_combout\,
	datab => \DataPath|Ram|s_memory~4117_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~4115_combout\,
	combout => \DataPath|Ram|s_memory~4118_combout\);

-- Location: FF_X68_Y48_N7
\DataPath|Ram|s_memory~1239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1239_q\);

-- Location: FF_X67_Y48_N11
\DataPath|Ram|s_memory~2519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2519_q\);

-- Location: FF_X68_Y48_N29
\DataPath|Ram|s_memory~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~599_q\);

-- Location: FF_X66_Y48_N1
\DataPath|Ram|s_memory~1879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1879_q\);

-- Location: LCCOMB_X68_Y48_N28
\DataPath|Ram|s_memory~4140\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4140_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|s_ramAddress[7]~6_combout\)) # (!\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~1879_q\))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|Ram|s_memory~599_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~599_q\,
	datad => \DataPath|Ram|s_memory~1879_q\,
	combout => \DataPath|Ram|s_memory~4140_combout\);

-- Location: LCCOMB_X67_Y48_N10
\DataPath|Ram|s_memory~4141\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4141_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4140_combout\ & ((\DataPath|Ram|s_memory~2519_q\))) # (!\DataPath|Ram|s_memory~4140_combout\ & (\DataPath|Ram|s_memory~1239_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~4140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~1239_q\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~2519_q\,
	datad => \DataPath|Ram|s_memory~4140_combout\,
	combout => \DataPath|Ram|s_memory~4141_combout\);

-- Location: FF_X66_Y49_N1
\DataPath|Ram|s_memory~1159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1159_q\);

-- Location: FF_X65_Y51_N7
\DataPath|Ram|s_memory~2439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2439_q\);

-- Location: FF_X66_Y49_N3
\DataPath|Ram|s_memory~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~519_q\);

-- Location: FF_X67_Y49_N19
\DataPath|Ram|s_memory~1799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1799_q\);

-- Location: LCCOMB_X66_Y49_N2
\DataPath|Ram|s_memory~4144\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4144_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\) # ((\DataPath|Ram|s_memory~1799_q\)))) # (!\DataPath|s_ramAddress[7]~6_combout\ & (!\DataPath|s_ramAddress[6]~7_combout\ & 
-- (\DataPath|Ram|s_memory~519_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~519_q\,
	datad => \DataPath|Ram|s_memory~1799_q\,
	combout => \DataPath|Ram|s_memory~4144_combout\);

-- Location: LCCOMB_X65_Y51_N6
\DataPath|Ram|s_memory~4145\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4145_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~4144_combout\ & ((\DataPath|Ram|s_memory~2439_q\))) # (!\DataPath|Ram|s_memory~4144_combout\ & (\DataPath|Ram|s_memory~1159_q\)))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (((\DataPath|Ram|s_memory~4144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|Ram|s_memory~1159_q\,
	datac => \DataPath|Ram|s_memory~2439_q\,
	datad => \DataPath|Ram|s_memory~4144_combout\,
	combout => \DataPath|Ram|s_memory~4145_combout\);

-- Location: FF_X59_Y49_N25
\DataPath|Ram|s_memory~1839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1839_q\);

-- Location: FF_X63_Y51_N23
\DataPath|Ram|s_memory~2479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2479_q\);

-- Location: FF_X59_Y49_N3
\DataPath|Ram|s_memory~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~559_q\);

-- Location: LCCOMB_X62_Y50_N4
\DataPath|Ram|s_memory~1199feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1199feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1199feeder_combout\);

-- Location: FF_X62_Y50_N5
\DataPath|Ram|s_memory~1199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1199feeder_combout\,
	ena => \DataPath|Ram|s_memory~4390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1199_q\);

-- Location: LCCOMB_X59_Y49_N2
\DataPath|Ram|s_memory~4142\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4142_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & (\DataPath|s_ramAddress[6]~7_combout\)) # (!\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|Ram|s_memory~1199_q\))) # 
-- (!\DataPath|s_ramAddress[6]~7_combout\ & (\DataPath|Ram|s_memory~559_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|s_ramAddress[6]~7_combout\,
	datac => \DataPath|Ram|s_memory~559_q\,
	datad => \DataPath|Ram|s_memory~1199_q\,
	combout => \DataPath|Ram|s_memory~4142_combout\);

-- Location: LCCOMB_X63_Y51_N22
\DataPath|Ram|s_memory~4143\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4143_combout\ = (\DataPath|s_ramAddress[7]~6_combout\ & ((\DataPath|Ram|s_memory~4142_combout\ & ((\DataPath|Ram|s_memory~2479_q\))) # (!\DataPath|Ram|s_memory~4142_combout\ & (\DataPath|Ram|s_memory~1839_q\)))) # 
-- (!\DataPath|s_ramAddress[7]~6_combout\ & (((\DataPath|Ram|s_memory~4142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[7]~6_combout\,
	datab => \DataPath|Ram|s_memory~1839_q\,
	datac => \DataPath|Ram|s_memory~2479_q\,
	datad => \DataPath|Ram|s_memory~4142_combout\,
	combout => \DataPath|Ram|s_memory~4143_combout\);

-- Location: LCCOMB_X65_Y51_N0
\DataPath|Ram|s_memory~4146\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4146_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|s_ramAddress[2]~1_combout\)))) # (!\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|s_ramAddress[2]~1_combout\ & ((\DataPath|Ram|s_memory~4143_combout\))) # 
-- (!\DataPath|s_ramAddress[2]~1_combout\ & (\DataPath|Ram|s_memory~4145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4145_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|s_ramAddress[2]~1_combout\,
	datad => \DataPath|Ram|s_memory~4143_combout\,
	combout => \DataPath|Ram|s_memory~4146_combout\);

-- Location: FF_X60_Y48_N11
\DataPath|Ram|s_memory~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~639_q\);

-- Location: FF_X60_Y48_N17
\DataPath|Ram|s_memory~1279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1279_q\);

-- Location: LCCOMB_X60_Y48_N10
\DataPath|Ram|s_memory~4147\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4147_combout\ = (\DataPath|s_ramAddress[6]~7_combout\ & ((\DataPath|s_ramAddress[7]~6_combout\) # ((\DataPath|Ram|s_memory~1279_q\)))) # (!\DataPath|s_ramAddress[6]~7_combout\ & (!\DataPath|s_ramAddress[7]~6_combout\ & 
-- (\DataPath|Ram|s_memory~639_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_ramAddress[6]~7_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~639_q\,
	datad => \DataPath|Ram|s_memory~1279_q\,
	combout => \DataPath|Ram|s_memory~4147_combout\);

-- Location: FF_X67_Y48_N25
\DataPath|Ram|s_memory~2559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	asdata => \DataPath|Counter_1|s_counterValue\(0),
	sload => VCC,
	ena => \DataPath|Ram|s_memory~4536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~2559_q\);

-- Location: LCCOMB_X67_Y46_N2
\DataPath|Ram|s_memory~1919feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~1919feeder_combout\ = \DataPath|Counter_1|s_counterValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DataPath|Counter_1|s_counterValue\(0),
	combout => \DataPath|Ram|s_memory~1919feeder_combout\);

-- Location: FF_X67_Y46_N3
\DataPath|Ram|s_memory~1919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDiv|clkOut~clkctrl_outclk\,
	d => \DataPath|Ram|s_memory~1919feeder_combout\,
	ena => \DataPath|Ram|s_memory~4360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DataPath|Ram|s_memory~1919_q\);

-- Location: LCCOMB_X67_Y48_N24
\DataPath|Ram|s_memory~4148\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4148_combout\ = (\DataPath|Ram|s_memory~4147_combout\ & (((\DataPath|Ram|s_memory~2559_q\)) # (!\DataPath|s_ramAddress[7]~6_combout\))) # (!\DataPath|Ram|s_memory~4147_combout\ & (\DataPath|s_ramAddress[7]~6_combout\ & 
-- ((\DataPath|Ram|s_memory~1919_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4147_combout\,
	datab => \DataPath|s_ramAddress[7]~6_combout\,
	datac => \DataPath|Ram|s_memory~2559_q\,
	datad => \DataPath|Ram|s_memory~1919_q\,
	combout => \DataPath|Ram|s_memory~4148_combout\);

-- Location: LCCOMB_X67_Y48_N6
\DataPath|Ram|s_memory~4149\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4149_combout\ = (\DataPath|s_ramAddress[3]~0_combout\ & ((\DataPath|Ram|s_memory~4146_combout\ & ((\DataPath|Ram|s_memory~4148_combout\))) # (!\DataPath|Ram|s_memory~4146_combout\ & (\DataPath|Ram|s_memory~4141_combout\)))) # 
-- (!\DataPath|s_ramAddress[3]~0_combout\ & (((\DataPath|Ram|s_memory~4146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4141_combout\,
	datab => \DataPath|s_ramAddress[3]~0_combout\,
	datac => \DataPath|Ram|s_memory~4146_combout\,
	datad => \DataPath|Ram|s_memory~4148_combout\,
	combout => \DataPath|Ram|s_memory~4149_combout\);

-- Location: LCCOMB_X67_Y52_N10
\DataPath|Ram|s_memory~4150\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4150_combout\ = (\DataPath|Ram|s_memory~4139_combout\ & (((\DataPath|Ram|s_memory~4149_combout\) # (!\DataPath|s_ramAddress[4]~4_combout\)))) # (!\DataPath|Ram|s_memory~4139_combout\ & (\DataPath|Ram|s_memory~4118_combout\ & 
-- (\DataPath|s_ramAddress[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4139_combout\,
	datab => \DataPath|Ram|s_memory~4118_combout\,
	datac => \DataPath|s_ramAddress[4]~4_combout\,
	datad => \DataPath|Ram|s_memory~4149_combout\,
	combout => \DataPath|Ram|s_memory~4150_combout\);

-- Location: LCCOMB_X75_Y42_N10
\DataPath|Ram|s_memory~4278\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Ram|s_memory~4278_combout\ = (\DataPath|s_ramAddress[1]~2_combout\ & ((\DataPath|Ram|s_memory~4235_combout\ & (\DataPath|Ram|s_memory~4277_combout\)) # (!\DataPath|Ram|s_memory~4235_combout\ & ((\DataPath|Ram|s_memory~4150_combout\))))) # 
-- (!\DataPath|s_ramAddress[1]~2_combout\ & (((\DataPath|Ram|s_memory~4235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~4277_combout\,
	datab => \DataPath|s_ramAddress[1]~2_combout\,
	datac => \DataPath|Ram|s_memory~4235_combout\,
	datad => \DataPath|Ram|s_memory~4150_combout\,
	combout => \DataPath|Ram|s_memory~4278_combout\);

-- Location: LCCOMB_X81_Y39_N12
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[90]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[90]~26_combout\ = (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~4278_combout\))) # 
-- (!\ControlPath|pState.Visor~q\ & (\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \ControlPath|pState.Visor~q\,
	datac => \DataPath|Ram|s_memory~4278_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[90]~26_combout\);

-- Location: LCCOMB_X81_Y39_N18
\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[90]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[90]~25_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~4278_combout\))) # 
-- (!\ControlPath|pState.Visor~q\ & (\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \ControlPath|pState.Visor~q\,
	datac => \DataPath|Ram|s_memory~4278_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[90]~25_combout\);

-- Location: LCCOMB_X81_Y39_N28
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[90]~26_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[90]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[90]~26_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[90]~25_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X81_Y39_N10
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~98_combout\ = (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~98_combout\);

-- Location: LCCOMB_X81_Y39_N8
\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~97_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\ControlPath|pState.Visor~q\ & ((\DataPath|Ram|s_memory~4278_combout\))) # 
-- (!\ControlPath|pState.Visor~q\ & (\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \ControlPath|pState.Visor~q\,
	datac => \DataPath|Ram|s_memory~4278_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~97_combout\);

-- Location: LCCOMB_X87_Y36_N28
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~98_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~97_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~98_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~97_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X87_Y36_N26
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~98_combout\) # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~97_combout\)))) # 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~98_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[90]~97_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\);

-- Location: LCCOMB_X87_Y36_N24
\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~108_combout\) # ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~151_combout\)))) # 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~108_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[81]~151_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\);

-- Location: LCCOMB_X91_Y54_N4
\DataPath|Bin7SegDecoder_uni|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_uni|decOut_n~0_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\ & 
-- (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\ $ (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\,
	combout => \DataPath|Bin7SegDecoder_uni|decOut_n~0_combout\);

-- Location: LCCOMB_X91_Y54_N10
\DataPath|Bin7SegDecoder_uni|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_uni|decOut_n~1_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\ & (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\ & 
-- (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\ $ (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\,
	combout => \DataPath|Bin7SegDecoder_uni|decOut_n~1_combout\);

-- Location: LCCOMB_X91_Y54_N16
\DataPath|Bin7SegDecoder_uni|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_uni|Equal7~0_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\ & 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\ & !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\,
	combout => \DataPath|Bin7SegDecoder_uni|Equal7~0_combout\);

-- Location: LCCOMB_X91_Y54_N6
\DataPath|Bin7SegDecoder_uni|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_uni|decOut_n~2_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\ & ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\ & 
-- (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\ & \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\)) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\ & 
-- (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\ $ (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\,
	combout => \DataPath|Bin7SegDecoder_uni|decOut_n~2_combout\);

-- Location: LCCOMB_X91_Y54_N20
\DataPath|Bin7SegDecoder_uni|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_uni|decOut_n~3_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\ & (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\ & 
-- (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\ & ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\ & 
-- (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\)) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\,
	combout => \DataPath|Bin7SegDecoder_uni|decOut_n~3_combout\);

-- Location: LCCOMB_X91_Y54_N18
\DataPath|Bin7SegDecoder_uni|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_uni|decOut_n~4_combout\ = (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\ & ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\ & 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\ & 
-- (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\ & !\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\,
	combout => \DataPath|Bin7SegDecoder_uni|decOut_n~4_combout\);

-- Location: LCCOMB_X91_Y54_N0
\DataPath|Bin7SegDecoder_uni|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_uni|decOut_n~5_combout\ = (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\ & ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\) # 
-- ((\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\ & \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\)))) # (!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\ & 
-- (\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\ $ (((!\DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[91]~120_combout\,
	datab => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[93]~119_combout\,
	datac => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[90]~118_combout\,
	datad => \DataPath|Bin2Bcd|Mod2|auto_generated|divider|divider|StageOut[92]~117_combout\,
	combout => \DataPath|Bin7SegDecoder_uni|decOut_n~5_combout\);

-- Location: LCCOMB_X90_Y38_N22
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~88_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123_combout\)))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~88_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~88_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X90_Y38_N24
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~87_combout\)))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ 
-- & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~87_combout\)))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\ & (!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~87_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~87_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X90_Y38_N26
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- (((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~86_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\)))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ 
-- & ((((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~86_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\)))))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~86_combout\) 
-- # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~86_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X90_Y38_N28
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X91_Y38_N4
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[18]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\);

-- Location: LCCOMB_X89_Y38_N18
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[18]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[18]~72_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\) 
-- # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[99]~121_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[18]~72_combout\);

-- Location: LCCOMB_X90_Y38_N12
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~73_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\) 
-- # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[98]~122_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~73_combout\);

-- Location: LCCOMB_X90_Y38_N14
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\);

-- Location: LCCOMB_X89_Y38_N8
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~74_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123_combout\) 
-- # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[97]~123_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~74_combout\);

-- Location: LCCOMB_X90_Y38_N16
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\);

-- Location: LCCOMB_X88_Y38_N26
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~124_combout\) # (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~124_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~89_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X90_Y38_N10
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\);

-- Location: LCCOMB_X89_Y38_N22
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~75_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~124_combout\) 
-- # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[96]~124_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~75_combout\);

-- Location: LCCOMB_X90_Y38_N0
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\) # 
-- (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~75_combout\)))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~75_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X90_Y38_N2
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~74_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\)))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~74_combout\ & (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\)))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~74_combout\ & (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~74_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X90_Y38_N4
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~73_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\)))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- ((((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~73_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\)))))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~73_combout\) 
-- # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~73_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X90_Y38_N6
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[18]~72_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[18]~72_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X90_Y38_N8
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X90_Y38_N20
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~77_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~74_combout\) 
-- # ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[16]~74_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~77_combout\);

-- Location: LCCOMB_X90_Y37_N12
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[23]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\ = (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\);

-- Location: LCCOMB_X90_Y38_N30
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[23]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[23]~76_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~73_combout\) 
-- # ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[17]~73_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[23]~76_combout\);

-- Location: LCCOMB_X90_Y37_N14
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\ = (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\);

-- Location: LCCOMB_X90_Y38_N18
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~78_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~75_combout\) 
-- # ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[15]~75_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~78_combout\);

-- Location: LCCOMB_X90_Y37_N24
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\ = (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\);

-- Location: LCCOMB_X91_Y38_N20
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~125_combout\) 
-- # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~125_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\);

-- Location: LCCOMB_X91_Y38_N0
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~125_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~125_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[95]~90_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X91_Y38_N26
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\ = (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\);

-- Location: LCCOMB_X91_Y37_N2
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\) # 
-- (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\)))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X91_Y37_N4
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~78_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\)))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~78_combout\ & (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\)))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~78_combout\ & (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~78_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X91_Y37_N6
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~77_combout\)))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- ((((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~77_combout\)))))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\) 
-- # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~77_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X91_Y37_N8
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[23]~76_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[23]~76_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X91_Y37_N10
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X91_Y37_N16
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[28]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[28]~80_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~77_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[22]~77_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[28]~80_combout\);

-- Location: LCCOMB_X91_Y37_N0
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\ = (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\);

-- Location: LCCOMB_X91_Y37_N12
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\);

-- Location: LCCOMB_X91_Y37_N18
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~78_combout\) 
-- # ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[21]~78_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\);

-- Location: LCCOMB_X91_Y38_N30
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\);

-- Location: LCCOMB_X91_Y37_N14
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\ = (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\);

-- Location: LCCOMB_X91_Y38_N16
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~83_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~126_combout\) 
-- # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~126_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~83_combout\);

-- Location: LCCOMB_X91_Y38_N14
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~126_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~91_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~126_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[94]~91_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X91_Y38_N12
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LCCOMB_X91_Y37_N20
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~83_combout\) # 
-- (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\)))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~83_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~83_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X91_Y37_N22
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\)))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\ & (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\)))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\ & (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X91_Y37_N24
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\)))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- ((((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\)))))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\) 
-- # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X91_Y37_N26
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[28]~80_combout\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[28]~80_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X91_Y37_N28
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X91_Y38_N8
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~86_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~83_combout\) 
-- # ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[25]~83_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~86_combout\);

-- Location: LCCOMB_X91_Y36_N8
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\ = (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\);

-- Location: LCCOMB_X85_Y36_N10
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~92_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~92_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~127_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X91_Y36_N22
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\ = (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\);

-- Location: LCCOMB_X85_Y36_N24
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~87_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~127_combout\) 
-- # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[93]~127_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~87_combout\);

-- Location: LCCOMB_X91_Y36_N12
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\) # 
-- (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~87_combout\)))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~87_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X91_Y36_N14
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~86_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\)))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~86_combout\ & (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\)))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~86_combout\ & (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~86_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X91_Y36_N28
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[33]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\ = (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\);

-- Location: LCCOMB_X91_Y37_N30
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[33]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[33]~84_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[33]~84_combout\);

-- Location: LCCOMB_X91_Y38_N10
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~85_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~85_combout\);

-- Location: LCCOMB_X91_Y36_N2
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\ = (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\);

-- Location: LCCOMB_X91_Y36_N16
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~85_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\)))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- ((((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~85_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\)))))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~85_combout\) 
-- # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~85_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X91_Y36_N18
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[33]~84_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[33]~84_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X91_Y36_N20
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X90_Y36_N0
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~65_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~65_combout\);

-- Location: LCCOMB_X91_Y36_N26
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~89_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~86_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[31]~86_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~89_combout\);

-- Location: LCCOMB_X91_Y36_N4
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~90_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~87_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[30]~87_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~90_combout\);

-- Location: LCCOMB_X90_Y36_N18
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~66_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~66_combout\);

-- Location: LCCOMB_X89_Y36_N26
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~128_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~93_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~128_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~93_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X90_Y36_N12
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~67_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~67_combout\);

-- Location: LCCOMB_X89_Y36_N6
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~91_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~128_combout\) 
-- # ((!\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[92]~128_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~91_combout\);

-- Location: LCCOMB_X90_Y36_N20
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~67_combout\) # 
-- (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~91_combout\)))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~67_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~67_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~91_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X90_Y36_N22
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & 
-- (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~90_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~66_combout\)))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~90_combout\ & (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~66_combout\)))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~90_combout\ & (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~66_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~90_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~66_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X90_Y36_N24
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & 
-- (((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~65_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~89_combout\)))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & 
-- ((((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~65_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~89_combout\)))))
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~65_combout\) 
-- # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~65_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~89_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X91_Y36_N30
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[38]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[38]~88_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~85_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[32]~85_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[38]~88_combout\);

-- Location: LCCOMB_X91_Y36_N0
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[38]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[38]~64_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[38]~64_combout\);

-- Location: LCCOMB_X90_Y36_N26
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[38]~88_combout\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[38]~64_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[38]~88_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X90_Y36_N28
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X90_Y36_N30
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[43]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[43]~68_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[43]~68_combout\);

-- Location: LCCOMB_X90_Y36_N8
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[43]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[43]~92_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~89_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[37]~89_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[43]~92_combout\);

-- Location: LCCOMB_X90_Y36_N2
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[42]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[42]~93_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~90_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[36]~90_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[42]~93_combout\);

-- Location: LCCOMB_X90_Y36_N16
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[42]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[42]~69_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[42]~69_combout\);

-- Location: LCCOMB_X90_Y36_N4
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[41]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[41]~94_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~91_combout\) 
-- # ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[35]~91_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[41]~94_combout\);

-- Location: LCCOMB_X90_Y36_N14
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[41]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[41]~70_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[41]~70_combout\);

-- Location: LCCOMB_X88_Y36_N16
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[40]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[40]~95_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~129_combout\) 
-- # ((\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ & !\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~129_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[40]~95_combout\);

-- Location: LCCOMB_X88_Y36_N12
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~96_combout\) # 
-- (\DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~129_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~96_combout\,
	datad => \DataPath|Bin2Bcd|Mod1|auto_generated|divider|divider|StageOut[91]~129_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X88_Y36_N24
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[40]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[40]~71_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ & 
-- !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[40]~71_combout\);

-- Location: LCCOMB_X89_Y36_N12
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ = CARRY((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[40]~95_combout\) # 
-- (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[40]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[40]~95_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[40]~71_combout\,
	datad => VCC,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\);

-- Location: LCCOMB_X89_Y36_N14
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[41]~94_combout\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[41]~70_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[41]~94_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[41]~70_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\);

-- Location: LCCOMB_X89_Y36_N16
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ & 
-- ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[42]~93_combout\) # (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[42]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[42]~93_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[42]~69_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\);

-- Location: LCCOMB_X89_Y36_N18
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[43]~68_combout\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[43]~92_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[43]~68_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|StageOut[43]~92_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\,
	cout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X89_Y36_N20
\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X108_Y32_N0
\DataPath|Bin7SegDecoder_dez|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_dez|decOut_n~0_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \DataPath|Bin7SegDecoder_dez|decOut_n~0_combout\);

-- Location: LCCOMB_X108_Y32_N6
\DataPath|Bin7SegDecoder_dez|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_dez|decOut_n~1_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \DataPath|Bin7SegDecoder_dez|decOut_n~1_combout\);

-- Location: LCCOMB_X108_Y32_N16
\DataPath|Bin7SegDecoder_dez|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_dez|Equal7~0_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \DataPath|Bin7SegDecoder_dez|Equal7~0_combout\);

-- Location: LCCOMB_X108_Y32_N30
\DataPath|Bin7SegDecoder_dez|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_dez|decOut_n~2_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ $ 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \DataPath|Bin7SegDecoder_dez|decOut_n~2_combout\);

-- Location: LCCOMB_X108_Y32_N12
\DataPath|Bin7SegDecoder_dez|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_dez|decOut_n~3_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \DataPath|Bin7SegDecoder_dez|decOut_n~3_combout\);

-- Location: LCCOMB_X108_Y32_N10
\DataPath|Bin7SegDecoder_dez|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_dez|decOut_n~4_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\) # 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \DataPath|Bin7SegDecoder_dez|decOut_n~4_combout\);

-- Location: LCCOMB_X108_Y32_N24
\DataPath|Bin7SegDecoder_dez|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_dez|decOut_n~5_combout\ = (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ 
-- (((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))) # (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (((!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # 
-- (!\DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \DataPath|Bin2Bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \DataPath|Bin7SegDecoder_dez|decOut_n~5_combout\);

-- Location: LCCOMB_X81_Y36_N20
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~18_combout\) # 
-- (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31_combout\)))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~18_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~18_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X81_Y36_N22
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & 
-- (((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~17_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\)))) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & 
-- (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~17_combout\ & (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\)))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~17_combout\ & (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\ & 
-- !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~17_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X81_Y36_N24
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & 
-- ((((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~16_combout\))))) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ 
-- & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\) # ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~16_combout\) # (GND))))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\) # ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~16_combout\) # 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~16_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X81_Y36_N26
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\ & 
-- (((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\ & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~15_combout\ 
-- & (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~15_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) 
-- # (GND)))))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\ & !\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~15_combout\)) 
-- # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~15_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X81_Y36_N28
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & 
-- (((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~14_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\)))) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & 
-- ((((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~14_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\)))))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~14_combout\) 
-- # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X81_Y36_N30
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X80_Y36_N14
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[54]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[54]~59_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\) 
-- # ((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[99]~27_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[54]~59_combout\);

-- Location: LCCOMB_X82_Y32_N0
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[54]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[54]~38_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[54]~38_combout\);

-- Location: LCCOMB_X82_Y32_N6
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~39_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~39_combout\);

-- Location: LCCOMB_X80_Y36_N20
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~60_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\) 
-- # ((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[98]~28_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~60_combout\);

-- Location: LCCOMB_X81_Y32_N0
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~40_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~40_combout\);

-- Location: LCCOMB_X79_Y35_N2
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~61_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\) 
-- # ((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[97]~29_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~61_combout\);

-- Location: LCCOMB_X80_Y36_N2
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~62_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\) 
-- # ((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[96]~30_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~62_combout\);

-- Location: LCCOMB_X81_Y32_N2
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~41_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~41_combout\);

-- Location: LCCOMB_X81_Y36_N6
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~63_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31_combout\) 
-- # ((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[95]~31_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~63_combout\);

-- Location: LCCOMB_X82_Y32_N8
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~42_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~42_combout\);

-- Location: LCCOMB_X81_Y35_N8
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~19_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~19_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~32_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X82_Y32_N2
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~43_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~43_combout\);

-- Location: LCCOMB_X81_Y35_N28
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~64_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~32_combout\) 
-- # ((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[94]~32_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~64_combout\);

-- Location: LCCOMB_X81_Y32_N12
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~43_combout\) # 
-- (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~64_combout\)))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~43_combout\) # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~43_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~64_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X81_Y32_N14
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & 
-- (((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~63_combout\) # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~42_combout\)))) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~63_combout\ & (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~42_combout\)))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~63_combout\ & (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~42_combout\ & 
-- !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~63_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~42_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X81_Y32_N16
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & 
-- ((((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~62_combout\) # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~41_combout\))))) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ 
-- & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~62_combout\) # ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~41_combout\) # (GND))))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~62_combout\) # ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~41_combout\) # 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~62_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~41_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X81_Y32_N18
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~40_combout\ & 
-- (((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~40_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~61_combout\ 
-- & (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~61_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) 
-- # (GND)))))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~40_combout\ & !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~61_combout\)) 
-- # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~40_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~61_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X81_Y32_N20
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- (((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~39_combout\) # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~60_combout\)))) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- ((((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~39_combout\) # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~60_combout\)))))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~39_combout\) 
-- # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~39_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~60_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X81_Y32_N22
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[54]~59_combout\ & 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[54]~38_combout\ & !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[54]~59_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[54]~38_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X81_Y32_N24
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X81_Y35_N18
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[62]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[62]~65_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~60_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[53]~60_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[62]~65_combout\);

-- Location: LCCOMB_X82_Y32_N20
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[62]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[62]~44_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[62]~44_combout\);

-- Location: LCCOMB_X81_Y32_N4
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~66_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~61_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[52]~61_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~66_combout\);

-- Location: LCCOMB_X81_Y32_N28
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\);

-- Location: LCCOMB_X81_Y32_N30
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~67_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~62_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[51]~62_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~67_combout\);

-- Location: LCCOMB_X81_Y32_N6
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~46_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~46_combout\);

-- Location: LCCOMB_X80_Y32_N24
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~47_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~47_combout\);

-- Location: LCCOMB_X81_Y32_N26
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~68_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~63_combout\) 
-- # ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[50]~63_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~68_combout\);

-- Location: LCCOMB_X82_Y32_N22
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~48_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~48_combout\);

-- Location: LCCOMB_X82_Y32_N14
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~69_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~64_combout\) 
-- # ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[49]~64_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~69_combout\);

-- Location: LCCOMB_X79_Y35_N24
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~33_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~33_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~20_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X79_Y35_N14
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~49_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~49_combout\);

-- Location: LCCOMB_X79_Y35_N28
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~70_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~33_combout\) 
-- # ((!\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[93]~33_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~70_combout\);

-- Location: LCCOMB_X79_Y35_N10
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~49_combout\) # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~49_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~70_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X80_Y32_N26
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~50_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~50_combout\);

-- Location: LCCOMB_X79_Y35_N30
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~71_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~70_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[48]~70_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~71_combout\);

-- Location: LCCOMB_X80_Y32_N0
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~50_combout\) # 
-- (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~71_combout\)))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~50_combout\) # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~50_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~71_combout\,
	datad => VCC,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X80_Y32_N2
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & 
-- (((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~48_combout\) # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~69_combout\)))) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~48_combout\ & (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~69_combout\)))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~48_combout\ & (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~69_combout\ & 
-- !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~48_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X80_Y32_N4
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & 
-- ((((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~47_combout\) # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~68_combout\))))) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ 
-- & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~47_combout\) # ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~68_combout\) # (GND))))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~47_combout\) # ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~68_combout\) # 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~47_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~68_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X80_Y32_N6
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~67_combout\ & 
-- (((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~67_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~46_combout\ 
-- & (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~46_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) 
-- # (GND)))))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~67_combout\ & !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~46_combout\)) 
-- # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~67_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~46_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X80_Y32_N8
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & 
-- (((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~66_combout\) # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\)))) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & 
-- ((((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~66_combout\) # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\)))))
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~66_combout\) 
-- # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~45_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X80_Y32_N10
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[62]~65_combout\ & 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[62]~44_combout\ & !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[62]~65_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X80_Y32_N12
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X81_Y32_N8
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[70]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[70]~72_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~66_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[70]~72_combout\);

-- Location: LCCOMB_X80_Y32_N16
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[70]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[70]~51_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[70]~51_combout\);

-- Location: LCCOMB_X80_Y32_N30
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[69]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[69]~52_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[69]~52_combout\);

-- Location: LCCOMB_X81_Y32_N10
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[69]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[69]~73_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~67_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[60]~67_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[69]~73_combout\);

-- Location: LCCOMB_X80_Y32_N20
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[68]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[68]~53_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[68]~53_combout\);

-- Location: LCCOMB_X80_Y32_N28
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[68]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[68]~74_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~68_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[59]~68_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[68]~74_combout\);

-- Location: LCCOMB_X82_Y32_N24
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[67]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[67]~75_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~69_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[67]~75_combout\);

-- Location: LCCOMB_X80_Y32_N22
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[67]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[67]~54_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & 
-- !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[67]~54_combout\);

-- Location: LCCOMB_X79_Y32_N6
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[66]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[66]~55_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & 
-- !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[66]~55_combout\);

-- Location: LCCOMB_X80_Y32_N18
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[66]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[66]~76_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~71_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[57]~71_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[66]~76_combout\);

-- Location: LCCOMB_X79_Y32_N4
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~22_combout\) # (\DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~22_combout\,
	datad => \DataPath|Bin2Bcd|Mod0|auto_generated|divider|divider|StageOut[92]~21_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X79_Y32_N28
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~56_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ControlPath|pState.Visor~q\ & (\DataPath|Ram|s_memory~3938_combout\)) # 
-- (!\ControlPath|pState.Visor~q\ & ((\SW[2]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Ram|s_memory~3938_combout\,
	datab => \SW[2]~input_o\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ControlPath|pState.Visor~q\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~56_combout\);

-- Location: LCCOMB_X79_Y32_N30
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[65]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[65]~77_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~56_combout\) 
-- # ((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~56_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[65]~77_combout\);

-- Location: LCCOMB_X79_Y32_N22
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~57_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ & 
-- !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~57_combout\);

-- Location: LCCOMB_X79_Y32_N26
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~57_combout\) # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~57_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[56]~56_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X79_Y32_N0
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[65]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[65]~58_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ & 
-- !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[65]~58_combout\);

-- Location: LCCOMB_X79_Y32_N8
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\ = CARRY((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[65]~77_combout\) # 
-- (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[65]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[65]~77_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[65]~58_combout\,
	datad => VCC,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\);

-- Location: LCCOMB_X79_Y32_N10
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\ = CARRY((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[66]~55_combout\ & 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[66]~76_combout\ & !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[66]~55_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[66]~76_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\);

-- Location: LCCOMB_X79_Y32_N12
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\ = CARRY((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[67]~75_combout\) # 
-- ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[67]~54_combout\) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[67]~75_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[67]~54_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\);

-- Location: LCCOMB_X79_Y32_N14
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ = CARRY(((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[68]~53_combout\ & 
-- !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[68]~74_combout\)) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[68]~53_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[68]~74_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\);

-- Location: LCCOMB_X79_Y32_N16
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ = CARRY((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ & 
-- ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[69]~52_combout\) # (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[69]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[69]~52_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[69]~73_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\);

-- Location: LCCOMB_X79_Y32_N18
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[70]~72_combout\ & 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[70]~51_combout\ & !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[70]~72_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|StageOut[70]~51_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\,
	cout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X79_Y32_N20
\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X82_Y32_N4
\DataPath|Bin7SegDecoder_cen|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_cen|decOut_n~0_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ $ (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \DataPath|Bin7SegDecoder_cen|decOut_n~0_combout\);

-- Location: LCCOMB_X82_Y32_N18
\DataPath|Bin7SegDecoder_cen|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_cen|decOut_n~1_combout\ = (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ $ (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \DataPath|Bin7SegDecoder_cen|decOut_n~1_combout\);

-- Location: LCCOMB_X82_Y32_N16
\DataPath|Bin7SegDecoder_cen|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_cen|Equal7~0_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \DataPath|Bin7SegDecoder_cen|Equal7~0_combout\);

-- Location: LCCOMB_X82_Y32_N30
\DataPath|Bin7SegDecoder_cen|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_cen|decOut_n~2_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)) # 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ $ 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \DataPath|Bin7SegDecoder_cen|decOut_n~2_combout\);

-- Location: LCCOMB_X82_Y32_N12
\DataPath|Bin7SegDecoder_cen|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_cen|decOut_n~3_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \DataPath|Bin7SegDecoder_cen|decOut_n~3_combout\);

-- Location: LCCOMB_X82_Y32_N10
\DataPath|Bin7SegDecoder_cen|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_cen|decOut_n~4_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)) # 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\) # 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \DataPath|Bin7SegDecoder_cen|decOut_n~4_combout\);

-- Location: LCCOMB_X82_Y32_N28
\DataPath|Bin7SegDecoder_cen|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin7SegDecoder_cen|decOut_n~5_combout\ = (\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ $ 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)))) # (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)) # 
-- (!\DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \DataPath|Bin2Bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \DataPath|Bin7SegDecoder_cen|decOut_n~5_combout\);

-- Location: LCCOMB_X80_Y35_N16
\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~1_cout\ = CARRY(\DataPath|s_data[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_data[3]~6_combout\,
	datad => VCC,
	cout => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~1_cout\);

-- Location: LCCOMB_X80_Y35_N18
\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~3_cout\ = CARRY((!\DataPath|s_data[4]~5_combout\ & !\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_data[4]~5_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~1_cout\,
	cout => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~3_cout\);

-- Location: LCCOMB_X80_Y35_N20
\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~5_cout\ = CARRY((\DataPath|s_data[5]~4_combout\ & !\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_data[5]~4_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~3_cout\,
	cout => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~5_cout\);

-- Location: LCCOMB_X80_Y35_N22
\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~7_cout\ = CARRY((!\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~5_cout\) # (!\DataPath|s_data[6]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_data[6]~3_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~5_cout\,
	cout => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~7_cout\);

-- Location: LCCOMB_X80_Y35_N24
\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_cout\ = CARRY((\DataPath|s_data[7]~2_combout\ & !\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_data[7]~2_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~7_cout\,
	cout => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_cout\);

-- Location: LCCOMB_X80_Y35_N26
\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~11_cout\ = CARRY((!\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_cout\) # (!\DataPath|s_data[8]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DataPath|s_data[8]~1_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_cout\,
	cout => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~11_cout\);

-- Location: LCCOMB_X80_Y35_N28
\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~13_cout\ = CARRY((\DataPath|s_data[9]~0_combout\ & !\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DataPath|s_data[9]~0_combout\,
	datad => VCC,
	cin => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~11_cout\,
	cout => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~13_cout\);

-- Location: LCCOMB_X80_Y35_N30
\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~13_cout\,
	combout => \DataPath|Bin2Bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: IOIBUF_X0_Y7_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;
END structure;


