INFO: [VRFC 10-163] Analyzing VHDL file "D:/desktop/processer/project_final/project_final.srcs/sources_1/imports/processer/Lab_05/Lab_05.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "D:/desktop/processer/project_final/project_final.srcs/sources_1/new/processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor
