INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/AR_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/CLK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
WARNING: [VRFC 10-3609] overwriting previous definition of module 'para' [D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/para.v:91]
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/EXT_4_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT_4_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/IR_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/S_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/minisys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sources_1/new/programrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComDesignExp/EX3/EX3/EX3.srcs/sim_1/new/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_tb
