Return-Path: <kvm+bounces-59157-lists+kvm=lfdr.de@vger.kernel.org>
X-Original-To: lists+kvm@lfdr.de
Delivered-To: lists+kvm@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [IPv6:2604:1380:4601:e00::3])
	by mail.lfdr.de (Postfix) with ESMTPS id CECD1BACC51
	for <lists+kvm@lfdr.de>; Tue, 30 Sep 2025 14:05:17 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id 566F919260AE
	for <lists+kvm@lfdr.de>; Tue, 30 Sep 2025 12:05:40 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 6164F2F8BD5;
	Tue, 30 Sep 2025 12:05:10 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="ayliF+b1"
X-Original-To: kvm@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7EA302343C0;
	Tue, 30 Sep 2025 12:05:08 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1759233909; cv=none; b=CColIuvR5lazySps45Wb5JEhvVVoNRZ5z2Qzi0PrRFaM3nhsid3Dr5PoV7oGTBd3nrfGnrxCKyvltW6BXeJmCHZ8shsUPCm31yD3370K0IB3yEctwE2QxH3Ca2UFw02ygr/YO1qtkxcUTZT7OPD1UzBqZxuu35GbC342d37UkBQ=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1759233909; c=relaxed/simple;
	bh=VEXV0JHZrOka6b2d35pKTMPa4PV1OSOGLs0I5DitMcE=;
	h=Date:Message-ID:From:To:Cc:Subject:In-Reply-To:References:
	 MIME-Version:Content-Type; b=IzVva6EOvzKPJpgnMrF6BuFIXdRYrOts7hi2kw0DC/TKoYi95/KlHj1SjALUkCEyAiTYVwlc+ip2cZ5o2U1DfQAOduxDtNsuwU5ihukNg2oNFQiNq0worXbmAuW9BGbvk/7sqeBzlO8r09iVaLp8mpefsyZT6XNRuGifGO3p3vs=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=ayliF+b1; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id EE6F7C4CEF0;
	Tue, 30 Sep 2025 12:05:07 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1759233908;
	bh=VEXV0JHZrOka6b2d35pKTMPa4PV1OSOGLs0I5DitMcE=;
	h=Date:From:To:Cc:Subject:In-Reply-To:References:From;
	b=ayliF+b1XHLdAEhaCWlRmr4ookKHk7aUF9sYbN+PHpB59wxlStJwOetZ7kr43Q1Jz
	 XeuiWJ6/+LC62/l1OyTepMych5MUBv7a1oMJuYr08RBqJEvfx52J995MCjCnkD47nu
	 f1bTtKfTfp6U22EhO0yrdrQKeHvcgi4pxFhsE4DhyIw2TXXQQPyTRup7xBuX72cgRV
	 8wMj8dZdQUalBZQInoIaa15B8KRUSn50Qgfz6BwYcDgGUgvMDFbEsVwN2cvMSsRcv2
	 L7TA95B5C1bC8KWN3gwMUc5Am7NxG9z9BJULe7mvrpdJSoFGdgd/DN24Gr7NtdgRPn
	 D1m+JhzNWTXFA==
Received: from sofa.misterjones.org ([185.219.108.64] helo=goblin-girl.misterjones.org)
	by disco-boy.misterjones.org with esmtpsa  (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384
	(Exim 4.98.2)
	(envelope-from <maz@kernel.org>)
	id 1v3Z6P-0000000AXGL-2lcS;
	Tue, 30 Sep 2025 12:05:05 +0000
Date: Tue, 30 Sep 2025 13:05:05 +0100
Message-ID: <86tt0kywlq.wl-maz@kernel.org>
From: Marc Zyngier <maz@kernel.org>
To: Joey Gouly <joey.gouly@arm.com>
Cc: kvmarm@lists.linux.dev,
	linux-arm-kernel@lists.infradead.org,
	kvm@vger.kernel.org,
	Suzuki K Poulose <suzuki.poulose@arm.com>,
	Oliver Upton <oliver.upton@linux.dev>,
	Zenghui Yu <yuzenghui@huawei.com>
Subject: Re: [PATCH 08/13] KVM: arm64: Move CNT*CT_EL0 userspace accessors to generic infrastructure
In-Reply-To: <20250930104552.GB1093338@e124191.cambridge.arm.com>
References: <20250929160458.3351788-1-maz@kernel.org>
	<20250929160458.3351788-9-maz@kernel.org>
	<20250930104552.GB1093338@e124191.cambridge.arm.com>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/30.1
 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO)
Precedence: bulk
X-Mailing-List: kvm@vger.kernel.org
List-Id: <kvm.vger.kernel.org>
List-Subscribe: <mailto:kvm+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:kvm+unsubscribe@vger.kernel.org>
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=US-ASCII
X-SA-Exim-Connect-IP: 185.219.108.64
X-SA-Exim-Rcpt-To: joey.gouly@arm.com, kvmarm@lists.linux.dev, linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org, suzuki.poulose@arm.com, oliver.upton@linux.dev, yuzenghui@huawei.com
X-SA-Exim-Mail-From: maz@kernel.org
X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false

On Tue, 30 Sep 2025 11:45:52 +0100,
Joey Gouly <joey.gouly@arm.com> wrote:
> 
> Observation below
> 
>   |
>   v
> 
> On Mon, Sep 29, 2025 at 05:04:52PM +0100, Marc Zyngier wrote:
> > Moving the counter registers is a bit more involved than for the control
> > and comparator (there is no shadow data for the counter), but still
> > pretty manageable.
> > 
> > Signed-off-by: Marc Zyngier <maz@kernel.org>
> > ---
> >  arch/arm64/kvm/guest.c    |  7 -------
> >  arch/arm64/kvm/sys_regs.c | 34 +++++++++++++++++++++++++++++++---
> >  2 files changed, 31 insertions(+), 10 deletions(-)
> > 
> > diff --git a/arch/arm64/kvm/guest.c b/arch/arm64/kvm/guest.c
> > index c23ec9be4ce27..138e5e2dc10c8 100644
> > --- a/arch/arm64/kvm/guest.c
> > +++ b/arch/arm64/kvm/guest.c
> > @@ -592,19 +592,12 @@ static unsigned long num_core_regs(const struct kvm_vcpu *vcpu)
> >  }
> >  
> >  static const u64 timer_reg_list[] = {
> > -	KVM_REG_ARM_TIMER_CNT,
> > -	KVM_REG_ARM_PTIMER_CNT,
> >  };
> >  
> >  #define NUM_TIMER_REGS ARRAY_SIZE(timer_reg_list)
> >  
> >  static bool is_timer_reg(u64 index)
> >  {
> > -	switch (index) {
> > -	case KVM_REG_ARM_TIMER_CNT:
> > -	case KVM_REG_ARM_PTIMER_CNT:
> > -		return true;
> > -	}
> >  	return false;
> >  }
> >  
> > diff --git a/arch/arm64/kvm/sys_regs.c b/arch/arm64/kvm/sys_regs.c
> > index 68e88d5c0dfb5..e67eb39ddc118 100644
> > --- a/arch/arm64/kvm/sys_regs.c
> > +++ b/arch/arm64/kvm/sys_regs.c
> > @@ -1605,12 +1605,38 @@ static int arch_timer_set_user(struct kvm_vcpu *vcpu,
> >  	case SYS_CNTHP_CTL_EL2:
> >  		val &= ~ARCH_TIMER_CTRL_IT_STAT;
> >  		break;
> > +	case SYS_CNTVCT_EL0:
> > +		if (!test_bit(KVM_ARCH_FLAG_VM_COUNTER_OFFSET, &vcpu->kvm->arch.flags))
> > +			timer_set_offset(vcpu_vtimer(vcpu), kvm_phys_timer_read() - val);
> > +		return 0;
> > +	case SYS_CNTPCT_EL0:
> > +		if (!test_bit(KVM_ARCH_FLAG_VM_COUNTER_OFFSET, &vcpu->kvm->arch.flags))
> > +			timer_set_offset(vcpu_ptimer(vcpu), kvm_phys_timer_read() - val);
> > +		return 0;
> >  	}
> >  
> >  	__vcpu_assign_sys_reg(vcpu, rd->reg, val);
> >  	return 0;
> >  }
> >  
> > +static int arch_timer_get_user(struct kvm_vcpu *vcpu,
> > +			       const struct sys_reg_desc *rd,
> > +			       u64 *val)
> > +{
> > +	switch (reg_to_encoding(rd)) {
> > +	case SYS_CNTVCT_EL0:
> > +		*val = kvm_phys_timer_read() - timer_get_offset(vcpu_vtimer(vcpu));
> > +		break;
> > +	case SYS_CNTPCT_EL0:
> > +		*val = kvm_phys_timer_read() - timer_get_offset(vcpu_ptimer(vcpu));
> > +		break;
> > +	default:
> > +		*val = __vcpu_sys_reg(vcpu, rd->reg);
> 
> Unsure if this is actually an issue but for the _CTL registers, via
> access_arch_timer() (kvm_arm_timer_read_sysreg() -> .. -> read_timer_ctl()),
> the ARCH_TIMER_CTRL_IT_STAT bit will be set if the timer expired, but that's
> not done here.

Indeed, but I don't think this really matters, at least not for
save/restore. We always clear the ISTATUS bit on restore, and
snapshoting CTL is always a racy process.

	M.

-- 
Without deviation from the norm, progress is not possible.

