{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2009 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 23 13:12:03 2014 " "Info: Processing started: Wed Jul 23 13:12:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map kirsch --source=kirsch_logic.edf --family=CycloneII " "Info: Command: quartus_map kirsch --source=kirsch_logic.edf --family=CycloneII" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kirsch_logic.edf 22 22 " "Info: Found 22 design units, including 22 entities, in source file kirsch_logic.edf" { { "Info" "ISGN_ENTITY_NAME" "1 add_10_0 " "Info: Found entity 1: add_10_0" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 3057 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 add_11_0 " "Info: Found entity 2: add_11_0" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 3298 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 add_12_0 " "Info: Found entity 3: add_12_0" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 1278 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 add_8_0 " "Info: Found entity 4: add_8_0" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 1976 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 add_9_0 " "Info: Found entity 5: add_9_0" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2177 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 add_9_1 " "Info: Found entity 6: add_9_1" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2396 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 add_9_2 " "Info: Found entity 7: add_9_2" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2615 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 add_9_3 " "Info: Found entity 8: add_9_3" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 2834 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 gt_10_0 " "Info: Found entity 9: gt_10_0" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 699 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 gt_10_1 " "Info: Found entity 10: gt_10_1" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 892 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 gt_10_2 " "Info: Found entity 11: gt_10_2" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 1085 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 gt_8_0 " "Info: Found entity 12: gt_8_0" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 71 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 gt_8_1 " "Info: Found entity 13: gt_8_1" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 228 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 gt_8_2 " "Info: Found entity 14: gt_8_2" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 385 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 gt_8_3 " "Info: Found entity 15: gt_8_3" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 542 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 modgen_counter_8_0 " "Info: Found entity 16: modgen_counter_8_0" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 1516 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 modgen_counter_8_1 " "Info: Found entity 17: modgen_counter_8_1" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 1733 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 ram_dq_8_0 " "Info: Found entity 18: ram_dq_8_0" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 3850 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 ram_dq_8_1 " "Info: Found entity 19: ram_dq_8_1" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4068 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 ram_dq_8_2 " "Info: Found entity 20: ram_dq_8_2" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4286 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 sub_12_0 " "Info: Found entity 21: sub_12_0" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 3557 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 kirsch " "Info: Found entity 22: kirsch" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4462 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "kirsch " "Info: Elaborating entity \"kirsch\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9_1 add_9_1:b_d1_add9_7i10 " "Info: Elaborating entity \"add_9_1\" for hierarchy \"add_9_1:b_d1_add9_7i10\"" {  } { { "kirsch_logic.edf" "b_d1_add9_7i10" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4503 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dq_8_0 ram_dq_8_0:Generate_mem_0_u_mem0_mem " "Info: Elaborating entity \"ram_dq_8_0\" for hierarchy \"ram_dq_8_0:Generate_mem_0_u_mem0_mem\"" {  } { { "kirsch_logic.edf" "Generate_mem_0_u_mem0_mem" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4509 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_dq_8_0:Generate_mem_0_u_mem0_mem\|altsyncram:ix64056z29481 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram_dq_8_0:Generate_mem_0_u_mem0_mem\|altsyncram:ix64056z29481\"" {  } { { "kirsch_logic.edf" "ix64056z29481" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 3876 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_dq_8_0:Generate_mem_0_u_mem0_mem\|altsyncram:ix64056z29481 " "Info: Elaborated megafunction instantiation \"ram_dq_8_0:Generate_mem_0_u_mem0_mem\|altsyncram:ix64056z29481\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 3876 16 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_dq_8_0:Generate_mem_0_u_mem0_mem\|altsyncram:ix64056z29481 " "Info: Instantiated megafunction \"ram_dq_8_0:Generate_mem_0_u_mem0_mem\|altsyncram:ix64056z29481\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Info: Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a NONE " "Info: Parameter \"byteena_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 3876 16 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpg2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jpg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpg2 " "Info: Found entity 1: altsyncram_jpg2" {  } { { "db/altsyncram_jpg2.tdf" "" { Text "/home/dchopra/proj_two/uw_tmp/db/altsyncram_jpg2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpg2 ram_dq_8_0:Generate_mem_0_u_mem0_mem\|altsyncram:ix64056z29481\|altsyncram_jpg2:auto_generated " "Info: Elaborating entity \"altsyncram_jpg2\" for hierarchy \"ram_dq_8_0:Generate_mem_0_u_mem0_mem\|altsyncram:ix64056z29481\|altsyncram_jpg2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dq_8_1 ram_dq_8_1:Generate_mem_1_u_mem0_mem " "Info: Elaborating entity \"ram_dq_8_1\" for hierarchy \"ram_dq_8_1:Generate_mem_1_u_mem0_mem\"" {  } { { "kirsch_logic.edf" "Generate_mem_1_u_mem0_mem" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4511 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dq_8_2 ram_dq_8_2:Generate_mem_2_u_mem0_mem " "Info: Elaborating entity \"ram_dq_8_2\" for hierarchy \"ram_dq_8_2:Generate_mem_2_u_mem0_mem\"" {  } { { "kirsch_logic.edf" "Generate_mem_2_u_mem0_mem" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4513 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gt_10_0 gt_10_0:ix17266z52808 " "Info: Elaborating entity \"gt_10_0\" for hierarchy \"gt_10_0:ix17266z52808\"" {  } { { "kirsch_logic.edf" "ix17266z52808" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4495 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gt_10_2 gt_10_2:ix23013z52805 " "Info: Elaborating entity \"gt_10_2\" for hierarchy \"gt_10_2:ix23013z52805\"" {  } { { "kirsch_logic.edf" "ix23013z52805" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4497 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gt_8_0 gt_8_0:ix250z18831 " "Info: Elaborating entity \"gt_8_0\" for hierarchy \"gt_8_0:ix250z18831\"" {  } { { "kirsch_logic.edf" "ix250z18831" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4491 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gt_8_1 gt_8_1:ix27953z18832 " "Info: Elaborating entity \"gt_8_1\" for hierarchy \"gt_8_1:ix27953z18832\"" {  } { { "kirsch_logic.edf" "ix27953z18832" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4492 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gt_10_1 gt_10_1:ix42030z52807 " "Info: Elaborating entity \"gt_10_1\" for hierarchy \"gt_10_1:ix42030z52807\"" {  } { { "kirsch_logic.edf" "ix42030z52807" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4496 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gt_8_3 gt_8_3:ix48448z18833 " "Info: Elaborating entity \"gt_8_3\" for hierarchy \"gt_8_3:ix48448z18833\"" {  } { { "kirsch_logic.edf" "ix48448z18833" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4494 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gt_8_2 gt_8_2:ix7380z18833 " "Info: Elaborating entity \"gt_8_2\" for hierarchy \"gt_8_2:ix7380z18833\"" {  } { { "kirsch_logic.edf" "ix7380z18833" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4493 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_8_0 modgen_counter_8_0:modgen_counter_col " "Info: Elaborating entity \"modgen_counter_8_0\" for hierarchy \"modgen_counter_8_0:modgen_counter_col\"" {  } { { "kirsch_logic.edf" "modgen_counter_col" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4499 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_8_1 modgen_counter_8_1:modgen_counter_o_row " "Info: Elaborating entity \"modgen_counter_8_1\" for hierarchy \"modgen_counter_8_1:modgen_counter_o_row\"" {  } { { "kirsch_logic.edf" "modgen_counter_o_row" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4500 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_10_0 add_10_0:r14_add10_8i3 " "Info: Elaborating entity \"add_10_0\" for hierarchy \"add_10_0:r14_add10_8i3\"" {  } { { "kirsch_logic.edf" "r14_add10_8i3" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4506 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9_2 add_9_2:r16_add9_7i11 " "Info: Elaborating entity \"add_9_2\" for hierarchy \"add_9_2:r16_add9_7i11\"" {  } { { "kirsch_logic.edf" "r16_add9_7i11" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4504 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_12_0 sub_12_0:r17_sub13_10i1 " "Info: Elaborating entity \"sub_12_0\" for hierarchy \"sub_12_0:r17_sub13_10i1\"" {  } { { "kirsch_logic.edf" "r17_sub13_10i1" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4508 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8_0 add_8_0:r2_add8_6i49 " "Info: Elaborating entity \"add_8_0\" for hierarchy \"add_8_0:r2_add8_6i49\"" {  } { { "kirsch_logic.edf" "r2_add8_6i49" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4501 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_11_0 add_11_0:x_r12_add11_8i4 " "Info: Elaborating entity \"add_11_0\" for hierarchy \"add_11_0:x_r12_add11_8i4\"" {  } { { "kirsch_logic.edf" "x_r12_add11_8i4" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4507 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_12_0 add_12_0:x_r22_add12_8i1 " "Info: Elaborating entity \"add_12_0\" for hierarchy \"add_12_0:x_r22_add12_8i1\"" {  } { { "kirsch_logic.edf" "x_r22_add12_8i1" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4498 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9_0 add_9_0:x_r3_add9_7i9 " "Info: Elaborating entity \"add_9_0\" for hierarchy \"add_9_0:x_r3_add9_7i9\"" {  } { { "kirsch_logic.edf" "x_r3_add9_7i9" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4502 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9_3 add_9_3:x_r6_add9_8i2 " "Info: Elaborating entity \"add_9_3\" for hierarchy \"add_9_3:x_r6_add9_8i2\"" {  } { { "kirsch_logic.edf" "x_r6_add9_8i2" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4505 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Warning: Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_key\[1\] " "Warning (15610): No output dependent on input pin \"debug_key\[1\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4479 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_key\[2\] " "Warning (15610): No output dependent on input pin \"debug_key\[2\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4479 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_key\[3\] " "Warning (15610): No output dependent on input pin \"debug_key\[3\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4479 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[0\] " "Warning (15610): No output dependent on input pin \"debug_switch\[0\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[1\] " "Warning (15610): No output dependent on input pin \"debug_switch\[1\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[2\] " "Warning (15610): No output dependent on input pin \"debug_switch\[2\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[3\] " "Warning (15610): No output dependent on input pin \"debug_switch\[3\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[4\] " "Warning (15610): No output dependent on input pin \"debug_switch\[4\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[5\] " "Warning (15610): No output dependent on input pin \"debug_switch\[5\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[6\] " "Warning (15610): No output dependent on input pin \"debug_switch\[6\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[7\] " "Warning (15610): No output dependent on input pin \"debug_switch\[7\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[8\] " "Warning (15610): No output dependent on input pin \"debug_switch\[8\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[9\] " "Warning (15610): No output dependent on input pin \"debug_switch\[9\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[10\] " "Warning (15610): No output dependent on input pin \"debug_switch\[10\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[11\] " "Warning (15610): No output dependent on input pin \"debug_switch\[11\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[12\] " "Warning (15610): No output dependent on input pin \"debug_switch\[12\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[13\] " "Warning (15610): No output dependent on input pin \"debug_switch\[13\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[14\] " "Warning (15610): No output dependent on input pin \"debug_switch\[14\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[15\] " "Warning (15610): No output dependent on input pin \"debug_switch\[15\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[16\] " "Warning (15610): No output dependent on input pin \"debug_switch\[16\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[17\] " "Warning (15610): No output dependent on input pin \"debug_switch\[17\]\"" {  } { { "kirsch_logic.edf" "" { Text "/home/dchopra/proj_two/uw_tmp/kirsch_logic.edf" 4480 27 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "598 " "Info: Implemented 598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Info: Implemented 32 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Info: Implemented 63 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "479 " "Info: Implemented 479 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 23 13:12:05 2014 " "Info: Processing ended: Wed Jul 23 13:12:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
