#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Nov 29 17:43:02 2023
# Process ID: 3784
# Current directory: Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.runs/synth_1
# Command line: vivado.exe -log soda_machine_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soda_machine_wrapper.tcl
# Log file: Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.runs/synth_1/soda_machine_wrapper.vds
# Journal file: Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.runs/synth_1\vivado.jou
# Running On: TXAVM001, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 6, Host memory: 21474 MB
#-----------------------------------------------------------
source soda_machine_wrapper.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/utils_1/imports/synth_1/soda_machine_wrapper.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/utils_1/imports/synth_1/soda_machine_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top soda_machine_wrapper -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6248
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1275.055 ; gain = 411.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soda_machine_wrapper' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:28]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.runs/synth_1/.Xil/Vivado-3784-TXAVM001/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.runs/synth_1/.Xil/Vivado-3784-TXAVM001/realtime/clk_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'clk0' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:90]
WARNING: [Synth 8-7023] instance 'clk0' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:90]
INFO: [Synth 8-6157] synthesizing module 'UART_top' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/UART_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/baud_gen.v:23]
	Parameter clock_freq bound to: 28'b0010111110101111000010000000 
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/baud_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_receiver' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/UART_receiver.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/UART_receiver.v:90]
INFO: [Synth 8-6155] done synthesizing module 'UART_receiver' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/UART_receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/FIFO/uart_fifo.sv:4]
INFO: [Synth 8-6157] synthesizing module 'FIFO18E1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39551]
	Parameter ALMOST_FULL_OFFSET bound to: 1020 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter EN_SYN bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'FIFO18E1' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39551]
WARNING: [Synth 8-689] width (10) of port connection 'DO' does not match port width (32) of module 'FIFO18E1' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/FIFO/uart_fifo.sv:48]
WARNING: [Synth 8-7071] port 'ALMOSTEMPTY' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7071] port 'DOP' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7071] port 'FULL' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7071] port 'RDCOUNT' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7071] port 'RDERR' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7071] port 'WRCOUNT' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7071] port 'WRERR' of module 'FIFO18E1' is unconnected for instance 'fifo' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/FIFO/uart_fifo.sv:33]
WARNING: [Synth 8-7023] instance 'fifo' of module 'FIFO18E1' has 19 connections declared, but only 12 given [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/FIFO/uart_fifo.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/FIFO/uart_fifo.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'UART_top' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/UART_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'oled_driver' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/OLED/oled_driver.sv:5]
	Parameter CLOCK_FREQUENCY bound to: 32'sb00000000101101110001101100000000 
INFO: [Synth 8-155] case statement is not full and has no default [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/OLED/oled_driver.sv:923]
INFO: [Synth 8-155] case statement is not full and has no default [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/OLED/oled_driver.sv:1125]
INFO: [Synth 8-155] case statement is not full and has no default [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/OLED/oled_driver.sv:1139]
INFO: [Synth 8-155] case statement is not full and has no default [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/OLED/oled_driver.sv:909]
INFO: [Synth 8-6155] done synthesizing module 'oled_driver' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/OLED/oled_driver.sv:5]
WARNING: [Synth 8-7071] port 'cleared' of module 'oled_driver' is unconnected for instance 'oled' [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:95]
WARNING: [Synth 8-7023] instance 'oled' of module 'oled_driver' has 22 connections declared, but only 21 given [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:95]
INFO: [Synth 8-155] case statement is not full and has no default [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:235]
INFO: [Synth 8-155] case statement is not full and has no default [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:196]
INFO: [Synth 8-6155] done synthesizing module 'soda_machine_wrapper' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:28]
WARNING: [Synth 8-7137] Register tick_counter_reg in module baud_gen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/baud_gen.v:56]
WARNING: [Synth 8-7137] Register bd_counter_reg in module baud_gen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/baud_gen.v:57]
WARNING: [Synth 8-6014] Unused sequential element num_bits_reg was removed.  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/UART_receiver.v:77]
WARNING: [Synth 8-7137] Register tick_no_reg in module UART_receiver has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/UART_receiver.v:87]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen'. This will prevent further optimization [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/UART_top.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rcvr'. This will prevent further optimization [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/UART_top.v:79]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart1'. This will prevent further optimization [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:91]
WARNING: [Synth 8-7137] Register bg_r_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:116]
WARNING: [Synth 8-7137] Register bg_g_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:117]
WARNING: [Synth 8-7137] Register bg_b_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:118]
WARNING: [Synth 8-7137] Register txt_r_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:119]
WARNING: [Synth 8-7137] Register txt_g_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:120]
WARNING: [Synth 8-7137] Register txt_b_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:121]
WARNING: [Synth 8-7137] Register line_num_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:206]
WARNING: [Synth 8-7137] Register char_num_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:207]
WARNING: [Synth 8-7137] Register RxFIFO_rd_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:91]
WARNING: [Synth 8-7137] Register characters_r1_buf_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:238]
WARNING: [Synth 8-7137] Register characters_r2_buf_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:249]
WARNING: [Synth 8-7137] Register characters_r3_buf_reg in module soda_machine_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/sources_1/imports/new/soda_machine_wrapper.v:260]
WARNING: [Synth 8-7129] Port config_reg[7] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_reg[6] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[2] in module soda_machine_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module soda_machine_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module soda_machine_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module soda_machine_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.973 ; gain = 556.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.973 ; gain = 556.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.973 ; gain = 556.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1423.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk0'
Finished Parsing XDC File [y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk0'
Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/constrs_1/imports/Master_Constraints/Cmod-S7-25-Master.xdc]
Finished Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/constrs_1/imports/Master_Constraints/Cmod-S7-25-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/constrs_1/imports/Master_Constraints/Cmod-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soda_machine_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soda_machine_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/constrs_1/new/debug_contraints.xdc]
Finished Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/constrs_1/new/debug_contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.srcs/constrs_1/new/debug_contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soda_machine_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soda_machine_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1498.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1498.516 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1498.516 ; gain = 635.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1498.516 ; gain = 635.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1498.516 ; gain = 635.324
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'soda_machine_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_init |                             0001 |                             0001
              st_receive |                             0010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'UART_receiver'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'soda_machine_wrapper', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_init |                             0001 |                             0001
            st_get_chars |                             0010 |                             0010
           st_disp_chars |                             0011 |                             0011
                 st_wait |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'next_state_reg' in module 'soda_machine_wrapper', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_init |                             0001 |                             0001
            st_get_chars |                             0010 |                             0010
           st_disp_chars |                             0011 |                             0011
                 st_wait |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1498.516 ; gain = 635.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 4     
+---XORs : 
	   7 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 9     
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 39    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---Muxes : 
	 256 Input   96 Bit        Muxes := 4     
	   2 Input   96 Bit        Muxes := 15    
	   5 Input   96 Bit        Muxes := 3     
	   3 Input   96 Bit        Muxes := 3     
	   4 Input   96 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 12    
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 351   
	   3 Input    8 Bit        Muxes := 15    
	   4 Input    8 Bit        Muxes := 11    
	 256 Input    8 Bit        Muxes := 7     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 4     
	   6 Input    7 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	 256 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   5 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 24    
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	 256 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 22    
	   4 Input    3 Bit        Muxes := 2     
	  35 Input    3 Bit        Muxes := 1     
	 256 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 100   
	   3 Input    1 Bit        Muxes := 14    
	   5 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP w_tick_count_target1, operation Mode is: A*B.
DSP Report: operator w_tick_count_target1 is absorbed into DSP w_tick_count_target1.
WARNING: [Synth 8-7129] Port config_reg[7] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_reg[6] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[2] in module soda_machine_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module soda_machine_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module soda_machine_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module soda_machine_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:26 . Memory (MB): peak = 1498.516 ; gain = 635.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|oled_driver | OPERATIONS | 64x3          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | OPERATIONS | 64x3          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
|oled_driver | SPI_BYTES  | 64x8          | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|baud_gen    | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 1498.516 ; gain = 635.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 1600.605 ; gain = 737.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 1618.699 ; gain = 755.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:13 . Memory (MB): peak = 1618.699 ; gain = 755.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:13 . Memory (MB): peak = 1618.699 ; gain = 755.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 1618.699 ; gain = 755.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 1618.699 ; gain = 755.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 1618.699 ; gain = 755.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 1618.699 ; gain = 755.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|baud_gen    | A*B         | 14     | 5      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |CARRY4   |   222|
|3     |DSP48E1  |     1|
|4     |FIFO18E1 |     1|
|5     |LUT1     |    60|
|6     |LUT2     |   201|
|7     |LUT3     |   696|
|8     |LUT4     |   245|
|9     |LUT5     |   643|
|10    |LUT6     |  1019|
|11    |MUXF7    |    74|
|12    |MUXF8    |    27|
|13    |FDCE     |   653|
|14    |FDCP     |     8|
|15    |FDCPE    |     4|
|16    |FDC      |     3|
|17    |FDPE     |    41|
|18    |FDP      |     1|
|19    |FDRE     |   690|
|20    |LDC      |    38|
|21    |IBUF     |     2|
|22    |OBUF     |     9|
|23    |OBUFT    |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 1618.699 ; gain = 755.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:02:10 . Memory (MB): peak = 1618.699 ; gain = 676.965
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1618.699 ; gain = 755.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1618.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 379 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1618.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  FDCP => FDCP (FDCE, FDPE, LDCE, LUT3, VCC): 8 instances
  FDCPE => FDCPE (FDCE, FDPE, LDCE, LUT3, VCC): 4 instances
  FDC_1 => FDCE (inverted pins: C): 3 instances
  FDP_1 => FDPE (inverted pins: C): 1 instance 
  LDC => LDCE: 38 instances

Synth Design complete | Checksum: 38e8d2b1
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold, tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'Y:/School/ECE 530 - Digital Hardware Design/Projects/P2/Soda_Machine_OLED/Soda_Machine_OLED.runs/synth_1/soda_machine_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soda_machine_wrapper_utilization_synth.rpt -pb soda_machine_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 17:46:04 2023...
