-- VHDL for IBM SMS ALD group InfoInputGating
-- Title: InfoInputGating
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 10/19/2020 1:16:36 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity InfoInputGating is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MY_LD_CHR_0: in STD_LOGIC;
		MY_LD_CHR_1: in STD_LOGIC;
		MY_LD_CHR_2: in STD_LOGIC;
		MY_LD_CHR_3: in STD_LOGIC;
		MY_ASSEMBLY_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MY_INH_CHAR_0_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MY_INH_CHAR_1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MY_INH_CHAR_2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MY_INH_CHAR_3_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MY_INH_CHAR_0_D_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MY_INH_CHAR_1_D_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MY_INH_CHAR_2_D_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MY_INH_CHAR_3_D_BUS: out STD_LOGIC_VECTOR (7 downTo 0));
end InfoInputGating;


ARCHITECTURE structural of InfoInputGating is

	 signal XX_MY_INH_CHAR_0_1_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_2_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_4_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_8_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_A_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_B_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_C_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_0_WM_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_1_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_2_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_4_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_8_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_A_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_B_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_C_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_1_WM_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_1_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_2_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_4_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_8_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_A_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_B_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_C_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_2_WM_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_1_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_2_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_4_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_8_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_A_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_B_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_C_BIT_D: STD_LOGIC;
	 signal XX_MY_INH_CHAR_3_WM_BIT_D: STD_LOGIC;

BEGIN


	MY_INH_CHAR_0_D_BUS <= (
		XX_MY_INH_CHAR_0_C_BIT_D,
		XX_MY_INH_CHAR_0_WM_BIT_D,
		XX_MY_INH_CHAR_0_B_BIT_D,
		XX_MY_INH_CHAR_0_A_BIT_D,
		XX_MY_INH_CHAR_0_8_BIT_D,
		XX_MY_INH_CHAR_0_4_BIT_D,
		XX_MY_INH_CHAR_0_2_BIT_D,
		XX_MY_INH_CHAR_0_1_BIT_D);

	MY_INH_CHAR_1_D_BUS <= (
		XX_MY_INH_CHAR_1_C_BIT_D,
		XX_MY_INH_CHAR_1_WM_BIT_D,
		XX_MY_INH_CHAR_1_B_BIT_D,
		XX_MY_INH_CHAR_1_A_BIT_D,
		XX_MY_INH_CHAR_1_8_BIT_D,
		XX_MY_INH_CHAR_1_4_BIT_D,
		XX_MY_INH_CHAR_1_2_BIT_D,
		XX_MY_INH_CHAR_1_1_BIT_D);

	MY_INH_CHAR_2_D_BUS <= (
		XX_MY_INH_CHAR_2_C_BIT_D,
		XX_MY_INH_CHAR_2_WM_BIT_D,
		XX_MY_INH_CHAR_2_B_BIT_D,
		XX_MY_INH_CHAR_2_A_BIT_D,
		XX_MY_INH_CHAR_2_8_BIT_D,
		XX_MY_INH_CHAR_2_4_BIT_D,
		XX_MY_INH_CHAR_2_2_BIT_D,
		XX_MY_INH_CHAR_2_1_BIT_D);

	MY_INH_CHAR_3_D_BUS <= (
		XX_MY_INH_CHAR_3_C_BIT_D,
		XX_MY_INH_CHAR_3_WM_BIT_D,
		XX_MY_INH_CHAR_3_B_BIT_D,
		XX_MY_INH_CHAR_3_A_BIT_D,
		XX_MY_INH_CHAR_3_8_BIT_D,
		XX_MY_INH_CHAR_3_4_BIT_D,
		XX_MY_INH_CHAR_3_2_BIT_D,
		XX_MY_INH_CHAR_3_1_BIT_D);

Page_37_10_01_1: ENTITY ALD_37_10_01_1_INFO_INPUT_GATING_CHAR_0
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_ASSEMBLY_CH_1_BIT =>
		MY_ASSEMBLY_CH_BUS(0),
	MY_LD_CHR_0 =>
		MY_LD_CHR_0,
	MY_ASSEMBLY_CH_2_BIT =>
		MY_ASSEMBLY_CH_BUS(1),
	MY_INH_CHAR_0_2_BIT =>
		MY_INH_CHAR_0_BUS(1),
	MY_ASSEMBLY_CH_4_BIT =>
		MY_ASSEMBLY_CH_BUS(2),
	MY_INH_CHAR_0_4_BIT =>
		MY_INH_CHAR_0_BUS(2),
	MY_ASSEMBLY_CH_8_BIT =>
		MY_ASSEMBLY_CH_BUS(3),
	MY_INH_CHAR_0_8_BIT =>
		MY_INH_CHAR_0_BUS(3),
	MY_ASSEMBLY_CH_A_BIT =>
		MY_ASSEMBLY_CH_BUS(4),
	MY_INH_CHAR_0_A_BIT =>
		MY_INH_CHAR_0_BUS(4),
	MY_ASSEMBLY_CH_B_BIT =>
		MY_ASSEMBLY_CH_BUS(5),
	MY_INH_CHAR_0_B_BIT =>
		MY_INH_CHAR_0_BUS(5),
	MY_ASSEMBLY_CH_C_BIT =>
		MY_ASSEMBLY_CH_BUS(7),
	MY_INH_CHAR_0_C_BIT =>
		MY_INH_CHAR_0_BUS(7),
	MY_ASSEMBLY_CH_WM_BIT =>
		MY_ASSEMBLY_CH_BUS(6),
	MY_INH_CHAR_0_WM_BIT =>
		MY_INH_CHAR_0_BUS(6),
	MY_INH_CHAR_0_1_BIT =>
		MY_INH_CHAR_0_BUS(0),
	MY_INH_CHAR_0_1_BIT_D =>
		XX_MY_INH_CHAR_0_1_BIT_D,
	MY_INH_CHAR_0_2_BIT_D =>
		XX_MY_INH_CHAR_0_2_BIT_D,
	MY_INH_CHAR_0_4_BIT_D =>
		XX_MY_INH_CHAR_0_4_BIT_D,
	MY_INH_CHAR_0_8_BIT_D =>
		XX_MY_INH_CHAR_0_8_BIT_D,
	MY_INH_CHAR_0_A_BIT_D =>
		XX_MY_INH_CHAR_0_A_BIT_D,
	MY_INH_CHAR_0_B_BIT_D =>
		XX_MY_INH_CHAR_0_B_BIT_D,
	MY_INH_CHAR_0_C_BIT_D =>
		XX_MY_INH_CHAR_0_C_BIT_D,
	MY_INH_CHAR_0_WM_BIT_D =>
		XX_MY_INH_CHAR_0_WM_BIT_D
	);

Page_37_10_02_1: ENTITY ALD_37_10_02_1_INFO_INPUT_GATING_CHAR_1
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_ASSEMBLY_CH_1_BIT =>
		MY_ASSEMBLY_CH_BUS(0),
	MY_LD_CHR_1 =>
		MY_LD_CHR_1,
	MY_INH_CHAR_1_1_BIT =>
		MY_INH_CHAR_1_BUS(0),
	MY_ASSEMBLY_CH_2_BIT =>
		MY_ASSEMBLY_CH_BUS(1),
	MY_INH_CHAR_1_2_BIT =>
		MY_INH_CHAR_1_BUS(1),
	MY_ASSEMBLY_CH_4_BIT =>
		MY_ASSEMBLY_CH_BUS(2),
	MY_INH_CHAR_1_4_BIT =>
		MY_INH_CHAR_1_BUS(2),
	MY_ASSEMBLY_CH_8_BIT =>
		MY_ASSEMBLY_CH_BUS(3),
	MY_INH_CHAR_1_8_BIT =>
		MY_INH_CHAR_1_BUS(3),
	MY_ASSEMBLY_CH_A_BIT =>
		MY_ASSEMBLY_CH_BUS(4),
	MY_INH_CHAR_1_A_BIT =>
		MY_INH_CHAR_1_BUS(4),
	MY_ASSEMBLY_CH_B_BIT =>
		MY_ASSEMBLY_CH_BUS(5),
	MY_INH_CHAR_1_B_BIT =>
		MY_INH_CHAR_1_BUS(5),
	MY_ASSEMBLY_CH_C_BIT =>
		MY_ASSEMBLY_CH_BUS(7),
	MY_INH_CHAR_1_C_BIT =>
		MY_INH_CHAR_1_BUS(7),
	MY_ASSEMBLY_CH_WM_BIT =>
		MY_ASSEMBLY_CH_BUS(6),
	MY_INH_CHAR_1_WM_BIT =>
		MY_INH_CHAR_1_BUS(6),
	MY_INH_CHAR_1_1_BIT_D =>
		XX_MY_INH_CHAR_1_1_BIT_D,
	MY_INH_CHAR_1_2_BIT_D =>
		XX_MY_INH_CHAR_1_2_BIT_D,
	MY_INH_CHAR_1_4_BIT_D =>
		XX_MY_INH_CHAR_1_4_BIT_D,
	MY_INH_CHAR_1_8_BIT_D =>
		XX_MY_INH_CHAR_1_8_BIT_D,
	MY_INH_CHAR_1_A_BIT_D =>
		XX_MY_INH_CHAR_1_A_BIT_D,
	MY_INH_CHAR_1_B_BIT_D =>
		XX_MY_INH_CHAR_1_B_BIT_D,
	MY_INH_CHAR_1_C_BIT_D =>
		XX_MY_INH_CHAR_1_C_BIT_D,
	MY_INH_CHAR_1_WM_BIT_D =>
		XX_MY_INH_CHAR_1_WM_BIT_D
	);

Page_37_10_03_1: ENTITY ALD_37_10_03_1_INFO_INPUT_GATING_CHAR_2
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_ASSEMBLY_CH_1_BIT =>
		MY_ASSEMBLY_CH_BUS(0),
	MY_LD_CHR_2 =>
		MY_LD_CHR_2,
	MY_INH_CHAR_2_1_BIT =>
		MY_INH_CHAR_2_BUS(0),
	MY_ASSEMBLY_CH_2_BIT =>
		MY_ASSEMBLY_CH_BUS(1),
	MY_INH_CHAR_2_2_BIT =>
		MY_INH_CHAR_2_BUS(1),
	MY_ASSEMBLY_CH_4_BIT =>
		MY_ASSEMBLY_CH_BUS(2),
	MY_INH_CHAR_2_4_BIT =>
		MY_INH_CHAR_2_BUS(2),
	MY_ASSEMBLY_CH_8_BIT =>
		MY_ASSEMBLY_CH_BUS(3),
	MY_INH_CHAR_2_8_BIT =>
		MY_INH_CHAR_2_BUS(3),
	MY_ASSEMBLY_CH_A_BIT =>
		MY_ASSEMBLY_CH_BUS(4),
	MY_INH_CHAR_2_A_BIT =>
		MY_INH_CHAR_2_BUS(4),
	MY_ASSEMBLY_CH_B_BIT =>
		MY_ASSEMBLY_CH_BUS(5),
	MY_INH_CHAR_2_B_BIT =>
		MY_INH_CHAR_2_BUS(5),
	MY_ASSEMBLY_CH_C_BIT =>
		MY_ASSEMBLY_CH_BUS(7),
	MY_INH_CHAR_2_C_BIT =>
		MY_INH_CHAR_2_BUS(7),
	MY_ASSEMBLY_CH_WM_BIT =>
		MY_ASSEMBLY_CH_BUS(6),
	MY_INH_CHAR_2_WM_BIT =>
		MY_INH_CHAR_2_BUS(6),
	MY_INH_CHAR_2_1_BIT_D =>
		XX_MY_INH_CHAR_2_1_BIT_D,
	MY_INH_CHAR_2_2_BIT_D =>
		XX_MY_INH_CHAR_2_2_BIT_D,
	MY_INH_CHAR_2_4_BIT_D =>
		XX_MY_INH_CHAR_2_4_BIT_D,
	MY_INH_CHAR_2_8_BIT_D =>
		XX_MY_INH_CHAR_2_8_BIT_D,
	MY_INH_CHAR_2_A_BIT_D =>
		XX_MY_INH_CHAR_2_A_BIT_D,
	MY_INH_CHAR_2_B_BIT_D =>
		XX_MY_INH_CHAR_2_B_BIT_D,
	MY_INH_CHAR_2_C_BIT_D =>
		XX_MY_INH_CHAR_2_C_BIT_D,
	MY_INH_CHAR_2_WM_BIT_D =>
		XX_MY_INH_CHAR_2_WM_BIT_D
	);

Page_37_10_04_1: ENTITY ALD_37_10_04_1_INFO_INPUT_GATING_CHAR_3
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_ASSEMBLY_CH_1_BIT =>
		MY_ASSEMBLY_CH_BUS(0),
	MY_LD_CHR_3 =>
		MY_LD_CHR_3,
	MY_INH_CHAR_3_1_BIT =>
		MY_INH_CHAR_3_BUS(0),
	MY_ASSEMBLY_CH_2_BIT =>
		MY_ASSEMBLY_CH_BUS(1),
	MY_INH_CHAR_3_2_BIT =>
		MY_INH_CHAR_3_BUS(1),
	MY_ASSEMBLY_CH_4_BIT =>
		MY_ASSEMBLY_CH_BUS(2),
	MY_INH_CHAR_3_4_BIT =>
		MY_INH_CHAR_3_BUS(2),
	MY_ASSEMBLY_CH_8_BIT =>
		MY_ASSEMBLY_CH_BUS(3),
	MY_INH_CHAR_3_8_BIT =>
		MY_INH_CHAR_3_BUS(3),
	MY_ASSEMBLY_CH_A_BIT =>
		MY_ASSEMBLY_CH_BUS(4),
	MY_INH_CHAR_3_A_BIT =>
		MY_INH_CHAR_3_BUS(4),
	MY_ASSEMBLY_CH_B_BIT =>
		MY_ASSEMBLY_CH_BUS(5),
	MY_INH_CHAR_3_B_BIT =>
		MY_INH_CHAR_3_BUS(5),
	MY_ASSEMBLY_CH_C_BIT =>
		MY_ASSEMBLY_CH_BUS(7),
	MY_INH_CHAR_3_C_BIT =>
		MY_INH_CHAR_3_BUS(7),
	MY_ASSEMBLY_CH_WM_BIT =>
		MY_ASSEMBLY_CH_BUS(6),
	MY_INH_CHAR_3_WM_BIT =>
		MY_INH_CHAR_3_BUS(6),
	MY_INH_CHAR_3_1_BIT_D =>
		XX_MY_INH_CHAR_3_1_BIT_D,
	MY_INH_CHAR_3_2_BIT_D =>
		XX_MY_INH_CHAR_3_2_BIT_D,
	MY_INH_CHAR_3_4_BIT_D =>
		XX_MY_INH_CHAR_3_4_BIT_D,
	MY_INH_CHAR_3_8_BIT_D =>
		XX_MY_INH_CHAR_3_8_BIT_D,
	MY_INH_CHAR_3_A_BIT_D =>
		XX_MY_INH_CHAR_3_A_BIT_D,
	MY_INH_CHAR_3_B_BIT_D =>
		XX_MY_INH_CHAR_3_B_BIT_D,
	MY_INH_CHAR_3_C_BIT_D =>
		XX_MY_INH_CHAR_3_C_BIT_D,
	MY_INH_CHAR_3_WM_BIT_D =>
		XX_MY_INH_CHAR_3_WM_BIT_D
	);


END;
