/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [6:0] _01_;
  reg [19:0] _02_;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [20:0] celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = !(celloutsig_1_5z ? in_data[100] : celloutsig_1_0z);
  assign celloutsig_0_1z = ~(in_data[66] ^ in_data[13]);
  assign celloutsig_1_3z = in_data[124:104] + { in_data[143:125], 1'h1, celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[102:99], celloutsig_1_14z } + { celloutsig_1_10z, celloutsig_1_2z };
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 7'h00;
    else _01_ <= in_data[43:37];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 8'h00;
    else _00_ <= { in_data[93:87], celloutsig_0_4z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 20'h00000;
    else _02_ <= { celloutsig_1_3z[3:1], celloutsig_1_0z, celloutsig_1_6z, 1'h1, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, 1'h1, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_10z = celloutsig_0_9z[14:1] / { 1'h1, celloutsig_0_8z[14:13], _00_, celloutsig_0_6z };
  assign celloutsig_0_3z = _01_[5:3] / { 1'h1, _01_[5], celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[50:47], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } == in_data[27:21];
  assign celloutsig_1_0z = in_data[183:175] == in_data[127:119];
  assign celloutsig_1_2z = in_data[145:144] == { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[2:1], celloutsig_1_2z } == { celloutsig_1_3z[7], celloutsig_1_2z, 1'h1 };
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_14z } === celloutsig_1_3z[15:6];
  assign celloutsig_0_5z = { in_data[32:4], celloutsig_0_3z } && { in_data[78:48], celloutsig_0_1z };
  assign celloutsig_1_9z = _02_[17:14] % { 1'h1, _02_[13:11] };
  assign celloutsig_0_6z = { in_data[34:33], celloutsig_0_1z } * { in_data[88:87], celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[46:35], celloutsig_0_2z, _01_, celloutsig_0_5z } * { _01_, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, _01_, celloutsig_0_2z };
  assign celloutsig_0_9z = in_data[72:52] * { celloutsig_0_8z[19:2], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_4z = { in_data[149:148], 1'h1, celloutsig_1_0z, celloutsig_1_0z } * { in_data[161:160], 1'h1, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = in_data[152:146] != { in_data[125:120], celloutsig_1_2z };
  assign celloutsig_1_8z = _02_[13:10] << celloutsig_1_4z[3:0];
  assign celloutsig_1_10z = celloutsig_1_8z ~^ celloutsig_1_3z[3:0];
  assign celloutsig_0_2z = ~((in_data[14] & celloutsig_0_1z) | celloutsig_0_1z);
  assign { out_data[128], out_data[100:96], out_data[52:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
