// Seed: 3413171445
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  initial $signed(83);
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  output wire id_8;
  inout wire _id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout tri id_2;
  output wire id_1;
  assign id_2 = -1 - -1;
  logic [1 : id_7] id_9;
  wire id_10;
  assign id_1 = id_2#(.id_4(1));
  module_0 modCall_1 (
      id_1,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_6
  );
  reg id_11 = -1;
  logic [1 : (  1 'b0 )] id_12;
  ;
  always @(1) if (1) id_11 <= -1;
endmodule
