Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF_ID_Stage
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.ID_EX_Stage
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_MEM_Stage
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM_WB_Stage
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
