-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

-- DATE "09/10/2014 23:13:17"

-- 
-- Device: Altera EP2C70F896I8 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Mips IS
    PORT (
	Clk : IN std_logic;
	PC_Plus_4_IF : OUT std_logic_vector(31 DOWNTO 0);
	Instruction_IF : OUT std_logic_vector(31 DOWNTO 0);
	Next_PC_IF : OUT std_logic_vector(31 DOWNTO 0);
	Instruction_ID : OUT std_logic_vector(31 DOWNTO 0);
	Read_Address_1_ID : OUT std_logic_vector(4 DOWNTO 0);
	Read_Data_1_ID : OUT std_logic_vector(31 DOWNTO 0);
	ALUOp_ID : OUT std_logic_vector(1 DOWNTO 0);
	ALUSrc_ID : OUT std_logic;
	Branch_ID : OUT std_logic;
	MemRead_ID : OUT std_logic;
	MemWrite_ID : OUT std_logic;
	MemtoReg_ID : OUT std_logic;
	PCSrc_ID : OUT std_logic;
	Instruction_EX : OUT std_logic_vector(31 DOWNTO 0);
	ALU_Data_2_EX : OUT std_logic_vector(31 DOWNTO 0);
	ALU_Control_EX : OUT std_logic_vector(3 DOWNTO 0);
	ALU_Result_EX : OUT std_logic_vector(31 DOWNTO 0);
	Write_Register_EX : OUT std_logic_vector(4 DOWNTO 0);
	Zero_EX : OUT std_logic;
	ALU_Result_MEM : OUT std_logic_vector(31 DOWNTO 0);
	Write_Data_MEM : OUT std_logic_vector(31 DOWNTO 0);
	Read_Data_MEM : OUT std_logic_vector(31 DOWNTO 0);
	Read_Data_WB : OUT std_logic_vector(31 DOWNTO 0);
	ALU_Result_WB : OUT std_logic_vector(31 DOWNTO 0);
	Write_Data_WB : OUT std_logic_vector(31 DOWNTO 0);
	Forward_A : OUT std_logic_vector(1 DOWNTO 0);
	Forward_B : OUT std_logic_vector(1 DOWNTO 0);
	Forward_MEM : OUT std_logic;
	Read_Data_forward_MEM_MEM : OUT std_logic_vector(31 DOWNTO 0);
	IF_ID_pipeline_stall : OUT std_logic;
	pc_stall : OUT std_logic;
	ID_Control_Noop : OUT std_logic;
	Forward_Reg_Delay : OUT std_logic_vector(1 DOWNTO 0);
	Forward_C : OUT std_logic;
	Forward_D : OUT std_logic;
	Zero_ID : OUT std_logic
	);
END Mips;

-- Design Ports Information
-- PC_Plus_4_IF[0]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[1]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[2]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[3]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[4]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[5]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[6]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[7]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[8]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[9]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[10]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[11]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[12]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[13]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[14]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[15]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[16]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[17]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[18]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[19]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[20]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[21]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[22]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[23]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[24]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[25]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[26]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[27]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[28]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[29]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[30]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[31]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[0]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[2]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[3]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[4]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[5]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[6]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[7]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[8]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[9]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[10]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[11]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[12]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[13]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[14]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[15]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[16]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[17]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[18]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[19]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[20]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[21]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[22]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[23]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[24]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[25]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[26]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[27]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[28]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[29]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[30]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[31]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[0]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[1]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[2]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[3]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[4]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[5]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[6]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[7]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[8]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[9]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[10]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[11]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[12]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[13]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[14]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[16]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[18]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[19]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[20]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[21]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[22]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[23]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[24]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[25]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[26]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[27]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[28]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[29]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[30]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[31]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[0]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[1]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[2]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[4]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[5]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[6]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[8]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[9]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[10]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[11]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[12]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[13]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[14]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[15]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[16]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[17]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[18]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[19]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[20]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[21]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[22]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[23]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[24]	=>  Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[25]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[26]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[27]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[28]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[29]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[30]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[31]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_1_ID[0]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_1_ID[1]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_1_ID[2]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_1_ID[3]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_1_ID[4]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[0]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[1]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[3]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[4]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[5]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[7]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[8]	=>  Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[9]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[10]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[11]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[12]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[13]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[14]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[15]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[16]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[17]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[18]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[19]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[20]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[21]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[22]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[23]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[24]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[25]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[26]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[27]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[28]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[29]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[30]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[31]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUOp_ID[0]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUOp_ID[1]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUSrc_ID	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_ID	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemRead_ID	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemWrite_ID	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemtoReg_ID	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCSrc_ID	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[0]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[1]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[2]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[3]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[4]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[5]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[6]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[7]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[8]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[9]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[10]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[11]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[12]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[13]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[14]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[15]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[16]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[17]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[18]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[19]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[20]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[21]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[22]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[23]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[24]	=>  Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[25]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[26]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[27]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[28]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[29]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[30]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[31]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[0]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[1]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[2]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[3]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[4]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[5]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[6]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[7]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[8]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[9]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[10]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[11]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[12]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[13]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[14]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[15]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[16]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[17]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[18]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[19]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[20]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[21]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[22]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[23]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[24]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[25]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[26]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[27]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[28]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[29]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[30]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[31]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Control_EX[0]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Control_EX[1]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Control_EX[2]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Control_EX[3]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[0]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[1]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[2]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[3]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[4]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[5]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[6]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[7]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[8]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[9]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[10]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[11]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[12]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[13]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[14]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[15]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[16]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[17]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[18]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[19]	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[20]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[21]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[22]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[23]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[24]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[25]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[26]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[27]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[28]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[29]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[30]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[31]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[0]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[1]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[2]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[3]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[4]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Zero_EX	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[0]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[1]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[2]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[3]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[4]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[5]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[6]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[7]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[8]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[9]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[10]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[11]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[12]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[13]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[14]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[15]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[16]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[17]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[18]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[19]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[20]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[21]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[22]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[23]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[24]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[25]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[26]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[27]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[28]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[29]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[30]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[31]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[0]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[2]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[4]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[5]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[6]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[7]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[8]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[10]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[11]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[12]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[13]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[14]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[15]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[16]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[17]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[18]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[19]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[20]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[21]	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[22]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[23]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[24]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[25]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[26]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[27]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[28]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[29]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[30]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[31]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[0]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[1]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[2]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[3]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[4]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[5]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[6]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[7]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[8]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[9]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[10]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[11]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[12]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[13]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[14]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[15]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[16]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[17]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[18]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[19]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[20]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[21]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[22]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[23]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[24]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[25]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[26]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[27]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[28]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[29]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[30]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[31]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[0]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[1]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[2]	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[4]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[5]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[6]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[7]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[8]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[9]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[10]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[11]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[12]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[13]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[14]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[15]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[16]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[17]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[18]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[19]	=>  Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[20]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[21]	=>  Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[22]	=>  Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[23]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[24]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[25]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[26]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[27]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[28]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[29]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[30]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[31]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[0]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[1]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[3]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[4]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[5]	=>  Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[6]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[7]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[8]	=>  Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[9]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[10]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[11]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[12]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[13]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[14]	=>  Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[15]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[16]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[17]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[18]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[19]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[20]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[21]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[22]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[23]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[24]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[25]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[26]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[27]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[28]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[29]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[30]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[31]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[0]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[1]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[2]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[3]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[4]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[5]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[6]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[7]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[8]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[9]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[10]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[11]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[12]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[13]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[14]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[15]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[16]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[17]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[18]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[19]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[20]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[21]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[22]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[23]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[24]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[25]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[26]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[27]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[28]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[29]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[30]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[31]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_A[0]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_A[1]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_B[0]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_B[1]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_MEM	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[0]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[1]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[2]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[3]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[4]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[5]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[6]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[7]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[8]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[9]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[10]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[11]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[12]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[13]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[14]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[15]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[16]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[17]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[18]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[19]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[20]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[21]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[22]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[23]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[24]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[25]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[26]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[27]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[28]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[29]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[30]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[31]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IF_ID_pipeline_stall	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc_stall	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ID_Control_Noop	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_Reg_Delay[0]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_Reg_Delay[1]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_C	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_D	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Zero_ID	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF Mips IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Clk : std_logic;
SIGNAL ww_PC_Plus_4_IF : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction_IF : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Next_PC_IF : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction_ID : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_Address_1_ID : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Read_Data_1_ID : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALUOp_ID : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ALUSrc_ID : std_logic;
SIGNAL ww_Branch_ID : std_logic;
SIGNAL ww_MemRead_ID : std_logic;
SIGNAL ww_MemWrite_ID : std_logic;
SIGNAL ww_MemtoReg_ID : std_logic;
SIGNAL ww_PCSrc_ID : std_logic;
SIGNAL ww_Instruction_EX : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_Data_2_EX : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_Control_EX : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ALU_Result_EX : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Write_Register_EX : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Zero_EX : std_logic;
SIGNAL ww_ALU_Result_MEM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Write_Data_MEM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_Data_MEM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_Data_WB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_Result_WB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Write_Data_WB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Forward_A : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_Forward_B : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_Forward_MEM : std_logic;
SIGNAL ww_Read_Data_forward_MEM_MEM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IF_ID_pipeline_stall : std_logic;
SIGNAL ww_pc_stall : std_logic;
SIGNAL ww_ID_Control_Noop : std_logic;
SIGNAL ww_Forward_Reg_Delay : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_Forward_C : std_logic;
SIGNAL ww_Forward_D : std_logic;
SIGNAL ww_Zero_ID : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[2]~0_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[4]~4_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[6]~8_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[8]~12_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[10]~16_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[11]~18_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[12]~20_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[15]~26_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[17]~30_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[18]~32_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[20]~36_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[22]~40_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[25]~46_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[26]~48_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[28]~52_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[29]~54_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[30]~56_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \EX_ALU|Add0~4_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~52_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~67_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~18_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~88_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~94_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal16~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_C~0_combout\ : std_logic;
SIGNAL \ID_Registers|register~2_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[0]~1_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[2]~2_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[3]~3_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[3]~2_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[2]~3_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~1_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[4]~4_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[4]~10_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[7]~7_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[8]~16_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[9]~18_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[9]~16_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[9]~8_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[10]~11_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[12]~12_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[14]~14_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[15]~15_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[15]~14_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[14]~15_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~8_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[16]~17_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[19]~18_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[21]~20_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[22]~22_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[23]~46_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[23]~23_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[23]~22_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[22]~46_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[22]~23_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~13_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[24]~24_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[25]~25_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[25]~48_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[25]~49_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[25]~24_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[24]~50_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[24]~51_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[24]~25_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~15_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[26]~26_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[27]~27_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[27]~26_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[26]~27_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~16_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[28]~28_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[29]~29_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[29]~56_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[29]~28_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[28]~29_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~17_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[30]~30_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[31]~31_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[31]~30_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[30]~31_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~18_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~19_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~1_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[4]~7_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~3_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~4_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~5_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~7_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal12~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|always0~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|always0~2_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|always0~3_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|always0~4_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[0]~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux19~0_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[3]~5_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_A[0]~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux2~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux4~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux6~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux10~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux20~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux21~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~15_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~21_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~24_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~30_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~33_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~39_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~42_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~45_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~54_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~78_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~87_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~0_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~7_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~0_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~5_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~2_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~3_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~4_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~5_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~6_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~8_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~10_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~11_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~12_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~14_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~16_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~18_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~24_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~28_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~30_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~31_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~32_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~33_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~40_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~41_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~44_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~45_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~46_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~48_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~49_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~58_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~59_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[43]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[67]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[69]~feeder_combout\ : std_logic;
SIGNAL \Clk~combout\ : std_logic;
SIGNAL \Clk~clkctrl_outclk\ : std_logic;
SIGNAL \ID_Branch_AND|PCSrc_ID~combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~12_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[2]~1\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[3]~3\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[4]~5\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[2]~5_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~0_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[0]~2_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[2]~1\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[3]~3\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[4]~5\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[5]~6_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~6_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~7_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[13]~3_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[3]~6_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~4_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[16]~14_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[17]~15_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal13~1_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[13]~12_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[14]~13_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal13~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal12~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|always0~0_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~5_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|MemRead_EX~regout\ : std_logic;
SIGNAL \Data_Forwarding_unit|ID_Control_Noop~0_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[5]~7\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[6]~9\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[5]~7\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[6]~9\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[7]~10_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~10_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~11_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[7]~11\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[7]~11\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[8]~13\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[9]~14_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~13_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[27]~0_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[11]~10_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[12]~11_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_D~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_D~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_D~2_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[1]~3_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal0~0_combout\ : std_logic;
SIGNAL \ID_Control|RegWrite_ID~0_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|RegWrite_EX~regout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal8~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[1]~5_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[0]~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux27~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux27~2_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Instruction_MEM[17]~feeder_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[0]~3_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ : std_logic;
SIGNAL \Data_Forwarding_unit|always0~5_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal8~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[0]~2_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[0]~4_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux27~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~0_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~1_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~3_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[2]~2_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[3]~6_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~4_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~5_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~2_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[5]~9_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[0]~0_combout\ : std_logic;
SIGNAL \EX_ALU_Control|WideOr1~0_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[0]~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux30~1_combout\ : std_logic;
SIGNAL \EX_Dest_Mux|Write_Register_EX[1]~1_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Write_Register_WB[1]~feeder_combout\ : std_logic;
SIGNAL \EX_Dest_Mux|Write_Register_EX[0]~0_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~6_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[22]~16_combout\ : std_logic;
SIGNAL \ID_Registers|register~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|always0~6_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\ : std_logic;
SIGNAL \ID_Registers|always2~0_combout\ : std_logic;
SIGNAL \ID_Registers|register~1_combout\ : std_logic;
SIGNAL \ID_Registers|register~combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[4]~8_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal18~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal18~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal18~2_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[4]~9_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal4~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_A[1]~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux27~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal6~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_A[0]~3_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal4~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_A[0]~2_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_A[0]~4_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_A[0]~5_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux27~1_combout\ : std_logic;
SIGNAL \EX_ALU_Control|WideOr0~0_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux31~3_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux28~2_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux28~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \ID_Control|ALUSrc_ID~0_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_Reg_Delay~2_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_Reg_Delay~3_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_Reg_Delay[1]~4_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_Reg_Delay[1]~5_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_Reg_Delay[1]~6_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ : std_logic;
SIGNAL \ID_Registers|register~3_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[74]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register~5\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[6]~12_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[6]~13_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux25~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux25~1_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[7]~14_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[7]~15_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux24~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux24~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux26~2_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux26~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~17\ : std_logic;
SIGNAL \EX_ALU|Add0~19_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux22~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux22~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~27_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~26\ : std_logic;
SIGNAL \EX_ALU|Add0~29\ : std_logic;
SIGNAL \EX_ALU|Add0~31_combout\ : std_logic;
SIGNAL \EX_ALU|Mux30~0_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[8]~17_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux23~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux23~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux21~1_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[9]~17_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux22~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux22~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux21~1_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~36_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~32\ : std_logic;
SIGNAL \EX_ALU|Add0~35\ : std_logic;
SIGNAL \EX_ALU|Add0~37_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~38\ : std_logic;
SIGNAL \EX_ALU|Add0~40_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[47]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[23]~47_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux8~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux8~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux6~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux6~1_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[2]~8_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~75_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~72_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~69_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux10~1_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~48_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~41\ : std_logic;
SIGNAL \EX_ALU|Add0~44\ : std_logic;
SIGNAL \EX_ALU|Add0~47\ : std_logic;
SIGNAL \EX_ALU|Add0~49_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux4~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux4~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux3~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux2~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux0~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~62_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~63_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Read_Data_WB[31]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[30]~62_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[30]~63_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux1~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux1~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~60_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~61_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[30]~60_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[30]~61_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux1~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux1~1_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux7~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[28]~58_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[28]~59_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux3~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[29]~57_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux2~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \EX_ALU|Add0~70_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux31~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux31~2_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux29~0_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[2]~6_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[2]~7_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux29~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux29~2_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[6]~14_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[6]~15_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux25~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[7]~12_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[7]~13_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux24~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[10]~22_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[10]~23_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux21~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux20~2_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux20~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[12]~26_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[12]~27_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux19~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux19~2_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux18~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux18~2_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux17~0_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[14]~30_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[14]~31_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux17~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux17~2_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[17]~32_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[17]~33_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux14~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[26]~52_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[26]~53_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux5~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux5~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux2~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[31]~62_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[31]~63_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux0~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux0~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~1\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~3\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \EX_ALU|Mux9~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux9~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[22]~44_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[22]~45_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux9~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux9~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~5\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~7\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~9\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~11\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~13\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~15\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~17\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~19\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~21\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~23\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~24_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~20_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \EX_ALU|Mux1~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux1~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[20]~40_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[20]~41_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux11~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux11~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~22_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~90_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~84_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~81_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~80\ : std_logic;
SIGNAL \EX_ALU|Add0~83\ : std_logic;
SIGNAL \EX_ALU|Add0~86\ : std_logic;
SIGNAL \EX_ALU|Add0~89\ : std_logic;
SIGNAL \EX_ALU|Add0~91_combout\ : std_logic;
SIGNAL \EX_ALU|Mux2~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux2~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[28]~56_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[28]~57_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux3~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux3~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \EX_ALU|Mux3~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux3~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[27]~52_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[27]~53_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux4~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~85_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \EX_ALU|Mux4~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux4~1_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~8_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~7_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~6_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~9_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~54_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~55_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[26]~54_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[26]~55_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux5~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~82_combout\ : std_logic;
SIGNAL \EX_ALU|Mux5~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux5~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[16]~32_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[16]~33_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux15~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux15~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \EX_ALU|Mux16~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux16~1_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[15]~30_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[15]~31_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux16~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux16~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \EX_ALU|Mux10~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux10~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[21]~40_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[21]~41_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux10~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~66_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~63_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~60_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~57_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~51_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~50\ : std_logic;
SIGNAL \EX_ALU|Add0~53\ : std_logic;
SIGNAL \EX_ALU|Add0~56\ : std_logic;
SIGNAL \EX_ALU|Add0~59\ : std_logic;
SIGNAL \EX_ALU|Add0~62\ : std_logic;
SIGNAL \EX_ALU|Add0~65\ : std_logic;
SIGNAL \EX_ALU|Add0~68\ : std_logic;
SIGNAL \EX_ALU|Add0~71\ : std_logic;
SIGNAL \EX_ALU|Add0~74\ : std_logic;
SIGNAL \EX_ALU|Add0~77\ : std_logic;
SIGNAL \EX_ALU|Add0~79_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \EX_ALU|Mux6~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux6~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[24]~48_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[24]~49_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux7~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux7~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~76_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \EX_ALU|Mux7~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux7~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[23]~44_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[23]~45_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux8~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~73_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \EX_ALU|Mux8~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux8~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[18]~38_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[18]~39_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux13~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux13~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux11~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux10~1_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[22]~47_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux9~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux9~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux8~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux7~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux6~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux5~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~42_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~43_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[20]~42_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[20]~43_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux11~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~64_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \EX_ALU|Mux11~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux11~1_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[19]~38_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[19]~39_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux12~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux12~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~61_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \EX_ALU|Mux12~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux12~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[19]~36_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[19]~37_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux12~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux12~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~38_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~2_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~0_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~3_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~39_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[18]~36_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[18]~37_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux13~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux13~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~58_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux13~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux13~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~36_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~37_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[17]~34_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[17]~35_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux14~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux14~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~55_combout\ : std_logic;
SIGNAL \EX_ALU|Mux14~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux14~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[16]~34_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[16]~35_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux15~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ : std_logic;
SIGNAL \EX_ALU|Mux15~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux15~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[14]~28_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[14]~29_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux17~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux17~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~46_combout\ : std_logic;
SIGNAL \EX_ALU|Mux17~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux17~1_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~29_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[31]~60_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[31]~61_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux0~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~25\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_2~26_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~96_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~93_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~92\ : std_logic;
SIGNAL \EX_ALU|Add0~95\ : std_logic;
SIGNAL \EX_ALU|Add0~97_combout\ : std_logic;
SIGNAL \EX_ALU|Mux0~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux0~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~4_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~25_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[13]~24_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[13]~25_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~43_combout\ : std_logic;
SIGNAL \EX_ALU|Mux18~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux18~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux18~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux18~3_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux19~3_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux17~3_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[15]~28_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[15]~29_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux16~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux16~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux15~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux14~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~26_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~27_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[13]~26_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[13]~27_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux18~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux18~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \EX_ALU|Mux19~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux19~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[12]~24_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[12]~25_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux19~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux19~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \EX_ALU|Mux20~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux20~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[11]~20_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[11]~21_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux20~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux20~3_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~22_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~23_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux20~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \EX_ALU|Add0~34_combout\ : std_logic;
SIGNAL \EX_ALU|Mux21~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux21~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~20_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~21_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[5]~10_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[5]~11_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux26~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux26~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \EX_ALU|Mux22~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux22~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[8]~18_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[8]~19_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux23~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~28_combout\ : std_logic;
SIGNAL \EX_ALU|Mux23~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux23~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[3]~6_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[3]~7_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux28~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux28~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \EX_ALU|Mux26~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux26~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[5]~8_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[5]~9_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux26~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux26~3_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~18_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~20\ : std_logic;
SIGNAL \EX_ALU|Add0~23\ : std_logic;
SIGNAL \EX_ALU|Add0~25_combout\ : std_logic;
SIGNAL \EX_ALU|Mux24~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux24~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~15_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[1]~2_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[1]~3_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux30~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux30~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \EX_ALU|Add0~22_combout\ : std_logic;
SIGNAL \EX_ALU|Mux25~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux25~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[2]~4_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[2]~5_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux29~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux29~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux29~3_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~9_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux30~3_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~6_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~1_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[2]~7_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~3_cout\ : std_logic;
SIGNAL \EX_ALU|Add0~5\ : std_logic;
SIGNAL \EX_ALU|Add0~8\ : std_logic;
SIGNAL \EX_ALU|Add0~10_combout\ : std_logic;
SIGNAL \EX_ALU|Mux29~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux29~1_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[1]~0_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[1]~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux30~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux30~2_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux30~0_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~7_combout\ : std_logic;
SIGNAL \EX_ALU|Mux30~2_combout\ : std_logic;
SIGNAL \EX_ALU|Mux30~3_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[0]~2_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[0]~3_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux31~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux31~4_combout\ : std_logic;
SIGNAL \EX_ALU|Mux31~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux31~2_combout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~1_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~3_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~5_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~7_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~9_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~11_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~13_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~15_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~17_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~19_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~21_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~23_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~25_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~27_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~29_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~31_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~33_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~35_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~37_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~39_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~41_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~43_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~45_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~47_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~49_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~51_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~53_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~55_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~57_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~59_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~61_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~62_combout\ : std_logic;
SIGNAL \EX_ALU|Mux31~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux31~3_combout\ : std_logic;
SIGNAL \EX_ALU|Mux31~4_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[0]~0_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[0]~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux31~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux31~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \EX_ALU|Add0~11\ : std_logic;
SIGNAL \EX_ALU|Add0~13_combout\ : std_logic;
SIGNAL \EX_ALU|Mux28~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux28~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[3]~4_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[3]~5_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux28~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux28~3_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~12_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~14\ : std_logic;
SIGNAL \EX_ALU|Add0~16_combout\ : std_logic;
SIGNAL \EX_ALU|Mux27~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux27~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_2_ID[4]~11_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[4]~5_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[5]~4_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_C~2_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_C~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_C~3_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[5]~5_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~2_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[6]~6_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[6]~7_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[7]~6_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~3_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[1]~1_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[1]~0_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[0]~0_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~0_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~4_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[9]~19_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[9]~9_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[8]~9_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[8]~8_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~5_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[13]~12_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[13]~13_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[12]~13_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~7_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[10]~20_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[10]~21_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[10]~10_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[11]~22_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[11]~23_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[11]~11_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[11]~10_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~6_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~9_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[17]~16_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[16]~16_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[17]~17_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~10_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[18]~19_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[18]~18_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[19]~19_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~11_combout\ : std_logic;
SIGNAL \Forward_D_mux|Forward_D_out[20]~21_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[20]~20_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[21]~42_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[21]~43_combout\ : std_logic;
SIGNAL \Forward_C_mux|Forward_C_out[21]~21_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~12_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~14_combout\ : std_logic;
SIGNAL \ID_Comparator|Equal0~20_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~0_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~1_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[1]~4_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[3]~2_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~2_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~3_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[26]~17_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~6_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[27]~1_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[4]~8_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~8_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~9_combout\ : std_logic;
SIGNAL \IF_Flush_mux|Instruction_IF[27]~18_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~2_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[0]~0_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[8]~13\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~14_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[9]~15\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~15_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[10]~17\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~16_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[11]~19\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[9]~15\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[10]~17\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[11]~19\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[12]~21\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[13]~22_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~17_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~18_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[12]~21\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[13]~23\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[14]~24_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~19_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~20_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[13]~23\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~21_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~22_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[14]~25\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[14]~25\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[15]~27\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[16]~28_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~23_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~24_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[15]~27\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~25_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[16]~29\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~26_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~27_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[17]~31\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[16]~29\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[17]~31\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[18]~33\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[19]~34_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~28_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~29_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[18]~33\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~30_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~31_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[19]~35\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[19]~35\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[20]~37\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[21]~38_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~32_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~33_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[20]~37\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~34_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[21]~39\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[21]~39\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[22]~41\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[23]~42_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~35_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~36_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[22]~41\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[23]~43\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[24]~44_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~37_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~38_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[23]~43\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~39_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~40_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[24]~45\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~41_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[25]~47\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~46_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~47_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[26]~49\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[27]~51\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[28]~53\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~44_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~45_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[24]~45\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[25]~47\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[26]~49\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[27]~50_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~42_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~43_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[27]~51\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[28]~53\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[29]~55\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[30]~57\ : std_logic;
SIGNAL \ID_PC_Add|Branch_Dest_ID[31]~58_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~50_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[29]~55\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[30]~57\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~48_combout\ : std_logic;
SIGNAL \ID_PC_Add|Add0~49_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[25]~50_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[25]~51_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[27]~54_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[27]~55_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[29]~58_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[29]~59_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~3_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~4_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~5_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~1_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~2_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~9_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~6_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~8_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~10_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~11_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux27~3_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Write_Data_MEM[5]~feeder_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux25~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux24~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux23~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~7_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~9_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~13_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~17_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~19_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~34_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~35_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~47_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~50_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~51_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~52_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~53_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~56_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~57_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Write_Register_MEM\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \EX_MEM_Pipeline_Stage|Write_Data_MEM\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EX_MEM_Pipeline_Stage|Instruction_MEM\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EX_MEM_Pipeline_Stage|ALU_Result_MEM\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Read_Data_MEM\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_WB_Pipeline_Stage|Write_Register_WB\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MEM_WB_Pipeline_Stage|Read_Data_WB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_WB_Pipeline_Stage|Instruction_WB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EX_ALU|Mult0|auto_generated|w513w\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0_bypass\ : std_logic_vector(0 TO 82);
SIGNAL \ID_Registers|register_rtl_0_bypass\ : std_logic_vector(0 TO 74);
SIGNAL \IF_PC_Reg|PC_IF\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IF_ID_Pipeline_Stage|PC_Plus_4_ID\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IF_ID_Pipeline_Stage|Instruction_ID\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_1_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|ALUOp_EX\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~0_combout\ : std_logic;

BEGIN

ww_Clk <= Clk;
PC_Plus_4_IF <= ww_PC_Plus_4_IF;
Instruction_IF <= ww_Instruction_IF;
Next_PC_IF <= ww_Next_PC_IF;
Instruction_ID <= ww_Instruction_ID;
Read_Address_1_ID <= ww_Read_Address_1_ID;
Read_Data_1_ID <= ww_Read_Data_1_ID;
ALUOp_ID <= ww_ALUOp_ID;
ALUSrc_ID <= ww_ALUSrc_ID;
Branch_ID <= ww_Branch_ID;
MemRead_ID <= ww_MemRead_ID;
MemWrite_ID <= ww_MemWrite_ID;
MemtoReg_ID <= ww_MemtoReg_ID;
PCSrc_ID <= ww_PCSrc_ID;
Instruction_EX <= ww_Instruction_EX;
ALU_Data_2_EX <= ww_ALU_Data_2_EX;
ALU_Control_EX <= ww_ALU_Control_EX;
ALU_Result_EX <= ww_ALU_Result_EX;
Write_Register_EX <= ww_Write_Register_EX;
Zero_EX <= ww_Zero_EX;
ALU_Result_MEM <= ww_ALU_Result_MEM;
Write_Data_MEM <= ww_Write_Data_MEM;
Read_Data_MEM <= ww_Read_Data_MEM;
Read_Data_WB <= ww_Read_Data_WB;
ALU_Result_WB <= ww_ALU_Result_WB;
Write_Data_WB <= ww_Write_Data_WB;
Forward_A <= ww_Forward_A;
Forward_B <= ww_Forward_B;
Forward_MEM <= ww_Forward_MEM;
Read_Data_forward_MEM_MEM <= ww_Read_Data_forward_MEM_MEM;
IF_ID_pipeline_stall <= ww_IF_ID_pipeline_stall;
pc_stall <= ww_pc_stall;
ID_Control_Noop <= ww_ID_Control_Noop;
Forward_Reg_Delay <= ww_Forward_Reg_Delay;
Forward_C <= ww_Forward_C;
Forward_D <= ww_Forward_D;
Zero_ID <= ww_Zero_ID;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\);

\ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\MEM_WB_Pipeline_Stage|Instruction_WB\(14) & \MEM_WB_Pipeline_Stage|Instruction_WB\(13) & \MEM_WB_Pipeline_Stage|Write_Register_WB\(1) & 
\MEM_WB_Pipeline_Stage|Write_Register_WB\(0));

\ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \IF_Flush_mux|Instruction_IF[3]~6_combout\ & \IF_Flush_mux|Instruction_IF[22]~16_combout\ & \IF_Flush_mux|Instruction_IF[5]~9_combout\);

\ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a1\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a2\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a3\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a4\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a5\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a6\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a7\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a8\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a9\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a10\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a11\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a12\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a13\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a14\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a15\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a16\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a17\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a18\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a19\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a20\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a21\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a22\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a23\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a24\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a25\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a26\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a27\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a28\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a29\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a30\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a31\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\);

\ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\MEM_WB_Pipeline_Stage|Instruction_WB\(14) & \MEM_WB_Pipeline_Stage|Instruction_WB\(13) & \MEM_WB_Pipeline_Stage|Write_Register_WB\(1) & 
\MEM_WB_Pipeline_Stage|Write_Register_WB\(0));

\ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\IF_Flush_mux|Instruction_IF[14]~13_combout\ & \IF_Flush_mux|Instruction_IF[13]~12_combout\ & \IF_Flush_mux|Instruction_IF[17]~15_combout\ & 
\IF_Flush_mux|Instruction_IF[16]~14_combout\);

\ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a1\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a2\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a3\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a4\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a5\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a6\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a7\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a8\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a9\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a10\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a11\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a12\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a13\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a14\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a15\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a16\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a17\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a18\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a19\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a20\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a21\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a22\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a23\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a24\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a25\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a26\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a27\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a28\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a29\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a30\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a31\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\EX_ALU|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8\
& \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3\
& \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \EX_ALU|Mult0|auto_generated|mac_mult1~dataout\);

\EX_ALU|Mult0|auto_generated|w513w\(0) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\EX_ALU|Mult0|auto_generated|w513w\(1) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\EX_ALU|Mult0|auto_generated|w513w\(2) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\EX_ALU|Mult0|auto_generated|w513w\(3) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\EX_ALU|Mult0|auto_generated|w513w\(4) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\EX_ALU|Mult0|auto_generated|w513w\(5) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\EX_ALU|Mult0|auto_generated|w513w\(6) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\EX_ALU|Mult0|auto_generated|w513w\(7) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\EX_ALU|Mult0|auto_generated|w513w\(8) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\EX_ALU|Mult0|auto_generated|w513w\(9) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\EX_ALU|Mult0|auto_generated|w513w\(10) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\EX_ALU|Mult0|auto_generated|w513w\(11) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\EX_ALU|Mult0|auto_generated|w513w\(12) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\EX_ALU|Mult0|auto_generated|w513w\(13) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\EX_ALU|Mult0|auto_generated|w513w\(14) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\EX_ALU|Mult0|auto_generated|w513w\(15) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\EX_ALU|Mult0|auto_generated|w513w\(16) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\EX_ALU|Mult0|auto_generated|w513w\(17) <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\EX_ALU|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29\ & 
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25\ & 
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21\ & 
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17\ & 
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13\ & 
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8\
& \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3\
& \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \EX_ALU|Mult0|auto_generated|mac_mult3~dataout\ & \EX_ALU|Mult0|auto_generated|mac_mult3~3\ & \EX_ALU|Mult0|auto_generated|mac_mult3~2\ & 
\EX_ALU|Mult0|auto_generated|mac_mult3~1\ & \EX_ALU|Mult0|auto_generated|mac_mult3~0\);

\EX_ALU|Mult0|auto_generated|mac_out4~0\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\EX_ALU|Mult0|auto_generated|mac_out4~1\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\EX_ALU|Mult0|auto_generated|mac_out4~2\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\EX_ALU|Mult0|auto_generated|mac_out4~3\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\EX_ALU|Mult0|auto_generated|mac_out4~dataout\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT30\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ <= \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\EX_ALU|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29\ & 
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25\ & 
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21\ & 
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17\ & 
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13\ & 
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8\
& \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3\
& \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2\ & \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1\ & \EX_ALU|Mult0|auto_generated|mac_mult5~dataout\ & \EX_ALU|Mult0|auto_generated|mac_mult5~3\ & \EX_ALU|Mult0|auto_generated|mac_mult5~2\ & 
\EX_ALU|Mult0|auto_generated|mac_mult5~1\ & \EX_ALU|Mult0|auto_generated|mac_mult5~0\);

\EX_ALU|Mult0|auto_generated|mac_out6~0\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\EX_ALU|Mult0|auto_generated|mac_out6~1\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\EX_ALU|Mult0|auto_generated|mac_out6~2\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\EX_ALU|Mult0|auto_generated|mac_out6~3\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\EX_ALU|Mult0|auto_generated|mac_out6~dataout\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT24\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT26\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT28\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ <= \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\EX_ALU|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\Data_forwarding_mux_A|Mux14~1_combout\ & \Data_forwarding_mux_A|Mux15~1_combout\ & \Data_forwarding_mux_A|Mux16~1_combout\ & \Data_forwarding_mux_A|Mux17~1_combout\ & 
\Data_forwarding_mux_A|Mux18~1_combout\ & \Data_forwarding_mux_A|Mux19~1_combout\ & \Data_forwarding_mux_A|Mux20~1_combout\ & \Data_forwarding_mux_A|Mux21~1_combout\ & \Data_forwarding_mux_A|Mux22~1_combout\ & \Data_forwarding_mux_A|Mux23~1_combout\ & 
\Data_forwarding_mux_A|Mux24~1_combout\ & \Data_forwarding_mux_A|Mux25~1_combout\ & \Data_forwarding_mux_A|Mux26~1_combout\ & \Data_forwarding_mux_A|Mux27~1_combout\ & \Data_forwarding_mux_A|Mux28~1_combout\ & \Data_forwarding_mux_A|Mux29~1_combout\ & 
\Data_forwarding_mux_A|Mux30~1_combout\ & \Data_forwarding_mux_A|Mux31~1_combout\);

\EX_ALU|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ & 
\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ & 
\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ & 
\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\);

\EX_ALU|Mult0|auto_generated|mac_mult1~dataout\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\EX_ALU|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\Data_forwarding_mux_A|Mux14~1_combout\ & \Data_forwarding_mux_A|Mux15~1_combout\ & \Data_forwarding_mux_A|Mux16~1_combout\ & \Data_forwarding_mux_A|Mux17~1_combout\ & 
\Data_forwarding_mux_A|Mux18~1_combout\ & \Data_forwarding_mux_A|Mux19~1_combout\ & \Data_forwarding_mux_A|Mux20~1_combout\ & \Data_forwarding_mux_A|Mux21~1_combout\ & \Data_forwarding_mux_A|Mux22~1_combout\ & \Data_forwarding_mux_A|Mux23~1_combout\ & 
\Data_forwarding_mux_A|Mux24~1_combout\ & \Data_forwarding_mux_A|Mux25~1_combout\ & \Data_forwarding_mux_A|Mux26~1_combout\ & \Data_forwarding_mux_A|Mux27~1_combout\ & \Data_forwarding_mux_A|Mux28~1_combout\ & \Data_forwarding_mux_A|Mux29~1_combout\ & 
\Data_forwarding_mux_A|Mux30~1_combout\ & \Data_forwarding_mux_A|Mux31~1_combout\);

\EX_ALU|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ & 
\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ & 
\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ & gnd & gnd & gnd & gnd);

\EX_ALU|Mult0|auto_generated|mac_mult3~0\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\EX_ALU|Mult0|auto_generated|mac_mult3~1\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\EX_ALU|Mult0|auto_generated|mac_mult3~2\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\EX_ALU|Mult0|auto_generated|mac_mult3~3\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\EX_ALU|Mult0|auto_generated|mac_mult3~dataout\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31\ <= \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\EX_ALU|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (\Data_forwarding_mux_A|Mux0~1_combout\ & \Data_forwarding_mux_A|Mux1~1_combout\ & \Data_forwarding_mux_A|Mux2~1_combout\ & \Data_forwarding_mux_A|Mux3~1_combout\ & 
\Data_forwarding_mux_A|Mux4~1_combout\ & \Data_forwarding_mux_A|Mux5~1_combout\ & \Data_forwarding_mux_A|Mux6~1_combout\ & \Data_forwarding_mux_A|Mux7~1_combout\ & \Data_forwarding_mux_A|Mux8~1_combout\ & \Data_forwarding_mux_A|Mux9~1_combout\ & 
\Data_forwarding_mux_A|Mux10~1_combout\ & \Data_forwarding_mux_A|Mux11~1_combout\ & \Data_forwarding_mux_A|Mux12~1_combout\ & \Data_forwarding_mux_A|Mux13~1_combout\ & gnd & gnd & gnd & gnd);

\EX_ALU|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ & 
\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ & 
\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ & 
\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\);

\EX_ALU|Mult0|auto_generated|mac_mult5~0\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\EX_ALU|Mult0|auto_generated|mac_mult5~1\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\EX_ALU|Mult0|auto_generated|mac_mult5~2\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\EX_ALU|Mult0|auto_generated|mac_mult5~3\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\EX_ALU|Mult0|auto_generated|mac_mult5~dataout\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31\ <= \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\EX_MEM_Pipeline_Stage|Write_Data_MEM\(8) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(7) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(6) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(5) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(4) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(3) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(2) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(1) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(0));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & \EX_ALU|Mux28~1_combout\ & 
\EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~3_combout\ & \EX_ALU|Mux31~4_combout\);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\EX_MEM_Pipeline_Stage|Write_Data_MEM\(17) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(16) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(15) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(14) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(13) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(12) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(11) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(10) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(9));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & \EX_ALU|Mux28~1_combout\ & 
\EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~3_combout\ & \EX_ALU|Mux31~4_combout\);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(3);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(4);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(5);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(6);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(7);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(8);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\EX_MEM_Pipeline_Stage|Write_Data_MEM\(26) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(25) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(24) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(23) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(22) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(21) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(20) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(19) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(18));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & \EX_ALU|Mux28~1_combout\ & 
\EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~3_combout\ & \EX_ALU|Mux31~4_combout\);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(3);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(4);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(5);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(6);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(7);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(8);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (\EX_MEM_Pipeline_Stage|Write_Data_MEM\(31) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(30) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(29) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(28) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(27));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & \EX_ALU|Mux28~1_combout\ & 
\EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~3_combout\ & \EX_ALU|Mux31~4_combout\);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(3);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(4);

\Clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \Clk~combout\);

\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\);
\Data_Forwarding_unit|ALT_INV_ID_Control_Noop~0_combout\ <= NOT \Data_Forwarding_unit|ID_Control_Noop~0_combout\;

-- Location: M4K_X64_Y27
\ID_Registers|register_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000015000000140000001300000012000000110000001000000009000000080000000700000006000000050000000400000003000000020000000100000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ID_Registers:ID_Registers|altsyncram:register_rtl_0|altsyncram_tki1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \ID_Registers|always2~0_combout\,
	portbrewe => VCC,
	portbaddrstall => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~0_combout\,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X64_Y26
\ID_Registers|register_rtl_1|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000015000000140000001300000012000000110000001000000009000000080000000700000006000000050000000400000003000000020000000100000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ID_Registers:ID_Registers|altsyncram:register_rtl_1|altsyncram_tki1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \ID_Registers|always2~0_combout\,
	portbrewe => VCC,
	portbaddrstall => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~0_combout\,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X66_Y24_N2
\ID_PC_Add|Branch_Dest_ID[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[2]~0_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(2) & (\IF_ID_Pipeline_Stage|Instruction_ID\(0) $ (VCC))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(2) & (\IF_ID_Pipeline_Stage|Instruction_ID\(0) & VCC))
-- \ID_PC_Add|Branch_Dest_ID[2]~1\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(2) & \IF_ID_Pipeline_Stage|Instruction_ID\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(2),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(0),
	datad => VCC,
	combout => \ID_PC_Add|Branch_Dest_ID[2]~0_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[2]~1\);

-- Location: LCCOMB_X66_Y24_N6
\ID_PC_Add|Branch_Dest_ID[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[4]~4_combout\ = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(4) $ (\IF_ID_Pipeline_Stage|Instruction_ID\(2) $ (!\ID_PC_Add|Branch_Dest_ID[3]~3\)))) # (GND)
-- \ID_PC_Add|Branch_Dest_ID[4]~5\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(4) & ((\IF_ID_Pipeline_Stage|Instruction_ID\(2)) # (!\ID_PC_Add|Branch_Dest_ID[3]~3\))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(4) & (\IF_ID_Pipeline_Stage|Instruction_ID\(2) & 
-- !\ID_PC_Add|Branch_Dest_ID[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(4),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(2),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[3]~3\,
	combout => \ID_PC_Add|Branch_Dest_ID[4]~4_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[4]~5\);

-- Location: LCCOMB_X66_Y24_N10
\ID_PC_Add|Branch_Dest_ID[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[6]~8_combout\ = ((\IF_ID_Pipeline_Stage|Instruction_ID\(4) $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(6) $ (!\ID_PC_Add|Branch_Dest_ID[5]~7\)))) # (GND)
-- \ID_PC_Add|Branch_Dest_ID[6]~9\ = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID\(4) & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(6)) # (!\ID_PC_Add|Branch_Dest_ID[5]~7\))) # (!\IF_ID_Pipeline_Stage|Instruction_ID\(4) & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(6) & 
-- !\ID_PC_Add|Branch_Dest_ID[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(4),
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(6),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[5]~7\,
	combout => \ID_PC_Add|Branch_Dest_ID[6]~8_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[6]~9\);

-- Location: LCCOMB_X66_Y24_N14
\ID_PC_Add|Branch_Dest_ID[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[8]~12_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(8) & (\ID_PC_Add|Branch_Dest_ID[7]~11\ $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(8) & (!\ID_PC_Add|Branch_Dest_ID[7]~11\ & VCC))
-- \ID_PC_Add|Branch_Dest_ID[8]~13\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(8) & !\ID_PC_Add|Branch_Dest_ID[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(8),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[7]~11\,
	combout => \ID_PC_Add|Branch_Dest_ID[8]~12_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[8]~13\);

-- Location: LCCOMB_X66_Y24_N18
\ID_PC_Add|Branch_Dest_ID[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[10]~16_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(10) & (\ID_PC_Add|Branch_Dest_ID[9]~15\ $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(10) & (!\ID_PC_Add|Branch_Dest_ID[9]~15\ & VCC))
-- \ID_PC_Add|Branch_Dest_ID[10]~17\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(10) & !\ID_PC_Add|Branch_Dest_ID[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(10),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[9]~15\,
	combout => \ID_PC_Add|Branch_Dest_ID[10]~16_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[10]~17\);

-- Location: LCCOMB_X66_Y24_N20
\ID_PC_Add|Branch_Dest_ID[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[11]~18_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(11) & (!\ID_PC_Add|Branch_Dest_ID[10]~17\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(11) & ((\ID_PC_Add|Branch_Dest_ID[10]~17\) # (GND)))
-- \ID_PC_Add|Branch_Dest_ID[11]~19\ = CARRY((!\ID_PC_Add|Branch_Dest_ID[10]~17\) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(11),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[10]~17\,
	combout => \ID_PC_Add|Branch_Dest_ID[11]~18_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[11]~19\);

-- Location: LCCOMB_X66_Y24_N22
\ID_PC_Add|Branch_Dest_ID[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[12]~20_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(12) & (\ID_PC_Add|Branch_Dest_ID[11]~19\ $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(12) & (!\ID_PC_Add|Branch_Dest_ID[11]~19\ & VCC))
-- \ID_PC_Add|Branch_Dest_ID[12]~21\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(12) & !\ID_PC_Add|Branch_Dest_ID[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(12),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[11]~19\,
	combout => \ID_PC_Add|Branch_Dest_ID[12]~20_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[12]~21\);

-- Location: LCCOMB_X66_Y24_N28
\ID_PC_Add|Branch_Dest_ID[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[15]~26_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(18) & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(15) & (\ID_PC_Add|Branch_Dest_ID[14]~25\ & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(15) & 
-- (!\ID_PC_Add|Branch_Dest_ID[14]~25\)))) # (!\IF_ID_Pipeline_Stage|Instruction_ID\(18) & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(15) & (!\ID_PC_Add|Branch_Dest_ID[14]~25\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(15) & ((\ID_PC_Add|Branch_Dest_ID[14]~25\) # 
-- (GND)))))
-- \ID_PC_Add|Branch_Dest_ID[15]~27\ = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID\(18) & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(15) & !\ID_PC_Add|Branch_Dest_ID[14]~25\)) # (!\IF_ID_Pipeline_Stage|Instruction_ID\(18) & ((!\ID_PC_Add|Branch_Dest_ID[14]~25\) # 
-- (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(15),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[14]~25\,
	combout => \ID_PC_Add|Branch_Dest_ID[15]~26_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[15]~27\);

-- Location: LCCOMB_X66_Y23_N0
\ID_PC_Add|Branch_Dest_ID[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[17]~30_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(17) & (!\ID_PC_Add|Branch_Dest_ID[16]~29\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(17) & ((\ID_PC_Add|Branch_Dest_ID[16]~29\) # (GND)))
-- \ID_PC_Add|Branch_Dest_ID[17]~31\ = CARRY((!\ID_PC_Add|Branch_Dest_ID[16]~29\) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(17),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[16]~29\,
	combout => \ID_PC_Add|Branch_Dest_ID[17]~30_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[17]~31\);

-- Location: LCCOMB_X66_Y23_N2
\ID_PC_Add|Branch_Dest_ID[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[18]~32_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(18) & (\ID_PC_Add|Branch_Dest_ID[17]~31\ $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(18) & (!\ID_PC_Add|Branch_Dest_ID[17]~31\ & VCC))
-- \ID_PC_Add|Branch_Dest_ID[18]~33\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(18) & !\ID_PC_Add|Branch_Dest_ID[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(18),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[17]~31\,
	combout => \ID_PC_Add|Branch_Dest_ID[18]~32_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[18]~33\);

-- Location: LCCOMB_X66_Y23_N6
\ID_PC_Add|Branch_Dest_ID[20]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[20]~36_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(20) & (\ID_PC_Add|Branch_Dest_ID[19]~35\ $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(20) & (!\ID_PC_Add|Branch_Dest_ID[19]~35\ & VCC))
-- \ID_PC_Add|Branch_Dest_ID[20]~37\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(20) & !\ID_PC_Add|Branch_Dest_ID[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(20),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[19]~35\,
	combout => \ID_PC_Add|Branch_Dest_ID[20]~36_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[20]~37\);

-- Location: LCCOMB_X66_Y23_N10
\ID_PC_Add|Branch_Dest_ID[22]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[22]~40_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(22) & (\ID_PC_Add|Branch_Dest_ID[21]~39\ $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(22) & (!\ID_PC_Add|Branch_Dest_ID[21]~39\ & VCC))
-- \ID_PC_Add|Branch_Dest_ID[22]~41\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(22) & !\ID_PC_Add|Branch_Dest_ID[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(22),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[21]~39\,
	combout => \ID_PC_Add|Branch_Dest_ID[22]~40_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[22]~41\);

-- Location: LCCOMB_X66_Y23_N16
\ID_PC_Add|Branch_Dest_ID[25]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[25]~46_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(25) & (!\ID_PC_Add|Branch_Dest_ID[24]~45\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(25) & ((\ID_PC_Add|Branch_Dest_ID[24]~45\) # (GND)))
-- \ID_PC_Add|Branch_Dest_ID[25]~47\ = CARRY((!\ID_PC_Add|Branch_Dest_ID[24]~45\) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(25),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[24]~45\,
	combout => \ID_PC_Add|Branch_Dest_ID[25]~46_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[25]~47\);

-- Location: LCCOMB_X66_Y23_N18
\ID_PC_Add|Branch_Dest_ID[26]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[26]~48_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(26) & (\ID_PC_Add|Branch_Dest_ID[25]~47\ $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(26) & (!\ID_PC_Add|Branch_Dest_ID[25]~47\ & VCC))
-- \ID_PC_Add|Branch_Dest_ID[26]~49\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(26) & !\ID_PC_Add|Branch_Dest_ID[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(26),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[25]~47\,
	combout => \ID_PC_Add|Branch_Dest_ID[26]~48_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[26]~49\);

-- Location: LCCOMB_X66_Y23_N22
\ID_PC_Add|Branch_Dest_ID[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[28]~52_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(28) & (\ID_PC_Add|Branch_Dest_ID[27]~51\ $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(28) & (!\ID_PC_Add|Branch_Dest_ID[27]~51\ & VCC))
-- \ID_PC_Add|Branch_Dest_ID[28]~53\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(28) & !\ID_PC_Add|Branch_Dest_ID[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(28),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[27]~51\,
	combout => \ID_PC_Add|Branch_Dest_ID[28]~52_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[28]~53\);

-- Location: LCCOMB_X66_Y23_N24
\ID_PC_Add|Branch_Dest_ID[29]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[29]~54_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(29) & (!\ID_PC_Add|Branch_Dest_ID[28]~53\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(29) & ((\ID_PC_Add|Branch_Dest_ID[28]~53\) # (GND)))
-- \ID_PC_Add|Branch_Dest_ID[29]~55\ = CARRY((!\ID_PC_Add|Branch_Dest_ID[28]~53\) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(29),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[28]~53\,
	combout => \ID_PC_Add|Branch_Dest_ID[29]~54_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[29]~55\);

-- Location: LCCOMB_X66_Y23_N26
\ID_PC_Add|Branch_Dest_ID[30]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[30]~56_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(30) & (\ID_PC_Add|Branch_Dest_ID[29]~55\ $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(30) & (!\ID_PC_Add|Branch_Dest_ID[29]~55\ & VCC))
-- \ID_PC_Add|Branch_Dest_ID[30]~57\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(30) & !\ID_PC_Add|Branch_Dest_ID[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(30),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[29]~55\,
	combout => \ID_PC_Add|Branch_Dest_ID[30]~56_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[30]~57\);

-- Location: DSPOUT_X73_Y28_N2
\EX_ALU|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X75_Y29_N18
\EX_ALU|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~4_combout\ = (\Data_forwarding_mux_A|Mux31~1_combout\ & ((\EX_ALU|Add0~1_combout\ & (\EX_ALU|Add0~3_cout\ & VCC)) # (!\EX_ALU|Add0~1_combout\ & (!\EX_ALU|Add0~3_cout\)))) # (!\Data_forwarding_mux_A|Mux31~1_combout\ & ((\EX_ALU|Add0~1_combout\ 
-- & (!\EX_ALU|Add0~3_cout\)) # (!\EX_ALU|Add0~1_combout\ & ((\EX_ALU|Add0~3_cout\) # (GND)))))
-- \EX_ALU|Add0~5\ = CARRY((\Data_forwarding_mux_A|Mux31~1_combout\ & (!\EX_ALU|Add0~1_combout\ & !\EX_ALU|Add0~3_cout\)) # (!\Data_forwarding_mux_A|Mux31~1_combout\ & ((!\EX_ALU|Add0~3_cout\) # (!\EX_ALU|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux31~1_combout\,
	datab => \EX_ALU|Add0~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~3_cout\,
	combout => \EX_ALU|Add0~4_combout\,
	cout => \EX_ALU|Add0~5\);

-- Location: LCCOMB_X75_Y28_N18
\EX_ALU|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~52_combout\ = (\Data_forwarding_mux_A|Mux15~1_combout\ & ((\EX_ALU|Add0~51_combout\ & (\EX_ALU|Add0~50\ & VCC)) # (!\EX_ALU|Add0~51_combout\ & (!\EX_ALU|Add0~50\)))) # (!\Data_forwarding_mux_A|Mux15~1_combout\ & ((\EX_ALU|Add0~51_combout\ & 
-- (!\EX_ALU|Add0~50\)) # (!\EX_ALU|Add0~51_combout\ & ((\EX_ALU|Add0~50\) # (GND)))))
-- \EX_ALU|Add0~53\ = CARRY((\Data_forwarding_mux_A|Mux15~1_combout\ & (!\EX_ALU|Add0~51_combout\ & !\EX_ALU|Add0~50\)) # (!\Data_forwarding_mux_A|Mux15~1_combout\ & ((!\EX_ALU|Add0~50\) # (!\EX_ALU|Add0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux15~1_combout\,
	datab => \EX_ALU|Add0~51_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~50\,
	combout => \EX_ALU|Add0~52_combout\,
	cout => \EX_ALU|Add0~53\);

-- Location: DSPOUT_X73_Y26_N2
\EX_ALU|Mult0|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X73_Y27_N2
\EX_ALU|Mult0|auto_generated|mac_out6\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X74_Y26_N2
\EX_ALU|Mult0|auto_generated|op_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~0_combout\ = (\EX_ALU|Mult0|auto_generated|mac_out6~dataout\ & (\EX_ALU|Mult0|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~dataout\ & (\EX_ALU|Mult0|auto_generated|mac_out4~dataout\ 
-- & VCC))
-- \EX_ALU|Mult0|auto_generated|op_2~1\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~dataout\ & \EX_ALU|Mult0|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out6~dataout\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \EX_ALU|Mult0|auto_generated|op_2~0_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_2~1\);

-- Location: LCCOMB_X74_Y26_N8
\EX_ALU|Mult0|auto_generated|op_2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~6_combout\ = (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & (\EX_ALU|Mult0|auto_generated|op_2~5\ & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & 
-- (!\EX_ALU|Mult0|auto_generated|op_2~5\)))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\EX_ALU|Mult0|auto_generated|op_2~5\)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & 
-- ((\EX_ALU|Mult0|auto_generated|op_2~5\) # (GND)))))
-- \EX_ALU|Mult0|auto_generated|op_2~7\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & !\EX_ALU|Mult0|auto_generated|op_2~5\)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- ((!\EX_ALU|Mult0|auto_generated|op_2~5\) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_2~5\,
	combout => \EX_ALU|Mult0|auto_generated|op_2~6_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_2~7\);

-- Location: LCCOMB_X75_Y28_N28
\EX_ALU|Add0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~67_combout\ = ((\Data_forwarding_mux_A|Mux10~1_combout\ $ (\EX_ALU|Add0~66_combout\ $ (!\EX_ALU|Add0~65\)))) # (GND)
-- \EX_ALU|Add0~68\ = CARRY((\Data_forwarding_mux_A|Mux10~1_combout\ & ((\EX_ALU|Add0~66_combout\) # (!\EX_ALU|Add0~65\))) # (!\Data_forwarding_mux_A|Mux10~1_combout\ & (\EX_ALU|Add0~66_combout\ & !\EX_ALU|Add0~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux10~1_combout\,
	datab => \EX_ALU|Add0~66_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~65\,
	combout => \EX_ALU|Add0~67_combout\,
	cout => \EX_ALU|Add0~68\);

-- Location: LCCOMB_X74_Y26_N10
\EX_ALU|Mult0|auto_generated|op_2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~8_combout\ = ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (!\EX_ALU|Mult0|auto_generated|op_2~7\)))) # (GND)
-- \EX_ALU|Mult0|auto_generated|op_2~9\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4\) # (!\EX_ALU|Mult0|auto_generated|op_2~7\))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ & 
-- (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ & !\EX_ALU|Mult0|auto_generated|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_2~7\,
	combout => \EX_ALU|Mult0|auto_generated|op_2~8_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_2~9\);

-- Location: LCCOMB_X74_Y26_N12
\EX_ALU|Mult0|auto_generated|op_2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~10_combout\ = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & (\EX_ALU|Mult0|auto_generated|op_2~9\ & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\EX_ALU|Mult0|auto_generated|op_2~9\)))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\EX_ALU|Mult0|auto_generated|op_2~9\)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- ((\EX_ALU|Mult0|auto_generated|op_2~9\) # (GND)))))
-- \EX_ALU|Mult0|auto_generated|op_2~11\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & !\EX_ALU|Mult0|auto_generated|op_2~9\)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & 
-- ((!\EX_ALU|Mult0|auto_generated|op_2~9\) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_2~9\,
	combout => \EX_ALU|Mult0|auto_generated|op_2~10_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_2~11\);

-- Location: LCCOMB_X74_Y26_N14
\EX_ALU|Mult0|auto_generated|op_2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~12_combout\ = ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (!\EX_ALU|Mult0|auto_generated|op_2~11\)))) # (GND)
-- \EX_ALU|Mult0|auto_generated|op_2~13\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6\) # (!\EX_ALU|Mult0|auto_generated|op_2~11\))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ & 
-- (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ & !\EX_ALU|Mult0|auto_generated|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_2~11\,
	combout => \EX_ALU|Mult0|auto_generated|op_2~12_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_2~13\);

-- Location: LCCOMB_X74_Y26_N20
\EX_ALU|Mult0|auto_generated|op_2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~18_combout\ = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & (\EX_ALU|Mult0|auto_generated|op_2~17\ & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\EX_ALU|Mult0|auto_generated|op_2~17\)))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\EX_ALU|Mult0|auto_generated|op_2~17\)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- ((\EX_ALU|Mult0|auto_generated|op_2~17\) # (GND)))))
-- \EX_ALU|Mult0|auto_generated|op_2~19\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & !\EX_ALU|Mult0|auto_generated|op_2~17\)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- ((!\EX_ALU|Mult0|auto_generated|op_2~17\) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_2~17\,
	combout => \EX_ALU|Mult0|auto_generated|op_2~18_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_2~19\);

-- Location: LCCOMB_X75_Y27_N10
\EX_ALU|Add0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~88_combout\ = (\EX_ALU|Add0~87_combout\ & ((\Data_forwarding_mux_A|Mux3~1_combout\ & (\EX_ALU|Add0~86\ & VCC)) # (!\Data_forwarding_mux_A|Mux3~1_combout\ & (!\EX_ALU|Add0~86\)))) # (!\EX_ALU|Add0~87_combout\ & 
-- ((\Data_forwarding_mux_A|Mux3~1_combout\ & (!\EX_ALU|Add0~86\)) # (!\Data_forwarding_mux_A|Mux3~1_combout\ & ((\EX_ALU|Add0~86\) # (GND)))))
-- \EX_ALU|Add0~89\ = CARRY((\EX_ALU|Add0~87_combout\ & (!\Data_forwarding_mux_A|Mux3~1_combout\ & !\EX_ALU|Add0~86\)) # (!\EX_ALU|Add0~87_combout\ & ((!\EX_ALU|Add0~86\) # (!\Data_forwarding_mux_A|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~87_combout\,
	datab => \Data_forwarding_mux_A|Mux3~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~86\,
	combout => \EX_ALU|Add0~88_combout\,
	cout => \EX_ALU|Add0~89\);

-- Location: LCCOMB_X75_Y27_N14
\EX_ALU|Add0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~94_combout\ = (\Data_forwarding_mux_A|Mux1~1_combout\ & ((\EX_ALU|Add0~93_combout\ & (\EX_ALU|Add0~92\ & VCC)) # (!\EX_ALU|Add0~93_combout\ & (!\EX_ALU|Add0~92\)))) # (!\Data_forwarding_mux_A|Mux1~1_combout\ & ((\EX_ALU|Add0~93_combout\ & 
-- (!\EX_ALU|Add0~92\)) # (!\EX_ALU|Add0~93_combout\ & ((\EX_ALU|Add0~92\) # (GND)))))
-- \EX_ALU|Add0~95\ = CARRY((\Data_forwarding_mux_A|Mux1~1_combout\ & (!\EX_ALU|Add0~93_combout\ & !\EX_ALU|Add0~92\)) # (!\Data_forwarding_mux_A|Mux1~1_combout\ & ((!\EX_ALU|Add0~92\) # (!\EX_ALU|Add0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux1~1_combout\,
	datab => \EX_ALU|Add0~93_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~92\,
	combout => \EX_ALU|Add0~94_combout\,
	cout => \EX_ALU|Add0~95\);

-- Location: M4K_X64_Y25
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"46321ABADDA99F435EC69FF7680C5A08A2CDB9A70C068A22BA3823956C4FC60AED679F10B581D67C20942F005F2526AE01C64DB1662E67986333C5E19521B1DF8A2B44A20DAD828791080BD04464456E2286BB3CFF1F0F1596F9482506631D63C02F3713A10D7E1FE6442B5379D51EBC990D87DA375415E836829BF8C254ED93AC218FAE7060F1376E6E27D6C4E29C8070E4F83D2ABD48B2573940790A81E57DC9DAEF4B638463AAF77BA1F2EB6FABECE38B3112C118173D64328B265332B1872BAE7B7255827537ED0B6F1F53B707A8D05C2EE02B03206EA3E37519950BD0A568A96E07B2701DE2D6A95F7931EE854D9D22A942078689709A2600CD4C21ED8597C740ECD630C1B9D29F0F338EA7A994C6E954F7479008DB26EE0B8CB497ACC00B504ECE780AF5DEBC5552425B7DCCA13B137831132EB1D2C0F28D3730607106",
	mem_init0 => X"7DFB66E5280438C1C3F4B1783C632C2F4B898FCC5FF772E60CA3C07296C466000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000401208038180A04018080200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X64_Y29
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"FF80001FFFF80001FF007FFFFFF007FFFE00FFFFFFFFF007FFFE00000000000007FC01FFFF8000000FFFFC0000000000000FF803FE00FF803FFFFFFFFFFFFF00003FE00FF803FE00FF8000000FF803FE0000003FFFFFF803FFFF00003FFFF007FC00000000001FFFF8000000007FFFE00FF8000000FFFFC00000000001FFFF803FE00FFFFC0000FFFFC0000007FC0000FF80001FF0000001FFFF80001FFFF803FE00FFFFFFE00007FFFE00FF803FFFFFFFFC01FFFFFFC01FFFF80001FF00003FFFF007FC01FF007FFFE00007FFFE00FFFFC0000007FC0000007FFFE00007FC0000000000000007FFFE00007FFFE000000001FFFF800000000000000000003FE00FFFFC01FFFF803FFFFFF80001FF007FC0000FF800000000003FFFFFFFFFFFFFFFFFC0000FFFFC0000FFFFFFFFFFFFFC01FFFFFFFFE00FF803FFFFFF80000000",
	mem_init0 => X"07FFFE00FF803FFFF007FFFFFFFFFFC0000007FC01FFFFFFFFFFFFFFFC01FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M4K_X64_Y28
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"FF80001FFFF80001FF007FFFFFF007FFFE00FFFFFFFFF007FFFE00000000000007FC01FFFF8000000FFFFC0000000000000FF803FE00FF803FFFFFFFFFFFFF00003FE00FF803FE00FF8000000FF803FE0000003FFFFFF803FFFF00003FFFF007FC00000000001FFFF8000000007FFFE00FF8000000FFFFC00000000001FFFF803FE00FFFFC0000FFFFC0000007FC0000FF80001FF0000001FFFF80001FFFF803FE00FFFFFFE00007FFFE00FF803FFFFFFFFC01FFFFFFC01FFFF80001FF00003FFFF007FC01FF007FFFE00007FFFE00FFFFC0000007FC0000007FFFE00007FC0000000000000007FFFE00007FFFE000000001FFFF800000000000000000003FE00FFFFC01FFFF803FFFFFF80001FF007FC0000FF800000000003FFFFFFFFFFFFFFFFFC0000FFFFC0000FFFFFFFFFFFFFC01FFFFFFFFE00FF803FFFFFF80000000",
	mem_init0 => X"07FFFE00FF803FFFF007FFFFFFFFFFC0000007FC01FFFFFFFFFFFFFFFC01FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M4K_X64_Y24
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"F801FF801F07FFF07FE0FFFFF07FE00000007C1FF8000FFC0000000F83E0F83FFFFFFF003E0F83E0F8000F83E0003FFF83FF003FF07C000001FF800007FE0F80",
	mem_init0 => X"00FFC000001FF83E0FFC00FFC0007C00F801F0001FF801FF83E0FFFE007FE0F83FFFFC1FFFC1FF801F003FF07C1F07FE007FE0FFC0007C0007FE007C000000007FE007FE00001FF800000000003E0FFC1FF83FFF801F07C00F8000003FFFFFFFFFC00FFC00FFFFFFFC1FFFFE0F83FFF800007FE0F83FF07FFFFFC0007C1FFFFFFFFC1F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_bng1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X70_Y27_N28
\Data_Forwarding_unit|Equal16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal16~0_combout\ = \MEM_WB_Pipeline_Stage|Instruction_WB\(16) $ (\IF_ID_Pipeline_Stage|Instruction_ID\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|Instruction_WB\(16),
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(16),
	combout => \Data_Forwarding_unit|Equal16~0_combout\);

-- Location: LCCOMB_X70_Y27_N16
\Data_Forwarding_unit|Forward_Reg_Delay[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout\ = ((\Data_Forwarding_unit|Equal16~0_combout\) # (\MEM_WB_Pipeline_Stage|Instruction_WB\(17) $ (\IF_ID_Pipeline_Stage|Instruction_ID\(17)))) # (!\Data_Forwarding_unit|Equal18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Equal18~0_combout\,
	datab => \MEM_WB_Pipeline_Stage|Instruction_WB\(17),
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	datad => \Data_Forwarding_unit|Equal16~0_combout\,
	combout => \Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout\);

-- Location: LCCOMB_X71_Y28_N16
\Data_Forwarding_unit|Forward_C~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_C~0_combout\ = (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(19) & (\ID_Registers|register_rtl_0_bypass\(6) $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(6),
	datac => \EX_MEM_Pipeline_Stage|Instruction_MEM\(19),
	datad => \EX_MEM_Pipeline_Stage|Instruction_MEM\(18),
	combout => \Data_Forwarding_unit|Forward_C~0_combout\);

-- Location: LCCOMB_X66_Y26_N16
\ID_Registers|register~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~2_combout\ = (\ID_Registers|register_rtl_0_bypass\(1) & (\IF_ID_Pipeline_Stage|Instruction_ID\(16) & (\IF_ID_Pipeline_Stage|Instruction_ID\(17) $ (!\ID_Registers|register_rtl_0_bypass\(3))))) # 
-- (!\ID_Registers|register_rtl_0_bypass\(1) & (!\IF_ID_Pipeline_Stage|Instruction_ID\(16) & (\IF_ID_Pipeline_Stage|Instruction_ID\(17) $ (!\ID_Registers|register_rtl_0_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(1),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	datac => \ID_Registers|register_rtl_0_bypass\(3),
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(16),
	combout => \ID_Registers|register~2_combout\);

-- Location: LCCOMB_X69_Y26_N6
\Forward_D_mux|Forward_D_out[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[0]~1_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[0]~3_combout\,
	combout => \Forward_D_mux|Forward_D_out[0]~1_combout\);

-- Location: LCCOMB_X68_Y29_N10
\Forward_C_mux|Forward_C_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[2]~2_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	datac => \Data_Forwarding_unit|Forward_C~3_combout\,
	datad => \ID_Registers|Read_Data_1_ID[2]~5_combout\,
	combout => \Forward_C_mux|Forward_C_out[2]~2_combout\);

-- Location: LCCOMB_X68_Y29_N12
\Forward_C_mux|Forward_C_out[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[3]~3_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[3]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	datac => \Data_Forwarding_unit|Forward_C~3_combout\,
	datad => \ID_Registers|Read_Data_1_ID[3]~7_combout\,
	combout => \Forward_C_mux|Forward_C_out[3]~3_combout\);

-- Location: LCCOMB_X72_Y29_N20
\Forward_D_mux|Forward_D_out[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[3]~2_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	datab => \ID_Registers|Read_Data_2_ID[3]~5_combout\,
	datad => \Data_Forwarding_unit|Forward_D~2_combout\,
	combout => \Forward_D_mux|Forward_D_out[3]~2_combout\);

-- Location: LCCOMB_X72_Y29_N22
\Forward_D_mux|Forward_D_out[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[2]~3_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[2]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_D~2_combout\,
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	datad => \ID_Registers|Read_Data_2_ID[2]~7_combout\,
	combout => \Forward_D_mux|Forward_D_out[2]~3_combout\);

-- Location: LCCOMB_X68_Y29_N30
\ID_Comparator|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~1_combout\ = (\Forward_C_mux|Forward_C_out[2]~2_combout\ & (\Forward_D_mux|Forward_D_out[2]~3_combout\ & (\Forward_C_mux|Forward_C_out[3]~3_combout\ $ (!\Forward_D_mux|Forward_D_out[3]~2_combout\)))) # 
-- (!\Forward_C_mux|Forward_C_out[2]~2_combout\ & (!\Forward_D_mux|Forward_D_out[2]~3_combout\ & (\Forward_C_mux|Forward_C_out[3]~3_combout\ $ (!\Forward_D_mux|Forward_D_out[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_C_mux|Forward_C_out[2]~2_combout\,
	datab => \Forward_C_mux|Forward_C_out[3]~3_combout\,
	datac => \Forward_D_mux|Forward_D_out[3]~2_combout\,
	datad => \Forward_D_mux|Forward_D_out[2]~3_combout\,
	combout => \ID_Comparator|Equal0~1_combout\);

-- Location: LCCOMB_X69_Y29_N10
\Forward_C_mux|Forward_C_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[4]~4_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	datab => \ID_Registers|Read_Data_1_ID[4]~9_combout\,
	datad => \Data_Forwarding_unit|Forward_C~3_combout\,
	combout => \Forward_C_mux|Forward_C_out[4]~4_combout\);

-- Location: LCFF_X69_Y27_N31
\ID_Registers|register_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(21));

-- Location: LCCOMB_X69_Y26_N16
\ID_Registers|Read_Data_2_ID[4]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[4]~10_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(19))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(19),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a4\,
	combout => \ID_Registers|Read_Data_2_ID[4]~10_combout\);

-- Location: LCCOMB_X70_Y29_N20
\Forward_C_mux|Forward_C_out[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[7]~7_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[7]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_C~3_combout\,
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	datad => \ID_Registers|Read_Data_1_ID[7]~15_combout\,
	combout => \Forward_C_mux|Forward_C_out[7]~7_combout\);

-- Location: LCCOMB_X70_Y25_N30
\ID_Registers|Read_Data_1_ID[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[8]~16_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(27))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(27),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a8\,
	combout => \ID_Registers|Read_Data_1_ID[8]~16_combout\);

-- Location: LCFF_X70_Y25_N9
\ID_Registers|register_rtl_0_bypass[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(29));

-- Location: LCCOMB_X70_Y25_N10
\ID_Registers|Read_Data_1_ID[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[9]~18_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(29))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(29),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a9\,
	combout => \ID_Registers|Read_Data_1_ID[9]~18_combout\);

-- Location: LCCOMB_X70_Y25_N8
\ID_Registers|Read_Data_2_ID[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[9]~16_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(29))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(29),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a9\,
	combout => \ID_Registers|Read_Data_2_ID[9]~16_combout\);

-- Location: LCCOMB_X70_Y25_N6
\Forward_D_mux|Forward_D_out[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[9]~8_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[9]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[9]~17_combout\,
	combout => \Forward_D_mux|Forward_D_out[9]~8_combout\);

-- Location: LCCOMB_X74_Y30_N16
\Forward_D_mux|Forward_D_out[10]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[10]~11_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[10]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	datab => \ID_Registers|Read_Data_2_ID[10]~23_combout\,
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	combout => \Forward_D_mux|Forward_D_out[10]~11_combout\);

-- Location: LCCOMB_X71_Y24_N12
\Forward_C_mux|Forward_C_out[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[12]~12_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[12]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_C~3_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	datad => \ID_Registers|Read_Data_1_ID[12]~25_combout\,
	combout => \Forward_C_mux|Forward_C_out[12]~12_combout\);

-- Location: LCCOMB_X70_Y30_N18
\Forward_C_mux|Forward_C_out[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[14]~14_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[14]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	datab => \Data_Forwarding_unit|Forward_C~3_combout\,
	datad => \ID_Registers|Read_Data_1_ID[14]~29_combout\,
	combout => \Forward_C_mux|Forward_C_out[14]~14_combout\);

-- Location: LCCOMB_X70_Y30_N24
\Forward_C_mux|Forward_C_out[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[15]~15_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[15]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	datab => \Data_Forwarding_unit|Forward_C~3_combout\,
	datad => \ID_Registers|Read_Data_1_ID[15]~31_combout\,
	combout => \Forward_C_mux|Forward_C_out[15]~15_combout\);

-- Location: LCCOMB_X70_Y30_N8
\Forward_D_mux|Forward_D_out[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[15]~14_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[15]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[15]~29_combout\,
	combout => \Forward_D_mux|Forward_D_out[15]~14_combout\);

-- Location: LCCOMB_X70_Y30_N28
\Forward_D_mux|Forward_D_out[14]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[14]~15_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[14]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[14]~31_combout\,
	combout => \Forward_D_mux|Forward_D_out[14]~15_combout\);

-- Location: LCCOMB_X70_Y30_N14
\ID_Comparator|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~8_combout\ = (\Forward_C_mux|Forward_C_out[15]~15_combout\ & (\Forward_D_mux|Forward_D_out[15]~14_combout\ & (\Forward_D_mux|Forward_D_out[14]~15_combout\ $ (!\Forward_C_mux|Forward_C_out[14]~14_combout\)))) # 
-- (!\Forward_C_mux|Forward_C_out[15]~15_combout\ & (!\Forward_D_mux|Forward_D_out[15]~14_combout\ & (\Forward_D_mux|Forward_D_out[14]~15_combout\ $ (!\Forward_C_mux|Forward_C_out[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_C_mux|Forward_C_out[15]~15_combout\,
	datab => \Forward_D_mux|Forward_D_out[14]~15_combout\,
	datac => \Forward_D_mux|Forward_D_out[15]~14_combout\,
	datad => \Forward_C_mux|Forward_C_out[14]~14_combout\,
	combout => \ID_Comparator|Equal0~8_combout\);

-- Location: LCFF_X65_Y27_N17
\ID_Registers|register_rtl_0_bypass[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(43));

-- Location: LCCOMB_X69_Y28_N12
\Forward_D_mux|Forward_D_out[16]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[16]~17_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[16]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[16]~35_combout\,
	combout => \Forward_D_mux|Forward_D_out[16]~17_combout\);

-- Location: LCCOMB_X72_Y30_N6
\Forward_D_mux|Forward_D_out[19]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[19]~18_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[19]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[19]~37_combout\,
	combout => \Forward_D_mux|Forward_D_out[19]~18_combout\);

-- Location: LCCOMB_X71_Y26_N6
\Forward_D_mux|Forward_D_out[21]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[21]~20_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[21]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_Forwarding_unit|Forward_D~2_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	datad => \ID_Registers|Read_Data_2_ID[21]~41_combout\,
	combout => \Forward_D_mux|Forward_D_out[21]~20_combout\);

-- Location: LCFF_X65_Y26_N19
\ID_Registers|register_rtl_0_bypass[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(55));

-- Location: LCCOMB_X70_Y23_N20
\Forward_C_mux|Forward_C_out[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[22]~22_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[22]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	datac => \ID_Registers|Read_Data_1_ID[22]~45_combout\,
	datad => \Data_Forwarding_unit|Forward_C~3_combout\,
	combout => \Forward_C_mux|Forward_C_out[22]~22_combout\);

-- Location: LCCOMB_X69_Y27_N16
\ID_Registers|Read_Data_1_ID[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[23]~46_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(57))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(57),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a23\,
	combout => \ID_Registers|Read_Data_1_ID[23]~46_combout\);

-- Location: LCCOMB_X70_Y23_N10
\Forward_C_mux|Forward_C_out[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[23]~23_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[23]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_Forwarding_unit|Forward_C~3_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	datad => \ID_Registers|Read_Data_1_ID[23]~47_combout\,
	combout => \Forward_C_mux|Forward_C_out[23]~23_combout\);

-- Location: LCCOMB_X70_Y23_N4
\Forward_D_mux|Forward_D_out[23]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[23]~22_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[23]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	datac => \ID_Registers|Read_Data_2_ID[23]~45_combout\,
	datad => \Data_Forwarding_unit|Forward_D~2_combout\,
	combout => \Forward_D_mux|Forward_D_out[23]~22_combout\);

-- Location: LCCOMB_X65_Y26_N2
\ID_Registers|Read_Data_2_ID[22]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[22]~46_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(55)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_1|auto_generated|ram_block1a22\,
	datad => \ID_Registers|register_rtl_0_bypass\(55),
	combout => \ID_Registers|Read_Data_2_ID[22]~46_combout\);

-- Location: LCCOMB_X70_Y23_N24
\Forward_D_mux|Forward_D_out[22]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[22]~23_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[22]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	datac => \ID_Registers|Read_Data_2_ID[22]~47_combout\,
	datad => \Data_Forwarding_unit|Forward_D~2_combout\,
	combout => \Forward_D_mux|Forward_D_out[22]~23_combout\);

-- Location: LCCOMB_X70_Y23_N22
\ID_Comparator|Equal0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~13_combout\ = (\Forward_D_mux|Forward_D_out[22]~23_combout\ & (\Forward_C_mux|Forward_C_out[22]~22_combout\ & (\Forward_D_mux|Forward_D_out[23]~22_combout\ $ (!\Forward_C_mux|Forward_C_out[23]~23_combout\)))) # 
-- (!\Forward_D_mux|Forward_D_out[22]~23_combout\ & (!\Forward_C_mux|Forward_C_out[22]~22_combout\ & (\Forward_D_mux|Forward_D_out[23]~22_combout\ $ (!\Forward_C_mux|Forward_C_out[23]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_D_mux|Forward_D_out[22]~23_combout\,
	datab => \Forward_D_mux|Forward_D_out[23]~22_combout\,
	datac => \Forward_C_mux|Forward_C_out[22]~22_combout\,
	datad => \Forward_C_mux|Forward_C_out[23]~23_combout\,
	combout => \ID_Comparator|Equal0~13_combout\);

-- Location: LCCOMB_X68_Y27_N6
\Forward_C_mux|Forward_C_out[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[24]~24_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[24]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_C~3_combout\,
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	datad => \ID_Registers|Read_Data_1_ID[24]~49_combout\,
	combout => \Forward_C_mux|Forward_C_out[24]~24_combout\);

-- Location: LCCOMB_X68_Y27_N14
\Forward_C_mux|Forward_C_out[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[25]~25_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[25]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_C~3_combout\,
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	datad => \ID_Registers|Read_Data_1_ID[25]~51_combout\,
	combout => \Forward_C_mux|Forward_C_out[25]~25_combout\);

-- Location: LCCOMB_X68_Y27_N28
\ID_Registers|Read_Data_2_ID[25]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[25]~48_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(61))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(61),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a25\,
	combout => \ID_Registers|Read_Data_2_ID[25]~48_combout\);

-- Location: LCCOMB_X68_Y27_N4
\ID_Registers|Read_Data_2_ID[25]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[25]~49_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[25]~48_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[25]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_2_ID[25]~48_combout\,
	combout => \ID_Registers|Read_Data_2_ID[25]~49_combout\);

-- Location: LCCOMB_X68_Y27_N30
\Forward_D_mux|Forward_D_out[25]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[25]~24_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[25]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	datac => \ID_Registers|Read_Data_2_ID[25]~49_combout\,
	datad => \Data_Forwarding_unit|Forward_D~2_combout\,
	combout => \Forward_D_mux|Forward_D_out[25]~24_combout\);

-- Location: LCCOMB_X65_Y26_N0
\ID_Registers|Read_Data_2_ID[24]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[24]~50_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(59))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(59),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a24\,
	combout => \ID_Registers|Read_Data_2_ID[24]~50_combout\);

-- Location: LCCOMB_X69_Y27_N26
\ID_Registers|Read_Data_2_ID[24]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[24]~51_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[24]~50_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[24]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_2_ID[24]~50_combout\,
	combout => \ID_Registers|Read_Data_2_ID[24]~51_combout\);

-- Location: LCCOMB_X68_Y27_N16
\Forward_D_mux|Forward_D_out[24]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[24]~25_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[24]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	datac => \ID_Registers|Read_Data_2_ID[24]~51_combout\,
	datad => \Data_Forwarding_unit|Forward_D~2_combout\,
	combout => \Forward_D_mux|Forward_D_out[24]~25_combout\);

-- Location: LCCOMB_X68_Y27_N18
\ID_Comparator|Equal0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~15_combout\ = (\Forward_D_mux|Forward_D_out[24]~25_combout\ & (\Forward_C_mux|Forward_C_out[24]~24_combout\ & (\Forward_D_mux|Forward_D_out[25]~24_combout\ $ (!\Forward_C_mux|Forward_C_out[25]~25_combout\)))) # 
-- (!\Forward_D_mux|Forward_D_out[24]~25_combout\ & (!\Forward_C_mux|Forward_C_out[24]~24_combout\ & (\Forward_D_mux|Forward_D_out[25]~24_combout\ $ (!\Forward_C_mux|Forward_C_out[25]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_D_mux|Forward_D_out[24]~25_combout\,
	datab => \Forward_D_mux|Forward_D_out[25]~24_combout\,
	datac => \Forward_C_mux|Forward_C_out[25]~25_combout\,
	datad => \Forward_C_mux|Forward_C_out[24]~24_combout\,
	combout => \ID_Comparator|Equal0~15_combout\);

-- Location: LCCOMB_X67_Y27_N4
\Forward_C_mux|Forward_C_out[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[26]~26_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[26]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	datac => \Data_Forwarding_unit|Forward_C~3_combout\,
	datad => \ID_Registers|Read_Data_1_ID[26]~53_combout\,
	combout => \Forward_C_mux|Forward_C_out[26]~26_combout\);

-- Location: LCCOMB_X67_Y27_N20
\Forward_C_mux|Forward_C_out[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[27]~27_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[27]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	datac => \Data_Forwarding_unit|Forward_C~3_combout\,
	datad => \ID_Registers|Read_Data_1_ID[27]~55_combout\,
	combout => \Forward_C_mux|Forward_C_out[27]~27_combout\);

-- Location: LCCOMB_X67_Y27_N16
\Forward_D_mux|Forward_D_out[27]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[27]~26_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[27]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	datac => \ID_Registers|Read_Data_2_ID[27]~53_combout\,
	datad => \Data_Forwarding_unit|Forward_D~2_combout\,
	combout => \Forward_D_mux|Forward_D_out[27]~26_combout\);

-- Location: LCCOMB_X67_Y27_N0
\Forward_D_mux|Forward_D_out[26]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[26]~27_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26)))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & (\ID_Registers|Read_Data_2_ID[26]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_2_ID[26]~55_combout\,
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	datad => \Data_Forwarding_unit|Forward_D~2_combout\,
	combout => \Forward_D_mux|Forward_D_out[26]~27_combout\);

-- Location: LCCOMB_X67_Y27_N18
\ID_Comparator|Equal0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~16_combout\ = (\Forward_C_mux|Forward_C_out[27]~27_combout\ & (\Forward_D_mux|Forward_D_out[27]~26_combout\ & (\Forward_C_mux|Forward_C_out[26]~26_combout\ $ (!\Forward_D_mux|Forward_D_out[26]~27_combout\)))) # 
-- (!\Forward_C_mux|Forward_C_out[27]~27_combout\ & (!\Forward_D_mux|Forward_D_out[27]~26_combout\ & (\Forward_C_mux|Forward_C_out[26]~26_combout\ $ (!\Forward_D_mux|Forward_D_out[26]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_C_mux|Forward_C_out[27]~27_combout\,
	datab => \Forward_C_mux|Forward_C_out[26]~26_combout\,
	datac => \Forward_D_mux|Forward_D_out[27]~26_combout\,
	datad => \Forward_D_mux|Forward_D_out[26]~27_combout\,
	combout => \ID_Comparator|Equal0~16_combout\);

-- Location: LCFF_X68_Y24_N13
\ID_Registers|register_rtl_0_bypass[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[67]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(67));

-- Location: LCCOMB_X68_Y24_N18
\Forward_C_mux|Forward_C_out[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[28]~28_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[28]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_Forwarding_unit|Forward_C~3_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	datad => \ID_Registers|Read_Data_1_ID[28]~57_combout\,
	combout => \Forward_C_mux|Forward_C_out[28]~28_combout\);

-- Location: LCFF_X68_Y24_N17
\ID_Registers|register_rtl_0_bypass[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[69]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(69));

-- Location: LCCOMB_X68_Y24_N10
\Forward_C_mux|Forward_C_out[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[29]~29_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29)))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & (\ID_Registers|Read_Data_1_ID[29]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_Forwarding_unit|Forward_C~3_combout\,
	datac => \ID_Registers|Read_Data_1_ID[29]~59_combout\,
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	combout => \Forward_C_mux|Forward_C_out[29]~29_combout\);

-- Location: LCCOMB_X68_Y24_N24
\ID_Registers|Read_Data_2_ID[29]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[29]~56_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(69))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(69),
	datac => \ID_Registers|register~5\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a29\,
	combout => \ID_Registers|Read_Data_2_ID[29]~56_combout\);

-- Location: LCCOMB_X68_Y24_N4
\Forward_D_mux|Forward_D_out[29]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[29]~28_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[29]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[29]~57_combout\,
	combout => \Forward_D_mux|Forward_D_out[29]~28_combout\);

-- Location: LCCOMB_X68_Y24_N2
\Forward_D_mux|Forward_D_out[28]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[28]~29_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[28]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[28]~59_combout\,
	combout => \Forward_D_mux|Forward_D_out[28]~29_combout\);

-- Location: LCCOMB_X68_Y24_N20
\ID_Comparator|Equal0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~17_combout\ = (\Forward_C_mux|Forward_C_out[29]~29_combout\ & (\Forward_D_mux|Forward_D_out[29]~28_combout\ & (\Forward_D_mux|Forward_D_out[28]~29_combout\ $ (!\Forward_C_mux|Forward_C_out[28]~28_combout\)))) # 
-- (!\Forward_C_mux|Forward_C_out[29]~29_combout\ & (!\Forward_D_mux|Forward_D_out[29]~28_combout\ & (\Forward_D_mux|Forward_D_out[28]~29_combout\ $ (!\Forward_C_mux|Forward_C_out[28]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_C_mux|Forward_C_out[29]~29_combout\,
	datab => \Forward_D_mux|Forward_D_out[28]~29_combout\,
	datac => \Forward_D_mux|Forward_D_out[29]~28_combout\,
	datad => \Forward_C_mux|Forward_C_out[28]~28_combout\,
	combout => \ID_Comparator|Equal0~17_combout\);

-- Location: LCCOMB_X70_Y24_N30
\Forward_C_mux|Forward_C_out[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[30]~30_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[30]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	datac => \ID_Registers|Read_Data_1_ID[30]~61_combout\,
	datad => \Data_Forwarding_unit|Forward_C~3_combout\,
	combout => \Forward_C_mux|Forward_C_out[30]~30_combout\);

-- Location: LCCOMB_X70_Y24_N18
\Forward_C_mux|Forward_C_out[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[31]~31_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[31]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_C~3_combout\,
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	datad => \ID_Registers|Read_Data_1_ID[31]~63_combout\,
	combout => \Forward_C_mux|Forward_C_out[31]~31_combout\);

-- Location: LCCOMB_X70_Y24_N16
\Forward_D_mux|Forward_D_out[31]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[31]~30_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[31]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	datac => \ID_Registers|Read_Data_2_ID[31]~61_combout\,
	datad => \Data_Forwarding_unit|Forward_D~2_combout\,
	combout => \Forward_D_mux|Forward_D_out[31]~30_combout\);

-- Location: LCCOMB_X70_Y24_N24
\Forward_D_mux|Forward_D_out[30]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[30]~31_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[30]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	datab => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[30]~63_combout\,
	combout => \Forward_D_mux|Forward_D_out[30]~31_combout\);

-- Location: LCCOMB_X70_Y24_N26
\ID_Comparator|Equal0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~18_combout\ = (\Forward_D_mux|Forward_D_out[30]~31_combout\ & (\Forward_C_mux|Forward_C_out[30]~30_combout\ & (\Forward_C_mux|Forward_C_out[31]~31_combout\ $ (!\Forward_D_mux|Forward_D_out[31]~30_combout\)))) # 
-- (!\Forward_D_mux|Forward_D_out[30]~31_combout\ & (!\Forward_C_mux|Forward_C_out[30]~30_combout\ & (\Forward_C_mux|Forward_C_out[31]~31_combout\ $ (!\Forward_D_mux|Forward_D_out[31]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_D_mux|Forward_D_out[30]~31_combout\,
	datab => \Forward_C_mux|Forward_C_out[31]~31_combout\,
	datac => \Forward_D_mux|Forward_D_out[31]~30_combout\,
	datad => \Forward_C_mux|Forward_C_out[30]~30_combout\,
	combout => \ID_Comparator|Equal0~18_combout\);

-- Location: LCCOMB_X69_Y26_N14
\ID_Comparator|Equal0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~19_combout\ = (\ID_Comparator|Equal0~16_combout\ & (\ID_Comparator|Equal0~17_combout\ & (\ID_Comparator|Equal0~18_combout\ & \ID_Comparator|Equal0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Comparator|Equal0~16_combout\,
	datab => \ID_Comparator|Equal0~17_combout\,
	datac => \ID_Comparator|Equal0~18_combout\,
	datad => \ID_Comparator|Equal0~15_combout\,
	combout => \ID_Comparator|Equal0~19_combout\);

-- Location: LCCOMB_X66_Y26_N8
\IF_Instruction_Memory|memory~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~1_combout\ = (!\IF_PC_Reg|PC_IF\(0) & ((\IF_PC_Reg|PC_IF\(4) & (!\IF_PC_Reg|PC_IF\(2) & !\IF_PC_Reg|PC_IF\(3))) # (!\IF_PC_Reg|PC_IF\(4) & (\IF_PC_Reg|PC_IF\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datab => \IF_PC_Reg|PC_IF\(0),
	datac => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_PC_Reg|PC_IF\(3),
	combout => \IF_Instruction_Memory|memory~1_combout\);

-- Location: LCCOMB_X66_Y26_N28
\IF_Flush_mux|Instruction_IF[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[4]~7_combout\ = (!\IF_PC_Reg|PC_IF\(4) & (!\IF_PC_Reg|PC_IF\(2) & (\IF_PC_Reg|PC_IF\(5) & !\IF_PC_Reg|PC_IF\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datab => \IF_PC_Reg|PC_IF\(2),
	datac => \IF_PC_Reg|PC_IF\(5),
	datad => \IF_PC_Reg|PC_IF\(3),
	combout => \IF_Flush_mux|Instruction_IF[4]~7_combout\);

-- Location: LCCOMB_X65_Y27_N6
\IF_Instruction_Memory|memory~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~3_combout\ = (!\IF_PC_Reg|PC_IF\(5) & ((\IF_PC_Reg|PC_IF\(4) & (\IF_PC_Reg|PC_IF\(2) & !\IF_PC_Reg|PC_IF\(6))) # (!\IF_PC_Reg|PC_IF\(4) & ((\IF_PC_Reg|PC_IF\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(5),
	datab => \IF_PC_Reg|PC_IF\(4),
	datac => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_PC_Reg|PC_IF\(6),
	combout => \IF_Instruction_Memory|memory~3_combout\);

-- Location: LCCOMB_X66_Y26_N24
\IF_Instruction_Memory|memory~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~4_combout\ = (!\IF_PC_Reg|PC_IF\(0) & ((\IF_PC_Reg|PC_IF\(4) & (!\IF_PC_Reg|PC_IF\(2))) # (!\IF_PC_Reg|PC_IF\(4) & ((\IF_PC_Reg|PC_IF\(2)) # (\IF_PC_Reg|PC_IF\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datab => \IF_PC_Reg|PC_IF\(0),
	datac => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_PC_Reg|PC_IF\(3),
	combout => \IF_Instruction_Memory|memory~4_combout\);

-- Location: LCCOMB_X66_Y26_N6
\IF_Instruction_Memory|memory~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~5_combout\ = (\IF_PC_Reg|PC_IF\(6) & (!\IF_PC_Reg|PC_IF\(4))) # (!\IF_PC_Reg|PC_IF\(6) & (\IF_PC_Reg|PC_IF\(2) & ((\IF_PC_Reg|PC_IF\(4)) # (\IF_PC_Reg|PC_IF\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datab => \IF_PC_Reg|PC_IF\(3),
	datac => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_PC_Reg|PC_IF\(6),
	combout => \IF_Instruction_Memory|memory~5_combout\);

-- Location: LCCOMB_X66_Y26_N20
\IF_Instruction_Memory|memory~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~7_combout\ = (!\IF_PC_Reg|PC_IF\(0) & (!\IF_PC_Reg|PC_IF\(3) & (\IF_PC_Reg|PC_IF\(5) $ (\IF_PC_Reg|PC_IF\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(5),
	datab => \IF_PC_Reg|PC_IF\(0),
	datac => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_PC_Reg|PC_IF\(3),
	combout => \IF_Instruction_Memory|memory~7_combout\);

-- Location: LCFF_X65_Y27_N13
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(0),
	sload => VCC,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(0));

-- Location: LCCOMB_X71_Y23_N20
\Data_Forwarding_unit|Equal12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal12~1_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(17) & (\ID_Registers|register_rtl_0_bypass\(4) & (\ID_Registers|register_rtl_0_bypass\(2) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(16))))) # 
-- (!\ID_EX_Pipeline_Stage|Instruction_EX\(17) & (!\ID_Registers|register_rtl_0_bypass\(4) & (\ID_Registers|register_rtl_0_bypass\(2) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	datab => \ID_Registers|register_rtl_0_bypass\(2),
	datac => \ID_Registers|register_rtl_0_bypass\(4),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	combout => \Data_Forwarding_unit|Equal12~1_combout\);

-- Location: LCCOMB_X71_Y23_N12
\Data_Forwarding_unit|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|always0~1_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(11) & (\IF_ID_Pipeline_Stage|Instruction_ID\(16) & (\ID_EX_Pipeline_Stage|Instruction_EX\(12) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(17))))) # 
-- (!\ID_EX_Pipeline_Stage|Instruction_EX\(11) & (!\IF_ID_Pipeline_Stage|Instruction_ID\(16) & (\ID_EX_Pipeline_Stage|Instruction_EX\(12) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(16),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(12),
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	combout => \Data_Forwarding_unit|always0~1_combout\);

-- Location: LCCOMB_X71_Y23_N2
\Data_Forwarding_unit|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|always0~2_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(11) & (\ID_Registers|register_rtl_0_bypass\(2) & (\ID_EX_Pipeline_Stage|Instruction_EX\(12) $ (!\ID_Registers|register_rtl_0_bypass\(4))))) # 
-- (!\ID_EX_Pipeline_Stage|Instruction_EX\(11) & (!\ID_Registers|register_rtl_0_bypass\(2) & (\ID_EX_Pipeline_Stage|Instruction_EX\(12) $ (!\ID_Registers|register_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	datab => \ID_Registers|register_rtl_0_bypass\(2),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(12),
	datad => \ID_Registers|register_rtl_0_bypass\(4),
	combout => \Data_Forwarding_unit|always0~2_combout\);

-- Location: LCCOMB_X71_Y23_N16
\Data_Forwarding_unit|always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|always0~3_combout\ = (\Data_Forwarding_unit|always0~1_combout\ & ((\Data_Forwarding_unit|Equal13~0_combout\) # ((\Data_Forwarding_unit|always0~2_combout\ & \Data_Forwarding_unit|Equal12~0_combout\)))) # 
-- (!\Data_Forwarding_unit|always0~1_combout\ & (\Data_Forwarding_unit|always0~2_combout\ & ((\Data_Forwarding_unit|Equal12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|always0~1_combout\,
	datab => \Data_Forwarding_unit|always0~2_combout\,
	datac => \Data_Forwarding_unit|Equal13~0_combout\,
	datad => \Data_Forwarding_unit|Equal12~0_combout\,
	combout => \Data_Forwarding_unit|always0~3_combout\);

-- Location: LCCOMB_X69_Y25_N10
\Data_Forwarding_unit|always0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|always0~4_combout\ = (\ID_Control|Decoder0~6_combout\ & (\ID_EX_Pipeline_Stage|RegWrite_EX~regout\ & \Data_Forwarding_unit|always0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_EX_Pipeline_Stage|RegWrite_EX~regout\,
	datad => \Data_Forwarding_unit|always0~3_combout\,
	combout => \Data_Forwarding_unit|always0~4_combout\);

-- Location: LCFF_X67_Y24_N3
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(2));

-- Location: LCFF_X67_Y24_N5
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(3));

-- Location: LCFF_X67_Y24_N7
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(4));

-- Location: LCFF_X67_Y24_N17
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(9));

-- Location: LCFF_X67_Y24_N27
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(14));

-- Location: LCFF_X67_Y23_N3
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(18));

-- Location: LCFF_X67_Y23_N5
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(19));

-- Location: LCFF_X67_Y23_N7
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(20));

-- Location: LCFF_X67_Y23_N17
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(25));

-- Location: LCFF_X67_Y23_N27
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(30));

-- Location: LCCOMB_X71_Y27_N12
\Data_Forwarding_unit|Forward_B[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[0]~1_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(16) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(11) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(12) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(17))))) # 
-- (!\ID_EX_Pipeline_Stage|Instruction_EX\(16) & (!\MEM_WB_Pipeline_Stage|Instruction_WB\(11) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(12) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	datab => \MEM_WB_Pipeline_Stage|Instruction_WB\(12),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	datad => \MEM_WB_Pipeline_Stage|Instruction_WB\(11),
	combout => \Data_Forwarding_unit|Forward_B[0]~1_combout\);

-- Location: LCCOMB_X72_Y28_N20
\Data_forwarding_mux_B|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux19~0_combout\ = (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\ & (\Data_Forwarding_unit|Forward_B[0]~4_combout\ & (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & \Data_Forwarding_unit|Forward_B[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datac => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	combout => \Data_forwarding_mux_B|Mux19~0_combout\);

-- Location: LCFF_X72_Y23_N5
\ID_EX_Pipeline_Stage|Read_Data_2_EX[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[24]~51_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(24));

-- Location: LCFF_X68_Y27_N7
\ID_EX_Pipeline_Stage|Read_Data_2_EX[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[25]~49_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(25));

-- Location: LCCOMB_X68_Y25_N24
\EX_ALU_Control|ALU_Control_EX[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[3]~5_combout\ = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1) & !\ID_EX_Pipeline_Stage|Instruction_EX\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(23),
	combout => \EX_ALU_Control|ALU_Control_EX[3]~5_combout\);

-- Location: LCCOMB_X70_Y27_N2
\Data_Forwarding_unit|Forward_A[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_A[0]~1_combout\ = (\MEM_WB_Pipeline_Stage|Instruction_WB\(12) & (\ID_EX_Pipeline_Stage|Instruction_EX\(22) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(11) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(21))))) # 
-- (!\MEM_WB_Pipeline_Stage|Instruction_WB\(12) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(22) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(11) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Instruction_WB\(12),
	datab => \MEM_WB_Pipeline_Stage|Instruction_WB\(11),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(22),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	combout => \Data_Forwarding_unit|Forward_A[0]~1_combout\);

-- Location: LCFF_X72_Y24_N21
\ID_EX_Pipeline_Stage|Read_Data_1_EX[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[29]~59_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(29));

-- Location: LCCOMB_X72_Y24_N10
\Data_forwarding_mux_A|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux2~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(29),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux2~0_combout\);

-- Location: LCFF_X68_Y27_N13
\ID_EX_Pipeline_Stage|Read_Data_1_EX[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[27]~55_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(27));

-- Location: LCCOMB_X68_Y27_N12
\Data_forwarding_mux_A|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux4~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(27),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux4~0_combout\);

-- Location: LCFF_X68_Y27_N21
\ID_EX_Pipeline_Stage|Read_Data_1_EX[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[25]~51_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(25));

-- Location: LCCOMB_X68_Y27_N20
\Data_forwarding_mux_A|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux6~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(25),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux6~0_combout\);

-- Location: LCFF_X72_Y24_N7
\ID_EX_Pipeline_Stage|Read_Data_1_EX[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[21]~43_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(21));

-- Location: LCCOMB_X72_Y24_N6
\Data_forwarding_mux_A|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux10~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(21),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux10~0_combout\);

-- Location: LCFF_X74_Y30_N25
\ID_EX_Pipeline_Stage|Read_Data_1_EX[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[11]~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(11));

-- Location: LCCOMB_X74_Y30_N24
\Data_forwarding_mux_A|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux20~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(11),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	combout => \Data_forwarding_mux_A|Mux20~0_combout\);

-- Location: LCFF_X74_Y30_N5
\ID_EX_Pipeline_Stage|Read_Data_1_EX[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[10]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(10));

-- Location: LCCOMB_X74_Y30_N4
\Data_forwarding_mux_A|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux21~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(10),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux21~0_combout\);

-- Location: LCFF_X70_Y25_N5
\ID_EX_Pipeline_Stage|Read_Data_1_EX[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(9));

-- Location: LCCOMB_X75_Y29_N12
\EX_ALU|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~15_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(4))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- ((\Data_forwarding_mux_B|Mux27~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(4),
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	datad => \Data_forwarding_mux_B|Mux27~3_combout\,
	combout => \EX_ALU|Add0~15_combout\);

-- Location: LCCOMB_X75_Y29_N10
\EX_ALU|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~21_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ $ (\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\,
	combout => \EX_ALU|Add0~21_combout\);

-- Location: LCCOMB_X74_Y27_N6
\EX_ALU|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~24_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ $ (\EX_ALU_Control|ALU_Control_EX[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	combout => \EX_ALU|Add0~24_combout\);

-- Location: LCCOMB_X75_Y25_N18
\EX_ALU|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~30_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|WideOr0~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\,
	combout => \EX_ALU|Add0~30_combout\);

-- Location: LCCOMB_X70_Y28_N6
\EX_ALU|Add0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~33_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|WideOr0~0_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	combout => \EX_ALU|Add0~33_combout\);

-- Location: LCCOMB_X71_Y28_N18
\EX_ALU|Add0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~39_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(12))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- ((\Data_forwarding_mux_B|Mux19~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(12),
	datab => \Data_forwarding_mux_B|Mux19~3_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	combout => \EX_ALU|Add0~39_combout\);

-- Location: LCCOMB_X71_Y28_N10
\EX_ALU|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~42_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Instruction_EX\(18)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- (\Data_forwarding_mux_B|Mux18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	datab => \Data_forwarding_mux_B|Mux18~3_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	combout => \EX_ALU|Add0~42_combout\);

-- Location: LCCOMB_X71_Y28_N22
\EX_ALU|Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~45_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Instruction_EX\(19)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- (\Data_forwarding_mux_B|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux17~3_combout\,
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	combout => \EX_ALU|Add0~45_combout\);

-- Location: LCCOMB_X76_Y28_N26
\EX_ALU|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~54_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\,
	datac => \EX_ALU_Control|WideOr0~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	combout => \EX_ALU|Add0~54_combout\);

-- Location: LCCOMB_X76_Y27_N6
\EX_ALU|Add0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~78_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|ALU_Control_EX[2]~2_combout\ & \EX_ALU_Control|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	datac => \EX_ALU_Control|WideOr0~0_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\,
	combout => \EX_ALU|Add0~78_combout\);

-- Location: LCCOMB_X75_Y25_N0
\EX_ALU|Add0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~87_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|WideOr0~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\,
	combout => \EX_ALU|Add0~87_combout\);

-- Location: LCCOMB_X76_Y26_N6
\EX_ALU|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~0_combout\ = (!\EX_ALU|Mux4~1_combout\ & (!\EX_ALU|Mux5~1_combout\ & (!\EX_ALU|Mux6~1_combout\ & !\EX_ALU|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux4~1_combout\,
	datab => \EX_ALU|Mux5~1_combout\,
	datac => \EX_ALU|Mux6~1_combout\,
	datad => \EX_ALU|Mux30~3_combout\,
	combout => \EX_ALU|Equal0~0_combout\);

-- Location: LCCOMB_X76_Y28_N24
\EX_ALU|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~7_combout\ = (!\EX_ALU|Mux14~1_combout\ & (!\EX_ALU|Mux12~1_combout\ & (!\EX_ALU|Mux13~1_combout\ & !\EX_ALU|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux14~1_combout\,
	datab => \EX_ALU|Mux12~1_combout\,
	datac => \EX_ALU|Mux13~1_combout\,
	datad => \EX_ALU|Mux11~1_combout\,
	combout => \EX_ALU|Equal0~7_combout\);

-- Location: LCFF_X71_Y25_N15
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(19));

-- Location: LCCOMB_X71_Y25_N28
\MEM_Data_Memory|Read_Data_MEM~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~0_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & 
-- ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(74),
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(19),
	combout => \MEM_Data_Memory|Read_Data_MEM~0_combout\);

-- Location: LCCOMB_X72_Y29_N24
\MEM_Data_Memory|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~1_combout\ = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0) & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	combout => \MEM_Data_Memory|always0~1_combout\);

-- Location: LCCOMB_X74_Y28_N12
\MEM_Data_Memory|always0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~5_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13)) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	combout => \MEM_Data_Memory|always0~5_combout\);

-- Location: LCCOMB_X71_Y25_N0
\MEM_Data_Memory|Read_Data_MEM~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~1_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (\MEM_Data_Memory|Read_Data_MEM~0_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM~0_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~1_combout\);

-- Location: LCFF_X72_Y25_N5
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(21));

-- Location: LCCOMB_X72_Y25_N16
\MEM_Data_Memory|Read_Data_MEM~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~2_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1\))) # (!\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(74),
	datab => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(21),
	datad => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1\,
	combout => \MEM_Data_Memory|Read_Data_MEM~2_combout\);

-- Location: LCCOMB_X71_Y25_N6
\MEM_Data_Memory|Read_Data_MEM~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~3_combout\ = (!\MEM_Data_Memory|always0~9_combout\ & (\MEM_Data_Memory|Read_Data_MEM~2_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~9_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~2_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~3_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~3_combout\);

-- Location: LCFF_X71_Y25_N31
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(23));

-- Location: LCCOMB_X71_Y25_N22
\MEM_Data_Memory|Read_Data_MEM~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~4_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(74),
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2\,
	datad => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(23),
	combout => \MEM_Data_Memory|Read_Data_MEM~4_combout\);

-- Location: LCCOMB_X71_Y25_N12
\MEM_Data_Memory|Read_Data_MEM~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~5_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (\MEM_Data_Memory|Read_Data_MEM~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~5_combout\);

-- Location: LCFF_X71_Y25_N19
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(25));

-- Location: LCCOMB_X71_Y25_N16
\MEM_Data_Memory|Read_Data_MEM~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~6_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(74),
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3\,
	datad => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(25),
	combout => \MEM_Data_Memory|Read_Data_MEM~6_combout\);

-- Location: LCFF_X65_Y25_N25
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(27));

-- Location: LCCOMB_X65_Y25_N24
\MEM_Data_Memory|Read_Data_MEM~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~8_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(27),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~8_combout\);

-- Location: LCFF_X65_Y25_N31
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(29));

-- Location: LCCOMB_X65_Y25_N30
\MEM_Data_Memory|Read_Data_MEM~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~10_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(29),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~10_combout\);

-- Location: LCCOMB_X66_Y28_N2
\MEM_Data_Memory|Read_Data_MEM~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~11_combout\ = (\MEM_Data_Memory|Read_Data_MEM~10_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~10_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~11_combout\);

-- Location: LCFF_X65_Y25_N1
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(31));

-- Location: LCCOMB_X65_Y25_N0
\MEM_Data_Memory|Read_Data_MEM~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~12_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(31),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~12_combout\);

-- Location: LCFF_X65_Y25_N11
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(33));

-- Location: LCCOMB_X65_Y25_N10
\MEM_Data_Memory|Read_Data_MEM~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~14_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(33),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~14_combout\);

-- Location: LCFF_X65_Y25_N13
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(35));

-- Location: LCCOMB_X65_Y25_N12
\MEM_Data_Memory|Read_Data_MEM~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~16_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(35),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~16_combout\);

-- Location: LCFF_X65_Y28_N15
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(37));

-- Location: LCCOMB_X65_Y28_N14
\MEM_Data_Memory|Read_Data_MEM~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~18_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & 
-- ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(37),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~18_combout\);

-- Location: LCFF_X67_Y28_N13
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(43));

-- Location: LCCOMB_X67_Y28_N12
\MEM_Data_Memory|Read_Data_MEM~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~24_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(43),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~24_combout\);

-- Location: LCFF_X65_Y28_N13
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(47));

-- Location: LCCOMB_X65_Y28_N12
\MEM_Data_Memory|Read_Data_MEM~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~28_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(47),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~28_combout\);

-- Location: LCFF_X68_Y30_N1
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(49));

-- Location: LCCOMB_X68_Y30_N0
\MEM_Data_Memory|Read_Data_MEM~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~30_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(49),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~30_combout\);

-- Location: LCCOMB_X68_Y30_N12
\MEM_Data_Memory|Read_Data_MEM~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~31_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (\MEM_Data_Memory|Read_Data_MEM~30_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~30_combout\,
	datac => \MEM_Data_Memory|always0~3_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~31_combout\);

-- Location: LCFF_X69_Y28_N11
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(51));

-- Location: LCCOMB_X69_Y28_N8
\MEM_Data_Memory|Read_Data_MEM~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~32_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16\,
	datab => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(51),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~32_combout\);

-- Location: LCCOMB_X67_Y28_N24
\MEM_Data_Memory|Read_Data_MEM~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~33_combout\ = (\MEM_Data_Memory|Read_Data_MEM~32_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~32_combout\,
	datab => \MEM_Data_Memory|always0~4_combout\,
	datac => \MEM_Data_Memory|always0~3_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~33_combout\);

-- Location: LCFF_X66_Y28_N13
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(59));

-- Location: LCCOMB_X66_Y28_N12
\MEM_Data_Memory|Read_Data_MEM~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~40_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(59),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~40_combout\);

-- Location: LCCOMB_X67_Y28_N16
\MEM_Data_Memory|Read_Data_MEM~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~41_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (\MEM_Data_Memory|Read_Data_MEM~40_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~40_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~41_combout\);

-- Location: LCFF_X68_Y30_N11
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(63));

-- Location: LCCOMB_X68_Y30_N10
\MEM_Data_Memory|Read_Data_MEM~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~44_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22\))) # (!\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(74),
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(63),
	datad => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22\,
	combout => \MEM_Data_Memory|Read_Data_MEM~44_combout\);

-- Location: LCCOMB_X68_Y30_N18
\MEM_Data_Memory|Read_Data_MEM~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~45_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (\MEM_Data_Memory|Read_Data_MEM~44_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM~44_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~45_combout\);

-- Location: LCFF_X65_Y28_N31
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(65));

-- Location: LCCOMB_X65_Y28_N30
\MEM_Data_Memory|Read_Data_MEM~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~46_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(65),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~46_combout\);

-- Location: LCFF_X72_Y23_N11
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(67));

-- Location: LCCOMB_X72_Y23_N12
\MEM_Data_Memory|Read_Data_MEM~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~48_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24\,
	datab => \ID_Registers|register_rtl_0_bypass\(74),
	datad => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(67),
	combout => \MEM_Data_Memory|Read_Data_MEM~48_combout\);

-- Location: LCCOMB_X72_Y23_N16
\MEM_Data_Memory|Read_Data_MEM~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~49_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (\MEM_Data_Memory|Read_Data_MEM~48_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & !\MEM_Data_Memory|always0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~48_combout\,
	datac => \MEM_Data_Memory|always0~9_combout\,
	datad => \MEM_Data_Memory|always0~4_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~49_combout\);

-- Location: LCFF_X72_Y23_N9
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(69));

-- Location: LCFF_X65_Y24_N21
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(77));

-- Location: LCCOMB_X65_Y24_N20
\MEM_Data_Memory|Read_Data_MEM~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~58_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(77),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~58_combout\);

-- Location: LCCOMB_X69_Y24_N24
\MEM_Data_Memory|Read_Data_MEM~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~59_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & \MEM_Data_Memory|Read_Data_MEM~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~4_combout\,
	datac => \MEM_Data_Memory|always0~9_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~58_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~59_combout\);

-- Location: LCCOMB_X65_Y27_N16
\ID_Registers|register_rtl_0_bypass[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[43]~feeder_combout\ = \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[43]~feeder_combout\);

-- Location: LCCOMB_X68_Y24_N12
\ID_Registers|register_rtl_0_bypass[67]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[67]~feeder_combout\ = \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[67]~feeder_combout\);

-- Location: LCCOMB_X68_Y24_N16
\ID_Registers|register_rtl_0_bypass[69]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[69]~feeder_combout\ = \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[69]~feeder_combout\);

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\Clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_Clk,
	combout => \Clk~combout\);

-- Location: CLKCTRL_G3
\Clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Clk~clkctrl_outclk\);

-- Location: LCCOMB_X70_Y26_N8
\ID_Branch_AND|PCSrc_ID\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Branch_AND|PCSrc_ID~combout\ = (\ID_Control|Decoder0~6_combout\ & \ID_Comparator|Equal0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Control|Decoder0~6_combout\,
	datad => \ID_Comparator|Equal0~20_combout\,
	combout => \ID_Branch_AND|PCSrc_ID~combout\);

-- Location: LCCOMB_X69_Y23_N26
\ID_PC_Add|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~12_combout\ = (!\ID_Control|Decoder0~2_combout\ & ((\ID_Branch_AND|PCSrc_ID~combout\ & (\ID_PC_Add|Branch_Dest_ID[8]~12_combout\)) # (!\ID_Branch_AND|PCSrc_ID~combout\ & ((\IF_PC_Add|PC_Plus_4_IF[8]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[8]~12_combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\,
	datac => \ID_Branch_AND|PCSrc_ID~combout\,
	datad => \ID_Control|Decoder0~2_combout\,
	combout => \ID_PC_Add|Add0~12_combout\);

-- Location: LCCOMB_X67_Y24_N2
\IF_PC_Add|PC_Plus_4_IF[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\ = \IF_PC_Reg|PC_IF\(2) $ (VCC)
-- \IF_PC_Add|PC_Plus_4_IF[2]~1\ = CARRY(\IF_PC_Reg|PC_IF\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(2),
	datad => VCC,
	combout => \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[2]~1\);

-- Location: LCCOMB_X67_Y24_N4
\IF_PC_Add|PC_Plus_4_IF[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\ = (\IF_PC_Reg|PC_IF\(3) & (!\IF_PC_Add|PC_Plus_4_IF[2]~1\)) # (!\IF_PC_Reg|PC_IF\(3) & ((\IF_PC_Add|PC_Plus_4_IF[2]~1\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[3]~3\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[2]~1\) # (!\IF_PC_Reg|PC_IF\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(3),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[2]~1\,
	combout => \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[3]~3\);

-- Location: LCCOMB_X67_Y24_N6
\IF_PC_Add|PC_Plus_4_IF[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\ = (\IF_PC_Reg|PC_IF\(4) & (\IF_PC_Add|PC_Plus_4_IF[3]~3\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(4) & (!\IF_PC_Add|PC_Plus_4_IF[3]~3\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[4]~5\ = CARRY((\IF_PC_Reg|PC_IF\(4) & !\IF_PC_Add|PC_Plus_4_IF[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[3]~3\,
	combout => \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[4]~5\);

-- Location: LCCOMB_X67_Y24_N8
\IF_PC_Add|PC_Plus_4_IF[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\ = (\IF_PC_Reg|PC_IF\(5) & (!\IF_PC_Add|PC_Plus_4_IF[4]~5\)) # (!\IF_PC_Reg|PC_IF\(5) & ((\IF_PC_Add|PC_Plus_4_IF[4]~5\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[5]~7\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[4]~5\) # (!\IF_PC_Reg|PC_IF\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(5),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[4]~5\,
	combout => \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[5]~7\);

-- Location: LCFF_X67_Y24_N9
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(5));

-- Location: LCCOMB_X66_Y26_N30
\IF_Flush_mux|Instruction_IF[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[2]~5_combout\ = (\IF_Instruction_Memory|memory~1_combout\ & (!\IF_PC_Reg|PC_IF\(5) & (\IF_Flush_mux|Instruction_IF[27]~1_combout\ & !\IF_PC_Reg|PC_IF\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_Instruction_Memory|memory~1_combout\,
	datab => \IF_PC_Reg|PC_IF\(5),
	datac => \IF_Flush_mux|Instruction_IF[27]~1_combout\,
	datad => \IF_PC_Reg|PC_IF\(6),
	combout => \IF_Flush_mux|Instruction_IF[2]~5_combout\);

-- Location: LCFF_X66_Y26_N31
\IF_ID_Pipeline_Stage|Instruction_ID[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Flush_mux|Instruction_IF[2]~5_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(2));

-- Location: LCCOMB_X65_Y26_N16
\IF_Instruction_Memory|memory~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~0_combout\ = (\IF_PC_Reg|PC_IF\(4) & (!\IF_PC_Reg|PC_IF\(6) & (!\IF_PC_Reg|PC_IF\(2) & !\IF_PC_Reg|PC_IF\(3)))) # (!\IF_PC_Reg|PC_IF\(4) & (\IF_PC_Reg|PC_IF\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datab => \IF_PC_Reg|PC_IF\(6),
	datac => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_PC_Reg|PC_IF\(3),
	combout => \IF_Instruction_Memory|memory~0_combout\);

-- Location: LCCOMB_X65_Y26_N22
\IF_Flush_mux|Instruction_IF[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[0]~2_combout\ = (!\IF_PC_Reg|PC_IF\(0) & (!\IF_PC_Reg|PC_IF\(5) & (\IF_Instruction_Memory|memory~0_combout\ & \IF_Flush_mux|Instruction_IF[27]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(0),
	datab => \IF_PC_Reg|PC_IF\(5),
	datac => \IF_Instruction_Memory|memory~0_combout\,
	datad => \IF_Flush_mux|Instruction_IF[27]~1_combout\,
	combout => \IF_Flush_mux|Instruction_IF[0]~2_combout\);

-- Location: LCFF_X65_Y26_N23
\IF_ID_Pipeline_Stage|Instruction_ID[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Flush_mux|Instruction_IF[0]~2_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(0));

-- Location: LCCOMB_X66_Y24_N4
\ID_PC_Add|Branch_Dest_ID[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[3]~2_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(3) & ((\IF_ID_Pipeline_Stage|Instruction_ID\(1) & (\ID_PC_Add|Branch_Dest_ID[2]~1\ & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID\(1) & (!\ID_PC_Add|Branch_Dest_ID[2]~1\)))) 
-- # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(3) & ((\IF_ID_Pipeline_Stage|Instruction_ID\(1) & (!\ID_PC_Add|Branch_Dest_ID[2]~1\)) # (!\IF_ID_Pipeline_Stage|Instruction_ID\(1) & ((\ID_PC_Add|Branch_Dest_ID[2]~1\) # (GND)))))
-- \ID_PC_Add|Branch_Dest_ID[3]~3\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(3) & (!\IF_ID_Pipeline_Stage|Instruction_ID\(1) & !\ID_PC_Add|Branch_Dest_ID[2]~1\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(3) & ((!\ID_PC_Add|Branch_Dest_ID[2]~1\) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(3),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[2]~1\,
	combout => \ID_PC_Add|Branch_Dest_ID[3]~2_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[3]~3\);

-- Location: LCCOMB_X66_Y24_N8
\ID_PC_Add|Branch_Dest_ID[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[5]~6_combout\ = (\ID_Registers|register_rtl_0_bypass\(6) & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(5) & (\ID_PC_Add|Branch_Dest_ID[4]~5\ & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(5) & (!\ID_PC_Add|Branch_Dest_ID[4]~5\)))) # 
-- (!\ID_Registers|register_rtl_0_bypass\(6) & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(5) & (!\ID_PC_Add|Branch_Dest_ID[4]~5\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(5) & ((\ID_PC_Add|Branch_Dest_ID[4]~5\) # (GND)))))
-- \ID_PC_Add|Branch_Dest_ID[5]~7\ = CARRY((\ID_Registers|register_rtl_0_bypass\(6) & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(5) & !\ID_PC_Add|Branch_Dest_ID[4]~5\)) # (!\ID_Registers|register_rtl_0_bypass\(6) & ((!\ID_PC_Add|Branch_Dest_ID[4]~5\) # 
-- (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(6),
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(5),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[4]~5\,
	combout => \ID_PC_Add|Branch_Dest_ID[5]~6_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[5]~7\);

-- Location: LCCOMB_X65_Y24_N28
\ID_PC_Add|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~6_combout\ = (\ID_Comparator|Equal0~20_combout\ & ((\ID_Control|Decoder0~6_combout\ & ((\ID_PC_Add|Branch_Dest_ID[5]~6_combout\))) # (!\ID_Control|Decoder0~6_combout\ & (\IF_PC_Add|PC_Plus_4_IF[5]~6_combout\)))) # 
-- (!\ID_Comparator|Equal0~20_combout\ & (\IF_PC_Add|PC_Plus_4_IF[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\,
	datab => \ID_PC_Add|Branch_Dest_ID[5]~6_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \ID_Control|Decoder0~6_combout\,
	combout => \ID_PC_Add|Add0~6_combout\);

-- Location: LCCOMB_X65_Y24_N16
\ID_PC_Add|Add0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~7_combout\ = (\ID_Control|Decoder0~2_combout\ & (\ID_Registers|register_rtl_0_bypass\(6))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(6),
	datac => \ID_Control|Decoder0~2_combout\,
	datad => \ID_PC_Add|Add0~6_combout\,
	combout => \ID_PC_Add|Add0~7_combout\);

-- Location: LCFF_X65_Y24_N17
\IF_PC_Reg|PC_IF[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~7_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(5));

-- Location: LCCOMB_X65_Y26_N12
\IF_Flush_mux|Instruction_IF[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[13]~3_combout\ = (!\IF_PC_Reg|PC_IF\(0) & (!\IF_PC_Reg|PC_IF\(6) & (!\IF_PC_Reg|PC_IF\(5) & \IF_Flush_mux|Instruction_IF[27]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(0),
	datab => \IF_PC_Reg|PC_IF\(6),
	datac => \IF_PC_Reg|PC_IF\(5),
	datad => \IF_Flush_mux|Instruction_IF[27]~1_combout\,
	combout => \IF_Flush_mux|Instruction_IF[13]~3_combout\);

-- Location: LCCOMB_X65_Y26_N4
\IF_Flush_mux|Instruction_IF[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[3]~6_combout\ = (\IF_PC_Reg|PC_IF\(4) & (\IF_PC_Reg|PC_IF\(3) & (!\IF_PC_Reg|PC_IF\(2) & \IF_Flush_mux|Instruction_IF[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datab => \IF_PC_Reg|PC_IF\(3),
	datac => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_Flush_mux|Instruction_IF[13]~3_combout\,
	combout => \IF_Flush_mux|Instruction_IF[3]~6_combout\);

-- Location: LCFF_X65_Y26_N5
\ID_Registers|register_rtl_0_bypass[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Flush_mux|Instruction_IF[3]~6_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(6));

-- Location: LCCOMB_X69_Y25_N22
\ID_Control|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~4_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(27) & (\IF_ID_Pipeline_Stage|Instruction_ID\(31) & !\ID_Registers|register_rtl_0_bypass\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(27),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(31),
	datad => \ID_Registers|register_rtl_0_bypass\(6),
	combout => \ID_Control|Decoder0~4_combout\);

-- Location: LCCOMB_X66_Y26_N2
\IF_Flush_mux|Instruction_IF[16]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[16]~14_combout\ = (\IF_Instruction_Memory|memory~4_combout\ & (!\IF_PC_Reg|PC_IF\(5) & (\IF_Flush_mux|Instruction_IF[27]~1_combout\ & !\IF_PC_Reg|PC_IF\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_Instruction_Memory|memory~4_combout\,
	datab => \IF_PC_Reg|PC_IF\(5),
	datac => \IF_Flush_mux|Instruction_IF[27]~1_combout\,
	datad => \IF_PC_Reg|PC_IF\(6),
	combout => \IF_Flush_mux|Instruction_IF[16]~14_combout\);

-- Location: LCFF_X66_Y26_N3
\IF_ID_Pipeline_Stage|Instruction_ID[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Flush_mux|Instruction_IF[16]~14_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(16));

-- Location: LCCOMB_X66_Y26_N0
\IF_Flush_mux|Instruction_IF[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[17]~15_combout\ = (\IF_Instruction_Memory|memory~5_combout\ & (!\IF_PC_Reg|PC_IF\(0) & (!\IF_PC_Reg|PC_IF\(5) & \IF_Flush_mux|Instruction_IF[27]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_Instruction_Memory|memory~5_combout\,
	datab => \IF_PC_Reg|PC_IF\(0),
	datac => \IF_PC_Reg|PC_IF\(5),
	datad => \IF_Flush_mux|Instruction_IF[27]~1_combout\,
	combout => \IF_Flush_mux|Instruction_IF[17]~15_combout\);

-- Location: LCFF_X66_Y26_N1
\IF_ID_Pipeline_Stage|Instruction_ID[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Flush_mux|Instruction_IF[17]~15_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(17));

-- Location: LCFF_X71_Y27_N13
\ID_EX_Pipeline_Stage|Instruction_EX[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(17));

-- Location: LCFF_X71_Y27_N9
\ID_EX_Pipeline_Stage|Instruction_EX[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(16));

-- Location: LCCOMB_X71_Y23_N26
\Data_Forwarding_unit|Equal13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal13~1_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(17) & (\ID_EX_Pipeline_Stage|Instruction_EX\(17) & (\IF_ID_Pipeline_Stage|Instruction_ID\(16) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(16))))) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(17) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(17) & (\IF_ID_Pipeline_Stage|Instruction_ID\(16) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(16),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	combout => \Data_Forwarding_unit|Equal13~1_combout\);

-- Location: LCCOMB_X65_Y26_N26
\IF_Flush_mux|Instruction_IF[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[13]~12_combout\ = (!\IF_PC_Reg|PC_IF\(4) & (\IF_PC_Reg|PC_IF\(3) & \IF_Flush_mux|Instruction_IF[13]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datab => \IF_PC_Reg|PC_IF\(3),
	datad => \IF_Flush_mux|Instruction_IF[13]~3_combout\,
	combout => \IF_Flush_mux|Instruction_IF[13]~12_combout\);

-- Location: LCFF_X65_Y26_N25
\IF_ID_Pipeline_Stage|Instruction_ID[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_Flush_mux|Instruction_IF[13]~12_combout\,
	sload => VCC,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(18));

-- Location: LCFF_X71_Y27_N7
\ID_EX_Pipeline_Stage|Instruction_EX[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(18));

-- Location: LCCOMB_X65_Y26_N20
\IF_Flush_mux|Instruction_IF[14]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[14]~13_combout\ = (\IF_PC_Reg|PC_IF\(4) & (!\IF_PC_Reg|PC_IF\(3) & (!\IF_PC_Reg|PC_IF\(2) & \IF_Flush_mux|Instruction_IF[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datab => \IF_PC_Reg|PC_IF\(3),
	datac => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_Flush_mux|Instruction_IF[13]~3_combout\,
	combout => \IF_Flush_mux|Instruction_IF[14]~13_combout\);

-- Location: LCFF_X65_Y26_N15
\IF_ID_Pipeline_Stage|Instruction_ID[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_Flush_mux|Instruction_IF[14]~13_combout\,
	sload => VCC,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(19));

-- Location: LCFF_X72_Y27_N21
\ID_EX_Pipeline_Stage|Instruction_EX[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(19));

-- Location: LCCOMB_X71_Y28_N6
\Data_Forwarding_unit|Equal13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal13~0_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(19) & (\ID_EX_Pipeline_Stage|Instruction_EX\(19) & (\ID_EX_Pipeline_Stage|Instruction_EX\(18) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(18))))) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(19) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(19) & (\ID_EX_Pipeline_Stage|Instruction_EX\(18) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	combout => \Data_Forwarding_unit|Equal13~0_combout\);

-- Location: LCCOMB_X71_Y28_N2
\Data_Forwarding_unit|Equal12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal12~0_combout\ = (!\ID_EX_Pipeline_Stage|Instruction_EX\(19) & (\ID_Registers|register_rtl_0_bypass\(6) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datab => \ID_Registers|register_rtl_0_bypass\(6),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	combout => \Data_Forwarding_unit|Equal12~0_combout\);

-- Location: LCCOMB_X71_Y23_N6
\Data_Forwarding_unit|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|always0~0_combout\ = (\Data_Forwarding_unit|Equal12~1_combout\ & ((\Data_Forwarding_unit|Equal12~0_combout\) # ((\Data_Forwarding_unit|Equal13~1_combout\ & \Data_Forwarding_unit|Equal13~0_combout\)))) # 
-- (!\Data_Forwarding_unit|Equal12~1_combout\ & (\Data_Forwarding_unit|Equal13~1_combout\ & (\Data_Forwarding_unit|Equal13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Equal12~1_combout\,
	datab => \Data_Forwarding_unit|Equal13~1_combout\,
	datac => \Data_Forwarding_unit|Equal13~0_combout\,
	datad => \Data_Forwarding_unit|Equal12~0_combout\,
	combout => \Data_Forwarding_unit|always0~0_combout\);

-- Location: LCCOMB_X69_Y25_N0
\ID_Control|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~5_combout\ = (!\Data_Forwarding_unit|always0~4_combout\ & (\ID_Control|Decoder0~4_combout\ & ((!\Data_Forwarding_unit|always0~0_combout\) # (!\ID_EX_Pipeline_Stage|MemRead_EX~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|always0~4_combout\,
	datab => \ID_EX_Pipeline_Stage|MemRead_EX~regout\,
	datac => \ID_Control|Decoder0~4_combout\,
	datad => \Data_Forwarding_unit|always0~0_combout\,
	combout => \ID_Control|Decoder0~5_combout\);

-- Location: LCCOMB_X69_Y25_N18
\ID_EX_Pipeline_Stage|MemRead_EX~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout\ = \ID_Control|Decoder0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Control|Decoder0~5_combout\,
	combout => \ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout\);

-- Location: LCFF_X69_Y25_N19
\ID_EX_Pipeline_Stage|MemRead_EX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|MemRead_EX~regout\);

-- Location: LCCOMB_X69_Y25_N4
\Data_Forwarding_unit|ID_Control_Noop~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|ID_Control_Noop~0_combout\ = (!\Data_Forwarding_unit|always0~4_combout\ & ((!\Data_Forwarding_unit|always0~0_combout\) # (!\ID_EX_Pipeline_Stage|MemRead_EX~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|always0~4_combout\,
	datab => \ID_EX_Pipeline_Stage|MemRead_EX~regout\,
	datad => \Data_Forwarding_unit|always0~0_combout\,
	combout => \Data_Forwarding_unit|ID_Control_Noop~0_combout\);

-- Location: LCFF_X69_Y23_N27
\IF_PC_Reg|PC_IF[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~12_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(8));

-- Location: LCCOMB_X67_Y24_N10
\IF_PC_Add|PC_Plus_4_IF[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\ = (\IF_PC_Reg|PC_IF\(6) & (\IF_PC_Add|PC_Plus_4_IF[5]~7\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(6) & (!\IF_PC_Add|PC_Plus_4_IF[5]~7\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[6]~9\ = CARRY((\IF_PC_Reg|PC_IF\(6) & !\IF_PC_Add|PC_Plus_4_IF[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(6),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[5]~7\,
	combout => \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[6]~9\);

-- Location: LCCOMB_X67_Y24_N12
\IF_PC_Add|PC_Plus_4_IF[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\ = (\IF_PC_Reg|PC_IF\(7) & (!\IF_PC_Add|PC_Plus_4_IF[6]~9\)) # (!\IF_PC_Reg|PC_IF\(7) & ((\IF_PC_Add|PC_Plus_4_IF[6]~9\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[7]~11\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[6]~9\) # (!\IF_PC_Reg|PC_IF\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(7),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[6]~9\,
	combout => \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[7]~11\);

-- Location: LCFF_X67_Y24_N13
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(7));

-- Location: LCFF_X67_Y24_N11
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(6));

-- Location: LCCOMB_X66_Y24_N12
\ID_PC_Add|Branch_Dest_ID[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[7]~10_combout\ = (\ID_Registers|register_rtl_0_bypass\(2) & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(7) & (\ID_PC_Add|Branch_Dest_ID[6]~9\ & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(7) & (!\ID_PC_Add|Branch_Dest_ID[6]~9\)))) # 
-- (!\ID_Registers|register_rtl_0_bypass\(2) & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(7) & (!\ID_PC_Add|Branch_Dest_ID[6]~9\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(7) & ((\ID_PC_Add|Branch_Dest_ID[6]~9\) # (GND)))))
-- \ID_PC_Add|Branch_Dest_ID[7]~11\ = CARRY((\ID_Registers|register_rtl_0_bypass\(2) & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(7) & !\ID_PC_Add|Branch_Dest_ID[6]~9\)) # (!\ID_Registers|register_rtl_0_bypass\(2) & ((!\ID_PC_Add|Branch_Dest_ID[6]~9\) # 
-- (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(2),
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(7),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[6]~9\,
	combout => \ID_PC_Add|Branch_Dest_ID[7]~10_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[7]~11\);

-- Location: LCCOMB_X69_Y23_N28
\ID_PC_Add|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~10_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & (\ID_PC_Add|Branch_Dest_ID[7]~10_combout\)) # (!\ID_Comparator|Equal0~20_combout\ & ((\IF_PC_Add|PC_Plus_4_IF[7]~10_combout\))))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (((\IF_PC_Add|PC_Plus_4_IF[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Control|Decoder0~6_combout\,
	datab => \ID_PC_Add|Branch_Dest_ID[7]~10_combout\,
	datac => \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\,
	datad => \ID_Comparator|Equal0~20_combout\,
	combout => \ID_PC_Add|Add0~10_combout\);

-- Location: LCCOMB_X69_Y23_N20
\ID_PC_Add|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~11_combout\ = (\ID_Control|Decoder0~2_combout\ & (\ID_Registers|register_rtl_0_bypass\(2))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(2),
	datab => \ID_Control|Decoder0~2_combout\,
	datad => \ID_PC_Add|Add0~10_combout\,
	combout => \ID_PC_Add|Add0~11_combout\);

-- Location: LCFF_X69_Y23_N21
\IF_PC_Reg|PC_IF[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~11_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(7));

-- Location: LCCOMB_X67_Y24_N14
\IF_PC_Add|PC_Plus_4_IF[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\ = (\IF_PC_Reg|PC_IF\(8) & (\IF_PC_Add|PC_Plus_4_IF[7]~11\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(8) & (!\IF_PC_Add|PC_Plus_4_IF[7]~11\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[8]~13\ = CARRY((\IF_PC_Reg|PC_IF\(8) & !\IF_PC_Add|PC_Plus_4_IF[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(8),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[7]~11\,
	combout => \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[8]~13\);

-- Location: LCFF_X67_Y24_N15
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(8));

-- Location: LCCOMB_X66_Y24_N16
\ID_PC_Add|Branch_Dest_ID[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[9]~14_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(9) & (!\ID_PC_Add|Branch_Dest_ID[8]~13\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(9) & ((\ID_PC_Add|Branch_Dest_ID[8]~13\) # (GND)))
-- \ID_PC_Add|Branch_Dest_ID[9]~15\ = CARRY((!\ID_PC_Add|Branch_Dest_ID[8]~13\) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(9),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[8]~13\,
	combout => \ID_PC_Add|Branch_Dest_ID[9]~14_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[9]~15\);

-- Location: LCCOMB_X69_Y23_N0
\ID_PC_Add|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~13_combout\ = (!\ID_Control|Decoder0~2_combout\ & ((\ID_Branch_AND|PCSrc_ID~combout\ & ((\ID_PC_Add|Branch_Dest_ID[9]~14_combout\))) # (!\ID_Branch_AND|PCSrc_ID~combout\ & (\IF_PC_Add|PC_Plus_4_IF[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\,
	datab => \ID_PC_Add|Branch_Dest_ID[9]~14_combout\,
	datac => \ID_Branch_AND|PCSrc_ID~combout\,
	datad => \ID_Control|Decoder0~2_combout\,
	combout => \ID_PC_Add|Add0~13_combout\);

-- Location: LCFF_X69_Y23_N1
\IF_PC_Reg|PC_IF[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~13_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(9));

-- Location: LCCOMB_X69_Y23_N2
\IF_Flush_mux|Instruction_IF[27]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[27]~0_combout\ = (!\IF_PC_Reg|PC_IF\(10) & (!\IF_PC_Reg|PC_IF\(9) & (!\IF_PC_Reg|PC_IF\(7) & !\IF_PC_Reg|PC_IF\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(10),
	datab => \IF_PC_Reg|PC_IF\(9),
	datac => \IF_PC_Reg|PC_IF\(7),
	datad => \IF_PC_Reg|PC_IF\(8),
	combout => \IF_Flush_mux|Instruction_IF[27]~0_combout\);

-- Location: LCCOMB_X65_Y27_N28
\IF_Flush_mux|Instruction_IF[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[11]~10_combout\ = (\IF_Instruction_Memory|memory~3_combout\ & (!\IF_PC_Reg|PC_IF\(0) & (\IF_Flush_mux|Instruction_IF[27]~0_combout\ & !\ID_Branch_AND|PCSrc_ID~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_Instruction_Memory|memory~3_combout\,
	datab => \IF_PC_Reg|PC_IF\(0),
	datac => \IF_Flush_mux|Instruction_IF[27]~0_combout\,
	datad => \ID_Branch_AND|PCSrc_ID~combout\,
	combout => \IF_Flush_mux|Instruction_IF[11]~10_combout\);

-- Location: LCFF_X65_Y27_N29
\IF_ID_Pipeline_Stage|Instruction_ID[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Flush_mux|Instruction_IF[11]~10_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(11));

-- Location: LCFF_X72_Y28_N11
\ID_EX_Pipeline_Stage|Instruction_EX[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(11));

-- Location: LCFF_X71_Y27_N19
\EX_MEM_Pipeline_Stage|Instruction_MEM[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Instruction_MEM\(11));

-- Location: LCCOMB_X65_Y26_N14
\IF_Flush_mux|Instruction_IF[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[12]~11_combout\ = (\IF_PC_Reg|PC_IF\(3) & (\IF_PC_Reg|PC_IF\(2) & \IF_Flush_mux|Instruction_IF[13]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(3),
	datab => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_Flush_mux|Instruction_IF[13]~3_combout\,
	combout => \IF_Flush_mux|Instruction_IF[12]~11_combout\);

-- Location: LCFF_X65_Y26_N31
\IF_ID_Pipeline_Stage|Instruction_ID[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_Flush_mux|Instruction_IF[12]~11_combout\,
	sload => VCC,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(12));

-- Location: LCFF_X72_Y28_N5
\ID_EX_Pipeline_Stage|Instruction_EX[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(12));

-- Location: LCFF_X70_Y27_N11
\EX_MEM_Pipeline_Stage|Instruction_MEM[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_EX_Pipeline_Stage|Instruction_EX\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Instruction_MEM\(12));

-- Location: LCCOMB_X70_Y27_N10
\Data_Forwarding_unit|Forward_D~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_D~1_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(17) & (\EX_MEM_Pipeline_Stage|Instruction_MEM\(12) & (\EX_MEM_Pipeline_Stage|Instruction_MEM\(11) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(16))))) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(17) & (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(12) & (\EX_MEM_Pipeline_Stage|Instruction_MEM\(11) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	datab => \EX_MEM_Pipeline_Stage|Instruction_MEM\(11),
	datac => \EX_MEM_Pipeline_Stage|Instruction_MEM\(12),
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(16),
	combout => \Data_Forwarding_unit|Forward_D~1_combout\);

-- Location: LCFF_X71_Y27_N5
\EX_MEM_Pipeline_Stage|Instruction_MEM[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Instruction_MEM\(19));

-- Location: LCFF_X70_Y27_N19
\EX_MEM_Pipeline_Stage|Instruction_MEM[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Instruction_MEM\(18));

-- Location: LCCOMB_X71_Y28_N30
\Data_Forwarding_unit|Forward_D~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_D~0_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(18) & (\EX_MEM_Pipeline_Stage|Instruction_MEM\(18) & (\EX_MEM_Pipeline_Stage|Instruction_MEM\(19) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(19))))) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(18) & (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(18) & (\EX_MEM_Pipeline_Stage|Instruction_MEM\(19) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	datab => \EX_MEM_Pipeline_Stage|Instruction_MEM\(19),
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	datad => \EX_MEM_Pipeline_Stage|Instruction_MEM\(18),
	combout => \Data_Forwarding_unit|Forward_D~0_combout\);

-- Location: LCCOMB_X71_Y24_N20
\Data_Forwarding_unit|Forward_D~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_D~2_combout\ = (\Data_Forwarding_unit|Forward_C~1_combout\ & (\ID_Control|Decoder0~6_combout\ & (\Data_Forwarding_unit|Forward_D~1_combout\ & \Data_Forwarding_unit|Forward_D~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_C~1_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \Data_Forwarding_unit|Forward_D~1_combout\,
	datad => \Data_Forwarding_unit|Forward_D~0_combout\,
	combout => \Data_Forwarding_unit|Forward_D~2_combout\);

-- Location: LCFF_X71_Y27_N31
\ID_EX_Pipeline_Stage|Instruction_EX[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register_rtl_0_bypass\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(23));

-- Location: LCFF_X72_Y25_N25
\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1));

-- Location: LCFF_X72_Y27_N19
\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2));

-- Location: LCCOMB_X68_Y25_N22
\EX_ALU_Control|ALU_Control_EX[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[1]~3_combout\ = ((\ID_EX_Pipeline_Stage|Instruction_EX\(23)) # ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1)) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2)))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(23),
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1),
	datad => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	combout => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\);

-- Location: LCCOMB_X71_Y27_N18
\Data_Forwarding_unit|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal0~0_combout\ = (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(12) & (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(19) & (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(11) & !\EX_MEM_Pipeline_Stage|Instruction_MEM\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Instruction_MEM\(12),
	datab => \EX_MEM_Pipeline_Stage|Instruction_MEM\(19),
	datac => \EX_MEM_Pipeline_Stage|Instruction_MEM\(11),
	datad => \EX_MEM_Pipeline_Stage|Instruction_MEM\(18),
	combout => \Data_Forwarding_unit|Equal0~0_combout\);

-- Location: LCCOMB_X69_Y25_N20
\ID_Control|RegWrite_ID~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|RegWrite_ID~0_combout\ = (\Data_Forwarding_unit|ID_Control_Noop~0_combout\ & (!\ID_Registers|register_rtl_0_bypass\(6) & (\IF_ID_Pipeline_Stage|Instruction_ID\(27) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(27),
	datab => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(31),
	datad => \ID_Registers|register_rtl_0_bypass\(6),
	combout => \ID_Control|RegWrite_ID~0_combout\);

-- Location: LCFF_X69_Y25_N21
\ID_EX_Pipeline_Stage|RegWrite_EX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Control|RegWrite_ID~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|RegWrite_EX~regout\);

-- Location: LCFF_X71_Y27_N17
\EX_MEM_Pipeline_Stage|RegWrite_MEM\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_EX_Pipeline_Stage|RegWrite_EX~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\);

-- Location: LCCOMB_X71_Y27_N6
\Data_Forwarding_unit|Equal8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal8~1_combout\ = (\EX_MEM_Pipeline_Stage|Instruction_MEM\(18) & (\ID_EX_Pipeline_Stage|Instruction_EX\(18) & (\EX_MEM_Pipeline_Stage|Instruction_MEM\(19) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(19))))) # 
-- (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(18) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(18) & (\EX_MEM_Pipeline_Stage|Instruction_MEM\(19) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Instruction_MEM\(18),
	datab => \EX_MEM_Pipeline_Stage|Instruction_MEM\(19),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	combout => \Data_Forwarding_unit|Equal8~1_combout\);

-- Location: LCCOMB_X71_Y27_N16
\Data_Forwarding_unit|Forward_B[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[1]~5_combout\ = (\Data_Forwarding_unit|Equal8~0_combout\ & (!\Data_Forwarding_unit|Equal0~0_combout\ & (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\ & \Data_Forwarding_unit|Equal8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Equal8~0_combout\,
	datab => \Data_Forwarding_unit|Equal0~0_combout\,
	datac => \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\,
	datad => \Data_Forwarding_unit|Equal8~1_combout\,
	combout => \Data_Forwarding_unit|Forward_B[1]~5_combout\);

-- Location: LCFF_X71_Y27_N29
\MEM_WB_Pipeline_Stage|Instruction_WB[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Instruction_MEM\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Instruction_WB\(13));

-- Location: LCCOMB_X72_Y27_N20
\Data_Forwarding_unit|Forward_B[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[0]~0_combout\ = (\MEM_WB_Pipeline_Stage|Instruction_WB\(14) & (\ID_EX_Pipeline_Stage|Instruction_EX\(19) & (\ID_EX_Pipeline_Stage|Instruction_EX\(18) $ (!\MEM_WB_Pipeline_Stage|Instruction_WB\(13))))) # 
-- (!\MEM_WB_Pipeline_Stage|Instruction_WB\(14) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(19) & (\ID_EX_Pipeline_Stage|Instruction_EX\(18) $ (!\MEM_WB_Pipeline_Stage|Instruction_WB\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datad => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	combout => \Data_Forwarding_unit|Forward_B[0]~0_combout\);

-- Location: LCFF_X72_Y27_N11
\ID_EX_Pipeline_Stage|Read_Data_2_EX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[4]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(4));

-- Location: LCCOMB_X72_Y27_N10
\Data_forwarding_mux_B|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux27~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(4),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux27~1_combout\);

-- Location: LCCOMB_X72_Y27_N8
\Data_forwarding_mux_B|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux27~2_combout\ = (\Data_forwarding_mux_B|Mux27~1_combout\ & (((\Data_Forwarding_unit|Forward_B[1]~5_combout\) # (!\Data_Forwarding_unit|Forward_B[0]~0_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datad => \Data_forwarding_mux_B|Mux27~1_combout\,
	combout => \Data_forwarding_mux_B|Mux27~2_combout\);

-- Location: LCFF_X72_Y27_N15
\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(4));

-- Location: LCCOMB_X71_Y23_N10
\EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout\ = \ID_EX_Pipeline_Stage|Instruction_EX\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	combout => \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout\);

-- Location: LCFF_X71_Y23_N11
\EX_MEM_Pipeline_Stage|Instruction_MEM[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Instruction_MEM\(16));

-- Location: LCFF_X70_Y27_N7
\MEM_WB_Pipeline_Stage|Instruction_WB[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Instruction_MEM\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Instruction_WB\(16));

-- Location: LCCOMB_X71_Y23_N8
\EX_MEM_Pipeline_Stage|Instruction_MEM[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Instruction_MEM[17]~feeder_combout\ = \ID_EX_Pipeline_Stage|Instruction_EX\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	combout => \EX_MEM_Pipeline_Stage|Instruction_MEM[17]~feeder_combout\);

-- Location: LCFF_X71_Y23_N9
\EX_MEM_Pipeline_Stage|Instruction_MEM[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Instruction_MEM[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Instruction_MEM\(17));

-- Location: LCFF_X71_Y27_N15
\MEM_WB_Pipeline_Stage|Instruction_WB[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Instruction_MEM\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Instruction_WB\(17));

-- Location: LCCOMB_X71_Y27_N14
\Data_Forwarding_unit|Forward_B[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[0]~3_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(16) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(16) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(17) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(17))))) # 
-- (!\ID_EX_Pipeline_Stage|Instruction_EX\(16) & (!\MEM_WB_Pipeline_Stage|Instruction_WB\(16) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(17) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	datab => \MEM_WB_Pipeline_Stage|Instruction_WB\(16),
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(17),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	combout => \Data_Forwarding_unit|Forward_B[0]~3_combout\);

-- Location: LCCOMB_X1_Y25_N16
\EX_MEM_Pipeline_Stage|MemRead_MEM~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout\ = \ID_EX_Pipeline_Stage|MemRead_EX~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX_Pipeline_Stage|MemRead_EX~regout\,
	combout => \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout\);

-- Location: LCFF_X1_Y25_N17
\EX_MEM_Pipeline_Stage|MemRead_MEM\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~combout\,
	datain => \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\);

-- Location: LCFF_X71_Y27_N23
\MEM_WB_Pipeline_Stage|MemtoReg_WB\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\);

-- Location: LCFF_X71_Y27_N27
\MEM_WB_Pipeline_Stage|Instruction_WB[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Instruction_MEM\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Instruction_WB\(14));

-- Location: LCFF_X70_Y27_N27
\MEM_WB_Pipeline_Stage|Instruction_WB[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Instruction_MEM\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Instruction_WB\(11));

-- Location: LCCOMB_X71_Y27_N28
\Data_Forwarding_unit|always0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|always0~5_combout\ = (\MEM_WB_Pipeline_Stage|Instruction_WB\(12)) # ((\MEM_WB_Pipeline_Stage|Instruction_WB\(14)) # ((\MEM_WB_Pipeline_Stage|Instruction_WB\(13)) # (\MEM_WB_Pipeline_Stage|Instruction_WB\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Instruction_WB\(12),
	datab => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	datad => \MEM_WB_Pipeline_Stage|Instruction_WB\(11),
	combout => \Data_Forwarding_unit|always0~5_combout\);

-- Location: LCCOMB_X71_Y27_N8
\Data_Forwarding_unit|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal8~0_combout\ = (\EX_MEM_Pipeline_Stage|Instruction_MEM\(11) & (\ID_EX_Pipeline_Stage|Instruction_EX\(16) & (\ID_EX_Pipeline_Stage|Instruction_EX\(17) $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(12))))) # 
-- (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(11) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(16) & (\ID_EX_Pipeline_Stage|Instruction_EX\(17) $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Instruction_MEM\(11),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	datad => \EX_MEM_Pipeline_Stage|Instruction_MEM\(12),
	combout => \Data_Forwarding_unit|Equal8~0_combout\);

-- Location: LCCOMB_X71_Y27_N10
\Data_Forwarding_unit|Forward_B[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[0]~2_combout\ = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout\ & (\Data_Forwarding_unit|always0~5_combout\ & ((!\Data_Forwarding_unit|Equal8~1_combout\) # (!\Data_Forwarding_unit|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\,
	datab => \Data_Forwarding_unit|always0~5_combout\,
	datac => \Data_Forwarding_unit|Equal8~0_combout\,
	datad => \Data_Forwarding_unit|Equal8~1_combout\,
	combout => \Data_Forwarding_unit|Forward_B[0]~2_combout\);

-- Location: LCCOMB_X71_Y27_N22
\Data_Forwarding_unit|Forward_B[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[0]~4_combout\ = (\Data_Forwarding_unit|Forward_B[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_B[0]~2_combout\) # ((\Data_Forwarding_unit|Forward_B[0]~3_combout\ & \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\)))) # 
-- (!\Data_Forwarding_unit|Forward_B[0]~1_combout\ & (\Data_Forwarding_unit|Forward_B[0]~3_combout\ & (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~1_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~3_combout\,
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~2_combout\,
	combout => \Data_Forwarding_unit|Forward_B[0]~4_combout\);

-- Location: LCCOMB_X72_Y27_N0
\Data_forwarding_mux_B|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux27~0_combout\ = (\Data_Forwarding_unit|Forward_B[0]~0_combout\ & (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\ & \Data_Forwarding_unit|Forward_B[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	combout => \Data_forwarding_mux_B|Mux27~0_combout\);

-- Location: LCCOMB_X72_Y27_N14
\EX_ALU_Mux|ALU_Data_2_EX[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(4))))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux27~2_combout\) # 
-- ((\Data_forwarding_mux_B|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \Data_forwarding_mux_B|Mux27~2_combout\,
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(4),
	datad => \Data_forwarding_mux_B|Mux27~0_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\);

-- Location: LCFF_X72_Y25_N17
\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0));

-- Location: LCCOMB_X69_Y25_N24
\ID_Control|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~0_combout\ = (!\ID_Registers|register_rtl_0_bypass\(6) & (!\IF_ID_Pipeline_Stage|Instruction_ID\(31) & (\ID_EX_Pipeline_Stage|MemRead_EX~regout\ $ (\Data_Forwarding_unit|always0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|MemRead_EX~regout\,
	datab => \ID_Registers|register_rtl_0_bypass\(6),
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(31),
	datad => \Data_Forwarding_unit|always0~0_combout\,
	combout => \ID_Control|Decoder0~0_combout\);

-- Location: LCCOMB_X69_Y25_N26
\ID_Control|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~1_combout\ = (!\ID_EX_Pipeline_Stage|MemRead_EX~regout\ & (!\ID_Registers|register_rtl_0_bypass\(6) & (!\IF_ID_Pipeline_Stage|Instruction_ID\(31) & !\Data_Forwarding_unit|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|MemRead_EX~regout\,
	datab => \ID_Registers|register_rtl_0_bypass\(6),
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(31),
	datad => \Data_Forwarding_unit|always0~0_combout\,
	combout => \ID_Control|Decoder0~1_combout\);

-- Location: LCCOMB_X69_Y25_N6
\ID_Control|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~3_combout\ = (!\Data_Forwarding_unit|always0~4_combout\ & (!\IF_ID_Pipeline_Stage|Instruction_ID\(27) & ((\ID_Control|Decoder0~0_combout\) # (\ID_Control|Decoder0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|always0~4_combout\,
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(27),
	datac => \ID_Control|Decoder0~0_combout\,
	datad => \ID_Control|Decoder0~1_combout\,
	combout => \ID_Control|Decoder0~3_combout\);

-- Location: LCCOMB_X69_Y25_N28
\ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout\ = \ID_Control|Decoder0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Control|Decoder0~3_combout\,
	combout => \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout\);

-- Location: LCFF_X69_Y25_N29
\ID_EX_Pipeline_Stage|ALUOp_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|ALUOp_EX\(1));

-- Location: LCFF_X68_Y25_N25
\ID_EX_Pipeline_Stage|ALUOp_EX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Control|Decoder0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|ALUOp_EX\(0));

-- Location: LCCOMB_X68_Y25_N12
\EX_ALU_Control|ALU_Control_EX[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[2]~2_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(21) & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(4) & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & !\ID_EX_Pipeline_Stage|ALUOp_EX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(4),
	datac => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datad => \ID_EX_Pipeline_Stage|ALUOp_EX\(0),
	combout => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\);

-- Location: LCCOMB_X68_Y25_N28
\EX_ALU_Control|ALU_Control_EX[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[3]~6_combout\ = (\EX_ALU_Control|ALU_Control_EX[3]~5_combout\ & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0) & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[3]~5_combout\,
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0),
	datad => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	combout => \EX_ALU_Control|ALU_Control_EX[3]~6_combout\);

-- Location: LCCOMB_X65_Y24_N30
\ID_PC_Add|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~4_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & (\ID_PC_Add|Branch_Dest_ID[4]~4_combout\)) # (!\ID_Comparator|Equal0~20_combout\ & ((\IF_PC_Add|PC_Plus_4_IF[4]~4_combout\))))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (((\IF_PC_Add|PC_Plus_4_IF[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[4]~4_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\,
	combout => \ID_PC_Add|Add0~4_combout\);

-- Location: LCCOMB_X65_Y24_N10
\ID_PC_Add|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~5_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(2))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Control|Decoder0~2_combout\,
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(2),
	datad => \ID_PC_Add|Add0~4_combout\,
	combout => \ID_PC_Add|Add0~5_combout\);

-- Location: LCFF_X65_Y24_N11
\IF_PC_Reg|PC_IF[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~5_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(4));

-- Location: LCCOMB_X65_Y27_N18
\IF_Instruction_Memory|memory~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~2_combout\ = (\IF_PC_Reg|PC_IF\(3) & (((\IF_PC_Reg|PC_IF\(2) & !\IF_PC_Reg|PC_IF\(6))) # (!\IF_PC_Reg|PC_IF\(4)))) # (!\IF_PC_Reg|PC_IF\(3) & ((\IF_PC_Reg|PC_IF\(4) $ (\IF_PC_Reg|PC_IF\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(3),
	datab => \IF_PC_Reg|PC_IF\(2),
	datac => \IF_PC_Reg|PC_IF\(4),
	datad => \IF_PC_Reg|PC_IF\(6),
	combout => \IF_Instruction_Memory|memory~2_combout\);

-- Location: LCCOMB_X65_Y27_N12
\IF_Flush_mux|Instruction_IF[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[5]~9_combout\ = (!\IF_PC_Reg|PC_IF\(5) & (\IF_Instruction_Memory|memory~2_combout\ & (!\IF_PC_Reg|PC_IF\(0) & \IF_Flush_mux|Instruction_IF[27]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(5),
	datab => \IF_Instruction_Memory|memory~2_combout\,
	datac => \IF_PC_Reg|PC_IF\(0),
	datad => \IF_Flush_mux|Instruction_IF[27]~1_combout\,
	combout => \IF_Flush_mux|Instruction_IF[5]~9_combout\);

-- Location: LCCOMB_X65_Y27_N26
\ID_Registers|register_rtl_0_bypass[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[2]~feeder_combout\ = \IF_Flush_mux|Instruction_IF[5]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_Flush_mux|Instruction_IF[5]~9_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[2]~feeder_combout\);

-- Location: LCFF_X65_Y27_N27
\ID_Registers|register_rtl_0_bypass[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[2]~feeder_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(2));

-- Location: LCFF_X71_Y27_N21
\ID_EX_Pipeline_Stage|Instruction_EX[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register_rtl_0_bypass\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(21));

-- Location: LCCOMB_X68_Y25_N20
\EX_ALU_Control|ALU_Control_EX[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[0]~0_combout\ = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(4) & !\ID_EX_Pipeline_Stage|ALUOp_EX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(4),
	datad => \ID_EX_Pipeline_Stage|ALUOp_EX\(0),
	combout => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\);

-- Location: LCCOMB_X68_Y25_N18
\EX_ALU_Control|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|WideOr1~0_combout\ = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0)) # ((\ID_EX_Pipeline_Stage|Instruction_EX\(23)) # ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1) & \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(23),
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1),
	datad => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	combout => \EX_ALU_Control|WideOr1~0_combout\);

-- Location: LCCOMB_X68_Y25_N26
\EX_ALU_Control|ALU_Control_EX[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[0]~1_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (((\EX_ALU_Control|WideOr1~0_combout\) # (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|WideOr1~0_combout\,
	combout => \EX_ALU_Control|ALU_Control_EX[0]~1_combout\);

-- Location: LCCOMB_X74_Y25_N30
\EX_ALU|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux30~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (\EX_ALU_Control|ALU_Control_EX[3]~6_combout\)) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[3]~6_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~1_combout\,
	combout => \EX_ALU|Mux30~1_combout\);

-- Location: LCFF_X69_Y26_N17
\ID_Registers|register_rtl_0_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(19));

-- Location: LCCOMB_X71_Y23_N24
\EX_Dest_Mux|Write_Register_EX[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_Dest_Mux|Write_Register_EX[1]~1_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (\ID_EX_Pipeline_Stage|Instruction_EX\(12))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & ((\ID_EX_Pipeline_Stage|Instruction_EX\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(12),
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	combout => \EX_Dest_Mux|Write_Register_EX[1]~1_combout\);

-- Location: LCCOMB_X67_Y25_N28
\EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder_combout\ = \EX_Dest_Mux|Write_Register_EX[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_Dest_Mux|Write_Register_EX[1]~1_combout\,
	combout => \EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder_combout\);

-- Location: LCFF_X67_Y25_N29
\EX_MEM_Pipeline_Stage|Write_Register_MEM[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(1));

-- Location: LCCOMB_X66_Y25_N4
\MEM_WB_Pipeline_Stage|Write_Register_WB[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Write_Register_WB[1]~feeder_combout\ = \EX_MEM_Pipeline_Stage|Write_Register_MEM\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(1),
	combout => \MEM_WB_Pipeline_Stage|Write_Register_WB[1]~feeder_combout\);

-- Location: LCFF_X66_Y25_N5
\MEM_WB_Pipeline_Stage|Write_Register_WB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Write_Register_WB[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Write_Register_WB\(1));

-- Location: LCFF_X66_Y26_N17
\ID_Registers|register_rtl_0_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_WB_Pipeline_Stage|Write_Register_WB\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(3));

-- Location: LCCOMB_X71_Y23_N18
\EX_Dest_Mux|Write_Register_EX[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_Dest_Mux|Write_Register_EX[0]~0_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (\ID_EX_Pipeline_Stage|Instruction_EX\(11))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & ((\ID_EX_Pipeline_Stage|Instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	datac => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	combout => \EX_Dest_Mux|Write_Register_EX[0]~0_combout\);

-- Location: LCCOMB_X71_Y23_N22
\EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder_combout\ = \EX_Dest_Mux|Write_Register_EX[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_Dest_Mux|Write_Register_EX[0]~0_combout\,
	combout => \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder_combout\);

-- Location: LCFF_X71_Y23_N23
\EX_MEM_Pipeline_Stage|Write_Register_MEM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(0));

-- Location: LCCOMB_X67_Y26_N6
\MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout\ = \EX_MEM_Pipeline_Stage|Write_Register_MEM\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(0),
	combout => \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout\);

-- Location: LCFF_X67_Y26_N7
\MEM_WB_Pipeline_Stage|Write_Register_WB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Write_Register_WB\(0));

-- Location: LCFF_X66_Y26_N11
\ID_Registers|register_rtl_0_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_WB_Pipeline_Stage|Write_Register_WB\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(1));

-- Location: LCCOMB_X65_Y27_N14
\IF_Instruction_Memory|memory~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~6_combout\ = (!\IF_PC_Reg|PC_IF\(0) & ((\IF_PC_Reg|PC_IF\(3) & (!\IF_PC_Reg|PC_IF\(2) & \IF_PC_Reg|PC_IF\(4))) # (!\IF_PC_Reg|PC_IF\(3) & (\IF_PC_Reg|PC_IF\(2) & !\IF_PC_Reg|PC_IF\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(3),
	datab => \IF_PC_Reg|PC_IF\(2),
	datac => \IF_PC_Reg|PC_IF\(4),
	datad => \IF_PC_Reg|PC_IF\(0),
	combout => \IF_Instruction_Memory|memory~6_combout\);

-- Location: LCCOMB_X65_Y27_N4
\IF_Flush_mux|Instruction_IF[22]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[22]~16_combout\ = (!\IF_PC_Reg|PC_IF\(5) & (\IF_Instruction_Memory|memory~6_combout\ & (!\IF_PC_Reg|PC_IF\(6) & \IF_Flush_mux|Instruction_IF[27]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(5),
	datab => \IF_Instruction_Memory|memory~6_combout\,
	datac => \IF_PC_Reg|PC_IF\(6),
	datad => \IF_Flush_mux|Instruction_IF[27]~1_combout\,
	combout => \IF_Flush_mux|Instruction_IF[22]~16_combout\);

-- Location: LCFF_X65_Y27_N21
\ID_Registers|register_rtl_0_bypass[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_Flush_mux|Instruction_IF[22]~16_combout\,
	sload => VCC,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(4));

-- Location: LCCOMB_X66_Y26_N10
\ID_Registers|register~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~0_combout\ = (\ID_Registers|register_rtl_0_bypass\(2) & (\ID_Registers|register_rtl_0_bypass\(1) & (\ID_Registers|register_rtl_0_bypass\(3) $ (!\ID_Registers|register_rtl_0_bypass\(4))))) # (!\ID_Registers|register_rtl_0_bypass\(2) 
-- & (!\ID_Registers|register_rtl_0_bypass\(1) & (\ID_Registers|register_rtl_0_bypass\(3) $ (!\ID_Registers|register_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(2),
	datab => \ID_Registers|register_rtl_0_bypass\(3),
	datac => \ID_Registers|register_rtl_0_bypass\(1),
	datad => \ID_Registers|register_rtl_0_bypass\(4),
	combout => \ID_Registers|register~0_combout\);

-- Location: LCCOMB_X66_Y27_N0
\Data_Forwarding_unit|always0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|always0~6_combout\ = (!\MEM_WB_Pipeline_Stage|Instruction_WB\(13) & !\MEM_WB_Pipeline_Stage|Instruction_WB\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	combout => \Data_Forwarding_unit|always0~6_combout\);

-- Location: LCFF_X71_Y27_N25
\MEM_WB_Pipeline_Stage|RegWrite_WB\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\);

-- Location: LCCOMB_X66_Y27_N22
\ID_Registers|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|always2~0_combout\ = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Write_Register_WB\(1)) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB\(0)) # (!\Data_Forwarding_unit|always0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Write_Register_WB\(1),
	datab => \Data_Forwarding_unit|always0~6_combout\,
	datac => \MEM_WB_Pipeline_Stage|Write_Register_WB\(0),
	datad => \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\,
	combout => \ID_Registers|always2~0_combout\);

-- Location: LCFF_X66_Y26_N5
\ID_Registers|register_rtl_0_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|always2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(0));

-- Location: LCFF_X66_Y26_N19
\ID_Registers|register_rtl_0_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(5));

-- Location: LCCOMB_X66_Y26_N18
\ID_Registers|register~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~1_combout\ = (!\ID_Registers|register_rtl_0_bypass\(7) & (\ID_Registers|register_rtl_0_bypass\(0) & (\ID_Registers|register_rtl_0_bypass\(5) $ (!\ID_Registers|register_rtl_0_bypass\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(7),
	datab => \ID_Registers|register_rtl_0_bypass\(0),
	datac => \ID_Registers|register_rtl_0_bypass\(5),
	datad => \ID_Registers|register_rtl_0_bypass\(6),
	combout => \ID_Registers|register~1_combout\);

-- Location: LCCOMB_X66_Y26_N4
\ID_Registers|register\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~combout\ = ((\ID_Registers|register~0_combout\ & \ID_Registers|register~1_combout\)) # (!\ID_Registers|register_rtl_0_bypass\(74))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(74),
	datab => \ID_Registers|register~0_combout\,
	datad => \ID_Registers|register~1_combout\,
	combout => \ID_Registers|register~combout\);

-- Location: LCCOMB_X68_Y29_N24
\ID_Registers|Read_Data_1_ID[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[4]~8_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(19)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0|auto_generated|ram_block1a4\,
	datac => \ID_Registers|register_rtl_0_bypass\(19),
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[4]~8_combout\);

-- Location: LCCOMB_X70_Y27_N18
\Data_Forwarding_unit|Equal18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal18~1_combout\ = \MEM_WB_Pipeline_Stage|Instruction_WB\(11) $ (\IF_ID_Pipeline_Stage|Instruction_ID\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|Instruction_WB\(11),
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(16),
	combout => \Data_Forwarding_unit|Equal18~1_combout\);

-- Location: LCFF_X70_Y27_N15
\MEM_WB_Pipeline_Stage|Instruction_WB[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Instruction_MEM\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Instruction_WB\(12));

-- Location: LCCOMB_X69_Y27_N12
\Data_Forwarding_unit|Equal18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal18~0_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(18) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(13) & (\IF_ID_Pipeline_Stage|Instruction_ID\(19) $ (!\MEM_WB_Pipeline_Stage|Instruction_WB\(14))))) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(18) & (!\MEM_WB_Pipeline_Stage|Instruction_WB\(13) & (\IF_ID_Pipeline_Stage|Instruction_ID\(19) $ (!\MEM_WB_Pipeline_Stage|Instruction_WB\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	datab => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	datad => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	combout => \Data_Forwarding_unit|Equal18~0_combout\);

-- Location: LCCOMB_X70_Y27_N14
\Data_Forwarding_unit|Equal18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal18~2_combout\ = (!\Data_Forwarding_unit|Equal18~1_combout\ & (\Data_Forwarding_unit|Equal18~0_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(17) $ (!\MEM_WB_Pipeline_Stage|Instruction_WB\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	datab => \Data_Forwarding_unit|Equal18~1_combout\,
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(12),
	datad => \Data_Forwarding_unit|Equal18~0_combout\,
	combout => \Data_Forwarding_unit|Equal18~2_combout\);

-- Location: LCCOMB_X70_Y27_N20
\Data_Forwarding_unit|Forward_Reg_Delay[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout\)) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (((!\Data_Forwarding_unit|Equal18~2_combout\ & 
-- \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout\,
	datab => \Data_Forwarding_unit|Equal18~2_combout\,
	datac => \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\);

-- Location: LCCOMB_X69_Y29_N0
\ID_Registers|Read_Data_1_ID[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[4]~9_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_1_ID[4]~8_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_1_ID[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datab => \ID_Registers|Read_Data_1_ID[4]~8_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	combout => \ID_Registers|Read_Data_1_ID[4]~9_combout\);

-- Location: LCFF_X69_Y26_N9
\ID_EX_Pipeline_Stage|Read_Data_1_EX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[4]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(4));

-- Location: LCCOMB_X71_Y27_N30
\Data_Forwarding_unit|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal4~1_combout\ = (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(19) & (\ID_EX_Pipeline_Stage|Instruction_EX\(23) $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|Instruction_MEM\(19),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(23),
	datad => \EX_MEM_Pipeline_Stage|Instruction_MEM\(18),
	combout => \Data_Forwarding_unit|Equal4~1_combout\);

-- Location: LCCOMB_X71_Y27_N24
\Data_Forwarding_unit|Forward_A[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_A[1]~0_combout\ = (\Data_Forwarding_unit|Equal4~0_combout\ & (!\Data_Forwarding_unit|Equal0~0_combout\ & (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\ & \Data_Forwarding_unit|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Equal4~0_combout\,
	datab => \Data_Forwarding_unit|Equal0~0_combout\,
	datac => \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\,
	datad => \Data_Forwarding_unit|Equal4~1_combout\,
	combout => \Data_Forwarding_unit|Forward_A[1]~0_combout\);

-- Location: LCCOMB_X69_Y26_N8
\Data_forwarding_mux_A|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux27~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(4),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux27~0_combout\);

-- Location: LCCOMB_X70_Y27_N22
\Data_Forwarding_unit|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal6~0_combout\ = \ID_EX_Pipeline_Stage|Instruction_EX\(23) $ (\MEM_WB_Pipeline_Stage|Instruction_WB\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(23),
	datad => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	combout => \Data_Forwarding_unit|Equal6~0_combout\);

-- Location: LCCOMB_X70_Y27_N4
\Data_Forwarding_unit|Forward_A[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_A[0]~3_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(22) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(17) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(16) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(21))))) # 
-- (!\ID_EX_Pipeline_Stage|Instruction_EX\(22) & (!\MEM_WB_Pipeline_Stage|Instruction_WB\(17) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(16) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(22),
	datab => \MEM_WB_Pipeline_Stage|Instruction_WB\(16),
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(17),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	combout => \Data_Forwarding_unit|Forward_A[0]~3_combout\);

-- Location: LCFF_X70_Y27_N29
\ID_EX_Pipeline_Stage|Instruction_EX[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register_rtl_0_bypass\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(22));

-- Location: LCCOMB_X71_Y27_N20
\Data_Forwarding_unit|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal4~0_combout\ = (\EX_MEM_Pipeline_Stage|Instruction_MEM\(11) & (\ID_EX_Pipeline_Stage|Instruction_EX\(21) & (\ID_EX_Pipeline_Stage|Instruction_EX\(22) $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(12))))) # 
-- (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(11) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(21) & (\ID_EX_Pipeline_Stage|Instruction_EX\(22) $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Instruction_MEM\(11),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(22),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	datad => \EX_MEM_Pipeline_Stage|Instruction_MEM\(12),
	combout => \Data_Forwarding_unit|Equal4~0_combout\);

-- Location: LCCOMB_X71_Y27_N2
\Data_Forwarding_unit|Forward_A[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_A[0]~2_combout\ = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout\ & (\Data_Forwarding_unit|always0~5_combout\ & ((!\Data_Forwarding_unit|Equal4~1_combout\) # (!\Data_Forwarding_unit|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\,
	datab => \Data_Forwarding_unit|always0~5_combout\,
	datac => \Data_Forwarding_unit|Equal4~0_combout\,
	datad => \Data_Forwarding_unit|Equal4~1_combout\,
	combout => \Data_Forwarding_unit|Forward_A[0]~2_combout\);

-- Location: LCCOMB_X71_Y27_N0
\Data_Forwarding_unit|Forward_A[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_A[0]~4_combout\ = (\Data_Forwarding_unit|Forward_A[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~2_combout\) # ((\Data_Forwarding_unit|Forward_A[0]~3_combout\ & \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\)))) # 
-- (!\Data_Forwarding_unit|Forward_A[0]~1_combout\ & (\Data_Forwarding_unit|Forward_A[0]~3_combout\ & (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~1_combout\,
	datab => \Data_Forwarding_unit|Forward_A[0]~3_combout\,
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~2_combout\,
	combout => \Data_Forwarding_unit|Forward_A[0]~4_combout\);

-- Location: LCCOMB_X71_Y27_N26
\Data_Forwarding_unit|Forward_A[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_A[0]~5_combout\ = (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (!\Data_Forwarding_unit|Equal6~0_combout\ & (!\MEM_WB_Pipeline_Stage|Instruction_WB\(14) & \Data_Forwarding_unit|Forward_A[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datab => \Data_Forwarding_unit|Equal6~0_combout\,
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	datad => \Data_Forwarding_unit|Forward_A[0]~4_combout\,
	combout => \Data_Forwarding_unit|Forward_A[0]~5_combout\);

-- Location: LCCOMB_X69_Y26_N26
\Data_forwarding_mux_A|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux27~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (((\Data_forwarding_mux_A|Mux27~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux27~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	datac => \Data_forwarding_mux_A|Mux27~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux27~1_combout\);

-- Location: LCCOMB_X68_Y25_N8
\EX_ALU_Control|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|WideOr0~0_combout\ = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(23) & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1))) # 
-- (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0) & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(23),
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1),
	datad => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	combout => \EX_ALU_Control|WideOr0~0_combout\);

-- Location: LCCOMB_X68_Y25_N10
\EX_ALU_Control|ALU_Control_EX[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\)))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & ((\ID_EX_Pipeline_Stage|ALUOp_EX\(0)) # 
-- ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(0),
	datac => \EX_ALU_Control|WideOr0~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	combout => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\);

-- Location: LCCOMB_X71_Y27_N4
\Data_forwarding_mux_B|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux31~3_combout\ = (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\Data_Forwarding_unit|Forward_B[0]~0_combout\ & \Data_Forwarding_unit|Forward_B[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	combout => \Data_forwarding_mux_B|Mux31~3_combout\);

-- Location: LCCOMB_X72_Y27_N22
\Data_forwarding_mux_B|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux28~2_combout\ = (\Data_forwarding_mux_B|Mux28~1_combout\ & (((\Data_Forwarding_unit|Forward_B[1]~5_combout\) # (!\Data_Forwarding_unit|Forward_B[0]~4_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datac => \Data_forwarding_mux_B|Mux28~1_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	combout => \Data_forwarding_mux_B|Mux28~2_combout\);

-- Location: LCFF_X72_Y29_N7
\MEM_WB_Pipeline_Stage|ALU_Result_WB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(3));

-- Location: LCCOMB_X72_Y29_N6
\WB_MemtoReg_Mux|Write_Data_WB[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(3))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(3),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(3),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\);

-- Location: LCCOMB_X72_Y27_N2
\Data_forwarding_mux_B|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux28~0_combout\ = (\Data_Forwarding_unit|Forward_B[0]~0_combout\ & (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\ & \Data_Forwarding_unit|Forward_B[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	combout => \Data_forwarding_mux_B|Mux28~0_combout\);

-- Location: LCCOMB_X72_Y27_N16
\EX_ALU_Mux|ALU_Data_2_EX[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (((\ID_EX_Pipeline_Stage|Instruction_EX\(23))))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux28~2_combout\) # 
-- ((\Data_forwarding_mux_B|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \Data_forwarding_mux_B|Mux28~2_combout\,
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(23),
	datad => \Data_forwarding_mux_B|Mux28~0_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\);

-- Location: LCCOMB_X67_Y26_N0
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X69_Y25_N8
\ID_Control|ALUSrc_ID~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|ALUSrc_ID~0_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(27) & (\Data_Forwarding_unit|ID_Control_Noop~0_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(31) & !\ID_Registers|register_rtl_0_bypass\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(27),
	datab => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(31),
	datad => \ID_Registers|register_rtl_0_bypass\(6),
	combout => \ID_Control|ALUSrc_ID~0_combout\);

-- Location: LCFF_X69_Y25_N15
\ID_EX_Pipeline_Stage|ALUSrc_EX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Control|ALUSrc_ID~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\);

-- Location: LCCOMB_X70_Y27_N26
\Data_Forwarding_unit|Forward_Reg_Delay~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_Reg_Delay~2_combout\ = (\MEM_WB_Pipeline_Stage|Instruction_WB\(12) & ((\MEM_WB_Pipeline_Stage|Instruction_WB\(11) $ (\ID_Registers|register_rtl_0_bypass\(2))) # (!\ID_Registers|register_rtl_0_bypass\(4)))) # 
-- (!\MEM_WB_Pipeline_Stage|Instruction_WB\(12) & ((\ID_Registers|register_rtl_0_bypass\(4)) # (\MEM_WB_Pipeline_Stage|Instruction_WB\(11) $ (\ID_Registers|register_rtl_0_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Instruction_WB\(12),
	datab => \ID_Registers|register_rtl_0_bypass\(4),
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(11),
	datad => \ID_Registers|register_rtl_0_bypass\(2),
	combout => \Data_Forwarding_unit|Forward_Reg_Delay~2_combout\);

-- Location: LCCOMB_X70_Y27_N0
\Data_Forwarding_unit|Forward_Reg_Delay~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_Reg_Delay~3_combout\ = (\MEM_WB_Pipeline_Stage|Instruction_WB\(14)) # ((\Data_Forwarding_unit|Forward_Reg_Delay~2_combout\) # (\ID_Registers|register_rtl_0_bypass\(6) $ (\MEM_WB_Pipeline_Stage|Instruction_WB\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(6),
	datab => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	datad => \Data_Forwarding_unit|Forward_Reg_Delay~2_combout\,
	combout => \Data_Forwarding_unit|Forward_Reg_Delay~3_combout\);

-- Location: LCCOMB_X70_Y27_N24
\Data_Forwarding_unit|Forward_Reg_Delay[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_Reg_Delay[1]~4_combout\ = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout\ & (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\Data_Forwarding_unit|Equal18~2_combout\) # (\Data_Forwarding_unit|Forward_Reg_Delay~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datac => \Data_Forwarding_unit|Equal18~2_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay~3_combout\,
	combout => \Data_Forwarding_unit|Forward_Reg_Delay[1]~4_combout\);

-- Location: LCCOMB_X70_Y27_N6
\Data_Forwarding_unit|Forward_Reg_Delay[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_Reg_Delay[1]~5_combout\ = (\MEM_WB_Pipeline_Stage|Instruction_WB\(17) & ((\ID_Registers|register_rtl_0_bypass\(2) $ (\MEM_WB_Pipeline_Stage|Instruction_WB\(16))) # (!\ID_Registers|register_rtl_0_bypass\(4)))) # 
-- (!\MEM_WB_Pipeline_Stage|Instruction_WB\(17) & ((\ID_Registers|register_rtl_0_bypass\(4)) # (\ID_Registers|register_rtl_0_bypass\(2) $ (\MEM_WB_Pipeline_Stage|Instruction_WB\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Instruction_WB\(17),
	datab => \ID_Registers|register_rtl_0_bypass\(2),
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(16),
	datad => \ID_Registers|register_rtl_0_bypass\(4),
	combout => \Data_Forwarding_unit|Forward_Reg_Delay[1]~5_combout\);

-- Location: LCCOMB_X70_Y27_N12
\Data_Forwarding_unit|Forward_Reg_Delay[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_Reg_Delay[1]~6_combout\ = (\MEM_WB_Pipeline_Stage|Instruction_WB\(14)) # ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~5_combout\) # (\ID_Registers|register_rtl_0_bypass\(6) $ (\MEM_WB_Pipeline_Stage|Instruction_WB\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(6),
	datab => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~5_combout\,
	combout => \Data_Forwarding_unit|Forward_Reg_Delay[1]~6_combout\);

-- Location: LCCOMB_X70_Y27_N8
\Data_Forwarding_unit|Forward_Reg_Delay[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~4_combout\) # ((\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~6_combout\) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~0_combout\,
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~4_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~6_combout\,
	combout => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\);

-- Location: LCFF_X66_Y26_N13
\ID_Registers|register_rtl_0_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(7));

-- Location: LCCOMB_X66_Y26_N12
\ID_Registers|register~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~3_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(18) & (\ID_Registers|register_rtl_0_bypass\(5) & (\ID_Registers|register_rtl_0_bypass\(7) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(19))))) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(18) & (!\ID_Registers|register_rtl_0_bypass\(5) & (\ID_Registers|register_rtl_0_bypass\(7) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	datab => \ID_Registers|register_rtl_0_bypass\(5),
	datac => \ID_Registers|register_rtl_0_bypass\(7),
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	combout => \ID_Registers|register~3_combout\);

-- Location: LCCOMB_X67_Y26_N2
\ID_Registers|register_rtl_0_bypass[74]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[74]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ID_Registers|register_rtl_0_bypass[74]~feeder_combout\);

-- Location: LCFF_X67_Y26_N3
\ID_Registers|register_rtl_0_bypass[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(74));

-- Location: LCCOMB_X66_Y26_N14
\ID_Registers|register~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~5\ = ((\ID_Registers|register~2_combout\ & (\ID_Registers|register_rtl_0_bypass\(0) & \ID_Registers|register~3_combout\))) # (!\ID_Registers|register_rtl_0_bypass\(74))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~2_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(0),
	datac => \ID_Registers|register~3_combout\,
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \ID_Registers|register~5\);

-- Location: CLKCTRL_G0
\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\);

-- Location: LCCOMB_X71_Y25_N2
\MEM_Data_Memory|Read_Data_MEM[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(1) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~3_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~3_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM\(1),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(1));

-- Location: LCCOMB_X71_Y25_N26
\MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout\ = \MEM_Data_Memory|Read_Data_MEM\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_Data_Memory|Read_Data_MEM\(1),
	combout => \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout\);

-- Location: LCFF_X71_Y25_N27
\MEM_WB_Pipeline_Stage|Read_Data_WB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(1));

-- Location: LCFF_X69_Y26_N21
\ID_Registers|register_rtl_0_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(13));

-- Location: LCFF_X72_Y29_N5
\ID_Registers|register_rtl_0_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(15));

-- Location: LCCOMB_X72_Y31_N28
\MEM_Data_Memory|Read_Data_MEM[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(5) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~11_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~11_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM\(5),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(5));

-- Location: LCCOMB_X72_Y31_N26
\MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder_combout\ = \MEM_Data_Memory|Read_Data_MEM\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_Data_Memory|Read_Data_MEM\(5),
	combout => \MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder_combout\);

-- Location: LCFF_X72_Y31_N27
\MEM_WB_Pipeline_Stage|Read_Data_WB[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(5));

-- Location: LCCOMB_X72_Y31_N22
\WB_MemtoReg_Mux|Write_Data_WB[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(5)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(5),
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(5),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\);

-- Location: LCFF_X70_Y29_N5
\ID_Registers|register_rtl_0_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(23));

-- Location: LCCOMB_X70_Y29_N14
\ID_Registers|Read_Data_1_ID[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[6]~12_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(23)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0|auto_generated|ram_block1a6\,
	datab => \ID_Registers|register_rtl_0_bypass\(23),
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[6]~12_combout\);

-- Location: LCCOMB_X70_Y29_N0
\ID_Registers|Read_Data_1_ID[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[6]~13_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[6]~12_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	datac => \ID_Registers|Read_Data_1_ID[6]~12_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_1_ID[6]~13_combout\);

-- Location: LCFF_X70_Y29_N13
\ID_EX_Pipeline_Stage|Read_Data_1_EX[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[6]~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(6));

-- Location: LCCOMB_X70_Y29_N12
\Data_forwarding_mux_A|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux25~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(6),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux25~0_combout\);

-- Location: LCCOMB_X70_Y29_N6
\Data_forwarding_mux_A|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux25~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (((\Data_forwarding_mux_A|Mux25~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux25~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_forwarding_mux_A|Mux25~0_combout\,
	combout => \Data_forwarding_mux_A|Mux25~1_combout\);

-- Location: LCFF_X70_Y29_N17
\ID_Registers|register_rtl_0_bypass[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(25));

-- Location: LCCOMB_X70_Y29_N8
\ID_Registers|Read_Data_1_ID[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[7]~14_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(25)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0|auto_generated|ram_block1a7\,
	datab => \ID_Registers|register_rtl_0_bypass\(25),
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[7]~14_combout\);

-- Location: LCCOMB_X70_Y29_N30
\ID_Registers|Read_Data_1_ID[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[7]~15_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[7]~14_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_1_ID[7]~14_combout\,
	combout => \ID_Registers|Read_Data_1_ID[7]~15_combout\);

-- Location: LCFF_X74_Y27_N27
\ID_EX_Pipeline_Stage|Read_Data_1_EX[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[7]~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(7));

-- Location: LCCOMB_X74_Y27_N26
\Data_forwarding_mux_A|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux24~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(7),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux24~0_combout\);

-- Location: LCCOMB_X74_Y27_N20
\Data_forwarding_mux_A|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux24~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_forwarding_mux_A|Mux24~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \Data_forwarding_mux_A|Mux24~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux24~1_combout\);

-- Location: LCCOMB_X72_Y28_N24
\Data_forwarding_mux_B|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux26~2_combout\ = (\Data_forwarding_mux_B|Mux26~1_combout\ & ((\Data_Forwarding_unit|Forward_B[1]~5_combout\) # ((!\Data_Forwarding_unit|Forward_B[0]~0_combout\) # (!\Data_Forwarding_unit|Forward_B[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datad => \Data_forwarding_mux_B|Mux26~1_combout\,
	combout => \Data_forwarding_mux_B|Mux26~2_combout\);

-- Location: LCCOMB_X72_Y28_N28
\Data_forwarding_mux_B|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux26~0_combout\ = (\Data_Forwarding_unit|Forward_B[0]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\ & (\Data_Forwarding_unit|Forward_B[0]~4_combout\ & !\Data_Forwarding_unit|Forward_B[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux26~0_combout\);

-- Location: LCCOMB_X72_Y28_N6
\EX_ALU_Mux|ALU_Data_2_EX[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(21))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (((\Data_forwarding_mux_B|Mux26~2_combout\) # 
-- (\Data_forwarding_mux_B|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux26~2_combout\,
	datad => \Data_forwarding_mux_B|Mux26~0_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\);

-- Location: LCCOMB_X75_Y29_N26
\EX_ALU|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~16_combout\ = (\EX_ALU|Add0~15_combout\ & ((\Data_forwarding_mux_A|Mux27~1_combout\ & (\EX_ALU|Add0~14\ & VCC)) # (!\Data_forwarding_mux_A|Mux27~1_combout\ & (!\EX_ALU|Add0~14\)))) # (!\EX_ALU|Add0~15_combout\ & 
-- ((\Data_forwarding_mux_A|Mux27~1_combout\ & (!\EX_ALU|Add0~14\)) # (!\Data_forwarding_mux_A|Mux27~1_combout\ & ((\EX_ALU|Add0~14\) # (GND)))))
-- \EX_ALU|Add0~17\ = CARRY((\EX_ALU|Add0~15_combout\ & (!\Data_forwarding_mux_A|Mux27~1_combout\ & !\EX_ALU|Add0~14\)) # (!\EX_ALU|Add0~15_combout\ & ((!\EX_ALU|Add0~14\) # (!\Data_forwarding_mux_A|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~15_combout\,
	datab => \Data_forwarding_mux_A|Mux27~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~14\,
	combout => \EX_ALU|Add0~16_combout\,
	cout => \EX_ALU|Add0~17\);

-- Location: LCCOMB_X75_Y29_N28
\EX_ALU|Add0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~19_combout\ = ((\Data_forwarding_mux_A|Mux26~1_combout\ $ (\EX_ALU|Add0~18_combout\ $ (!\EX_ALU|Add0~17\)))) # (GND)
-- \EX_ALU|Add0~20\ = CARRY((\Data_forwarding_mux_A|Mux26~1_combout\ & ((\EX_ALU|Add0~18_combout\) # (!\EX_ALU|Add0~17\))) # (!\Data_forwarding_mux_A|Mux26~1_combout\ & (\EX_ALU|Add0~18_combout\ & !\EX_ALU|Add0~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux26~1_combout\,
	datab => \EX_ALU|Add0~18_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~17\,
	combout => \EX_ALU|Add0~19_combout\,
	cout => \EX_ALU|Add0~20\);

-- Location: LCFF_X70_Y25_N21
\ID_Registers|register_rtl_0_bypass[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(27));

-- Location: LCCOMB_X74_Y28_N22
\Data_forwarding_mux_A|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux22~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(9),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux22~0_combout\);

-- Location: LCCOMB_X74_Y28_N20
\Data_forwarding_mux_A|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux22~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (((\Data_forwarding_mux_A|Mux22~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux22~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_forwarding_mux_A|Mux22~0_combout\,
	combout => \Data_forwarding_mux_A|Mux22~1_combout\);

-- Location: LCCOMB_X74_Y27_N12
\EX_ALU|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~27_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ $ (\EX_ALU_Control|ALU_Control_EX[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	combout => \EX_ALU|Add0~27_combout\);

-- Location: LCCOMB_X75_Y28_N0
\EX_ALU|Add0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~25_combout\ = ((\EX_ALU|Add0~24_combout\ $ (\Data_forwarding_mux_A|Mux24~1_combout\ $ (!\EX_ALU|Add0~23\)))) # (GND)
-- \EX_ALU|Add0~26\ = CARRY((\EX_ALU|Add0~24_combout\ & ((\Data_forwarding_mux_A|Mux24~1_combout\) # (!\EX_ALU|Add0~23\))) # (!\EX_ALU|Add0~24_combout\ & (\Data_forwarding_mux_A|Mux24~1_combout\ & !\EX_ALU|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~24_combout\,
	datab => \Data_forwarding_mux_A|Mux24~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~23\,
	combout => \EX_ALU|Add0~25_combout\,
	cout => \EX_ALU|Add0~26\);

-- Location: LCCOMB_X75_Y28_N2
\EX_ALU|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~28_combout\ = (\Data_forwarding_mux_A|Mux23~1_combout\ & ((\EX_ALU|Add0~27_combout\ & (\EX_ALU|Add0~26\ & VCC)) # (!\EX_ALU|Add0~27_combout\ & (!\EX_ALU|Add0~26\)))) # (!\Data_forwarding_mux_A|Mux23~1_combout\ & ((\EX_ALU|Add0~27_combout\ & 
-- (!\EX_ALU|Add0~26\)) # (!\EX_ALU|Add0~27_combout\ & ((\EX_ALU|Add0~26\) # (GND)))))
-- \EX_ALU|Add0~29\ = CARRY((\Data_forwarding_mux_A|Mux23~1_combout\ & (!\EX_ALU|Add0~27_combout\ & !\EX_ALU|Add0~26\)) # (!\Data_forwarding_mux_A|Mux23~1_combout\ & ((!\EX_ALU|Add0~26\) # (!\EX_ALU|Add0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux23~1_combout\,
	datab => \EX_ALU|Add0~27_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~26\,
	combout => \EX_ALU|Add0~28_combout\,
	cout => \EX_ALU|Add0~29\);

-- Location: LCCOMB_X75_Y28_N4
\EX_ALU|Add0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~31_combout\ = ((\EX_ALU|Add0~30_combout\ $ (\Data_forwarding_mux_A|Mux22~1_combout\ $ (!\EX_ALU|Add0~29\)))) # (GND)
-- \EX_ALU|Add0~32\ = CARRY((\EX_ALU|Add0~30_combout\ & ((\Data_forwarding_mux_A|Mux22~1_combout\) # (!\EX_ALU|Add0~29\))) # (!\EX_ALU|Add0~30_combout\ & (\Data_forwarding_mux_A|Mux22~1_combout\ & !\EX_ALU|Add0~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~30_combout\,
	datab => \Data_forwarding_mux_A|Mux22~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~29\,
	combout => \EX_ALU|Add0~31_combout\,
	cout => \EX_ALU|Add0~32\);

-- Location: LCCOMB_X74_Y25_N4
\EX_ALU|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux30~0_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\EX_ALU_Control|ALU_Control_EX[3]~6_combout\) # (!\EX_ALU_Control|ALU_Control_EX[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[3]~6_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~1_combout\,
	combout => \EX_ALU|Mux30~0_combout\);

-- Location: LCCOMB_X70_Y25_N16
\ID_Registers|Read_Data_1_ID[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[8]~17_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_1_ID[8]~16_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_1_ID[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_1_ID[8]~16_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_1_ID[8]~17_combout\);

-- Location: LCFF_X70_Y25_N17
\ID_EX_Pipeline_Stage|Read_Data_1_EX[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[8]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(8));

-- Location: LCCOMB_X74_Y27_N22
\Data_forwarding_mux_A|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux23~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(8),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux23~0_combout\);

-- Location: LCCOMB_X74_Y27_N16
\Data_forwarding_mux_A|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux23~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\Data_forwarding_mux_A|Mux23~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datab => \Data_forwarding_mux_A|Mux23~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux23~1_combout\);

-- Location: LCCOMB_X74_Y30_N10
\Data_forwarding_mux_A|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux21~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\Data_forwarding_mux_A|Mux21~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux21~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	datac => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux21~1_combout\);

-- Location: LCCOMB_X70_Y25_N0
\ID_Registers|Read_Data_2_ID[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[9]~17_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_2_ID[9]~16_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_2_ID[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_2_ID[9]~16_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_2_ID[9]~17_combout\);

-- Location: LCFF_X70_Y25_N27
\ID_EX_Pipeline_Stage|Read_Data_2_EX[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[9]~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(9));

-- Location: LCCOMB_X70_Y25_N26
\Data_forwarding_mux_B|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux22~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(9),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux22~0_combout\);

-- Location: LCCOMB_X70_Y25_N18
\Data_forwarding_mux_B|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux22~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & (\Data_forwarding_mux_B|Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux22~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \Data_forwarding_mux_B|Mux22~1_combout\);

-- Location: LCFF_X70_Y25_N19
\EX_MEM_Pipeline_Stage|Write_Data_MEM[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(9));

-- Location: LCCOMB_X70_Y28_N18
\Data_forwarding_mux_B|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux21~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & (\Data_forwarding_mux_B|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux21~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \Data_forwarding_mux_B|Mux21~1_combout\);

-- Location: LCCOMB_X67_Y28_N8
\EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder_combout\ = \Data_forwarding_mux_B|Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Data_forwarding_mux_B|Mux21~1_combout\,
	combout => \EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder_combout\);

-- Location: LCFF_X67_Y28_N9
\EX_MEM_Pipeline_Stage|Write_Data_MEM[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(10));

-- Location: LCCOMB_X72_Y28_N22
\EX_ALU|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~36_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(11))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- ((\Data_forwarding_mux_B|Mux20~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux20~3_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	combout => \EX_ALU|Add0~36_combout\);

-- Location: LCCOMB_X75_Y28_N6
\EX_ALU|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~34_combout\ = (\EX_ALU|Add0~33_combout\ & ((\Data_forwarding_mux_A|Mux21~1_combout\ & (\EX_ALU|Add0~32\ & VCC)) # (!\Data_forwarding_mux_A|Mux21~1_combout\ & (!\EX_ALU|Add0~32\)))) # (!\EX_ALU|Add0~33_combout\ & 
-- ((\Data_forwarding_mux_A|Mux21~1_combout\ & (!\EX_ALU|Add0~32\)) # (!\Data_forwarding_mux_A|Mux21~1_combout\ & ((\EX_ALU|Add0~32\) # (GND)))))
-- \EX_ALU|Add0~35\ = CARRY((\EX_ALU|Add0~33_combout\ & (!\Data_forwarding_mux_A|Mux21~1_combout\ & !\EX_ALU|Add0~32\)) # (!\EX_ALU|Add0~33_combout\ & ((!\EX_ALU|Add0~32\) # (!\Data_forwarding_mux_A|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~33_combout\,
	datab => \Data_forwarding_mux_A|Mux21~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~32\,
	combout => \EX_ALU|Add0~34_combout\,
	cout => \EX_ALU|Add0~35\);

-- Location: LCCOMB_X75_Y28_N8
\EX_ALU|Add0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~37_combout\ = ((\Data_forwarding_mux_A|Mux20~1_combout\ $ (\EX_ALU|Add0~36_combout\ $ (!\EX_ALU|Add0~35\)))) # (GND)
-- \EX_ALU|Add0~38\ = CARRY((\Data_forwarding_mux_A|Mux20~1_combout\ & ((\EX_ALU|Add0~36_combout\) # (!\EX_ALU|Add0~35\))) # (!\Data_forwarding_mux_A|Mux20~1_combout\ & (\EX_ALU|Add0~36_combout\ & !\EX_ALU|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux20~1_combout\,
	datab => \EX_ALU|Add0~36_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~35\,
	combout => \EX_ALU|Add0~37_combout\,
	cout => \EX_ALU|Add0~38\);

-- Location: LCCOMB_X75_Y28_N10
\EX_ALU|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~40_combout\ = (\EX_ALU|Add0~39_combout\ & ((\Data_forwarding_mux_A|Mux19~1_combout\ & (\EX_ALU|Add0~38\ & VCC)) # (!\Data_forwarding_mux_A|Mux19~1_combout\ & (!\EX_ALU|Add0~38\)))) # (!\EX_ALU|Add0~39_combout\ & 
-- ((\Data_forwarding_mux_A|Mux19~1_combout\ & (!\EX_ALU|Add0~38\)) # (!\Data_forwarding_mux_A|Mux19~1_combout\ & ((\EX_ALU|Add0~38\) # (GND)))))
-- \EX_ALU|Add0~41\ = CARRY((\EX_ALU|Add0~39_combout\ & (!\Data_forwarding_mux_A|Mux19~1_combout\ & !\EX_ALU|Add0~38\)) # (!\EX_ALU|Add0~39_combout\ & ((!\EX_ALU|Add0~38\) # (!\Data_forwarding_mux_A|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~39_combout\,
	datab => \Data_forwarding_mux_A|Mux19~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~38\,
	combout => \EX_ALU|Add0~40_combout\,
	cout => \EX_ALU|Add0~41\);

-- Location: LCFF_X71_Y24_N23
\ID_Registers|register_rtl_0_bypass[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(37));

-- Location: LCFF_X72_Y24_N3
\MEM_WB_Pipeline_Stage|ALU_Result_WB[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(12));

-- Location: LCFF_X70_Y30_N21
\ID_Registers|register_rtl_0_bypass[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(39));

-- Location: LCCOMB_X68_Y30_N20
\MEM_Data_Memory|Read_Data_MEM[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(15) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~31_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~31_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(15),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(15));

-- Location: LCFF_X70_Y30_N25
\MEM_WB_Pipeline_Stage|Read_Data_WB[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(15));

-- Location: LCCOMB_X70_Y30_N16
\WB_MemtoReg_Mux|Write_Data_WB[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(15)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(15),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(15),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\);

-- Location: LCFF_X69_Y27_N17
\ID_Registers|register_rtl_0_bypass[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(45));

-- Location: LCCOMB_X70_Y26_N18
\ID_Registers|register_rtl_0_bypass[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[47]~feeder_combout\ = \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[47]~feeder_combout\);

-- Location: LCFF_X70_Y26_N19
\ID_Registers|register_rtl_0_bypass[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(47));

-- Location: LCCOMB_X76_Y27_N4
\MEM_Data_Memory|Read_Data_MEM[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(20) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~41_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~41_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(20),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(20));

-- Location: LCFF_X76_Y27_N29
\MEM_WB_Pipeline_Stage|Read_Data_WB[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(20));

-- Location: LCFF_X71_Y26_N1
\ID_Registers|register_rtl_0_bypass[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(51));

-- Location: LCCOMB_X76_Y27_N2
\MEM_Data_Memory|Read_Data_MEM[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(22) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~45_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~45_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM\(22),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(22));

-- Location: LCCOMB_X76_Y27_N8
\MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder_combout\ = \MEM_Data_Memory|Read_Data_MEM\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_Data_Memory|Read_Data_MEM\(22),
	combout => \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder_combout\);

-- Location: LCFF_X76_Y27_N9
\MEM_WB_Pipeline_Stage|Read_Data_WB[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(22));

-- Location: LCCOMB_X76_Y27_N28
\WB_MemtoReg_Mux|Write_Data_WB[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(22)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(22),
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(22),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\);

-- Location: LCCOMB_X69_Y27_N20
\ID_Registers|Read_Data_1_ID[23]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[23]~47_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_1_ID[23]~46_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_1_ID[23]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_1_ID[23]~46_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	combout => \ID_Registers|Read_Data_1_ID[23]~47_combout\);

-- Location: LCFF_X69_Y27_N5
\ID_EX_Pipeline_Stage|Read_Data_1_EX[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[23]~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(23));

-- Location: LCCOMB_X69_Y27_N4
\Data_forwarding_mux_A|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux8~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(23),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux8~0_combout\);

-- Location: LCCOMB_X69_Y27_N14
\Data_forwarding_mux_A|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux8~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (((\Data_forwarding_mux_A|Mux8~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	datac => \Data_forwarding_mux_A|Mux8~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux8~1_combout\);

-- Location: LCFF_X69_Y26_N3
\ID_Registers|register_rtl_0_bypass[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(57));

-- Location: LCFF_X65_Y26_N1
\ID_Registers|register_rtl_0_bypass[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(59));

-- Location: LCCOMB_X72_Y23_N8
\Data_forwarding_mux_B|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux6~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25)))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(25),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux6~0_combout\);

-- Location: LCCOMB_X72_Y23_N22
\EX_ALU_Mux|ALU_Data_2_EX[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- (\Data_forwarding_mux_B|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datac => \Data_forwarding_mux_B|Mux6~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\);

-- Location: LCCOMB_X68_Y27_N2
\Data_forwarding_mux_A|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux6~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\Data_forwarding_mux_A|Mux6~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\))))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux6~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux6~1_combout\);

-- Location: LCCOMB_X69_Y25_N2
\EX_ALU_Control|ALU_Control_EX[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[2]~8_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(0) & !\ID_EX_Pipeline_Stage|ALUOp_EX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(0),
	datad => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	combout => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\);

-- Location: LCCOMB_X76_Y27_N26
\EX_ALU|Add0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~75_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|ALU_Control_EX[2]~2_combout\ & \EX_ALU_Control|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	datac => \EX_ALU_Control|WideOr0~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	combout => \EX_ALU|Add0~75_combout\);

-- Location: LCCOMB_X74_Y25_N22
\EX_ALU|Add0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~72_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|ALU_Control_EX[2]~2_combout\ & \EX_ALU_Control|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\,
	datad => \EX_ALU_Control|WideOr0~0_combout\,
	combout => \EX_ALU|Add0~72_combout\);

-- Location: LCCOMB_X70_Y23_N26
\EX_ALU_Mux|ALU_Data_2_EX[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- (\Data_forwarding_mux_B|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux9~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\);

-- Location: LCCOMB_X74_Y25_N12
\EX_ALU|Add0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~69_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|WideOr0~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	combout => \EX_ALU|Add0~69_combout\);

-- Location: LCCOMB_X72_Y24_N4
\Data_forwarding_mux_A|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux10~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\Data_forwarding_mux_A|Mux10~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux10~0_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux10~1_combout\);

-- Location: LCCOMB_X70_Y30_N6
\EX_ALU_Mux|ALU_Data_2_EX[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- (\Data_forwarding_mux_B|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux16~0_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\);

-- Location: LCCOMB_X76_Y28_N30
\EX_ALU|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~48_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datab => \EX_ALU_Control|WideOr0~0_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	combout => \EX_ALU|Add0~48_combout\);

-- Location: LCCOMB_X75_Y28_N12
\EX_ALU|Add0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~43_combout\ = ((\EX_ALU|Add0~42_combout\ $ (\Data_forwarding_mux_A|Mux18~1_combout\ $ (!\EX_ALU|Add0~41\)))) # (GND)
-- \EX_ALU|Add0~44\ = CARRY((\EX_ALU|Add0~42_combout\ & ((\Data_forwarding_mux_A|Mux18~1_combout\) # (!\EX_ALU|Add0~41\))) # (!\EX_ALU|Add0~42_combout\ & (\Data_forwarding_mux_A|Mux18~1_combout\ & !\EX_ALU|Add0~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~42_combout\,
	datab => \Data_forwarding_mux_A|Mux18~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~41\,
	combout => \EX_ALU|Add0~43_combout\,
	cout => \EX_ALU|Add0~44\);

-- Location: LCCOMB_X75_Y28_N14
\EX_ALU|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~46_combout\ = (\EX_ALU|Add0~45_combout\ & ((\Data_forwarding_mux_A|Mux17~1_combout\ & (\EX_ALU|Add0~44\ & VCC)) # (!\Data_forwarding_mux_A|Mux17~1_combout\ & (!\EX_ALU|Add0~44\)))) # (!\EX_ALU|Add0~45_combout\ & 
-- ((\Data_forwarding_mux_A|Mux17~1_combout\ & (!\EX_ALU|Add0~44\)) # (!\Data_forwarding_mux_A|Mux17~1_combout\ & ((\EX_ALU|Add0~44\) # (GND)))))
-- \EX_ALU|Add0~47\ = CARRY((\EX_ALU|Add0~45_combout\ & (!\Data_forwarding_mux_A|Mux17~1_combout\ & !\EX_ALU|Add0~44\)) # (!\EX_ALU|Add0~45_combout\ & ((!\EX_ALU|Add0~44\) # (!\Data_forwarding_mux_A|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~45_combout\,
	datab => \Data_forwarding_mux_A|Mux17~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~44\,
	combout => \EX_ALU|Add0~46_combout\,
	cout => \EX_ALU|Add0~47\);

-- Location: LCCOMB_X75_Y28_N16
\EX_ALU|Add0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~49_combout\ = ((\Data_forwarding_mux_A|Mux16~1_combout\ $ (\EX_ALU|Add0~48_combout\ $ (!\EX_ALU|Add0~47\)))) # (GND)
-- \EX_ALU|Add0~50\ = CARRY((\Data_forwarding_mux_A|Mux16~1_combout\ & ((\EX_ALU|Add0~48_combout\) # (!\EX_ALU|Add0~47\))) # (!\Data_forwarding_mux_A|Mux16~1_combout\ & (\EX_ALU|Add0~48_combout\ & !\EX_ALU|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux16~1_combout\,
	datab => \EX_ALU|Add0~48_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~47\,
	combout => \EX_ALU|Add0~49_combout\,
	cout => \EX_ALU|Add0~50\);

-- Location: LCFF_X67_Y27_N23
\ID_Registers|register_rtl_0_bypass[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(63));

-- Location: LCCOMB_X68_Y27_N22
\Data_forwarding_mux_A|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux4~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\Data_forwarding_mux_A|Mux4~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\))))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux4~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux4~1_combout\);

-- Location: LCFF_X67_Y27_N3
\ID_Registers|register_rtl_0_bypass[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(65));

-- Location: LCCOMB_X72_Y24_N30
\MEM_Data_Memory|Read_Data_MEM[29]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(29) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~59_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~59_combout\,
	datac => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	datad => \MEM_Data_Memory|Read_Data_MEM\(29),
	combout => \MEM_Data_Memory|Read_Data_MEM\(29));

-- Location: LCCOMB_X72_Y24_N26
\MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder_combout\ = \MEM_Data_Memory|Read_Data_MEM\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_Data_Memory|Read_Data_MEM\(29),
	combout => \MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder_combout\);

-- Location: LCFF_X72_Y24_N27
\MEM_WB_Pipeline_Stage|Read_Data_WB[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(29));

-- Location: LCFF_X70_Y24_N21
\ID_Registers|register_rtl_0_bypass[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(71));

-- Location: LCCOMB_X68_Y26_N4
\Data_forwarding_mux_B|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux4~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux4~0_combout\,
	combout => \Data_forwarding_mux_B|Mux4~1_combout\);

-- Location: LCFF_X68_Y26_N5
\EX_MEM_Pipeline_Stage|Write_Data_MEM[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(27));

-- Location: LCCOMB_X65_Y24_N14
\Data_forwarding_mux_B|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux3~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & (\Data_forwarding_mux_B|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux3~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \Data_forwarding_mux_B|Mux3~1_combout\);

-- Location: LCFF_X65_Y24_N15
\EX_MEM_Pipeline_Stage|Write_Data_MEM[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(28));

-- Location: LCCOMB_X65_Y24_N24
\Data_forwarding_mux_B|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux2~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & (\Data_forwarding_mux_B|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux2~0_combout\,
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	combout => \Data_forwarding_mux_B|Mux2~1_combout\);

-- Location: LCFF_X65_Y24_N25
\EX_MEM_Pipeline_Stage|Write_Data_MEM[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(29));

-- Location: LCCOMB_X74_Y24_N18
\Data_forwarding_mux_B|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux0~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & (\Data_forwarding_mux_B|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datac => \Data_forwarding_mux_B|Mux0~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	combout => \Data_forwarding_mux_B|Mux0~1_combout\);

-- Location: LCFF_X74_Y24_N19
\EX_MEM_Pipeline_Stage|Write_Data_MEM[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(31));

-- Location: LCFF_X65_Y24_N19
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(81));

-- Location: LCCOMB_X65_Y24_N18
\MEM_Data_Memory|Read_Data_MEM~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~62_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(81))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(81),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~62_combout\);

-- Location: LCCOMB_X69_Y24_N18
\MEM_Data_Memory|Read_Data_MEM~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~63_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & \MEM_Data_Memory|Read_Data_MEM~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~4_combout\,
	datac => \MEM_Data_Memory|always0~9_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~62_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~63_combout\);

-- Location: LCCOMB_X69_Y24_N6
\MEM_Data_Memory|Read_Data_MEM[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(31) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~63_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~63_combout\,
	datac => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	datad => \MEM_Data_Memory|Read_Data_MEM\(31),
	combout => \MEM_Data_Memory|Read_Data_MEM\(31));

-- Location: LCCOMB_X69_Y24_N4
\MEM_WB_Pipeline_Stage|Read_Data_WB[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Read_Data_WB[31]~feeder_combout\ = \MEM_Data_Memory|Read_Data_MEM\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_Data_Memory|Read_Data_MEM\(31),
	combout => \MEM_WB_Pipeline_Stage|Read_Data_WB[31]~feeder_combout\);

-- Location: LCFF_X69_Y24_N5
\MEM_WB_Pipeline_Stage|Read_Data_WB[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(31));

-- Location: LCFF_X70_Y24_N7
\MEM_WB_Pipeline_Stage|ALU_Result_WB[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(31));

-- Location: LCCOMB_X70_Y24_N6
\WB_MemtoReg_Mux|Write_Data_WB[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(31))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(31),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(31),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\);

-- Location: LCCOMB_X70_Y24_N20
\ID_Registers|Read_Data_2_ID[30]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[30]~62_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(71))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(71),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a30\,
	combout => \ID_Registers|Read_Data_2_ID[30]~62_combout\);

-- Location: LCCOMB_X70_Y24_N10
\ID_Registers|Read_Data_2_ID[30]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[30]~63_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[30]~62_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_2_ID[30]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datac => \ID_Registers|Read_Data_2_ID[30]~62_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	combout => \ID_Registers|Read_Data_2_ID[30]~63_combout\);

-- Location: LCFF_X70_Y24_N11
\ID_EX_Pipeline_Stage|Read_Data_2_EX[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_2_ID[30]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(30));

-- Location: LCCOMB_X74_Y24_N6
\Data_forwarding_mux_B|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux1~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(30),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux1~0_combout\);

-- Location: LCCOMB_X69_Y24_N14
\Data_forwarding_mux_B|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux1~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & (\Data_forwarding_mux_B|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux31~3_combout\,
	datac => \Data_forwarding_mux_B|Mux1~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	combout => \Data_forwarding_mux_B|Mux1~1_combout\);

-- Location: LCFF_X69_Y24_N15
\EX_MEM_Pipeline_Stage|Write_Data_MEM[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(30));

-- Location: LCFF_X69_Y24_N27
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(79));

-- Location: LCCOMB_X69_Y24_N26
\MEM_Data_Memory|Read_Data_MEM~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~60_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(79),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~60_combout\);

-- Location: LCCOMB_X69_Y24_N28
\MEM_Data_Memory|Read_Data_MEM~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~61_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & \MEM_Data_Memory|Read_Data_MEM~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~4_combout\,
	datac => \MEM_Data_Memory|always0~9_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~60_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~61_combout\);

-- Location: LCCOMB_X74_Y24_N30
\MEM_Data_Memory|Read_Data_MEM[30]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(30) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM~61_combout\))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(30),
	datac => \MEM_Data_Memory|Read_Data_MEM~61_combout\,
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(30));

-- Location: LCCOMB_X74_Y24_N2
\MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder_combout\ = \MEM_Data_Memory|Read_Data_MEM\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_Data_Memory|Read_Data_MEM\(30),
	combout => \MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder_combout\);

-- Location: LCFF_X74_Y24_N3
\MEM_WB_Pipeline_Stage|Read_Data_WB[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(30));

-- Location: LCCOMB_X70_Y24_N22
\ID_Registers|Read_Data_1_ID[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[30]~60_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(71))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(71),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a30\,
	combout => \ID_Registers|Read_Data_1_ID[30]~60_combout\);

-- Location: LCCOMB_X70_Y24_N4
\ID_Registers|Read_Data_1_ID[30]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[30]~61_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[30]~60_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[30]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_1_ID[30]~60_combout\,
	combout => \ID_Registers|Read_Data_1_ID[30]~61_combout\);

-- Location: LCFF_X72_Y24_N23
\ID_EX_Pipeline_Stage|Read_Data_1_EX[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[30]~61_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(30));

-- Location: LCCOMB_X72_Y24_N22
\Data_forwarding_mux_A|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux1~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(30),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux1~0_combout\);

-- Location: LCCOMB_X72_Y24_N24
\Data_forwarding_mux_A|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux1~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (((\Data_forwarding_mux_A|Mux1~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	datad => \Data_forwarding_mux_A|Mux1~0_combout\,
	combout => \Data_forwarding_mux_A|Mux1~1_combout\);

-- Location: LCCOMB_X70_Y26_N12
\EX_ALU_Mux|ALU_Data_2_EX[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux13~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux13~0_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\);

-- Location: LCCOMB_X72_Y30_N18
\EX_ALU_Mux|ALU_Data_2_EX[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux12~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	datac => \Data_forwarding_mux_B|Mux12~0_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\);

-- Location: LCCOMB_X72_Y23_N10
\Data_forwarding_mux_B|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux7~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24)))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(24),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux7~0_combout\);

-- Location: LCCOMB_X72_Y23_N0
\EX_ALU_Mux|ALU_Data_2_EX[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux7~0_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\);

-- Location: LCCOMB_X68_Y24_N30
\ID_Registers|Read_Data_2_ID[28]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[28]~58_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(67))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(67),
	datac => \ID_Registers|register~5\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a28\,
	combout => \ID_Registers|Read_Data_2_ID[28]~58_combout\);

-- Location: LCCOMB_X68_Y24_N0
\ID_Registers|Read_Data_2_ID[28]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[28]~59_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[28]~58_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[28]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_2_ID[28]~58_combout\,
	combout => \ID_Registers|Read_Data_2_ID[28]~59_combout\);

-- Location: LCFF_X74_Y24_N11
\ID_EX_Pipeline_Stage|Read_Data_2_EX[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[28]~59_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(28));

-- Location: LCCOMB_X74_Y24_N10
\Data_forwarding_mux_B|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux3~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(28),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux3~0_combout\);

-- Location: LCCOMB_X74_Y24_N16
\EX_ALU_Mux|ALU_Data_2_EX[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux3~0_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\);

-- Location: LCCOMB_X68_Y24_N6
\ID_Registers|Read_Data_2_ID[29]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[29]~57_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_2_ID[29]~56_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_2_ID[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_2_ID[29]~56_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	combout => \ID_Registers|Read_Data_2_ID[29]~57_combout\);

-- Location: LCFF_X74_Y24_N23
\ID_EX_Pipeline_Stage|Read_Data_2_EX[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[29]~57_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(29));

-- Location: LCCOMB_X74_Y24_N22
\Data_forwarding_mux_B|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux2~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(29),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux2~0_combout\);

-- Location: LCCOMB_X74_Y24_N24
\EX_ALU_Mux|ALU_Data_2_EX[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux2~0_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\);

-- Location: LCCOMB_X74_Y24_N20
\EX_ALU_Mux|ALU_Data_2_EX[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux1~0_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\);

-- Location: DSPMULT_X73_Y26_N0
\EX_ALU|Mult0|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \EX_ALU|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \EX_ALU|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X75_Y28_N30
\EX_ALU|Add0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~70_combout\ = (\Data_forwarding_mux_A|Mux9~1_combout\ & ((\EX_ALU|Add0~69_combout\ & (\EX_ALU|Add0~68\ & VCC)) # (!\EX_ALU|Add0~69_combout\ & (!\EX_ALU|Add0~68\)))) # (!\Data_forwarding_mux_A|Mux9~1_combout\ & ((\EX_ALU|Add0~69_combout\ & 
-- (!\EX_ALU|Add0~68\)) # (!\EX_ALU|Add0~69_combout\ & ((\EX_ALU|Add0~68\) # (GND)))))
-- \EX_ALU|Add0~71\ = CARRY((\Data_forwarding_mux_A|Mux9~1_combout\ & (!\EX_ALU|Add0~69_combout\ & !\EX_ALU|Add0~68\)) # (!\Data_forwarding_mux_A|Mux9~1_combout\ & ((!\EX_ALU|Add0~68\) # (!\EX_ALU|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux9~1_combout\,
	datab => \EX_ALU|Add0~69_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~68\,
	combout => \EX_ALU|Add0~70_combout\,
	cout => \EX_ALU|Add0~71\);

-- Location: LCCOMB_X72_Y25_N8
\Data_forwarding_mux_B|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux31~0_combout\ = (\Data_Forwarding_unit|Forward_B[0]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\ & (\Data_Forwarding_unit|Forward_B[0]~4_combout\ & !\Data_Forwarding_unit|Forward_B[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux31~0_combout\);

-- Location: LCCOMB_X72_Y25_N18
\Data_forwarding_mux_B|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux31~2_combout\ = (\Data_forwarding_mux_B|Mux31~1_combout\ & (((\Data_Forwarding_unit|Forward_B[1]~5_combout\) # (!\Data_Forwarding_unit|Forward_B[0]~4_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datad => \Data_forwarding_mux_B|Mux31~1_combout\,
	combout => \Data_forwarding_mux_B|Mux31~2_combout\);

-- Location: LCCOMB_X72_Y25_N10
\EX_ALU_Mux|ALU_Data_2_EX[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (((\Data_forwarding_mux_B|Mux31~0_combout\) # 
-- (\Data_forwarding_mux_B|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0),
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux31~0_combout\,
	datad => \Data_forwarding_mux_B|Mux31~2_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\);

-- Location: LCCOMB_X72_Y27_N4
\Data_forwarding_mux_B|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux29~0_combout\ = (\Data_Forwarding_unit|Forward_B[0]~0_combout\ & (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ & \Data_Forwarding_unit|Forward_B[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	combout => \Data_forwarding_mux_B|Mux29~0_combout\);

-- Location: LCCOMB_X72_Y29_N4
\ID_Registers|Read_Data_2_ID[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[2]~6_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(15))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(15),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a2\,
	combout => \ID_Registers|Read_Data_2_ID[2]~6_combout\);

-- Location: LCCOMB_X72_Y29_N10
\ID_Registers|Read_Data_2_ID[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[2]~7_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\ID_Registers|Read_Data_2_ID[2]~6_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (((\ID_Registers|Read_Data_2_ID[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datad => \ID_Registers|Read_Data_2_ID[2]~6_combout\,
	combout => \ID_Registers|Read_Data_2_ID[2]~7_combout\);

-- Location: LCFF_X72_Y27_N7
\ID_EX_Pipeline_Stage|Read_Data_2_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[2]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(2));

-- Location: LCCOMB_X72_Y27_N6
\Data_forwarding_mux_B|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux29~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(2),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux29~1_combout\);

-- Location: LCCOMB_X72_Y27_N28
\Data_forwarding_mux_B|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux29~2_combout\ = (\Data_forwarding_mux_B|Mux29~1_combout\ & (((\Data_Forwarding_unit|Forward_B[1]~5_combout\) # (!\Data_Forwarding_unit|Forward_B[0]~0_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datad => \Data_forwarding_mux_B|Mux29~1_combout\,
	combout => \Data_forwarding_mux_B|Mux29~2_combout\);

-- Location: LCCOMB_X72_Y27_N18
\EX_ALU_Mux|ALU_Data_2_EX[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2))))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux29~0_combout\) # 
-- ((\Data_forwarding_mux_B|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \Data_forwarding_mux_B|Mux29~0_combout\,
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datad => \Data_forwarding_mux_B|Mux29~2_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\);

-- Location: LCCOMB_X70_Y29_N4
\ID_Registers|Read_Data_2_ID[6]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[6]~14_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(23))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(23),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a6\,
	combout => \ID_Registers|Read_Data_2_ID[6]~14_combout\);

-- Location: LCCOMB_X70_Y29_N2
\ID_Registers|Read_Data_2_ID[6]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[6]~15_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[6]~14_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[6]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	datac => \ID_Registers|Read_Data_2_ID[6]~14_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_2_ID[6]~15_combout\);

-- Location: LCFF_X70_Y29_N27
\ID_EX_Pipeline_Stage|Read_Data_2_EX[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[6]~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(6));

-- Location: LCCOMB_X70_Y28_N14
\Data_forwarding_mux_B|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux25~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(6),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux25~0_combout\);

-- Location: LCCOMB_X70_Y28_N16
\EX_ALU_Mux|ALU_Data_2_EX[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux25~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	datac => \Data_forwarding_mux_B|Mux25~0_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\);

-- Location: LCCOMB_X70_Y29_N16
\ID_Registers|Read_Data_2_ID[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[7]~12_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(25))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(25),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a7\,
	combout => \ID_Registers|Read_Data_2_ID[7]~12_combout\);

-- Location: LCCOMB_X70_Y29_N18
\ID_Registers|Read_Data_2_ID[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[7]~13_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[7]~12_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[7]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	datac => \ID_Registers|Read_Data_2_ID[7]~12_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_2_ID[7]~13_combout\);

-- Location: LCFF_X70_Y29_N19
\ID_EX_Pipeline_Stage|Read_Data_2_EX[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_2_ID[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(7));

-- Location: LCCOMB_X74_Y27_N30
\Data_forwarding_mux_B|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux24~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7)))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(7),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux24~0_combout\);

-- Location: LCCOMB_X74_Y27_N4
\EX_ALU_Mux|ALU_Data_2_EX[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- (\Data_forwarding_mux_B|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \Data_forwarding_mux_B|Mux24~0_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\);

-- Location: LCCOMB_X70_Y25_N12
\EX_ALU_Mux|ALU_Data_2_EX[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- (\Data_forwarding_mux_B|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \Data_forwarding_mux_B|Mux22~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\);

-- Location: LCFF_X74_Y30_N21
\ID_Registers|register_rtl_0_bypass[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(31));

-- Location: LCCOMB_X74_Y30_N20
\ID_Registers|Read_Data_2_ID[10]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[10]~22_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(31))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(31),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a10\,
	combout => \ID_Registers|Read_Data_2_ID[10]~22_combout\);

-- Location: LCCOMB_X74_Y30_N26
\ID_Registers|Read_Data_2_ID[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[10]~23_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[10]~22_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[10]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	datac => \ID_Registers|Read_Data_2_ID[10]~22_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_2_ID[10]~23_combout\);

-- Location: LCFF_X74_Y30_N27
\ID_EX_Pipeline_Stage|Read_Data_2_EX[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_2_ID[10]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(10));

-- Location: LCCOMB_X70_Y28_N20
\Data_forwarding_mux_B|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux21~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10)))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(10),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux21~0_combout\);

-- Location: LCCOMB_X70_Y28_N26
\EX_ALU_Mux|ALU_Data_2_EX[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux21~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	datac => \Data_forwarding_mux_B|Mux21~0_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\);

-- Location: LCCOMB_X72_Y28_N16
\Data_forwarding_mux_B|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux20~2_combout\ = (\Data_forwarding_mux_B|Mux20~1_combout\ & (((\Data_Forwarding_unit|Forward_B[1]~5_combout\) # (!\Data_Forwarding_unit|Forward_B[0]~4_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datad => \Data_forwarding_mux_B|Mux20~1_combout\,
	combout => \Data_forwarding_mux_B|Mux20~2_combout\);

-- Location: LCCOMB_X72_Y28_N0
\Data_forwarding_mux_B|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux20~0_combout\ = (\Data_Forwarding_unit|Forward_B[0]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ & (\Data_Forwarding_unit|Forward_B[0]~4_combout\ & !\Data_Forwarding_unit|Forward_B[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux20~0_combout\);

-- Location: LCCOMB_X72_Y28_N18
\EX_ALU_Mux|ALU_Data_2_EX[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(11))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (((\Data_forwarding_mux_B|Mux20~2_combout\) # 
-- (\Data_forwarding_mux_B|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux20~2_combout\,
	datad => \Data_forwarding_mux_B|Mux20~0_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\);

-- Location: LCFF_X71_Y24_N15
\ID_Registers|register_rtl_0_bypass[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(35));

-- Location: LCCOMB_X71_Y24_N14
\ID_Registers|Read_Data_2_ID[12]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[12]~26_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(35))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(35),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a12\,
	combout => \ID_Registers|Read_Data_2_ID[12]~26_combout\);

-- Location: LCCOMB_X71_Y24_N30
\ID_Registers|Read_Data_2_ID[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[12]~27_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_2_ID[12]~26_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_2_ID[12]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datab => \ID_Registers|Read_Data_2_ID[12]~26_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	combout => \ID_Registers|Read_Data_2_ID[12]~27_combout\);

-- Location: LCFF_X71_Y28_N29
\ID_EX_Pipeline_Stage|Read_Data_2_EX[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[12]~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(12));

-- Location: LCCOMB_X71_Y28_N28
\Data_forwarding_mux_B|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux19~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(12),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux19~1_combout\);

-- Location: LCCOMB_X71_Y28_N14
\Data_forwarding_mux_B|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux19~2_combout\ = (\Data_forwarding_mux_B|Mux19~1_combout\ & (((\Data_Forwarding_unit|Forward_B[1]~5_combout\) # (!\Data_Forwarding_unit|Forward_B[0]~4_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datad => \Data_forwarding_mux_B|Mux19~1_combout\,
	combout => \Data_forwarding_mux_B|Mux19~2_combout\);

-- Location: LCCOMB_X72_Y28_N4
\EX_ALU_Mux|ALU_Data_2_EX[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (((\ID_EX_Pipeline_Stage|Instruction_EX\(12))))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux19~0_combout\) # 
-- ((\Data_forwarding_mux_B|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux19~0_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(12),
	datad => \Data_forwarding_mux_B|Mux19~2_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\);

-- Location: LCCOMB_X72_Y28_N26
\Data_forwarding_mux_B|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux18~0_combout\ = (\Data_Forwarding_unit|Forward_B[0]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\ & (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & \Data_Forwarding_unit|Forward_B[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	datac => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	combout => \Data_forwarding_mux_B|Mux18~0_combout\);

-- Location: LCCOMB_X71_Y28_N26
\Data_forwarding_mux_B|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux18~2_combout\ = (\Data_forwarding_mux_B|Mux18~1_combout\ & (((\Data_Forwarding_unit|Forward_B[1]~5_combout\) # (!\Data_Forwarding_unit|Forward_B[0]~4_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datad => \Data_forwarding_mux_B|Mux18~1_combout\,
	combout => \Data_forwarding_mux_B|Mux18~2_combout\);

-- Location: LCCOMB_X72_Y28_N8
\EX_ALU_Mux|ALU_Data_2_EX[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (((\ID_EX_Pipeline_Stage|Instruction_EX\(18))))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux18~0_combout\) # 
-- ((\Data_forwarding_mux_B|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \Data_forwarding_mux_B|Mux18~0_combout\,
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	datad => \Data_forwarding_mux_B|Mux18~2_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\);

-- Location: LCCOMB_X72_Y25_N14
\Data_forwarding_mux_B|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux17~0_combout\ = (\Data_Forwarding_unit|Forward_B[0]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\ & (\Data_Forwarding_unit|Forward_B[0]~4_combout\ & !\Data_Forwarding_unit|Forward_B[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux17~0_combout\);

-- Location: LCCOMB_X70_Y30_N20
\ID_Registers|Read_Data_2_ID[14]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[14]~30_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(39))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(39),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a14\,
	combout => \ID_Registers|Read_Data_2_ID[14]~30_combout\);

-- Location: LCCOMB_X70_Y30_N10
\ID_Registers|Read_Data_2_ID[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[14]~31_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\ID_Registers|Read_Data_2_ID[14]~30_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (((\ID_Registers|Read_Data_2_ID[14]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	datac => \ID_Registers|Read_Data_2_ID[14]~30_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	combout => \ID_Registers|Read_Data_2_ID[14]~31_combout\);

-- Location: LCFF_X70_Y30_N19
\ID_EX_Pipeline_Stage|Read_Data_2_EX[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[14]~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(14));

-- Location: LCCOMB_X71_Y28_N12
\Data_forwarding_mux_B|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux17~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(14),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux17~1_combout\);

-- Location: LCCOMB_X72_Y25_N2
\Data_forwarding_mux_B|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux17~2_combout\ = (\Data_forwarding_mux_B|Mux17~1_combout\ & ((\Data_Forwarding_unit|Forward_B[1]~5_combout\) # ((!\Data_Forwarding_unit|Forward_B[0]~0_combout\) # (!\Data_Forwarding_unit|Forward_B[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datad => \Data_forwarding_mux_B|Mux17~1_combout\,
	combout => \Data_forwarding_mux_B|Mux17~2_combout\);

-- Location: LCCOMB_X72_Y25_N20
\EX_ALU_Mux|ALU_Data_2_EX[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(19))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (((\Data_forwarding_mux_B|Mux17~0_combout\) # 
-- (\Data_forwarding_mux_B|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux17~0_combout\,
	datad => \Data_forwarding_mux_B|Mux17~2_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\);

-- Location: LCCOMB_X65_Y26_N24
\ID_Registers|Read_Data_2_ID[17]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[17]~32_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(45))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(45),
	datab => \ID_Registers|register~5\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a17\,
	combout => \ID_Registers|Read_Data_2_ID[17]~32_combout\);

-- Location: LCCOMB_X69_Y28_N2
\ID_Registers|Read_Data_2_ID[17]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[17]~33_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\ID_Registers|Read_Data_2_ID[17]~32_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (((\ID_Registers|Read_Data_2_ID[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datad => \ID_Registers|Read_Data_2_ID[17]~32_combout\,
	combout => \ID_Registers|Read_Data_2_ID[17]~33_combout\);

-- Location: LCFF_X69_Y28_N25
\ID_EX_Pipeline_Stage|Read_Data_2_EX[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[17]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(17));

-- Location: LCCOMB_X69_Y28_N24
\Data_forwarding_mux_B|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux14~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	datab => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(17),
	combout => \Data_forwarding_mux_B|Mux14~0_combout\);

-- Location: LCCOMB_X69_Y28_N6
\EX_ALU_Mux|ALU_Data_2_EX[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux14~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	datac => \Data_forwarding_mux_B|Mux14~0_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\);

-- Location: DSPMULT_X73_Y28_N0
\EX_ALU|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \EX_ALU|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \EX_ALU|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X67_Y27_N12
\ID_Registers|Read_Data_1_ID[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[26]~52_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(63))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(63),
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a26\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[26]~52_combout\);

-- Location: LCCOMB_X67_Y27_N30
\ID_Registers|Read_Data_1_ID[26]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[26]~53_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[26]~52_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[26]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_1_ID[26]~52_combout\,
	combout => \ID_Registers|Read_Data_1_ID[26]~53_combout\);

-- Location: LCFF_X68_Y27_N9
\ID_EX_Pipeline_Stage|Read_Data_1_EX[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[26]~53_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(26));

-- Location: LCCOMB_X68_Y27_N8
\Data_forwarding_mux_A|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux5~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(26),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux5~0_combout\);

-- Location: LCCOMB_X68_Y27_N26
\Data_forwarding_mux_A|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux5~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_forwarding_mux_A|Mux5~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	datac => \Data_forwarding_mux_A|Mux5~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux5~1_combout\);

-- Location: LCCOMB_X72_Y24_N16
\Data_forwarding_mux_A|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux2~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\Data_forwarding_mux_A|Mux2~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\))))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux2~0_combout\,
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux2~1_combout\);

-- Location: LCCOMB_X70_Y24_N8
\ID_Registers|Read_Data_1_ID[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[31]~62_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(73))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(73),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a31\,
	combout => \ID_Registers|Read_Data_1_ID[31]~62_combout\);

-- Location: LCCOMB_X70_Y24_N12
\ID_Registers|Read_Data_1_ID[31]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[31]~63_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_1_ID[31]~62_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[31]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datac => \ID_Registers|Read_Data_1_ID[31]~62_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	combout => \ID_Registers|Read_Data_1_ID[31]~63_combout\);

-- Location: LCFF_X70_Y24_N1
\ID_EX_Pipeline_Stage|Read_Data_1_EX[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[31]~63_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(31));

-- Location: LCCOMB_X70_Y24_N0
\Data_forwarding_mux_A|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux0~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(31),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux0~0_combout\);

-- Location: LCCOMB_X70_Y24_N2
\Data_forwarding_mux_A|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux0~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (((\Data_forwarding_mux_A|Mux0~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	datab => \Data_forwarding_mux_A|Mux0~0_combout\,
	datac => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux0~1_combout\);

-- Location: DSPMULT_X73_Y27_N0
\EX_ALU|Mult0|auto_generated|mac_mult5\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \EX_ALU|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \EX_ALU|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: LCCOMB_X74_Y26_N4
\EX_ALU|Mult0|auto_generated|op_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~2_combout\ = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & (\EX_ALU|Mult0|auto_generated|op_2~1\ & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\EX_ALU|Mult0|auto_generated|op_2~1\)))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\EX_ALU|Mult0|auto_generated|op_2~1\)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- ((\EX_ALU|Mult0|auto_generated|op_2~1\) # (GND)))))
-- \EX_ALU|Mult0|auto_generated|op_2~3\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & !\EX_ALU|Mult0|auto_generated|op_2~1\)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & 
-- ((!\EX_ALU|Mult0|auto_generated|op_2~1\) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_2~1\,
	combout => \EX_ALU|Mult0|auto_generated|op_2~2_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_2~3\);

-- Location: LCCOMB_X74_Y26_N6
\EX_ALU|Mult0|auto_generated|op_2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~4_combout\ = ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (!\EX_ALU|Mult0|auto_generated|op_2~3\)))) # (GND)
-- \EX_ALU|Mult0|auto_generated|op_2~5\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2\) # (!\EX_ALU|Mult0|auto_generated|op_2~3\))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ & 
-- (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ & !\EX_ALU|Mult0|auto_generated|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_2~3\,
	combout => \EX_ALU|Mult0|auto_generated|op_2~4_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_2~5\);

-- Location: LCCOMB_X75_Y26_N4
\EX_ALU|Mult0|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~0_combout\ = (\EX_ALU|Mult0|auto_generated|op_2~0_combout\ & (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\EX_ALU|Mult0|auto_generated|op_2~0_combout\ & (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ 
-- & VCC))
-- \EX_ALU|Mult0|auto_generated|op_1~1\ = CARRY((\EX_ALU|Mult0|auto_generated|op_2~0_combout\ & \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|op_2~0_combout\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \EX_ALU|Mult0|auto_generated|op_1~0_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X75_Y26_N6
\EX_ALU|Mult0|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~2_combout\ = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\EX_ALU|Mult0|auto_generated|op_2~2_combout\ & (\EX_ALU|Mult0|auto_generated|op_1~1\ & VCC)) # (!\EX_ALU|Mult0|auto_generated|op_2~2_combout\ & 
-- (!\EX_ALU|Mult0|auto_generated|op_1~1\)))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\EX_ALU|Mult0|auto_generated|op_2~2_combout\ & (!\EX_ALU|Mult0|auto_generated|op_1~1\)) # (!\EX_ALU|Mult0|auto_generated|op_2~2_combout\ & 
-- ((\EX_ALU|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \EX_ALU|Mult0|auto_generated|op_1~3\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\EX_ALU|Mult0|auto_generated|op_2~2_combout\ & !\EX_ALU|Mult0|auto_generated|op_1~1\)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- ((!\EX_ALU|Mult0|auto_generated|op_1~1\) # (!\EX_ALU|Mult0|auto_generated|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \EX_ALU|Mult0|auto_generated|op_2~2_combout\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_1~1\,
	combout => \EX_ALU|Mult0|auto_generated|op_1~2_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X75_Y26_N8
\EX_ALU|Mult0|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~4_combout\ = ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\EX_ALU|Mult0|auto_generated|op_2~4_combout\ $ (!\EX_ALU|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \EX_ALU|Mult0|auto_generated|op_1~5\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\EX_ALU|Mult0|auto_generated|op_2~4_combout\) # (!\EX_ALU|Mult0|auto_generated|op_1~3\))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ & 
-- (\EX_ALU|Mult0|auto_generated|op_2~4_combout\ & !\EX_ALU|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \EX_ALU|Mult0|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_1~3\,
	combout => \EX_ALU|Mult0|auto_generated|op_1~4_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X75_Y26_N10
\EX_ALU|Mult0|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~6_combout\ = (\EX_ALU|Mult0|auto_generated|op_2~6_combout\ & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\EX_ALU|Mult0|auto_generated|op_1~5\ & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\EX_ALU|Mult0|auto_generated|op_1~5\)))) # (!\EX_ALU|Mult0|auto_generated|op_2~6_combout\ & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\EX_ALU|Mult0|auto_generated|op_1~5\)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- ((\EX_ALU|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \EX_ALU|Mult0|auto_generated|op_1~7\ = CARRY((\EX_ALU|Mult0|auto_generated|op_2~6_combout\ & (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\EX_ALU|Mult0|auto_generated|op_1~5\)) # (!\EX_ALU|Mult0|auto_generated|op_2~6_combout\ & 
-- ((!\EX_ALU|Mult0|auto_generated|op_1~5\) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|op_2~6_combout\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_1~5\,
	combout => \EX_ALU|Mult0|auto_generated|op_1~6_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X75_Y26_N12
\EX_ALU|Mult0|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~8_combout\ = ((\EX_ALU|Mult0|auto_generated|op_2~8_combout\ $ (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (!\EX_ALU|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \EX_ALU|Mult0|auto_generated|op_1~9\ = CARRY((\EX_ALU|Mult0|auto_generated|op_2~8_combout\ & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\EX_ALU|Mult0|auto_generated|op_1~7\))) # (!\EX_ALU|Mult0|auto_generated|op_2~8_combout\ & 
-- (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\EX_ALU|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|op_2~8_combout\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_1~7\,
	combout => \EX_ALU|Mult0|auto_generated|op_1~8_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X74_Y25_N6
\EX_ALU|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux9~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|op_1~8_combout\))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~70_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Add0~70_combout\,
	datad => \EX_ALU|Mult0|auto_generated|op_1~8_combout\,
	combout => \EX_ALU|Mux9~0_combout\);

-- Location: LCCOMB_X74_Y25_N16
\EX_ALU|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux9~1_combout\ = (\Data_forwarding_mux_A|Mux9~1_combout\ & ((\EX_ALU|Mux9~0_combout\) # ((\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ & !\EX_ALU_Control|ALU_Control_EX[1]~3_combout\)))) # (!\Data_forwarding_mux_A|Mux9~1_combout\ & 
-- (\EX_ALU|Mux9~0_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\) # (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux9~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datad => \EX_ALU|Mux9~0_combout\,
	combout => \EX_ALU|Mux9~1_combout\);

-- Location: LCFF_X74_Y25_N31
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux9~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22));

-- Location: LCCOMB_X65_Y27_N24
\ID_Registers|Read_Data_1_ID[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[22]~44_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(55))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(55),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a22\,
	combout => \ID_Registers|Read_Data_1_ID[22]~44_combout\);

-- Location: LCCOMB_X69_Y27_N24
\ID_Registers|Read_Data_1_ID[22]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[22]~45_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[22]~44_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[22]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_1_ID[22]~44_combout\,
	combout => \ID_Registers|Read_Data_1_ID[22]~45_combout\);

-- Location: LCFF_X76_Y27_N31
\ID_EX_Pipeline_Stage|Read_Data_1_EX[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[22]~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(22));

-- Location: LCCOMB_X76_Y27_N30
\Data_forwarding_mux_A|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux9~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(22),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux9~0_combout\);

-- Location: LCCOMB_X76_Y27_N16
\Data_forwarding_mux_A|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux9~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (((\Data_forwarding_mux_A|Mux9~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux9~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	datad => \Data_forwarding_mux_A|Mux9~0_combout\,
	combout => \Data_forwarding_mux_A|Mux9~1_combout\);

-- Location: LCCOMB_X74_Y26_N16
\EX_ALU|Mult0|auto_generated|op_2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~14_combout\ = (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & (\EX_ALU|Mult0|auto_generated|op_2~13\ & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & 
-- (!\EX_ALU|Mult0|auto_generated|op_2~13\)))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\EX_ALU|Mult0|auto_generated|op_2~13\)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & 
-- ((\EX_ALU|Mult0|auto_generated|op_2~13\) # (GND)))))
-- \EX_ALU|Mult0|auto_generated|op_2~15\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & !\EX_ALU|Mult0|auto_generated|op_2~13\)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- ((!\EX_ALU|Mult0|auto_generated|op_2~13\) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_2~13\,
	combout => \EX_ALU|Mult0|auto_generated|op_2~14_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_2~15\);

-- Location: LCCOMB_X74_Y26_N18
\EX_ALU|Mult0|auto_generated|op_2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~16_combout\ = ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (!\EX_ALU|Mult0|auto_generated|op_2~15\)))) # (GND)
-- \EX_ALU|Mult0|auto_generated|op_2~17\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8\) # (!\EX_ALU|Mult0|auto_generated|op_2~15\))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ & 
-- (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ & !\EX_ALU|Mult0|auto_generated|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_2~15\,
	combout => \EX_ALU|Mult0|auto_generated|op_2~16_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_2~17\);

-- Location: LCCOMB_X74_Y26_N22
\EX_ALU|Mult0|auto_generated|op_2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~20_combout\ = ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (!\EX_ALU|Mult0|auto_generated|op_2~19\)))) # (GND)
-- \EX_ALU|Mult0|auto_generated|op_2~21\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10\) # (!\EX_ALU|Mult0|auto_generated|op_2~19\))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ & 
-- (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ & !\EX_ALU|Mult0|auto_generated|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_2~19\,
	combout => \EX_ALU|Mult0|auto_generated|op_2~20_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_2~21\);

-- Location: LCCOMB_X74_Y26_N24
\EX_ALU|Mult0|auto_generated|op_2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~22_combout\ = (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & (\EX_ALU|Mult0|auto_generated|op_2~21\ & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- (!\EX_ALU|Mult0|auto_generated|op_2~21\)))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\EX_ALU|Mult0|auto_generated|op_2~21\)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- ((\EX_ALU|Mult0|auto_generated|op_2~21\) # (GND)))))
-- \EX_ALU|Mult0|auto_generated|op_2~23\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & !\EX_ALU|Mult0|auto_generated|op_2~21\)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- ((!\EX_ALU|Mult0|auto_generated|op_2~21\) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_2~21\,
	combout => \EX_ALU|Mult0|auto_generated|op_2~22_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_2~23\);

-- Location: LCCOMB_X74_Y26_N26
\EX_ALU|Mult0|auto_generated|op_2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~24_combout\ = ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (!\EX_ALU|Mult0|auto_generated|op_2~23\)))) # (GND)
-- \EX_ALU|Mult0|auto_generated|op_2~25\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12\) # (!\EX_ALU|Mult0|auto_generated|op_2~23\))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ & 
-- (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ & !\EX_ALU|Mult0|auto_generated|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_2~23\,
	combout => \EX_ALU|Mult0|auto_generated|op_2~24_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_2~25\);

-- Location: LCCOMB_X75_Y26_N14
\EX_ALU|Mult0|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~10_combout\ = (\EX_ALU|Mult0|auto_generated|op_2~10_combout\ & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & (\EX_ALU|Mult0|auto_generated|op_1~9\ & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\EX_ALU|Mult0|auto_generated|op_1~9\)))) # (!\EX_ALU|Mult0|auto_generated|op_2~10_combout\ & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\EX_ALU|Mult0|auto_generated|op_1~9\)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- ((\EX_ALU|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \EX_ALU|Mult0|auto_generated|op_1~11\ = CARRY((\EX_ALU|Mult0|auto_generated|op_2~10_combout\ & (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\EX_ALU|Mult0|auto_generated|op_1~9\)) # (!\EX_ALU|Mult0|auto_generated|op_2~10_combout\ & 
-- ((!\EX_ALU|Mult0|auto_generated|op_1~9\) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|op_2~10_combout\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_1~9\,
	combout => \EX_ALU|Mult0|auto_generated|op_1~10_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X75_Y26_N16
\EX_ALU|Mult0|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~12_combout\ = ((\EX_ALU|Mult0|auto_generated|op_2~12_combout\ $ (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (!\EX_ALU|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \EX_ALU|Mult0|auto_generated|op_1~13\ = CARRY((\EX_ALU|Mult0|auto_generated|op_2~12_combout\ & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24\) # (!\EX_ALU|Mult0|auto_generated|op_1~11\))) # (!\EX_ALU|Mult0|auto_generated|op_2~12_combout\ & 
-- (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\EX_ALU|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|op_2~12_combout\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_1~11\,
	combout => \EX_ALU|Mult0|auto_generated|op_1~12_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X75_Y26_N18
\EX_ALU|Mult0|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~14_combout\ = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\EX_ALU|Mult0|auto_generated|op_2~14_combout\ & (\EX_ALU|Mult0|auto_generated|op_1~13\ & VCC)) # (!\EX_ALU|Mult0|auto_generated|op_2~14_combout\ & 
-- (!\EX_ALU|Mult0|auto_generated|op_1~13\)))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\EX_ALU|Mult0|auto_generated|op_2~14_combout\ & (!\EX_ALU|Mult0|auto_generated|op_1~13\)) # (!\EX_ALU|Mult0|auto_generated|op_2~14_combout\ & 
-- ((\EX_ALU|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \EX_ALU|Mult0|auto_generated|op_1~15\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\EX_ALU|Mult0|auto_generated|op_2~14_combout\ & !\EX_ALU|Mult0|auto_generated|op_1~13\)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- ((!\EX_ALU|Mult0|auto_generated|op_1~13\) # (!\EX_ALU|Mult0|auto_generated|op_2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \EX_ALU|Mult0|auto_generated|op_2~14_combout\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_1~13\,
	combout => \EX_ALU|Mult0|auto_generated|op_1~14_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X75_Y26_N20
\EX_ALU|Mult0|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~16_combout\ = ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\EX_ALU|Mult0|auto_generated|op_2~16_combout\ $ (!\EX_ALU|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \EX_ALU|Mult0|auto_generated|op_1~17\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\EX_ALU|Mult0|auto_generated|op_2~16_combout\) # (!\EX_ALU|Mult0|auto_generated|op_1~15\))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- (\EX_ALU|Mult0|auto_generated|op_2~16_combout\ & !\EX_ALU|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \EX_ALU|Mult0|auto_generated|op_2~16_combout\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_1~15\,
	combout => \EX_ALU|Mult0|auto_generated|op_1~16_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X75_Y26_N22
\EX_ALU|Mult0|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~18_combout\ = (\EX_ALU|Mult0|auto_generated|op_2~18_combout\ & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & (\EX_ALU|Mult0|auto_generated|op_1~17\ & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- (!\EX_ALU|Mult0|auto_generated|op_1~17\)))) # (!\EX_ALU|Mult0|auto_generated|op_2~18_combout\ & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\EX_ALU|Mult0|auto_generated|op_1~17\)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- ((\EX_ALU|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \EX_ALU|Mult0|auto_generated|op_1~19\ = CARRY((\EX_ALU|Mult0|auto_generated|op_2~18_combout\ & (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\EX_ALU|Mult0|auto_generated|op_1~17\)) # (!\EX_ALU|Mult0|auto_generated|op_2~18_combout\ & 
-- ((!\EX_ALU|Mult0|auto_generated|op_1~17\) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|op_2~18_combout\,
	datab => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_1~17\,
	combout => \EX_ALU|Mult0|auto_generated|op_1~18_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X75_Y26_N24
\EX_ALU|Mult0|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~20_combout\ = ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\EX_ALU|Mult0|auto_generated|op_2~20_combout\ $ (!\EX_ALU|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \EX_ALU|Mult0|auto_generated|op_1~21\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ & ((\EX_ALU|Mult0|auto_generated|op_2~20_combout\) # (!\EX_ALU|Mult0|auto_generated|op_1~19\))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ & 
-- (\EX_ALU|Mult0|auto_generated|op_2~20_combout\ & !\EX_ALU|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \EX_ALU|Mult0|auto_generated|op_2~20_combout\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_1~19\,
	combout => \EX_ALU|Mult0|auto_generated|op_1~20_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X75_Y26_N26
\EX_ALU|Mult0|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~22_combout\ = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\EX_ALU|Mult0|auto_generated|op_2~22_combout\ & (\EX_ALU|Mult0|auto_generated|op_1~21\ & VCC)) # (!\EX_ALU|Mult0|auto_generated|op_2~22_combout\ & 
-- (!\EX_ALU|Mult0|auto_generated|op_1~21\)))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\EX_ALU|Mult0|auto_generated|op_2~22_combout\ & (!\EX_ALU|Mult0|auto_generated|op_1~21\)) # (!\EX_ALU|Mult0|auto_generated|op_2~22_combout\ & 
-- ((\EX_ALU|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \EX_ALU|Mult0|auto_generated|op_1~23\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\EX_ALU|Mult0|auto_generated|op_2~22_combout\ & !\EX_ALU|Mult0|auto_generated|op_1~21\)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- ((!\EX_ALU|Mult0|auto_generated|op_1~21\) # (!\EX_ALU|Mult0|auto_generated|op_2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \EX_ALU|Mult0|auto_generated|op_2~22_combout\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_1~21\,
	combout => \EX_ALU|Mult0|auto_generated|op_1~22_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X75_Y26_N28
\EX_ALU|Mult0|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~24_combout\ = ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\EX_ALU|Mult0|auto_generated|op_2~24_combout\ $ (!\EX_ALU|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \EX_ALU|Mult0|auto_generated|op_1~25\ = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\EX_ALU|Mult0|auto_generated|op_2~24_combout\) # (!\EX_ALU|Mult0|auto_generated|op_1~23\))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ & 
-- (\EX_ALU|Mult0|auto_generated|op_2~24_combout\ & !\EX_ALU|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \EX_ALU|Mult0|auto_generated|op_2~24_combout\,
	datad => VCC,
	cin => \EX_ALU|Mult0|auto_generated|op_1~23\,
	combout => \EX_ALU|Mult0|auto_generated|op_1~24_combout\,
	cout => \EX_ALU|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X75_Y27_N18
\EX_ALU|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux1~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|op_1~24_combout\))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~94_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & 
-- (((\EX_ALU|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~94_combout\,
	datab => \EX_ALU|Mux30~0_combout\,
	datac => \EX_ALU|Mux30~1_combout\,
	datad => \EX_ALU|Mult0|auto_generated|op_1~24_combout\,
	combout => \EX_ALU|Mux1~0_combout\);

-- Location: LCCOMB_X75_Y27_N26
\EX_ALU|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux1~1_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ & ((\EX_ALU|Mux1~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \Data_forwarding_mux_A|Mux1~1_combout\)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ & 
-- (\EX_ALU|Mux1~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\Data_forwarding_mux_A|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \Data_forwarding_mux_A|Mux1~1_combout\,
	datad => \EX_ALU|Mux1~0_combout\,
	combout => \EX_ALU|Mux1~1_combout\);

-- Location: LCFF_X75_Y27_N27
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30));

-- Location: LCFF_X74_Y24_N1
\MEM_WB_Pipeline_Stage|ALU_Result_WB[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(30));

-- Location: LCCOMB_X74_Y24_N0
\WB_MemtoReg_Mux|Write_Data_WB[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(30))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(30),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(30),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\);

-- Location: LCCOMB_X71_Y26_N0
\ID_Registers|Read_Data_1_ID[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[20]~40_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(51))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0_bypass\(51),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a20\,
	combout => \ID_Registers|Read_Data_1_ID[20]~40_combout\);

-- Location: LCCOMB_X71_Y26_N18
\ID_Registers|Read_Data_1_ID[20]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[20]~41_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[20]~40_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[20]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_1_ID[20]~40_combout\,
	combout => \ID_Registers|Read_Data_1_ID[20]~41_combout\);

-- Location: LCFF_X76_Y27_N15
\ID_EX_Pipeline_Stage|Read_Data_1_EX[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[20]~41_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(20));

-- Location: LCCOMB_X76_Y27_N14
\Data_forwarding_mux_A|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux11~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(20),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux11~0_combout\);

-- Location: LCCOMB_X76_Y27_N20
\Data_forwarding_mux_A|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux11~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (((\Data_forwarding_mux_A|Mux11~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux11~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	datac => \Data_forwarding_mux_A|Mux11~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux11~1_combout\);

-- Location: LCCOMB_X76_Y27_N18
\EX_ALU|Add0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~90_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|ALU_Control_EX[2]~2_combout\ & \EX_ALU_Control|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	datac => \EX_ALU_Control|WideOr0~0_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\,
	combout => \EX_ALU|Add0~90_combout\);

-- Location: LCCOMB_X76_Y28_N16
\EX_ALU|Add0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~84_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datab => \EX_ALU_Control|WideOr0~0_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	combout => \EX_ALU|Add0~84_combout\);

-- Location: LCCOMB_X76_Y27_N24
\EX_ALU|Add0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~81_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datab => \EX_ALU_Control|WideOr0~0_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	combout => \EX_ALU|Add0~81_combout\);

-- Location: LCCOMB_X75_Y27_N4
\EX_ALU|Add0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~79_combout\ = ((\EX_ALU|Add0~78_combout\ $ (\Data_forwarding_mux_A|Mux6~1_combout\ $ (!\EX_ALU|Add0~77\)))) # (GND)
-- \EX_ALU|Add0~80\ = CARRY((\EX_ALU|Add0~78_combout\ & ((\Data_forwarding_mux_A|Mux6~1_combout\) # (!\EX_ALU|Add0~77\))) # (!\EX_ALU|Add0~78_combout\ & (\Data_forwarding_mux_A|Mux6~1_combout\ & !\EX_ALU|Add0~77\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~78_combout\,
	datab => \Data_forwarding_mux_A|Mux6~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~77\,
	combout => \EX_ALU|Add0~79_combout\,
	cout => \EX_ALU|Add0~80\);

-- Location: LCCOMB_X75_Y27_N6
\EX_ALU|Add0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~82_combout\ = (\Data_forwarding_mux_A|Mux5~1_combout\ & ((\EX_ALU|Add0~81_combout\ & (\EX_ALU|Add0~80\ & VCC)) # (!\EX_ALU|Add0~81_combout\ & (!\EX_ALU|Add0~80\)))) # (!\Data_forwarding_mux_A|Mux5~1_combout\ & ((\EX_ALU|Add0~81_combout\ & 
-- (!\EX_ALU|Add0~80\)) # (!\EX_ALU|Add0~81_combout\ & ((\EX_ALU|Add0~80\) # (GND)))))
-- \EX_ALU|Add0~83\ = CARRY((\Data_forwarding_mux_A|Mux5~1_combout\ & (!\EX_ALU|Add0~81_combout\ & !\EX_ALU|Add0~80\)) # (!\Data_forwarding_mux_A|Mux5~1_combout\ & ((!\EX_ALU|Add0~80\) # (!\EX_ALU|Add0~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux5~1_combout\,
	datab => \EX_ALU|Add0~81_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~80\,
	combout => \EX_ALU|Add0~82_combout\,
	cout => \EX_ALU|Add0~83\);

-- Location: LCCOMB_X75_Y27_N8
\EX_ALU|Add0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~85_combout\ = ((\Data_forwarding_mux_A|Mux4~1_combout\ $ (\EX_ALU|Add0~84_combout\ $ (!\EX_ALU|Add0~83\)))) # (GND)
-- \EX_ALU|Add0~86\ = CARRY((\Data_forwarding_mux_A|Mux4~1_combout\ & ((\EX_ALU|Add0~84_combout\) # (!\EX_ALU|Add0~83\))) # (!\Data_forwarding_mux_A|Mux4~1_combout\ & (\EX_ALU|Add0~84_combout\ & !\EX_ALU|Add0~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux4~1_combout\,
	datab => \EX_ALU|Add0~84_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~83\,
	combout => \EX_ALU|Add0~85_combout\,
	cout => \EX_ALU|Add0~86\);

-- Location: LCCOMB_X75_Y27_N12
\EX_ALU|Add0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~91_combout\ = ((\Data_forwarding_mux_A|Mux2~1_combout\ $ (\EX_ALU|Add0~90_combout\ $ (!\EX_ALU|Add0~89\)))) # (GND)
-- \EX_ALU|Add0~92\ = CARRY((\Data_forwarding_mux_A|Mux2~1_combout\ & ((\EX_ALU|Add0~90_combout\) # (!\EX_ALU|Add0~89\))) # (!\Data_forwarding_mux_A|Mux2~1_combout\ & (\EX_ALU|Add0~90_combout\ & !\EX_ALU|Add0~89\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux2~1_combout\,
	datab => \EX_ALU|Add0~90_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~89\,
	combout => \EX_ALU|Add0~91_combout\,
	cout => \EX_ALU|Add0~92\);

-- Location: LCCOMB_X75_Y27_N20
\EX_ALU|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux2~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Mult0|auto_generated|op_1~22_combout\)) # (!\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Add0~91_combout\))))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Mult0|auto_generated|op_1~22_combout\,
	datad => \EX_ALU|Add0~91_combout\,
	combout => \EX_ALU|Mux2~0_combout\);

-- Location: LCCOMB_X75_Y27_N24
\EX_ALU|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux2~1_combout\ = (\Data_forwarding_mux_A|Mux2~1_combout\ & ((\EX_ALU|Mux2~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\)))) # (!\Data_forwarding_mux_A|Mux2~1_combout\ & 
-- (\EX_ALU|Mux2~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux2~1_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \EX_ALU|Mux2~0_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\,
	combout => \EX_ALU|Mux2~1_combout\);

-- Location: LCFF_X75_Y27_N25
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29));

-- Location: LCFF_X72_Y24_N9
\MEM_WB_Pipeline_Stage|ALU_Result_WB[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(29));

-- Location: LCCOMB_X72_Y24_N8
\WB_MemtoReg_Mux|Write_Data_WB[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(29))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(29),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(29),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\);

-- Location: LCCOMB_X68_Y24_N22
\ID_Registers|Read_Data_1_ID[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[28]~56_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(67))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(67),
	datab => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a28\,
	combout => \ID_Registers|Read_Data_1_ID[28]~56_combout\);

-- Location: LCCOMB_X68_Y24_N28
\ID_Registers|Read_Data_1_ID[28]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[28]~57_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[28]~56_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[28]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_1_ID[28]~56_combout\,
	combout => \ID_Registers|Read_Data_1_ID[28]~57_combout\);

-- Location: LCFF_X72_Y24_N15
\ID_EX_Pipeline_Stage|Read_Data_1_EX[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[28]~57_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(28));

-- Location: LCCOMB_X72_Y24_N14
\Data_forwarding_mux_A|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux3~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(28),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux3~0_combout\);

-- Location: LCCOMB_X72_Y24_N12
\Data_forwarding_mux_A|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux3~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_forwarding_mux_A|Mux3~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \Data_forwarding_mux_A|Mux3~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux3~1_combout\);

-- Location: LCCOMB_X75_Y27_N28
\EX_ALU|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux3~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|op_1~20_combout\))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~88_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & 
-- (((\EX_ALU|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~88_combout\,
	datab => \EX_ALU|Mux30~0_combout\,
	datac => \EX_ALU|Mux30~1_combout\,
	datad => \EX_ALU|Mult0|auto_generated|op_1~20_combout\,
	combout => \EX_ALU|Mux3~0_combout\);

-- Location: LCCOMB_X75_Y27_N30
\EX_ALU|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux3~1_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ & ((\EX_ALU|Mux3~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \Data_forwarding_mux_A|Mux3~1_combout\)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ & 
-- (\EX_ALU|Mux3~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\Data_forwarding_mux_A|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \Data_forwarding_mux_A|Mux3~1_combout\,
	datad => \EX_ALU|Mux3~0_combout\,
	combout => \EX_ALU|Mux3~1_combout\);

-- Location: LCFF_X75_Y27_N23
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28));

-- Location: LCFF_X74_Y24_N27
\MEM_WB_Pipeline_Stage|ALU_Result_WB[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(28));

-- Location: LCCOMB_X74_Y24_N8
\WB_MemtoReg_Mux|Write_Data_WB[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(28))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(28),
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(28),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\);

-- Location: LCCOMB_X67_Y27_N2
\ID_Registers|Read_Data_2_ID[27]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[27]~52_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(65))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(65),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a27\,
	combout => \ID_Registers|Read_Data_2_ID[27]~52_combout\);

-- Location: LCCOMB_X67_Y27_N14
\ID_Registers|Read_Data_2_ID[27]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[27]~53_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[27]~52_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[27]~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_2_ID[27]~52_combout\,
	combout => \ID_Registers|Read_Data_2_ID[27]~53_combout\);

-- Location: LCFF_X67_Y27_N15
\ID_EX_Pipeline_Stage|Read_Data_2_EX[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_2_ID[27]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(27));

-- Location: LCCOMB_X68_Y26_N10
\Data_forwarding_mux_B|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux4~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(27),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux4~0_combout\);

-- Location: LCCOMB_X68_Y26_N12
\EX_ALU_Mux|ALU_Data_2_EX[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux4~0_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\);

-- Location: LCCOMB_X76_Y26_N10
\EX_ALU|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux4~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|op_1~18_combout\))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~85_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Add0~85_combout\,
	datad => \EX_ALU|Mult0|auto_generated|op_1~18_combout\,
	combout => \EX_ALU|Mux4~0_combout\);

-- Location: LCCOMB_X76_Y26_N12
\EX_ALU|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux4~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (((\EX_ALU|Mux4~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\Data_forwarding_mux_A|Mux4~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\) # 
-- (\EX_ALU|Mux4~0_combout\))) # (!\Data_forwarding_mux_A|Mux4~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ & \EX_ALU|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \Data_forwarding_mux_A|Mux4~1_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\,
	datad => \EX_ALU|Mux4~0_combout\,
	combout => \EX_ALU|Mux4~1_combout\);

-- Location: LCCOMB_X76_Y26_N22
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]~feeder_combout\ = \EX_ALU|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_ALU|Mux4~1_combout\,
	combout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]~feeder_combout\);

-- Location: LCFF_X76_Y26_N23
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27));

-- Location: LCCOMB_X76_Y26_N8
\MEM_Data_Memory|always0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~8_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26)) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	combout => \MEM_Data_Memory|always0~8_combout\);

-- Location: LCCOMB_X74_Y25_N20
\MEM_Data_Memory|always0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~7_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23)) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	combout => \MEM_Data_Memory|always0~7_combout\);

-- Location: LCCOMB_X72_Y30_N4
\MEM_Data_Memory|always0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~6_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19)) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	combout => \MEM_Data_Memory|always0~6_combout\);

-- Location: LCCOMB_X74_Y25_N10
\MEM_Data_Memory|always0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~9_combout\ = (\MEM_Data_Memory|always0~5_combout\) # ((\MEM_Data_Memory|always0~8_combout\) # ((\MEM_Data_Memory|always0~7_combout\) # (\MEM_Data_Memory|always0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~5_combout\,
	datab => \MEM_Data_Memory|always0~8_combout\,
	datac => \MEM_Data_Memory|always0~7_combout\,
	datad => \MEM_Data_Memory|always0~6_combout\,
	combout => \MEM_Data_Memory|always0~9_combout\);

-- Location: LCFF_X68_Y26_N19
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(73));

-- Location: LCCOMB_X68_Y26_N18
\MEM_Data_Memory|Read_Data_MEM~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~54_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout\))) # (!\ID_Registers|register_rtl_0_bypass\(74) & 
-- (\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(74),
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(73),
	datad => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~54_combout\);

-- Location: LCCOMB_X69_Y24_N8
\MEM_Data_Memory|Read_Data_MEM~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~55_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & \MEM_Data_Memory|Read_Data_MEM~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~4_combout\,
	datac => \MEM_Data_Memory|always0~9_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~54_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~55_combout\);

-- Location: LCCOMB_X69_Y24_N20
\MEM_Data_Memory|Read_Data_MEM[27]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(27) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~55_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~55_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(27),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(27));

-- Location: LCFF_X69_Y24_N17
\MEM_WB_Pipeline_Stage|Read_Data_WB[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(27));

-- Location: LCCOMB_X69_Y24_N22
\MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout\);

-- Location: LCFF_X69_Y24_N23
\MEM_WB_Pipeline_Stage|ALU_Result_WB[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(27));

-- Location: LCCOMB_X69_Y24_N12
\WB_MemtoReg_Mux|Write_Data_WB[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(27))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(27),
	datad => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(27),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\);

-- Location: LCCOMB_X67_Y27_N22
\ID_Registers|Read_Data_2_ID[26]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[26]~54_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(63))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(63),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a26\,
	combout => \ID_Registers|Read_Data_2_ID[26]~54_combout\);

-- Location: LCCOMB_X67_Y27_N10
\ID_Registers|Read_Data_2_ID[26]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[26]~55_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[26]~54_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[26]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_2_ID[26]~54_combout\,
	combout => \ID_Registers|Read_Data_2_ID[26]~55_combout\);

-- Location: LCFF_X67_Y27_N11
\ID_EX_Pipeline_Stage|Read_Data_2_EX[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_2_ID[26]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(26));

-- Location: LCCOMB_X68_Y26_N26
\Data_forwarding_mux_B|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux5~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26)))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(26),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux5~0_combout\);

-- Location: LCCOMB_X68_Y26_N24
\EX_ALU_Mux|ALU_Data_2_EX[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux5~0_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\);

-- Location: LCCOMB_X76_Y26_N26
\EX_ALU|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux5~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Mult0|auto_generated|op_1~16_combout\)) # (!\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Add0~82_combout\))))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Mult0|auto_generated|op_1~16_combout\,
	datad => \EX_ALU|Add0~82_combout\,
	combout => \EX_ALU|Mux5~0_combout\);

-- Location: LCCOMB_X76_Y26_N4
\EX_ALU|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux5~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (((\EX_ALU|Mux5~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ & ((\Data_forwarding_mux_A|Mux5~1_combout\) # 
-- (\EX_ALU|Mux5~0_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ & (\Data_forwarding_mux_A|Mux5~1_combout\ & \EX_ALU|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\,
	datac => \Data_forwarding_mux_A|Mux5~1_combout\,
	datad => \EX_ALU|Mux5~0_combout\,
	combout => \EX_ALU|Mux5~1_combout\);

-- Location: LCFF_X76_Y26_N9
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26));

-- Location: LCFF_X68_Y26_N23
\MEM_WB_Pipeline_Stage|ALU_Result_WB[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(26));

-- Location: LCCOMB_X68_Y26_N0
\WB_MemtoReg_Mux|Write_Data_WB[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(26))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(26),
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(26),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\);

-- Location: LCCOMB_X65_Y27_N30
\ID_Registers|Read_Data_1_ID[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[16]~32_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(43))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(43),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a16\,
	combout => \ID_Registers|Read_Data_1_ID[16]~32_combout\);

-- Location: LCCOMB_X69_Y28_N30
\ID_Registers|Read_Data_1_ID[16]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[16]~33_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (((\ID_Registers|Read_Data_1_ID[16]~32_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\ID_Registers|Read_Data_1_ID[16]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datad => \ID_Registers|Read_Data_1_ID[16]~32_combout\,
	combout => \ID_Registers|Read_Data_1_ID[16]~33_combout\);

-- Location: LCFF_X72_Y26_N9
\ID_EX_Pipeline_Stage|Read_Data_1_EX[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[16]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(16));

-- Location: LCCOMB_X72_Y26_N8
\Data_forwarding_mux_A|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux15~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(16),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux15~0_combout\);

-- Location: LCCOMB_X72_Y26_N16
\Data_forwarding_mux_A|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux15~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\Data_forwarding_mux_A|Mux15~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\))))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \Data_forwarding_mux_A|Mux15~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	combout => \Data_forwarding_mux_A|Mux15~1_combout\);

-- Location: LCCOMB_X74_Y29_N0
\EX_ALU|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux16~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|w513w\(15)))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~49_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Add0~49_combout\,
	datad => \EX_ALU|Mult0|auto_generated|w513w\(15),
	combout => \EX_ALU|Mux16~0_combout\);

-- Location: LCCOMB_X74_Y29_N30
\EX_ALU|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux16~1_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ & ((\EX_ALU|Mux16~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \Data_forwarding_mux_A|Mux16~1_combout\)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ & 
-- (\EX_ALU|Mux16~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\Data_forwarding_mux_A|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \Data_forwarding_mux_A|Mux16~1_combout\,
	datad => \EX_ALU|Mux16~0_combout\,
	combout => \EX_ALU|Mux16~1_combout\);

-- Location: LCCOMB_X74_Y29_N22
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]~feeder_combout\ = \EX_ALU|Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_ALU|Mux16~1_combout\,
	combout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]~feeder_combout\);

-- Location: LCFF_X74_Y29_N23
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15));

-- Location: LCFF_X70_Y30_N17
\ID_Registers|register_rtl_0_bypass[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(41));

-- Location: LCCOMB_X70_Y30_N22
\ID_Registers|Read_Data_1_ID[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[15]~30_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(41))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(41),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a15\,
	combout => \ID_Registers|Read_Data_1_ID[15]~30_combout\);

-- Location: LCCOMB_X70_Y30_N26
\ID_Registers|Read_Data_1_ID[15]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[15]~31_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_1_ID[15]~30_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_1_ID[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \ID_Registers|Read_Data_1_ID[15]~30_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_1_ID[15]~31_combout\);

-- Location: LCFF_X70_Y30_N27
\ID_EX_Pipeline_Stage|Read_Data_1_EX[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(15));

-- Location: LCCOMB_X74_Y28_N2
\Data_forwarding_mux_A|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux16~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(15),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux16~0_combout\);

-- Location: LCCOMB_X74_Y28_N14
\Data_forwarding_mux_A|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux16~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_forwarding_mux_A|Mux16~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	datad => \Data_forwarding_mux_A|Mux16~0_combout\,
	combout => \Data_forwarding_mux_A|Mux16~1_combout\);

-- Location: LCCOMB_X71_Y26_N10
\EX_ALU|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux10~0_combout\ = (\EX_ALU|Mux30~1_combout\ & (((\EX_ALU|Mult0|auto_generated|op_1~6_combout\) # (!\EX_ALU|Mux30~0_combout\)))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~67_combout\ & (\EX_ALU|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~67_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Mux30~0_combout\,
	datad => \EX_ALU|Mult0|auto_generated|op_1~6_combout\,
	combout => \EX_ALU|Mux10~0_combout\);

-- Location: LCCOMB_X71_Y26_N24
\EX_ALU|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux10~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (((\EX_ALU|Mux10~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ & ((\Data_forwarding_mux_A|Mux10~1_combout\) # 
-- (\EX_ALU|Mux10~0_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ & (\Data_forwarding_mux_A|Mux10~1_combout\ & \EX_ALU|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\,
	datac => \Data_forwarding_mux_A|Mux10~1_combout\,
	datad => \EX_ALU|Mux10~0_combout\,
	combout => \EX_ALU|Mux10~1_combout\);

-- Location: LCFF_X71_Y26_N15
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux10~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21));

-- Location: LCFF_X71_Y26_N29
\ID_Registers|register_rtl_0_bypass[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(53));

-- Location: LCCOMB_X71_Y26_N28
\ID_Registers|Read_Data_2_ID[21]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[21]~40_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(53))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(53),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a21\,
	combout => \ID_Registers|Read_Data_2_ID[21]~40_combout\);

-- Location: LCCOMB_X71_Y26_N8
\ID_Registers|Read_Data_2_ID[21]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[21]~41_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[21]~40_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[21]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_2_ID[21]~40_combout\,
	combout => \ID_Registers|Read_Data_2_ID[21]~41_combout\);

-- Location: LCFF_X72_Y26_N15
\ID_EX_Pipeline_Stage|Read_Data_2_EX[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[21]~41_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(21));

-- Location: LCCOMB_X72_Y26_N14
\Data_forwarding_mux_B|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux10~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(21),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux10~0_combout\);

-- Location: LCCOMB_X72_Y26_N12
\EX_ALU_Mux|ALU_Data_2_EX[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	datac => \Data_forwarding_mux_B|Mux10~0_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\);

-- Location: LCCOMB_X76_Y28_N10
\EX_ALU|Add0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~66_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datab => \EX_ALU_Control|WideOr0~0_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	combout => \EX_ALU|Add0~66_combout\);

-- Location: LCCOMB_X76_Y28_N28
\EX_ALU|Add0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~63_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\,
	datac => \EX_ALU_Control|WideOr0~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	combout => \EX_ALU|Add0~63_combout\);

-- Location: LCCOMB_X76_Y28_N14
\EX_ALU|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~60_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\,
	datac => \EX_ALU_Control|WideOr0~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	combout => \EX_ALU|Add0~60_combout\);

-- Location: LCCOMB_X76_Y28_N12
\EX_ALU|Add0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~57_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\,
	datac => \EX_ALU_Control|WideOr0~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	combout => \EX_ALU|Add0~57_combout\);

-- Location: LCCOMB_X76_Y28_N20
\EX_ALU|Add0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~51_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|WideOr0~0_combout\ & \EX_ALU_Control|ALU_Control_EX[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datab => \EX_ALU_Control|WideOr0~0_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	combout => \EX_ALU|Add0~51_combout\);

-- Location: LCCOMB_X75_Y28_N20
\EX_ALU|Add0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~55_combout\ = ((\EX_ALU|Add0~54_combout\ $ (\Data_forwarding_mux_A|Mux14~1_combout\ $ (!\EX_ALU|Add0~53\)))) # (GND)
-- \EX_ALU|Add0~56\ = CARRY((\EX_ALU|Add0~54_combout\ & ((\Data_forwarding_mux_A|Mux14~1_combout\) # (!\EX_ALU|Add0~53\))) # (!\EX_ALU|Add0~54_combout\ & (\Data_forwarding_mux_A|Mux14~1_combout\ & !\EX_ALU|Add0~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~54_combout\,
	datab => \Data_forwarding_mux_A|Mux14~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~53\,
	combout => \EX_ALU|Add0~55_combout\,
	cout => \EX_ALU|Add0~56\);

-- Location: LCCOMB_X75_Y28_N22
\EX_ALU|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~58_combout\ = (\Data_forwarding_mux_A|Mux13~1_combout\ & ((\EX_ALU|Add0~57_combout\ & (\EX_ALU|Add0~56\ & VCC)) # (!\EX_ALU|Add0~57_combout\ & (!\EX_ALU|Add0~56\)))) # (!\Data_forwarding_mux_A|Mux13~1_combout\ & ((\EX_ALU|Add0~57_combout\ & 
-- (!\EX_ALU|Add0~56\)) # (!\EX_ALU|Add0~57_combout\ & ((\EX_ALU|Add0~56\) # (GND)))))
-- \EX_ALU|Add0~59\ = CARRY((\Data_forwarding_mux_A|Mux13~1_combout\ & (!\EX_ALU|Add0~57_combout\ & !\EX_ALU|Add0~56\)) # (!\Data_forwarding_mux_A|Mux13~1_combout\ & ((!\EX_ALU|Add0~56\) # (!\EX_ALU|Add0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux13~1_combout\,
	datab => \EX_ALU|Add0~57_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~56\,
	combout => \EX_ALU|Add0~58_combout\,
	cout => \EX_ALU|Add0~59\);

-- Location: LCCOMB_X75_Y28_N24
\EX_ALU|Add0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~61_combout\ = ((\Data_forwarding_mux_A|Mux12~1_combout\ $ (\EX_ALU|Add0~60_combout\ $ (!\EX_ALU|Add0~59\)))) # (GND)
-- \EX_ALU|Add0~62\ = CARRY((\Data_forwarding_mux_A|Mux12~1_combout\ & ((\EX_ALU|Add0~60_combout\) # (!\EX_ALU|Add0~59\))) # (!\Data_forwarding_mux_A|Mux12~1_combout\ & (\EX_ALU|Add0~60_combout\ & !\EX_ALU|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux12~1_combout\,
	datab => \EX_ALU|Add0~60_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~59\,
	combout => \EX_ALU|Add0~61_combout\,
	cout => \EX_ALU|Add0~62\);

-- Location: LCCOMB_X75_Y28_N26
\EX_ALU|Add0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~64_combout\ = (\Data_forwarding_mux_A|Mux11~1_combout\ & ((\EX_ALU|Add0~63_combout\ & (\EX_ALU|Add0~62\ & VCC)) # (!\EX_ALU|Add0~63_combout\ & (!\EX_ALU|Add0~62\)))) # (!\Data_forwarding_mux_A|Mux11~1_combout\ & ((\EX_ALU|Add0~63_combout\ & 
-- (!\EX_ALU|Add0~62\)) # (!\EX_ALU|Add0~63_combout\ & ((\EX_ALU|Add0~62\) # (GND)))))
-- \EX_ALU|Add0~65\ = CARRY((\Data_forwarding_mux_A|Mux11~1_combout\ & (!\EX_ALU|Add0~63_combout\ & !\EX_ALU|Add0~62\)) # (!\Data_forwarding_mux_A|Mux11~1_combout\ & ((!\EX_ALU|Add0~62\) # (!\EX_ALU|Add0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux11~1_combout\,
	datab => \EX_ALU|Add0~63_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~62\,
	combout => \EX_ALU|Add0~64_combout\,
	cout => \EX_ALU|Add0~65\);

-- Location: LCCOMB_X75_Y27_N0
\EX_ALU|Add0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~73_combout\ = ((\Data_forwarding_mux_A|Mux8~1_combout\ $ (\EX_ALU|Add0~72_combout\ $ (!\EX_ALU|Add0~71\)))) # (GND)
-- \EX_ALU|Add0~74\ = CARRY((\Data_forwarding_mux_A|Mux8~1_combout\ & ((\EX_ALU|Add0~72_combout\) # (!\EX_ALU|Add0~71\))) # (!\Data_forwarding_mux_A|Mux8~1_combout\ & (\EX_ALU|Add0~72_combout\ & !\EX_ALU|Add0~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux8~1_combout\,
	datab => \EX_ALU|Add0~72_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~71\,
	combout => \EX_ALU|Add0~73_combout\,
	cout => \EX_ALU|Add0~74\);

-- Location: LCCOMB_X75_Y27_N2
\EX_ALU|Add0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~76_combout\ = (\Data_forwarding_mux_A|Mux7~1_combout\ & ((\EX_ALU|Add0~75_combout\ & (\EX_ALU|Add0~74\ & VCC)) # (!\EX_ALU|Add0~75_combout\ & (!\EX_ALU|Add0~74\)))) # (!\Data_forwarding_mux_A|Mux7~1_combout\ & ((\EX_ALU|Add0~75_combout\ & 
-- (!\EX_ALU|Add0~74\)) # (!\EX_ALU|Add0~75_combout\ & ((\EX_ALU|Add0~74\) # (GND)))))
-- \EX_ALU|Add0~77\ = CARRY((\Data_forwarding_mux_A|Mux7~1_combout\ & (!\EX_ALU|Add0~75_combout\ & !\EX_ALU|Add0~74\)) # (!\Data_forwarding_mux_A|Mux7~1_combout\ & ((!\EX_ALU|Add0~74\) # (!\EX_ALU|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux7~1_combout\,
	datab => \EX_ALU|Add0~75_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~74\,
	combout => \EX_ALU|Add0~76_combout\,
	cout => \EX_ALU|Add0~77\);

-- Location: LCCOMB_X76_Y26_N18
\EX_ALU|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux6~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|op_1~14_combout\))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~79_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & 
-- (((\EX_ALU|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Add0~79_combout\,
	datac => \EX_ALU|Mux30~1_combout\,
	datad => \EX_ALU|Mult0|auto_generated|op_1~14_combout\,
	combout => \EX_ALU|Mux6~0_combout\);

-- Location: LCCOMB_X76_Y26_N24
\EX_ALU|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux6~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (((\EX_ALU|Mux6~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ & ((\Data_forwarding_mux_A|Mux6~1_combout\) # 
-- (\EX_ALU|Mux6~0_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ & (\Data_forwarding_mux_A|Mux6~1_combout\ & \EX_ALU|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\,
	datac => \Data_forwarding_mux_A|Mux6~1_combout\,
	datad => \EX_ALU|Mux6~0_combout\,
	combout => \EX_ALU|Mux6~1_combout\);

-- Location: LCFF_X76_Y26_N7
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux6~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25));

-- Location: LCFF_X72_Y23_N7
\MEM_WB_Pipeline_Stage|ALU_Result_WB[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(25));

-- Location: LCCOMB_X72_Y23_N6
\WB_MemtoReg_Mux|Write_Data_WB[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(25))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(25),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(25),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\);

-- Location: LCCOMB_X67_Y27_N8
\ID_Registers|Read_Data_1_ID[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[24]~48_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(59))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(59),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a24\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[24]~48_combout\);

-- Location: LCCOMB_X68_Y27_N24
\ID_Registers|Read_Data_1_ID[24]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[24]~49_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[24]~48_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[24]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_1_ID[24]~48_combout\,
	combout => \ID_Registers|Read_Data_1_ID[24]~49_combout\);

-- Location: LCFF_X68_Y27_N1
\ID_EX_Pipeline_Stage|Read_Data_1_EX[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[24]~49_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(24));

-- Location: LCCOMB_X68_Y27_N0
\Data_forwarding_mux_A|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux7~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(24),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux7~0_combout\);

-- Location: LCCOMB_X68_Y27_N10
\Data_forwarding_mux_A|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux7~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (((\Data_forwarding_mux_A|Mux7~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_forwarding_mux_A|Mux7~0_combout\,
	combout => \Data_forwarding_mux_A|Mux7~1_combout\);

-- Location: LCCOMB_X76_Y27_N0
\EX_ALU|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux7~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|op_1~12_combout\))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~76_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Add0~76_combout\,
	datad => \EX_ALU|Mult0|auto_generated|op_1~12_combout\,
	combout => \EX_ALU|Mux7~0_combout\);

-- Location: LCCOMB_X76_Y27_N12
\EX_ALU|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux7~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (((\EX_ALU|Mux7~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\Data_forwarding_mux_A|Mux7~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\) # 
-- (\EX_ALU|Mux7~0_combout\))) # (!\Data_forwarding_mux_A|Mux7~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ & \EX_ALU|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \Data_forwarding_mux_A|Mux7~1_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\,
	datad => \EX_ALU|Mux7~0_combout\,
	combout => \EX_ALU|Mux7~1_combout\);

-- Location: LCFF_X76_Y27_N13
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24));

-- Location: LCFF_X72_Y23_N19
\MEM_WB_Pipeline_Stage|ALU_Result_WB[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(24));

-- Location: LCCOMB_X72_Y23_N24
\MEM_Data_Memory|Read_Data_MEM[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(24) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~49_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~49_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(24),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(24));

-- Location: LCFF_X72_Y23_N13
\MEM_WB_Pipeline_Stage|Read_Data_WB[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(24));

-- Location: LCCOMB_X72_Y23_N18
\WB_MemtoReg_Mux|Write_Data_WB[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(24)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(24),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(24),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\);

-- Location: LCCOMB_X69_Y26_N2
\ID_Registers|Read_Data_2_ID[23]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[23]~44_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(57))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(57),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a23\,
	combout => \ID_Registers|Read_Data_2_ID[23]~44_combout\);

-- Location: LCCOMB_X69_Y26_N4
\ID_Registers|Read_Data_2_ID[23]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[23]~45_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[23]~44_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[23]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	datad => \ID_Registers|Read_Data_2_ID[23]~44_combout\,
	combout => \ID_Registers|Read_Data_2_ID[23]~45_combout\);

-- Location: LCFF_X70_Y23_N9
\ID_EX_Pipeline_Stage|Read_Data_2_EX[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[23]~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(23));

-- Location: LCCOMB_X70_Y23_N8
\Data_forwarding_mux_B|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux8~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(23),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux8~0_combout\);

-- Location: LCCOMB_X70_Y23_N18
\EX_ALU_Mux|ALU_Data_2_EX[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux8~0_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\);

-- Location: LCCOMB_X74_Y25_N28
\EX_ALU|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux8~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|op_1~10_combout\))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~73_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Add0~73_combout\,
	datad => \EX_ALU|Mult0|auto_generated|op_1~10_combout\,
	combout => \EX_ALU|Mux8~0_combout\);

-- Location: LCCOMB_X74_Y25_N14
\EX_ALU|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux8~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (((\EX_ALU|Mux8~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\Data_forwarding_mux_A|Mux8~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\) # 
-- (\EX_ALU|Mux8~0_combout\))) # (!\Data_forwarding_mux_A|Mux8~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ & \EX_ALU|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \Data_forwarding_mux_A|Mux8~1_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\,
	datad => \EX_ALU|Mux8~0_combout\,
	combout => \EX_ALU|Mux8~1_combout\);

-- Location: LCFF_X74_Y25_N5
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux8~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23));

-- Location: LCFF_X69_Y27_N23
\MEM_WB_Pipeline_Stage|ALU_Result_WB[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(23));

-- Location: LCCOMB_X69_Y27_N30
\WB_MemtoReg_Mux|Write_Data_WB[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(23))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(23),
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(23),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\);

-- Location: LCCOMB_X70_Y26_N30
\ID_Registers|Read_Data_2_ID[18]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[18]~38_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(47))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datab => \ID_Registers|register_rtl_0_bypass\(47),
	datac => \ID_Registers|register_rtl_1|auto_generated|ram_block1a18\,
	combout => \ID_Registers|Read_Data_2_ID[18]~38_combout\);

-- Location: LCCOMB_X70_Y26_N16
\ID_Registers|Read_Data_2_ID[18]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[18]~39_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[18]~38_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[18]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_2_ID[18]~38_combout\,
	combout => \ID_Registers|Read_Data_2_ID[18]~39_combout\);

-- Location: LCFF_X70_Y26_N15
\ID_EX_Pipeline_Stage|Read_Data_2_EX[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[18]~39_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(18));

-- Location: LCCOMB_X70_Y26_N14
\Data_forwarding_mux_B|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux13~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(18),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux13~0_combout\);

-- Location: LCCOMB_X66_Y28_N8
\Data_forwarding_mux_B|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux13~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux31~3_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	datad => \Data_forwarding_mux_B|Mux13~0_combout\,
	combout => \Data_forwarding_mux_B|Mux13~1_combout\);

-- Location: LCFF_X66_Y28_N9
\EX_MEM_Pipeline_Stage|Write_Data_MEM[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(18));

-- Location: LCCOMB_X66_Y28_N4
\Data_forwarding_mux_B|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux11~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & (\Data_forwarding_mux_B|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux11~0_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	combout => \Data_forwarding_mux_B|Mux11~1_combout\);

-- Location: LCFF_X66_Y28_N5
\EX_MEM_Pipeline_Stage|Write_Data_MEM[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(20));

-- Location: LCCOMB_X71_Y26_N22
\Data_forwarding_mux_B|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux10~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux10~0_combout\,
	combout => \Data_forwarding_mux_B|Mux10~1_combout\);

-- Location: LCFF_X71_Y26_N23
\EX_MEM_Pipeline_Stage|Write_Data_MEM[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(21));

-- Location: LCCOMB_X70_Y23_N14
\ID_Registers|Read_Data_2_ID[22]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[22]~47_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_2_ID[22]~46_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_2_ID[22]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_2_ID[22]~46_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_2_ID[22]~47_combout\);

-- Location: LCFF_X70_Y23_N17
\ID_EX_Pipeline_Stage|Read_Data_2_EX[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[22]~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(22));

-- Location: LCCOMB_X70_Y23_N16
\Data_forwarding_mux_B|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux9~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(22),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux9~0_combout\);

-- Location: LCCOMB_X70_Y23_N12
\Data_forwarding_mux_B|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux9~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	datac => \Data_forwarding_mux_B|Mux9~0_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \Data_forwarding_mux_B|Mux9~1_combout\);

-- Location: LCFF_X70_Y23_N13
\EX_MEM_Pipeline_Stage|Write_Data_MEM[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(22));

-- Location: LCCOMB_X70_Y23_N6
\Data_forwarding_mux_B|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux8~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux31~3_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	datad => \Data_forwarding_mux_B|Mux8~0_combout\,
	combout => \Data_forwarding_mux_B|Mux8~1_combout\);

-- Location: LCFF_X70_Y23_N7
\EX_MEM_Pipeline_Stage|Write_Data_MEM[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(23));

-- Location: LCCOMB_X72_Y23_N26
\Data_forwarding_mux_B|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux7~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux7~0_combout\,
	combout => \Data_forwarding_mux_B|Mux7~1_combout\);

-- Location: LCFF_X72_Y23_N27
\EX_MEM_Pipeline_Stage|Write_Data_MEM[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(24));

-- Location: LCCOMB_X72_Y23_N28
\Data_forwarding_mux_B|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux6~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datac => \Data_forwarding_mux_B|Mux6~0_combout\,
	combout => \Data_forwarding_mux_B|Mux6~1_combout\);

-- Location: LCFF_X72_Y23_N29
\EX_MEM_Pipeline_Stage|Write_Data_MEM[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(25));

-- Location: LCCOMB_X68_Y26_N6
\Data_forwarding_mux_B|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux5~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	datab => \Data_forwarding_mux_B|Mux5~0_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \Data_forwarding_mux_B|Mux5~1_combout\);

-- Location: LCFF_X68_Y26_N7
\EX_MEM_Pipeline_Stage|Write_Data_MEM[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(26));

-- Location: LCFF_X67_Y28_N31
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(61));

-- Location: LCCOMB_X67_Y28_N30
\MEM_Data_Memory|Read_Data_MEM~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~42_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(61),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~42_combout\);

-- Location: LCCOMB_X67_Y28_N28
\MEM_Data_Memory|Read_Data_MEM~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~43_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (\MEM_Data_Memory|Read_Data_MEM~42_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~42_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~43_combout\);

-- Location: LCCOMB_X72_Y26_N0
\MEM_Data_Memory|Read_Data_MEM[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(21) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM~43_combout\))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(21),
	datab => \MEM_Data_Memory|Read_Data_MEM~43_combout\,
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(21));

-- Location: LCFF_X72_Y26_N11
\MEM_WB_Pipeline_Stage|Read_Data_WB[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(21));

-- Location: LCFF_X72_Y26_N19
\MEM_WB_Pipeline_Stage|ALU_Result_WB[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(21));

-- Location: LCCOMB_X72_Y26_N18
\WB_MemtoReg_Mux|Write_Data_WB[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(21))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(21),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(21),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\);

-- Location: LCCOMB_X71_Y26_N14
\ID_Registers|Read_Data_2_ID[20]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[20]~42_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(51))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datab => \ID_Registers|register_rtl_0_bypass\(51),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a20\,
	combout => \ID_Registers|Read_Data_2_ID[20]~42_combout\);

-- Location: LCCOMB_X71_Y26_N12
\ID_Registers|Read_Data_2_ID[20]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[20]~43_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[20]~42_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[20]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_2_ID[20]~42_combout\,
	combout => \ID_Registers|Read_Data_2_ID[20]~43_combout\);

-- Location: LCFF_X72_Y26_N27
\ID_EX_Pipeline_Stage|Read_Data_2_EX[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[20]~43_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(20));

-- Location: LCCOMB_X72_Y26_N26
\Data_forwarding_mux_B|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux11~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(20),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux11~0_combout\);

-- Location: LCCOMB_X72_Y26_N28
\EX_ALU_Mux|ALU_Data_2_EX[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- (\Data_forwarding_mux_B|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \Data_forwarding_mux_B|Mux11~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\);

-- Location: LCCOMB_X76_Y26_N30
\EX_ALU|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux11~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|op_1~4_combout\))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~64_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Add0~64_combout\,
	datad => \EX_ALU|Mult0|auto_generated|op_1~4_combout\,
	combout => \EX_ALU|Mux11~0_combout\);

-- Location: LCCOMB_X76_Y26_N28
\EX_ALU|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux11~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (((\EX_ALU|Mux11~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ & ((\Data_forwarding_mux_A|Mux11~1_combout\) # 
-- (\EX_ALU|Mux11~0_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ & (\Data_forwarding_mux_A|Mux11~1_combout\ & \EX_ALU|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\,
	datac => \Data_forwarding_mux_A|Mux11~1_combout\,
	datad => \EX_ALU|Mux11~0_combout\,
	combout => \EX_ALU|Mux11~1_combout\);

-- Location: LCCOMB_X76_Y26_N0
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]~feeder_combout\ = \EX_ALU|Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_ALU|Mux11~1_combout\,
	combout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]~feeder_combout\);

-- Location: LCFF_X76_Y26_N1
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20));

-- Location: LCFF_X76_Y27_N23
\MEM_WB_Pipeline_Stage|ALU_Result_WB[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(20));

-- Location: LCCOMB_X76_Y27_N22
\WB_MemtoReg_Mux|Write_Data_WB[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(20))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(20),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(20),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\);

-- Location: LCCOMB_X72_Y30_N12
\ID_Registers|Read_Data_1_ID[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[19]~38_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(49))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(49),
	datab => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a19\,
	combout => \ID_Registers|Read_Data_1_ID[19]~38_combout\);

-- Location: LCCOMB_X72_Y30_N20
\ID_Registers|Read_Data_1_ID[19]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[19]~39_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (((\ID_Registers|Read_Data_1_ID[19]~38_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\ID_Registers|Read_Data_1_ID[19]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datad => \ID_Registers|Read_Data_1_ID[19]~38_combout\,
	combout => \ID_Registers|Read_Data_1_ID[19]~39_combout\);

-- Location: LCFF_X72_Y30_N9
\ID_EX_Pipeline_Stage|Read_Data_1_EX[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[19]~39_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(19));

-- Location: LCCOMB_X72_Y30_N8
\Data_forwarding_mux_A|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux12~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(19),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux12~0_combout\);

-- Location: LCCOMB_X72_Y30_N26
\Data_forwarding_mux_A|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux12~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\Data_forwarding_mux_A|Mux12~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\))))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \Data_forwarding_mux_A|Mux12~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	combout => \Data_forwarding_mux_A|Mux12~1_combout\);

-- Location: LCCOMB_X72_Y30_N0
\EX_ALU|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux12~0_combout\ = (\EX_ALU|Mux30~1_combout\ & (((\EX_ALU|Mult0|auto_generated|op_1~2_combout\)) # (!\EX_ALU|Mux30~0_combout\))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Add0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~1_combout\,
	datab => \EX_ALU|Mux30~0_combout\,
	datac => \EX_ALU|Add0~61_combout\,
	datad => \EX_ALU|Mult0|auto_generated|op_1~2_combout\,
	combout => \EX_ALU|Mux12~0_combout\);

-- Location: LCCOMB_X72_Y30_N14
\EX_ALU|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux12~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (((\EX_ALU|Mux12~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\Data_forwarding_mux_A|Mux12~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\) # 
-- (\EX_ALU|Mux12~0_combout\))) # (!\Data_forwarding_mux_A|Mux12~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ & \EX_ALU|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \Data_forwarding_mux_A|Mux12~1_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\,
	datad => \EX_ALU|Mux12~0_combout\,
	combout => \EX_ALU|Mux12~1_combout\);

-- Location: LCFF_X72_Y30_N5
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux12~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19));

-- Location: LCFF_X72_Y30_N31
\ID_Registers|register_rtl_0_bypass[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(49));

-- Location: LCCOMB_X72_Y30_N30
\ID_Registers|Read_Data_2_ID[19]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[19]~36_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(49))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(49),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a19\,
	combout => \ID_Registers|Read_Data_2_ID[19]~36_combout\);

-- Location: LCCOMB_X72_Y30_N28
\ID_Registers|Read_Data_2_ID[19]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[19]~37_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\ID_Registers|Read_Data_2_ID[19]~36_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (((\ID_Registers|Read_Data_2_ID[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datad => \ID_Registers|Read_Data_2_ID[19]~36_combout\,
	combout => \ID_Registers|Read_Data_2_ID[19]~37_combout\);

-- Location: LCFF_X72_Y30_N25
\ID_EX_Pipeline_Stage|Read_Data_2_EX[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[19]~37_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(19));

-- Location: LCCOMB_X72_Y30_N24
\Data_forwarding_mux_B|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux12~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(19),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux12~0_combout\);

-- Location: LCCOMB_X68_Y30_N24
\Data_forwarding_mux_B|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux12~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datac => \Data_forwarding_mux_B|Mux12~0_combout\,
	combout => \Data_forwarding_mux_B|Mux12~1_combout\);

-- Location: LCFF_X68_Y30_N25
\EX_MEM_Pipeline_Stage|Write_Data_MEM[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(19));

-- Location: LCFF_X68_Y30_N31
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(57));

-- Location: LCCOMB_X68_Y30_N30
\MEM_Data_Memory|Read_Data_MEM~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~38_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19\))) # (!\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(74),
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(57),
	datad => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19\,
	combout => \MEM_Data_Memory|Read_Data_MEM~38_combout\);

-- Location: LCCOMB_X69_Y29_N14
\MEM_Data_Memory|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~2_combout\ = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	combout => \MEM_Data_Memory|always0~2_combout\);

-- Location: LCCOMB_X70_Y28_N2
\MEM_Data_Memory|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~0_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10)) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	combout => \MEM_Data_Memory|always0~0_combout\);

-- Location: LCCOMB_X69_Y29_N24
\MEM_Data_Memory|always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~3_combout\ = (\MEM_Data_Memory|always0~0_combout\) # ((\MEM_Data_Memory|always0~1_combout\ & (\MEM_Data_Memory|always0~2_combout\ & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~1_combout\,
	datab => \MEM_Data_Memory|always0~2_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	datad => \MEM_Data_Memory|always0~0_combout\,
	combout => \MEM_Data_Memory|always0~3_combout\);

-- Location: LCCOMB_X68_Y30_N26
\MEM_Data_Memory|Read_Data_MEM~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~39_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (\MEM_Data_Memory|Read_Data_MEM~38_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~38_combout\,
	datac => \MEM_Data_Memory|always0~3_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~39_combout\);

-- Location: LCCOMB_X68_Y30_N28
\MEM_Data_Memory|Read_Data_MEM[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(19) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~39_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~39_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(19),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(19));

-- Location: LCCOMB_X72_Y30_N10
\MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder_combout\ = \MEM_Data_Memory|Read_Data_MEM\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_Data_Memory|Read_Data_MEM\(19),
	combout => \MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder_combout\);

-- Location: LCFF_X72_Y30_N11
\MEM_WB_Pipeline_Stage|Read_Data_WB[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(19));

-- Location: LCCOMB_X72_Y30_N22
\WB_MemtoReg_Mux|Write_Data_WB[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(19)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(19),
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(19),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\);

-- Location: LCCOMB_X70_Y26_N0
\ID_Registers|Read_Data_1_ID[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[18]~36_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(47))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(47),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a18\,
	combout => \ID_Registers|Read_Data_1_ID[18]~36_combout\);

-- Location: LCCOMB_X70_Y26_N6
\ID_Registers|Read_Data_1_ID[18]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[18]~37_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[18]~36_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[18]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_1_ID[18]~36_combout\,
	combout => \ID_Registers|Read_Data_1_ID[18]~37_combout\);

-- Location: LCFF_X72_Y26_N21
\ID_EX_Pipeline_Stage|Read_Data_1_EX[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[18]~37_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(18));

-- Location: LCCOMB_X72_Y26_N20
\Data_forwarding_mux_A|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux13~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(18),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux13~0_combout\);

-- Location: LCCOMB_X72_Y26_N2
\Data_forwarding_mux_A|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux13~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_forwarding_mux_A|Mux13~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	datac => \Data_forwarding_mux_A|Mux13~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux13~1_combout\);

-- Location: LCCOMB_X72_Y26_N30
\EX_ALU|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux13~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|op_1~0_combout\))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~58_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Add0~58_combout\,
	datad => \EX_ALU|Mult0|auto_generated|op_1~0_combout\,
	combout => \EX_ALU|Mux13~0_combout\);

-- Location: LCCOMB_X72_Y26_N22
\EX_ALU|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux13~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (((\EX_ALU|Mux13~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\Data_forwarding_mux_A|Mux13~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\) # 
-- (\EX_ALU|Mux13~0_combout\))) # (!\Data_forwarding_mux_A|Mux13~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ & \EX_ALU|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \Data_forwarding_mux_A|Mux13~1_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\,
	datad => \EX_ALU|Mux13~0_combout\,
	combout => \EX_ALU|Mux13~1_combout\);

-- Location: LCFF_X72_Y26_N23
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18));

-- Location: LCFF_X72_Y26_N5
\MEM_WB_Pipeline_Stage|ALU_Result_WB[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(18));

-- Location: LCFF_X66_Y28_N31
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(55));

-- Location: LCCOMB_X66_Y28_N30
\MEM_Data_Memory|Read_Data_MEM~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~36_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & 
-- ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(55),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~36_combout\);

-- Location: LCCOMB_X67_Y28_N26
\MEM_Data_Memory|Read_Data_MEM~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~37_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & (\MEM_Data_Memory|Read_Data_MEM~36_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~4_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM~36_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~37_combout\);

-- Location: LCCOMB_X72_Y26_N10
\MEM_Data_Memory|Read_Data_MEM[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(18) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM~37_combout\))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(18),
	datab => \MEM_Data_Memory|Read_Data_MEM~37_combout\,
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(18));

-- Location: LCFF_X72_Y26_N1
\MEM_WB_Pipeline_Stage|Read_Data_WB[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(18));

-- Location: LCCOMB_X72_Y26_N4
\WB_MemtoReg_Mux|Write_Data_WB[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(18)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(18),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(18),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\);

-- Location: LCCOMB_X69_Y27_N10
\ID_Registers|Read_Data_1_ID[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[17]~34_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(45))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(45),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a17\,
	combout => \ID_Registers|Read_Data_1_ID[17]~34_combout\);

-- Location: LCCOMB_X69_Y27_N6
\ID_Registers|Read_Data_1_ID[17]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[17]~35_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[17]~34_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[17]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_1_ID[17]~34_combout\,
	combout => \ID_Registers|Read_Data_1_ID[17]~35_combout\);

-- Location: LCFF_X69_Y27_N9
\ID_EX_Pipeline_Stage|Read_Data_1_EX[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[17]~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(17));

-- Location: LCCOMB_X69_Y27_N8
\Data_forwarding_mux_A|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux14~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(17),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux14~0_combout\);

-- Location: LCCOMB_X69_Y27_N18
\Data_forwarding_mux_A|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux14~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_forwarding_mux_A|Mux14~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \Data_forwarding_mux_A|Mux14~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux14~1_combout\);

-- Location: LCCOMB_X74_Y25_N18
\EX_ALU|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux14~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Mult0|auto_generated|w513w\(17))) # (!\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Add0~55_combout\))))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Mult0|auto_generated|w513w\(17),
	datad => \EX_ALU|Add0~55_combout\,
	combout => \EX_ALU|Mux14~0_combout\);

-- Location: LCCOMB_X69_Y25_N16
\EX_ALU|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux14~1_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ & ((\EX_ALU|Mux14~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \Data_forwarding_mux_A|Mux14~1_combout\)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ & 
-- (\EX_ALU|Mux14~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\Data_forwarding_mux_A|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \Data_forwarding_mux_A|Mux14~1_combout\,
	datad => \EX_ALU|Mux14~0_combout\,
	combout => \EX_ALU|Mux14~1_combout\);

-- Location: LCFF_X69_Y25_N5
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux14~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17));

-- Location: LCFF_X69_Y27_N1
\MEM_WB_Pipeline_Stage|ALU_Result_WB[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(17));

-- Location: LCCOMB_X69_Y27_N0
\WB_MemtoReg_Mux|Write_Data_WB[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(17))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(17),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(17),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\);

-- Location: LCCOMB_X65_Y26_N28
\ID_Registers|Read_Data_2_ID[16]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[16]~34_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(43))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(43),
	datac => \ID_Registers|register~5\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a16\,
	combout => \ID_Registers|Read_Data_2_ID[16]~34_combout\);

-- Location: LCCOMB_X69_Y28_N18
\ID_Registers|Read_Data_2_ID[16]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[16]~35_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\ID_Registers|Read_Data_2_ID[16]~34_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (((\ID_Registers|Read_Data_2_ID[16]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datad => \ID_Registers|Read_Data_2_ID[16]~34_combout\,
	combout => \ID_Registers|Read_Data_2_ID[16]~35_combout\);

-- Location: LCFF_X69_Y28_N15
\ID_EX_Pipeline_Stage|Read_Data_2_EX[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[16]~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(16));

-- Location: LCCOMB_X69_Y28_N14
\Data_forwarding_mux_B|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux15~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	datab => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(16),
	combout => \Data_forwarding_mux_B|Mux15~0_combout\);

-- Location: LCCOMB_X69_Y28_N26
\EX_ALU_Mux|ALU_Data_2_EX[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux15~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	datac => \Data_forwarding_mux_B|Mux15~0_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\);

-- Location: LCCOMB_X72_Y26_N6
\EX_ALU|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux15~0_combout\ = (\EX_ALU|Mux30~1_combout\ & (((\EX_ALU|Mult0|auto_generated|w513w\(16)) # (!\EX_ALU|Mux30~0_combout\)))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~52_combout\ & (\EX_ALU|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~52_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Mux30~0_combout\,
	datad => \EX_ALU|Mult0|auto_generated|w513w\(16),
	combout => \EX_ALU|Mux15~0_combout\);

-- Location: LCCOMB_X72_Y26_N24
\EX_ALU|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux15~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (((\EX_ALU|Mux15~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ & ((\Data_forwarding_mux_A|Mux15~1_combout\) # 
-- (\EX_ALU|Mux15~0_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ & (\Data_forwarding_mux_A|Mux15~1_combout\ & \EX_ALU|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\,
	datac => \Data_forwarding_mux_A|Mux15~1_combout\,
	datad => \EX_ALU|Mux15~0_combout\,
	combout => \EX_ALU|Mux15~1_combout\);

-- Location: LCFF_X72_Y26_N25
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16));

-- Location: LCFF_X69_Y28_N9
\MEM_WB_Pipeline_Stage|ALU_Result_WB[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(16));

-- Location: LCCOMB_X69_Y28_N16
\MEM_Data_Memory|Read_Data_MEM[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(16) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~33_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~33_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(16),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(16));

-- Location: LCFF_X69_Y28_N5
\MEM_WB_Pipeline_Stage|Read_Data_WB[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(16));

-- Location: LCCOMB_X69_Y28_N22
\WB_MemtoReg_Mux|Write_Data_WB[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(16)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(16),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(16),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\);

-- Location: LCCOMB_X70_Y30_N30
\ID_Registers|Read_Data_1_ID[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[14]~28_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(39))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(39),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a14\,
	combout => \ID_Registers|Read_Data_1_ID[14]~28_combout\);

-- Location: LCCOMB_X70_Y30_N0
\ID_Registers|Read_Data_1_ID[14]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[14]~29_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_1_ID[14]~28_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_1_ID[14]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \ID_Registers|Read_Data_1_ID[14]~28_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_1_ID[14]~29_combout\);

-- Location: LCFF_X70_Y30_N1
\ID_EX_Pipeline_Stage|Read_Data_1_EX[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(14));

-- Location: LCCOMB_X74_Y28_N30
\Data_forwarding_mux_A|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux17~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(14),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux17~0_combout\);

-- Location: LCCOMB_X74_Y28_N24
\Data_forwarding_mux_A|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux17~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_forwarding_mux_A|Mux17~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	datad => \Data_forwarding_mux_A|Mux17~0_combout\,
	combout => \Data_forwarding_mux_A|Mux17~1_combout\);

-- Location: LCCOMB_X76_Y28_N6
\EX_ALU|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux17~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Mult0|auto_generated|w513w\(14))) # (!\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Add0~46_combout\))))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Mult0|auto_generated|w513w\(14),
	datad => \EX_ALU|Add0~46_combout\,
	combout => \EX_ALU|Mux17~0_combout\);

-- Location: LCCOMB_X76_Y28_N0
\EX_ALU|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux17~1_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ & ((\EX_ALU|Mux17~0_combout\) # ((\Data_forwarding_mux_A|Mux17~1_combout\ & !\EX_ALU_Control|ALU_Control_EX[1]~3_combout\)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ & 
-- (\EX_ALU|Mux17~0_combout\ & ((\Data_forwarding_mux_A|Mux17~1_combout\) # (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\,
	datab => \Data_forwarding_mux_A|Mux17~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datad => \EX_ALU|Mux17~0_combout\,
	combout => \EX_ALU|Mux17~1_combout\);

-- Location: LCCOMB_X76_Y28_N4
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]~feeder_combout\ = \EX_ALU|Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_ALU|Mux17~1_combout\,
	combout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]~feeder_combout\);

-- Location: LCFF_X76_Y28_N5
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14));

-- Location: LCFF_X71_Y28_N3
\MEM_WB_Pipeline_Stage|ALU_Result_WB[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(14));

-- Location: LCCOMB_X66_Y28_N26
\MEM_Data_Memory|Read_Data_MEM~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~29_combout\ = (\MEM_Data_Memory|Read_Data_MEM~28_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~28_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~29_combout\);

-- Location: LCCOMB_X66_Y28_N16
\MEM_Data_Memory|Read_Data_MEM[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(14) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~29_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~29_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(14),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(14));

-- Location: LCFF_X71_Y28_N25
\MEM_WB_Pipeline_Stage|Read_Data_WB[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(14));

-- Location: LCCOMB_X71_Y28_N4
\WB_MemtoReg_Mux|Write_Data_WB[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(14)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(14),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(14),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\);

-- Location: LCFF_X69_Y24_N31
\ID_Registers|register_rtl_0_bypass[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(73));

-- Location: LCCOMB_X70_Y24_N28
\ID_Registers|Read_Data_2_ID[31]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[31]~60_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(73)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a31\,
	datac => \ID_Registers|register_rtl_0_bypass\(73),
	datad => \ID_Registers|register~5\,
	combout => \ID_Registers|Read_Data_2_ID[31]~60_combout\);

-- Location: LCCOMB_X70_Y24_N14
\ID_Registers|Read_Data_2_ID[31]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[31]~61_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_2_ID[31]~60_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_2_ID[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \ID_Registers|Read_Data_2_ID[31]~60_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	combout => \ID_Registers|Read_Data_2_ID[31]~61_combout\);

-- Location: LCFF_X70_Y24_N15
\ID_EX_Pipeline_Stage|Read_Data_2_EX[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_2_ID[31]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(31));

-- Location: LCCOMB_X74_Y24_N14
\Data_forwarding_mux_B|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux0~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31)))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(31),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux0~0_combout\);

-- Location: LCCOMB_X74_Y24_N4
\EX_ALU_Mux|ALU_Data_2_EX[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- (\Data_forwarding_mux_B|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \Data_forwarding_mux_B|Mux0~0_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\);

-- Location: LCCOMB_X74_Y26_N28
\EX_ALU|Mult0|auto_generated|op_2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_2~26_combout\ = \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ $ (\EX_ALU|Mult0|auto_generated|op_2~25\ $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13\,
	cin => \EX_ALU|Mult0|auto_generated|op_2~25\,
	combout => \EX_ALU|Mult0|auto_generated|op_2~26_combout\);

-- Location: LCCOMB_X75_Y26_N30
\EX_ALU|Mult0|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mult0|auto_generated|op_1~26_combout\ = \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ $ (\EX_ALU|Mult0|auto_generated|op_1~25\ $ (\EX_ALU|Mult0|auto_generated|op_2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \EX_ALU|Mult0|auto_generated|op_2~26_combout\,
	cin => \EX_ALU|Mult0|auto_generated|op_1~25\,
	combout => \EX_ALU|Mult0|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X74_Y27_N8
\EX_ALU|Add0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~96_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|ALU_Control_EX[2]~2_combout\ & \EX_ALU_Control|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datad => \EX_ALU_Control|WideOr0~0_combout\,
	combout => \EX_ALU|Add0~96_combout\);

-- Location: LCCOMB_X74_Y27_N18
\EX_ALU|Add0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~93_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # ((\EX_ALU_Control|ALU_Control_EX[2]~2_combout\ & \EX_ALU_Control|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datad => \EX_ALU_Control|WideOr0~0_combout\,
	combout => \EX_ALU|Add0~93_combout\);

-- Location: LCCOMB_X75_Y27_N16
\EX_ALU|Add0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~97_combout\ = \Data_forwarding_mux_A|Mux0~1_combout\ $ (\EX_ALU|Add0~95\ $ (!\EX_ALU|Add0~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_A|Mux0~1_combout\,
	datad => \EX_ALU|Add0~96_combout\,
	cin => \EX_ALU|Add0~95\,
	combout => \EX_ALU|Add0~97_combout\);

-- Location: LCCOMB_X76_Y26_N2
\EX_ALU|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux0~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Mult0|auto_generated|op_1~26_combout\)) # (!\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Add0~97_combout\))))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Mult0|auto_generated|op_1~26_combout\,
	datad => \EX_ALU|Add0~97_combout\,
	combout => \EX_ALU|Mux0~0_combout\);

-- Location: LCCOMB_X76_Y26_N20
\EX_ALU|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux0~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (((\EX_ALU|Mux0~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ & ((\Data_forwarding_mux_A|Mux0~1_combout\) # 
-- (\EX_ALU|Mux0~0_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ & (\Data_forwarding_mux_A|Mux0~1_combout\ & \EX_ALU|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\,
	datac => \Data_forwarding_mux_A|Mux0~1_combout\,
	datad => \EX_ALU|Mux0~0_combout\,
	combout => \EX_ALU|Mux0~1_combout\);

-- Location: LCFF_X76_Y26_N17
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31));

-- Location: LCCOMB_X74_Y24_N26
\MEM_Data_Memory|always0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~4_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31)) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	combout => \MEM_Data_Memory|always0~4_combout\);

-- Location: LCCOMB_X67_Y28_N22
\MEM_Data_Memory|Read_Data_MEM~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~25_combout\ = (\MEM_Data_Memory|Read_Data_MEM~24_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~24_combout\,
	datab => \MEM_Data_Memory|always0~4_combout\,
	datac => \MEM_Data_Memory|always0~3_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~25_combout\);

-- Location: LCCOMB_X68_Y28_N14
\MEM_Data_Memory|Read_Data_MEM[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(12) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~25_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~25_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(12),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(12));

-- Location: LCCOMB_X72_Y24_N0
\MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder_combout\ = \MEM_Data_Memory|Read_Data_MEM\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_Data_Memory|Read_Data_MEM\(12),
	combout => \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder_combout\);

-- Location: LCFF_X72_Y24_N1
\MEM_WB_Pipeline_Stage|Read_Data_WB[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(12));

-- Location: LCCOMB_X72_Y24_N20
\WB_MemtoReg_Mux|Write_Data_WB[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(12)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(12),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(12),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\);

-- Location: LCCOMB_X71_Y24_N22
\ID_Registers|Read_Data_2_ID[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[13]~24_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(37))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(37),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a13\,
	combout => \ID_Registers|Read_Data_2_ID[13]~24_combout\);

-- Location: LCCOMB_X71_Y24_N10
\ID_Registers|Read_Data_2_ID[13]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[13]~25_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\ID_Registers|Read_Data_2_ID[13]~24_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (((\ID_Registers|Read_Data_2_ID[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	datad => \ID_Registers|Read_Data_2_ID[13]~24_combout\,
	combout => \ID_Registers|Read_Data_2_ID[13]~25_combout\);

-- Location: LCFF_X71_Y24_N29
\ID_EX_Pipeline_Stage|Read_Data_2_EX[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[13]~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(13));

-- Location: LCCOMB_X74_Y28_N26
\EX_ALU|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux18~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|w513w\(13)))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~43_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Add0~43_combout\,
	datad => \EX_ALU|Mult0|auto_generated|w513w\(13),
	combout => \EX_ALU|Mux18~0_combout\);

-- Location: LCCOMB_X74_Y28_N6
\EX_ALU|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux18~1_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ & ((\EX_ALU|Mux18~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \Data_forwarding_mux_A|Mux18~1_combout\)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ & 
-- (\EX_ALU|Mux18~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\Data_forwarding_mux_A|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \Data_forwarding_mux_A|Mux18~1_combout\,
	datad => \EX_ALU|Mux18~0_combout\,
	combout => \EX_ALU|Mux18~1_combout\);

-- Location: LCFF_X74_Y28_N7
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13));

-- Location: LCCOMB_X71_Y28_N0
\Data_forwarding_mux_B|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux18~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13)))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(13),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux18~1_combout\);

-- Location: LCCOMB_X71_Y28_N8
\Data_forwarding_mux_B|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux18~3_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux18~1_combout\,
	combout => \Data_forwarding_mux_B|Mux18~3_combout\);

-- Location: LCCOMB_X68_Y29_N14
\EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder_combout\ = \Data_forwarding_mux_B|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Data_forwarding_mux_B|Mux18~3_combout\,
	combout => \EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder_combout\);

-- Location: LCFF_X68_Y29_N15
\EX_MEM_Pipeline_Stage|Write_Data_MEM[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(13));

-- Location: LCFF_X68_Y29_N1
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(45));

-- Location: LCCOMB_X71_Y28_N24
\Data_forwarding_mux_B|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux19~3_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux19~1_combout\,
	combout => \Data_forwarding_mux_B|Mux19~3_combout\);

-- Location: LCFF_X67_Y28_N15
\EX_MEM_Pipeline_Stage|Write_Data_MEM[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \Data_forwarding_mux_B|Mux19~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(12));

-- Location: LCCOMB_X71_Y28_N20
\Data_forwarding_mux_B|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux17~3_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux17~1_combout\,
	combout => \Data_forwarding_mux_B|Mux17~3_combout\);

-- Location: LCCOMB_X65_Y28_N4
\EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder_combout\ = \Data_forwarding_mux_B|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Data_forwarding_mux_B|Mux17~3_combout\,
	combout => \EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder_combout\);

-- Location: LCFF_X65_Y28_N5
\EX_MEM_Pipeline_Stage|Write_Data_MEM[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(14));

-- Location: LCCOMB_X70_Y30_N4
\ID_Registers|Read_Data_2_ID[15]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[15]~28_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(41))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(41),
	datac => \ID_Registers|register~5\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a15\,
	combout => \ID_Registers|Read_Data_2_ID[15]~28_combout\);

-- Location: LCCOMB_X70_Y30_N2
\ID_Registers|Read_Data_2_ID[15]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[15]~29_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_2_ID[15]~28_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_2_ID[15]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datab => \ID_Registers|Read_Data_2_ID[15]~28_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	combout => \ID_Registers|Read_Data_2_ID[15]~29_combout\);

-- Location: LCFF_X70_Y30_N3
\ID_EX_Pipeline_Stage|Read_Data_2_EX[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_2_ID[15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(15));

-- Location: LCCOMB_X70_Y30_N12
\Data_forwarding_mux_B|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux16~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15)))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(15),
	datac => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	combout => \Data_forwarding_mux_B|Mux16~0_combout\);

-- Location: LCCOMB_X68_Y30_N16
\Data_forwarding_mux_B|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux16~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	datab => \Data_forwarding_mux_B|Mux16~0_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \Data_forwarding_mux_B|Mux16~1_combout\);

-- Location: LCFF_X68_Y30_N17
\EX_MEM_Pipeline_Stage|Write_Data_MEM[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(15));

-- Location: LCCOMB_X69_Y28_N20
\Data_forwarding_mux_B|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux15~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & (\Data_forwarding_mux_B|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datac => \Data_forwarding_mux_B|Mux15~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	combout => \Data_forwarding_mux_B|Mux15~1_combout\);

-- Location: LCFF_X69_Y28_N21
\EX_MEM_Pipeline_Stage|Write_Data_MEM[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(16));

-- Location: LCCOMB_X68_Y30_N4
\Data_forwarding_mux_B|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux14~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & (\Data_forwarding_mux_B|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datac => \Data_forwarding_mux_B|Mux14~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	combout => \Data_forwarding_mux_B|Mux14~1_combout\);

-- Location: LCFF_X68_Y30_N5
\EX_MEM_Pipeline_Stage|Write_Data_MEM[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(17));

-- Location: LCCOMB_X68_Y29_N0
\MEM_Data_Memory|Read_Data_MEM~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~26_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13\))) # (!\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(74),
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(45),
	datad => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13\,
	combout => \MEM_Data_Memory|Read_Data_MEM~26_combout\);

-- Location: LCCOMB_X68_Y30_N22
\MEM_Data_Memory|Read_Data_MEM~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~27_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (\MEM_Data_Memory|Read_Data_MEM~26_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~26_combout\,
	datac => \MEM_Data_Memory|always0~3_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~27_combout\);

-- Location: LCCOMB_X68_Y30_N8
\MEM_Data_Memory|Read_Data_MEM[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(13) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~27_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~27_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(13),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(13));

-- Location: LCFF_X74_Y28_N23
\MEM_WB_Pipeline_Stage|Read_Data_WB[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(13));

-- Location: LCCOMB_X74_Y28_N8
\WB_MemtoReg_Mux|Write_Data_WB[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(13)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(13),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(13),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\);

-- Location: LCCOMB_X71_Y24_N16
\ID_Registers|Read_Data_1_ID[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[13]~26_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(37))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(37),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a13\,
	combout => \ID_Registers|Read_Data_1_ID[13]~26_combout\);

-- Location: LCCOMB_X71_Y24_N26
\ID_Registers|Read_Data_1_ID[13]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[13]~27_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[13]~26_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \ID_Registers|Read_Data_1_ID[13]~26_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_1_ID[13]~27_combout\);

-- Location: LCFF_X74_Y28_N19
\ID_EX_Pipeline_Stage|Read_Data_1_EX[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[13]~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(13));

-- Location: LCCOMB_X74_Y28_N18
\Data_forwarding_mux_A|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux18~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(13),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux18~0_combout\);

-- Location: LCCOMB_X74_Y28_N4
\Data_forwarding_mux_A|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux18~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_forwarding_mux_A|Mux18~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	datac => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datad => \Data_forwarding_mux_A|Mux18~0_combout\,
	combout => \Data_forwarding_mux_A|Mux18~1_combout\);

-- Location: LCCOMB_X68_Y28_N10
\EX_ALU|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux19~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|w513w\(12)))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~40_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (((\EX_ALU|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Add0~40_combout\,
	datac => \EX_ALU|Mux30~1_combout\,
	datad => \EX_ALU|Mult0|auto_generated|w513w\(12),
	combout => \EX_ALU|Mux19~0_combout\);

-- Location: LCCOMB_X68_Y28_N12
\EX_ALU|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux19~1_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ & ((\EX_ALU|Mux19~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \Data_forwarding_mux_A|Mux19~1_combout\)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ & 
-- (\EX_ALU|Mux19~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\Data_forwarding_mux_A|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \Data_forwarding_mux_A|Mux19~1_combout\,
	datad => \EX_ALU|Mux19~0_combout\,
	combout => \EX_ALU|Mux19~1_combout\);

-- Location: LCFF_X68_Y28_N13
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12));

-- Location: LCCOMB_X71_Y24_N24
\ID_Registers|Read_Data_1_ID[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[12]~24_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(35))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(35),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a12\,
	combout => \ID_Registers|Read_Data_1_ID[12]~24_combout\);

-- Location: LCCOMB_X71_Y24_N18
\ID_Registers|Read_Data_1_ID[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[12]~25_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (((\ID_Registers|Read_Data_1_ID[12]~24_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\ID_Registers|Read_Data_1_ID[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	datac => \ID_Registers|Read_Data_1_ID[12]~24_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	combout => \ID_Registers|Read_Data_1_ID[12]~25_combout\);

-- Location: LCFF_X72_Y24_N19
\ID_EX_Pipeline_Stage|Read_Data_1_EX[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[12]~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(12));

-- Location: LCCOMB_X72_Y24_N18
\Data_forwarding_mux_A|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux19~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(12),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux19~0_combout\);

-- Location: LCCOMB_X72_Y24_N28
\Data_forwarding_mux_A|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux19~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_forwarding_mux_A|Mux19~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datad => \Data_forwarding_mux_A|Mux19~0_combout\,
	combout => \Data_forwarding_mux_A|Mux19~1_combout\);

-- Location: LCCOMB_X68_Y28_N30
\EX_ALU|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux20~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|w513w\(11)))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~37_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (((\EX_ALU|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Add0~37_combout\,
	datac => \EX_ALU|Mux30~1_combout\,
	datad => \EX_ALU|Mult0|auto_generated|w513w\(11),
	combout => \EX_ALU|Mux20~0_combout\);

-- Location: LCCOMB_X68_Y28_N4
\EX_ALU|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux20~1_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ & ((\EX_ALU|Mux20~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \Data_forwarding_mux_A|Mux20~1_combout\)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ & 
-- (\EX_ALU|Mux20~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\Data_forwarding_mux_A|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \Data_forwarding_mux_A|Mux20~1_combout\,
	datad => \EX_ALU|Mux20~0_combout\,
	combout => \EX_ALU|Mux20~1_combout\);

-- Location: LCFF_X68_Y28_N19
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux20~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11));

-- Location: LCFF_X74_Y30_N31
\ID_Registers|register_rtl_0_bypass[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(33));

-- Location: LCCOMB_X74_Y30_N30
\ID_Registers|Read_Data_2_ID[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[11]~20_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(33))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(33),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a11\,
	combout => \ID_Registers|Read_Data_2_ID[11]~20_combout\);

-- Location: LCCOMB_X74_Y30_N18
\ID_Registers|Read_Data_2_ID[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[11]~21_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[11]~20_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[11]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	datad => \ID_Registers|Read_Data_2_ID[11]~20_combout\,
	combout => \ID_Registers|Read_Data_2_ID[11]~21_combout\);

-- Location: LCFF_X72_Y28_N15
\ID_EX_Pipeline_Stage|Read_Data_2_EX[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[11]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(11));

-- Location: LCCOMB_X72_Y28_N14
\Data_forwarding_mux_B|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux20~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(11),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux20~1_combout\);

-- Location: LCCOMB_X72_Y28_N10
\Data_forwarding_mux_B|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux20~3_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux20~1_combout\,
	combout => \Data_forwarding_mux_B|Mux20~3_combout\);

-- Location: LCFF_X71_Y28_N13
\EX_MEM_Pipeline_Stage|Write_Data_MEM[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \Data_forwarding_mux_B|Mux20~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(11));

-- Location: LCFF_X67_Y28_N1
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(41));

-- Location: LCCOMB_X67_Y28_N0
\MEM_Data_Memory|Read_Data_MEM~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~22_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(41),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~22_combout\);

-- Location: LCCOMB_X67_Y28_N2
\MEM_Data_Memory|Read_Data_MEM~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~23_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (\MEM_Data_Memory|Read_Data_MEM~22_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~22_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~23_combout\);

-- Location: LCCOMB_X71_Y31_N14
\MEM_Data_Memory|Read_Data_MEM[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(11) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~23_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~23_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(11),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(11));

-- Location: LCFF_X71_Y31_N5
\MEM_WB_Pipeline_Stage|Read_Data_WB[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(11));

-- Location: LCCOMB_X71_Y31_N16
\WB_MemtoReg_Mux|Write_Data_WB[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(11)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(11),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(11),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\);

-- Location: LCCOMB_X74_Y30_N14
\Data_forwarding_mux_A|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux20~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\Data_forwarding_mux_A|Mux20~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux20~0_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux20~1_combout\);

-- Location: LCCOMB_X74_Y28_N28
\EX_ALU|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux21~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Mult0|auto_generated|w513w\(10))) # (!\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Add0~34_combout\))))) # (!\EX_ALU|Mux30~0_combout\ & (((\EX_ALU|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mult0|auto_generated|w513w\(10),
	datac => \EX_ALU|Mux30~1_combout\,
	datad => \EX_ALU|Add0~34_combout\,
	combout => \EX_ALU|Mux21~0_combout\);

-- Location: LCCOMB_X70_Y28_N12
\EX_ALU|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux21~1_combout\ = (\Data_forwarding_mux_A|Mux21~1_combout\ & ((\EX_ALU|Mux21~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\)))) # (!\Data_forwarding_mux_A|Mux21~1_combout\ & 
-- (\EX_ALU|Mux21~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux21~1_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \EX_ALU|Mux21~0_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\,
	combout => \EX_ALU|Mux21~1_combout\);

-- Location: LCFF_X70_Y28_N13
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10));

-- Location: LCFF_X70_Y28_N3
\MEM_WB_Pipeline_Stage|ALU_Result_WB[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(10));

-- Location: LCFF_X67_Y28_N5
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(39));

-- Location: LCCOMB_X67_Y28_N4
\MEM_Data_Memory|Read_Data_MEM~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~20_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(39),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~20_combout\);

-- Location: LCCOMB_X67_Y28_N18
\MEM_Data_Memory|Read_Data_MEM~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~21_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & (\MEM_Data_Memory|Read_Data_MEM~20_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~4_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM~20_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~21_combout\);

-- Location: LCCOMB_X70_Y28_N4
\MEM_Data_Memory|Read_Data_MEM[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(10) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~21_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~21_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(10),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(10));

-- Location: LCFF_X70_Y28_N19
\MEM_WB_Pipeline_Stage|Read_Data_WB[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(10));

-- Location: LCCOMB_X70_Y28_N24
\WB_MemtoReg_Mux|Write_Data_WB[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(10)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(10),
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(10),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\);

-- Location: LCCOMB_X69_Y27_N28
\ID_Registers|Read_Data_1_ID[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[5]~10_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(21))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(21),
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a5\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[5]~10_combout\);

-- Location: LCCOMB_X69_Y27_N2
\ID_Registers|Read_Data_1_ID[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[5]~11_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[5]~10_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_1_ID[5]~10_combout\,
	combout => \ID_Registers|Read_Data_1_ID[5]~11_combout\);

-- Location: LCFF_X70_Y27_N31
\ID_EX_Pipeline_Stage|Read_Data_1_EX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[5]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(5));

-- Location: LCCOMB_X70_Y27_N30
\Data_forwarding_mux_A|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux26~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(5),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	combout => \Data_forwarding_mux_A|Mux26~0_combout\);

-- Location: LCCOMB_X72_Y27_N26
\Data_forwarding_mux_A|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux26~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\Data_forwarding_mux_A|Mux26~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\))))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \Data_forwarding_mux_A|Mux26~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux26~1_combout\);

-- Location: LCCOMB_X70_Y28_N22
\EX_ALU|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux22~0_combout\ = (\EX_ALU|Mux30~1_combout\ & (((\EX_ALU|Mult0|auto_generated|w513w\(9)) # (!\EX_ALU|Mux30~0_combout\)))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~31_combout\ & (\EX_ALU|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~1_combout\,
	datab => \EX_ALU|Add0~31_combout\,
	datac => \EX_ALU|Mux30~0_combout\,
	datad => \EX_ALU|Mult0|auto_generated|w513w\(9),
	combout => \EX_ALU|Mux22~0_combout\);

-- Location: LCCOMB_X70_Y28_N30
\EX_ALU|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux22~1_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ & ((\EX_ALU|Mux22~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \Data_forwarding_mux_A|Mux22~1_combout\)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ & 
-- (\EX_ALU|Mux22~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\Data_forwarding_mux_A|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \Data_forwarding_mux_A|Mux22~1_combout\,
	datad => \EX_ALU|Mux22~0_combout\,
	combout => \EX_ALU|Mux22~1_combout\);

-- Location: LCFF_X70_Y28_N31
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9));

-- Location: LCFF_X74_Y28_N1
\MEM_WB_Pipeline_Stage|ALU_Result_WB[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(9));

-- Location: LCCOMB_X74_Y28_N0
\WB_MemtoReg_Mux|Write_Data_WB[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(9))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(9),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(9),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\);

-- Location: LCCOMB_X70_Y25_N20
\ID_Registers|Read_Data_2_ID[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[8]~18_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(27))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(27),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a8\,
	combout => \ID_Registers|Read_Data_2_ID[8]~18_combout\);

-- Location: LCCOMB_X70_Y25_N24
\ID_Registers|Read_Data_2_ID[8]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[8]~19_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[8]~18_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[8]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \ID_Registers|Read_Data_2_ID[8]~18_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_2_ID[8]~19_combout\);

-- Location: LCFF_X70_Y25_N25
\ID_EX_Pipeline_Stage|Read_Data_2_EX[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_2_ID[8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(8));

-- Location: LCCOMB_X74_Y27_N2
\Data_forwarding_mux_B|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux23~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(8),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux23~0_combout\);

-- Location: LCCOMB_X74_Y27_N0
\EX_ALU_Mux|ALU_Data_2_EX[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & 
-- ((\Data_forwarding_mux_B|Mux23~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	datad => \Data_forwarding_mux_B|Mux23~0_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\);

-- Location: LCCOMB_X74_Y25_N26
\EX_ALU|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux23~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|w513w\(8)))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~28_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Add0~28_combout\,
	datad => \EX_ALU|Mult0|auto_generated|w513w\(8),
	combout => \EX_ALU|Mux23~0_combout\);

-- Location: LCCOMB_X74_Y25_N24
\EX_ALU|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux23~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (((\EX_ALU|Mux23~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ & ((\Data_forwarding_mux_A|Mux23~1_combout\) # 
-- (\EX_ALU|Mux23~0_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ & (\Data_forwarding_mux_A|Mux23~1_combout\ & \EX_ALU|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\,
	datac => \Data_forwarding_mux_A|Mux23~1_combout\,
	datad => \EX_ALU|Mux23~0_combout\,
	combout => \EX_ALU|Mux23~1_combout\);

-- Location: LCFF_X74_Y25_N1
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux23~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8));

-- Location: LCFF_X74_Y27_N7
\MEM_WB_Pipeline_Stage|ALU_Result_WB[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(8));

-- Location: LCCOMB_X74_Y27_N24
\WB_MemtoReg_Mux|Write_Data_WB[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(8))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(8),
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(8),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\);

-- Location: LCFF_X72_Y29_N3
\ID_Registers|register_rtl_0_bypass[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(17));

-- Location: LCCOMB_X68_Y29_N4
\ID_Registers|Read_Data_1_ID[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[3]~6_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(17)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a3\,
	datac => \ID_Registers|register_rtl_0_bypass\(17),
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[3]~6_combout\);

-- Location: LCCOMB_X68_Y29_N22
\ID_Registers|Read_Data_1_ID[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[3]~7_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_1_ID[3]~6_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_1_ID[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \ID_Registers|Read_Data_1_ID[3]~6_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_1_ID[3]~7_combout\);

-- Location: LCFF_X72_Y29_N27
\ID_EX_Pipeline_Stage|Read_Data_1_EX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[3]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(3));

-- Location: LCCOMB_X72_Y29_N26
\Data_forwarding_mux_A|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux28~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(3),
	combout => \Data_forwarding_mux_A|Mux28~0_combout\);

-- Location: LCCOMB_X72_Y29_N0
\Data_forwarding_mux_A|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux28~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (((\Data_forwarding_mux_A|Mux28~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux28~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_forwarding_mux_A|Mux28~0_combout\,
	combout => \Data_forwarding_mux_A|Mux28~1_combout\);

-- Location: LCCOMB_X68_Y28_N26
\EX_ALU|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux26~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|w513w\(5)))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~19_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (((\EX_ALU|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Add0~19_combout\,
	datac => \EX_ALU|Mux30~1_combout\,
	datad => \EX_ALU|Mult0|auto_generated|w513w\(5),
	combout => \EX_ALU|Mux26~0_combout\);

-- Location: LCCOMB_X68_Y28_N20
\EX_ALU|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux26~1_combout\ = (\Data_forwarding_mux_A|Mux26~1_combout\ & ((\EX_ALU|Mux26~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\)))) # (!\Data_forwarding_mux_A|Mux26~1_combout\ & 
-- (\EX_ALU|Mux26~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux26~1_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\,
	datad => \EX_ALU|Mux26~0_combout\,
	combout => \EX_ALU|Mux26~1_combout\);

-- Location: LCFF_X68_Y28_N7
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux26~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5));

-- Location: LCCOMB_X65_Y26_N30
\ID_Registers|Read_Data_2_ID[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[5]~8_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(21))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(21),
	datab => \ID_Registers|register~5\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a5\,
	combout => \ID_Registers|Read_Data_2_ID[5]~8_combout\);

-- Location: LCCOMB_X69_Y29_N6
\ID_Registers|Read_Data_2_ID[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[5]~9_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[5]~8_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	datab => \ID_Registers|Read_Data_2_ID[5]~8_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_2_ID[5]~9_combout\);

-- Location: LCFF_X72_Y28_N3
\ID_EX_Pipeline_Stage|Read_Data_2_EX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[5]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(5));

-- Location: LCCOMB_X72_Y28_N2
\Data_forwarding_mux_B|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux26~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(5),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux26~1_combout\);

-- Location: LCCOMB_X72_Y28_N30
\Data_forwarding_mux_B|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux26~3_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux26~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux31~3_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	datac => \Data_forwarding_mux_B|Mux26~1_combout\,
	combout => \Data_forwarding_mux_B|Mux26~3_combout\);

-- Location: LCCOMB_X72_Y28_N12
\EX_ALU|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~18_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(21))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- ((\Data_forwarding_mux_B|Mux26~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	datad => \Data_forwarding_mux_B|Mux26~3_combout\,
	combout => \EX_ALU|Add0~18_combout\);

-- Location: LCCOMB_X75_Y29_N30
\EX_ALU|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~22_combout\ = (\EX_ALU|Add0~21_combout\ & ((\Data_forwarding_mux_A|Mux25~1_combout\ & (\EX_ALU|Add0~20\ & VCC)) # (!\Data_forwarding_mux_A|Mux25~1_combout\ & (!\EX_ALU|Add0~20\)))) # (!\EX_ALU|Add0~21_combout\ & 
-- ((\Data_forwarding_mux_A|Mux25~1_combout\ & (!\EX_ALU|Add0~20\)) # (!\Data_forwarding_mux_A|Mux25~1_combout\ & ((\EX_ALU|Add0~20\) # (GND)))))
-- \EX_ALU|Add0~23\ = CARRY((\EX_ALU|Add0~21_combout\ & (!\Data_forwarding_mux_A|Mux25~1_combout\ & !\EX_ALU|Add0~20\)) # (!\EX_ALU|Add0~21_combout\ & ((!\EX_ALU|Add0~20\) # (!\Data_forwarding_mux_A|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~21_combout\,
	datab => \Data_forwarding_mux_A|Mux25~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~20\,
	combout => \EX_ALU|Add0~22_combout\,
	cout => \EX_ALU|Add0~23\);

-- Location: LCCOMB_X68_Y28_N2
\EX_ALU|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux24~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|w513w\(7)))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~25_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Add0~25_combout\,
	datad => \EX_ALU|Mult0|auto_generated|w513w\(7),
	combout => \EX_ALU|Mux24~0_combout\);

-- Location: LCCOMB_X68_Y28_N24
\EX_ALU|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux24~1_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ & ((\EX_ALU|Mux24~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \Data_forwarding_mux_A|Mux24~1_combout\)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ & 
-- (\EX_ALU|Mux24~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\Data_forwarding_mux_A|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \Data_forwarding_mux_A|Mux24~1_combout\,
	datad => \EX_ALU|Mux24~0_combout\,
	combout => \EX_ALU|Mux24~1_combout\);

-- Location: LCFF_X68_Y28_N17
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux24~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7));

-- Location: LCCOMB_X72_Y31_N2
\MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout\);

-- Location: LCFF_X72_Y31_N3
\MEM_WB_Pipeline_Stage|ALU_Result_WB[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(7));

-- Location: LCCOMB_X66_Y28_N22
\MEM_Data_Memory|Read_Data_MEM~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~15_combout\ = (\MEM_Data_Memory|Read_Data_MEM~14_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~14_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~15_combout\);

-- Location: LCCOMB_X72_Y31_N14
\MEM_Data_Memory|Read_Data_MEM[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(7) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~15_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~15_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(7),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(7));

-- Location: LCFF_X72_Y31_N1
\MEM_WB_Pipeline_Stage|Read_Data_WB[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(7));

-- Location: LCCOMB_X72_Y31_N20
\WB_MemtoReg_Mux|Write_Data_WB[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(7)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(7),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(7),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\);

-- Location: LCCOMB_X68_Y29_N8
\ID_Registers|Read_Data_1_ID[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[1]~2_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(13)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a1\,
	datac => \ID_Registers|register_rtl_0_bypass\(13),
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[1]~2_combout\);

-- Location: LCCOMB_X69_Y29_N12
\ID_Registers|Read_Data_1_ID[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[1]~3_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (((\ID_Registers|Read_Data_1_ID[1]~2_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\ID_Registers|Read_Data_1_ID[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datad => \ID_Registers|Read_Data_1_ID[1]~2_combout\,
	combout => \ID_Registers|Read_Data_1_ID[1]~3_combout\);

-- Location: LCFF_X69_Y26_N29
\ID_EX_Pipeline_Stage|Read_Data_1_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[1]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(1));

-- Location: LCCOMB_X69_Y26_N28
\Data_forwarding_mux_A|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux30~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(1),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux30~0_combout\);

-- Location: LCCOMB_X69_Y26_N10
\Data_forwarding_mux_A|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux30~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (((\Data_forwarding_mux_A|Mux30~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux30~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_forwarding_mux_A|Mux30~0_combout\,
	combout => \Data_forwarding_mux_A|Mux30~1_combout\);

-- Location: LCCOMB_X70_Y28_N28
\EX_ALU|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux25~0_combout\ = (\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|w513w\(6)) # ((!\EX_ALU|Mux30~0_combout\)))) # (!\EX_ALU|Mux30~1_combout\ & (((\EX_ALU|Mux30~0_combout\ & \EX_ALU|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~1_combout\,
	datab => \EX_ALU|Mult0|auto_generated|w513w\(6),
	datac => \EX_ALU|Mux30~0_combout\,
	datad => \EX_ALU|Add0~22_combout\,
	combout => \EX_ALU|Mux25~0_combout\);

-- Location: LCCOMB_X70_Y28_N8
\EX_ALU|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux25~1_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ & ((\EX_ALU|Mux25~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \Data_forwarding_mux_A|Mux25~1_combout\)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ & 
-- (\EX_ALU|Mux25~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\Data_forwarding_mux_A|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \Data_forwarding_mux_A|Mux25~1_combout\,
	datad => \EX_ALU|Mux25~0_combout\,
	combout => \EX_ALU|Mux25~1_combout\);

-- Location: LCFF_X70_Y28_N1
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux25~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6));

-- Location: LCFF_X70_Y29_N9
\MEM_WB_Pipeline_Stage|ALU_Result_WB[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(6));

-- Location: LCCOMB_X70_Y29_N22
\WB_MemtoReg_Mux|Write_Data_WB[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(6))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(6),
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(6),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\);

-- Location: LCCOMB_X68_Y29_N26
\ID_Registers|Read_Data_1_ID[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[2]~4_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(15))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0_bypass\(15),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a2\,
	combout => \ID_Registers|Read_Data_1_ID[2]~4_combout\);

-- Location: LCCOMB_X68_Y29_N28
\ID_Registers|Read_Data_1_ID[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[2]~5_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_1_ID[2]~4_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_1_ID[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \ID_Registers|Read_Data_1_ID[2]~4_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_1_ID[2]~5_combout\);

-- Location: LCFF_X72_Y29_N29
\ID_EX_Pipeline_Stage|Read_Data_1_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[2]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(2));

-- Location: LCCOMB_X72_Y29_N28
\Data_forwarding_mux_A|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux29~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(2),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	combout => \Data_forwarding_mux_A|Mux29~0_combout\);

-- Location: LCCOMB_X72_Y29_N8
\Data_forwarding_mux_A|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux29~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (((\Data_forwarding_mux_A|Mux29~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux29~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_forwarding_mux_A|Mux29~0_combout\,
	combout => \Data_forwarding_mux_A|Mux29~1_combout\);

-- Location: LCCOMB_X72_Y27_N12
\Data_forwarding_mux_B|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux29~3_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	datad => \Data_forwarding_mux_B|Mux29~1_combout\,
	combout => \Data_forwarding_mux_B|Mux29~3_combout\);

-- Location: LCCOMB_X75_Y29_N14
\EX_ALU|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~9_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- ((\Data_forwarding_mux_B|Mux29~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux29~3_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	combout => \EX_ALU|Add0~9_combout\);

-- Location: LCCOMB_X72_Y25_N28
\Data_forwarding_mux_B|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux30~3_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	datac => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux30~1_combout\,
	combout => \Data_forwarding_mux_B|Mux30~3_combout\);

-- Location: LCCOMB_X75_Y29_N0
\EX_ALU|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~6_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- ((\Data_forwarding_mux_B|Mux30~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1),
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	datad => \Data_forwarding_mux_B|Mux30~3_combout\,
	combout => \EX_ALU|Add0~6_combout\);

-- Location: LCCOMB_X72_Y25_N26
\EX_ALU|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~1_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- ((\Data_forwarding_mux_B|Mux31~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0),
	datad => \Data_forwarding_mux_B|Mux31~4_combout\,
	combout => \EX_ALU|Add0~1_combout\);

-- Location: LCCOMB_X75_Y25_N4
\EX_ALU_Control|ALU_Control_EX[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[2]~7_combout\ = (\EX_ALU_Control|ALU_Control_EX[2]~2_combout\ & \EX_ALU_Control|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_ALU_Control|ALU_Control_EX[2]~2_combout\,
	datad => \EX_ALU_Control|WideOr0~0_combout\,
	combout => \EX_ALU_Control|ALU_Control_EX[2]~7_combout\);

-- Location: LCCOMB_X75_Y29_N16
\EX_ALU|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~3_cout\ = CARRY((\EX_ALU_Control|ALU_Control_EX[2]~8_combout\) # (\EX_ALU_Control|ALU_Control_EX[2]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~8_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~7_combout\,
	datad => VCC,
	cout => \EX_ALU|Add0~3_cout\);

-- Location: LCCOMB_X75_Y29_N20
\EX_ALU|Add0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~7_combout\ = ((\Data_forwarding_mux_A|Mux30~1_combout\ $ (\EX_ALU|Add0~6_combout\ $ (!\EX_ALU|Add0~5\)))) # (GND)
-- \EX_ALU|Add0~8\ = CARRY((\Data_forwarding_mux_A|Mux30~1_combout\ & ((\EX_ALU|Add0~6_combout\) # (!\EX_ALU|Add0~5\))) # (!\Data_forwarding_mux_A|Mux30~1_combout\ & (\EX_ALU|Add0~6_combout\ & !\EX_ALU|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux30~1_combout\,
	datab => \EX_ALU|Add0~6_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~5\,
	combout => \EX_ALU|Add0~7_combout\,
	cout => \EX_ALU|Add0~8\);

-- Location: LCCOMB_X75_Y29_N22
\EX_ALU|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~10_combout\ = (\Data_forwarding_mux_A|Mux29~1_combout\ & ((\EX_ALU|Add0~9_combout\ & (\EX_ALU|Add0~8\ & VCC)) # (!\EX_ALU|Add0~9_combout\ & (!\EX_ALU|Add0~8\)))) # (!\Data_forwarding_mux_A|Mux29~1_combout\ & ((\EX_ALU|Add0~9_combout\ & 
-- (!\EX_ALU|Add0~8\)) # (!\EX_ALU|Add0~9_combout\ & ((\EX_ALU|Add0~8\) # (GND)))))
-- \EX_ALU|Add0~11\ = CARRY((\Data_forwarding_mux_A|Mux29~1_combout\ & (!\EX_ALU|Add0~9_combout\ & !\EX_ALU|Add0~8\)) # (!\Data_forwarding_mux_A|Mux29~1_combout\ & ((!\EX_ALU|Add0~8\) # (!\EX_ALU|Add0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux29~1_combout\,
	datab => \EX_ALU|Add0~9_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~8\,
	combout => \EX_ALU|Add0~10_combout\,
	cout => \EX_ALU|Add0~11\);

-- Location: LCCOMB_X74_Y29_N12
\EX_ALU|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux29~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Mult0|auto_generated|w513w\(2))) # (!\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Add0~10_combout\))))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Mult0|auto_generated|w513w\(2),
	datad => \EX_ALU|Add0~10_combout\,
	combout => \EX_ALU|Mux29~0_combout\);

-- Location: LCCOMB_X74_Y29_N10
\EX_ALU|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux29~1_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ & ((\EX_ALU|Mux29~0_combout\) # ((\Data_forwarding_mux_A|Mux29~1_combout\ & !\EX_ALU_Control|ALU_Control_EX[1]~3_combout\)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ & 
-- (\EX_ALU|Mux29~0_combout\ & ((\Data_forwarding_mux_A|Mux29~1_combout\) # (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\,
	datab => \Data_forwarding_mux_A|Mux29~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datad => \EX_ALU|Mux29~0_combout\,
	combout => \EX_ALU|Mux29~1_combout\);

-- Location: LCCOMB_X74_Y29_N24
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2]~feeder_combout\ = \EX_ALU|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_ALU|Mux29~1_combout\,
	combout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2]~feeder_combout\);

-- Location: LCFF_X74_Y29_N25
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2));

-- Location: LCFF_X71_Y25_N25
\MEM_WB_Pipeline_Stage|ALU_Result_WB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(2));

-- Location: LCCOMB_X71_Y25_N14
\MEM_Data_Memory|Read_Data_MEM[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(2) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~5_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~5_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM\(2),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(2));

-- Location: LCFF_X71_Y25_N29
\MEM_WB_Pipeline_Stage|Read_Data_WB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(2));

-- Location: LCCOMB_X71_Y25_N24
\WB_MemtoReg_Mux|Write_Data_WB[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(2)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(2),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(2),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\);

-- Location: LCCOMB_X69_Y26_N20
\ID_Registers|Read_Data_2_ID[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[1]~0_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(13))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(13),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a1\,
	combout => \ID_Registers|Read_Data_2_ID[1]~0_combout\);

-- Location: LCCOMB_X69_Y26_N30
\ID_Registers|Read_Data_2_ID[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[1]~1_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[1]~0_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_2_ID[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datac => \ID_Registers|Read_Data_2_ID[1]~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	combout => \ID_Registers|Read_Data_2_ID[1]~1_combout\);

-- Location: LCFF_X72_Y25_N7
\ID_EX_Pipeline_Stage|Read_Data_2_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[1]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(1));

-- Location: LCCOMB_X72_Y25_N6
\Data_forwarding_mux_B|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux30~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(1),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux30~1_combout\);

-- Location: LCCOMB_X72_Y25_N0
\Data_forwarding_mux_B|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux30~2_combout\ = (\Data_forwarding_mux_B|Mux30~1_combout\ & (((\Data_Forwarding_unit|Forward_B[1]~5_combout\) # (!\Data_Forwarding_unit|Forward_B[0]~4_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datad => \Data_forwarding_mux_B|Mux30~1_combout\,
	combout => \Data_forwarding_mux_B|Mux30~2_combout\);

-- Location: LCCOMB_X72_Y25_N22
\Data_forwarding_mux_B|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux30~0_combout\ = (\Data_Forwarding_unit|Forward_B[0]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\ & (\Data_Forwarding_unit|Forward_B[0]~4_combout\ & !\Data_Forwarding_unit|Forward_B[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux30~0_combout\);

-- Location: LCCOMB_X72_Y25_N24
\EX_ALU_Mux|ALU_Data_2_EX[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1))))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux30~2_combout\) # 
-- ((\Data_forwarding_mux_B|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \Data_forwarding_mux_B|Mux30~2_combout\,
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1),
	datad => \Data_forwarding_mux_B|Mux30~0_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\);

-- Location: LCCOMB_X72_Y29_N18
\EX_ALU|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux30~2_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Mult0|auto_generated|w513w\(1))) # (!\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Add0~7_combout\))))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Mult0|auto_generated|w513w\(1),
	datad => \EX_ALU|Add0~7_combout\,
	combout => \EX_ALU|Mux30~2_combout\);

-- Location: LCCOMB_X72_Y29_N16
\EX_ALU|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux30~3_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & (((\EX_ALU|Mux30~2_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ & ((\Data_forwarding_mux_A|Mux30~1_combout\) # 
-- (\EX_ALU|Mux30~2_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ & (\Data_forwarding_mux_A|Mux30~1_combout\ & \EX_ALU|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\,
	datac => \Data_forwarding_mux_A|Mux30~1_combout\,
	datad => \EX_ALU|Mux30~2_combout\,
	combout => \EX_ALU|Mux30~3_combout\);

-- Location: LCFF_X72_Y29_N23
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux30~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1));

-- Location: LCFF_X71_Y25_N17
\MEM_WB_Pipeline_Stage|ALU_Result_WB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(1));

-- Location: LCCOMB_X71_Y25_N18
\WB_MemtoReg_Mux|Write_Data_WB[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(1))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(1),
	datad => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(1),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\);

-- Location: LCFF_X65_Y26_N27
\ID_Registers|register_rtl_0_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(11));

-- Location: LCCOMB_X65_Y26_N8
\ID_Registers|Read_Data_2_ID[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[0]~2_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(11)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	datad => \ID_Registers|register_rtl_0_bypass\(11),
	combout => \ID_Registers|Read_Data_2_ID[0]~2_combout\);

-- Location: LCCOMB_X69_Y26_N0
\ID_Registers|Read_Data_2_ID[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[0]~3_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_2_ID[0]~2_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_2_ID[0]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_2_ID[0]~2_combout\,
	combout => \ID_Registers|Read_Data_2_ID[0]~3_combout\);

-- Location: LCFF_X72_Y25_N13
\ID_EX_Pipeline_Stage|Read_Data_2_EX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[0]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(0));

-- Location: LCCOMB_X72_Y25_N12
\Data_forwarding_mux_B|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux31~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(0),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux31~1_combout\);

-- Location: LCCOMB_X72_Y25_N30
\Data_forwarding_mux_B|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux31~4_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datad => \Data_forwarding_mux_B|Mux31~1_combout\,
	combout => \Data_forwarding_mux_B|Mux31~4_combout\);

-- Location: LCCOMB_X72_Y25_N4
\EX_ALU|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux31~1_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux31~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(0),
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux31~4_combout\,
	combout => \EX_ALU|Mux31~1_combout\);

-- Location: LCCOMB_X68_Y25_N4
\EX_ALU|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux31~2_combout\ = (\Data_forwarding_mux_A|Mux31~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~1_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \EX_ALU|Mux31~1_combout\)))) # (!\Data_forwarding_mux_A|Mux31~1_combout\ & 
-- (\EX_ALU_Control|ALU_Control_EX[0]~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\EX_ALU|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux31~1_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \EX_ALU|Mux31~1_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~1_combout\,
	combout => \EX_ALU|Mux31~2_combout\);

-- Location: LCCOMB_X71_Y30_N0
\EX_ALU|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~1_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\ & !\Data_forwarding_mux_A|Mux31~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\,
	datab => \Data_forwarding_mux_A|Mux31~1_combout\,
	datad => VCC,
	cout => \EX_ALU|LessThan0~1_cout\);

-- Location: LCCOMB_X71_Y30_N2
\EX_ALU|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~3_cout\ = CARRY((\Data_forwarding_mux_A|Mux30~1_combout\ & ((!\EX_ALU|LessThan0~1_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\))) # (!\Data_forwarding_mux_A|Mux30~1_combout\ & (!\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ & 
-- !\EX_ALU|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux30~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~1_cout\,
	cout => \EX_ALU|LessThan0~3_cout\);

-- Location: LCCOMB_X71_Y30_N4
\EX_ALU|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~5_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ & ((!\EX_ALU|LessThan0~3_cout\) # (!\Data_forwarding_mux_A|Mux29~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ & (!\Data_forwarding_mux_A|Mux29~1_combout\ & 
-- !\EX_ALU|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\,
	datab => \Data_forwarding_mux_A|Mux29~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~3_cout\,
	cout => \EX_ALU|LessThan0~5_cout\);

-- Location: LCCOMB_X71_Y30_N6
\EX_ALU|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~7_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ & (\Data_forwarding_mux_A|Mux28~1_combout\ & !\EX_ALU|LessThan0~5_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ & ((\Data_forwarding_mux_A|Mux28~1_combout\) # 
-- (!\EX_ALU|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\,
	datab => \Data_forwarding_mux_A|Mux28~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~5_cout\,
	cout => \EX_ALU|LessThan0~7_cout\);

-- Location: LCCOMB_X71_Y30_N8
\EX_ALU|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~9_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ & ((!\EX_ALU|LessThan0~7_cout\) # (!\Data_forwarding_mux_A|Mux27~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ & (!\Data_forwarding_mux_A|Mux27~1_combout\ & 
-- !\EX_ALU|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\,
	datab => \Data_forwarding_mux_A|Mux27~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~7_cout\,
	cout => \EX_ALU|LessThan0~9_cout\);

-- Location: LCCOMB_X71_Y30_N10
\EX_ALU|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~11_cout\ = CARRY((\Data_forwarding_mux_A|Mux26~1_combout\ & ((!\EX_ALU|LessThan0~9_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\))) # (!\Data_forwarding_mux_A|Mux26~1_combout\ & (!\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ & 
-- !\EX_ALU|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux26~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~9_cout\,
	cout => \EX_ALU|LessThan0~11_cout\);

-- Location: LCCOMB_X71_Y30_N12
\EX_ALU|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~13_cout\ = CARRY((\Data_forwarding_mux_A|Mux25~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ & !\EX_ALU|LessThan0~11_cout\)) # (!\Data_forwarding_mux_A|Mux25~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\) # 
-- (!\EX_ALU|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux25~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~11_cout\,
	cout => \EX_ALU|LessThan0~13_cout\);

-- Location: LCCOMB_X71_Y30_N14
\EX_ALU|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~15_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ & (\Data_forwarding_mux_A|Mux24~1_combout\ & !\EX_ALU|LessThan0~13_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ & ((\Data_forwarding_mux_A|Mux24~1_combout\) # 
-- (!\EX_ALU|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\,
	datab => \Data_forwarding_mux_A|Mux24~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~13_cout\,
	cout => \EX_ALU|LessThan0~15_cout\);

-- Location: LCCOMB_X71_Y30_N16
\EX_ALU|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~17_cout\ = CARRY((\Data_forwarding_mux_A|Mux23~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ & !\EX_ALU|LessThan0~15_cout\)) # (!\Data_forwarding_mux_A|Mux23~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\) # 
-- (!\EX_ALU|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux23~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~15_cout\,
	cout => \EX_ALU|LessThan0~17_cout\);

-- Location: LCCOMB_X71_Y30_N18
\EX_ALU|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~19_cout\ = CARRY((\Data_forwarding_mux_A|Mux22~1_combout\ & ((!\EX_ALU|LessThan0~17_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\))) # (!\Data_forwarding_mux_A|Mux22~1_combout\ & (!\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ & 
-- !\EX_ALU|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux22~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~17_cout\,
	cout => \EX_ALU|LessThan0~19_cout\);

-- Location: LCCOMB_X71_Y30_N20
\EX_ALU|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~21_cout\ = CARRY((\Data_forwarding_mux_A|Mux21~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ & !\EX_ALU|LessThan0~19_cout\)) # (!\Data_forwarding_mux_A|Mux21~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\) # 
-- (!\EX_ALU|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux21~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~19_cout\,
	cout => \EX_ALU|LessThan0~21_cout\);

-- Location: LCCOMB_X71_Y30_N22
\EX_ALU|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~23_cout\ = CARRY((\Data_forwarding_mux_A|Mux20~1_combout\ & ((!\EX_ALU|LessThan0~21_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\))) # (!\Data_forwarding_mux_A|Mux20~1_combout\ & (!\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ & 
-- !\EX_ALU|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux20~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~21_cout\,
	cout => \EX_ALU|LessThan0~23_cout\);

-- Location: LCCOMB_X71_Y30_N24
\EX_ALU|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~25_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ & ((!\EX_ALU|LessThan0~23_cout\) # (!\Data_forwarding_mux_A|Mux19~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ & (!\Data_forwarding_mux_A|Mux19~1_combout\ & 
-- !\EX_ALU|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\,
	datab => \Data_forwarding_mux_A|Mux19~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~23_cout\,
	cout => \EX_ALU|LessThan0~25_cout\);

-- Location: LCCOMB_X71_Y30_N26
\EX_ALU|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~27_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ & (\Data_forwarding_mux_A|Mux18~1_combout\ & !\EX_ALU|LessThan0~25_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ & ((\Data_forwarding_mux_A|Mux18~1_combout\) # 
-- (!\EX_ALU|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\,
	datab => \Data_forwarding_mux_A|Mux18~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~25_cout\,
	cout => \EX_ALU|LessThan0~27_cout\);

-- Location: LCCOMB_X71_Y30_N28
\EX_ALU|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~29_cout\ = CARRY((\Data_forwarding_mux_A|Mux17~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ & !\EX_ALU|LessThan0~27_cout\)) # (!\Data_forwarding_mux_A|Mux17~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\) # 
-- (!\EX_ALU|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux17~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~27_cout\,
	cout => \EX_ALU|LessThan0~29_cout\);

-- Location: LCCOMB_X71_Y30_N30
\EX_ALU|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~31_cout\ = CARRY((\Data_forwarding_mux_A|Mux16~1_combout\ & ((!\EX_ALU|LessThan0~29_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\))) # (!\Data_forwarding_mux_A|Mux16~1_combout\ & (!\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ & 
-- !\EX_ALU|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux16~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~29_cout\,
	cout => \EX_ALU|LessThan0~31_cout\);

-- Location: LCCOMB_X71_Y29_N0
\EX_ALU|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~33_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ & ((!\EX_ALU|LessThan0~31_cout\) # (!\Data_forwarding_mux_A|Mux15~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ & (!\Data_forwarding_mux_A|Mux15~1_combout\ & 
-- !\EX_ALU|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\,
	datab => \Data_forwarding_mux_A|Mux15~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~31_cout\,
	cout => \EX_ALU|LessThan0~33_cout\);

-- Location: LCCOMB_X71_Y29_N2
\EX_ALU|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~35_cout\ = CARRY((\Data_forwarding_mux_A|Mux14~1_combout\ & ((!\EX_ALU|LessThan0~33_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\))) # (!\Data_forwarding_mux_A|Mux14~1_combout\ & (!\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ & 
-- !\EX_ALU|LessThan0~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux14~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~33_cout\,
	cout => \EX_ALU|LessThan0~35_cout\);

-- Location: LCCOMB_X71_Y29_N4
\EX_ALU|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~37_cout\ = CARRY((\Data_forwarding_mux_A|Mux13~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ & !\EX_ALU|LessThan0~35_cout\)) # (!\Data_forwarding_mux_A|Mux13~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\) # 
-- (!\EX_ALU|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux13~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~35_cout\,
	cout => \EX_ALU|LessThan0~37_cout\);

-- Location: LCCOMB_X71_Y29_N6
\EX_ALU|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~39_cout\ = CARRY((\Data_forwarding_mux_A|Mux12~1_combout\ & ((!\EX_ALU|LessThan0~37_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\))) # (!\Data_forwarding_mux_A|Mux12~1_combout\ & (!\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ & 
-- !\EX_ALU|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux12~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~37_cout\,
	cout => \EX_ALU|LessThan0~39_cout\);

-- Location: LCCOMB_X71_Y29_N8
\EX_ALU|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~41_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ & ((!\EX_ALU|LessThan0~39_cout\) # (!\Data_forwarding_mux_A|Mux11~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ & (!\Data_forwarding_mux_A|Mux11~1_combout\ & 
-- !\EX_ALU|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\,
	datab => \Data_forwarding_mux_A|Mux11~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~39_cout\,
	cout => \EX_ALU|LessThan0~41_cout\);

-- Location: LCCOMB_X71_Y29_N10
\EX_ALU|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~43_cout\ = CARRY((\Data_forwarding_mux_A|Mux10~1_combout\ & ((!\EX_ALU|LessThan0~41_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\))) # (!\Data_forwarding_mux_A|Mux10~1_combout\ & (!\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ & 
-- !\EX_ALU|LessThan0~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux10~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~41_cout\,
	cout => \EX_ALU|LessThan0~43_cout\);

-- Location: LCCOMB_X71_Y29_N12
\EX_ALU|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~45_cout\ = CARRY((\Data_forwarding_mux_A|Mux9~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ & !\EX_ALU|LessThan0~43_cout\)) # (!\Data_forwarding_mux_A|Mux9~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\) # 
-- (!\EX_ALU|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux9~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~43_cout\,
	cout => \EX_ALU|LessThan0~45_cout\);

-- Location: LCCOMB_X71_Y29_N14
\EX_ALU|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~47_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ & (\Data_forwarding_mux_A|Mux8~1_combout\ & !\EX_ALU|LessThan0~45_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ & ((\Data_forwarding_mux_A|Mux8~1_combout\) # 
-- (!\EX_ALU|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\,
	datab => \Data_forwarding_mux_A|Mux8~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~45_cout\,
	cout => \EX_ALU|LessThan0~47_cout\);

-- Location: LCCOMB_X71_Y29_N16
\EX_ALU|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~49_cout\ = CARRY((\Data_forwarding_mux_A|Mux7~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ & !\EX_ALU|LessThan0~47_cout\)) # (!\Data_forwarding_mux_A|Mux7~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\) # 
-- (!\EX_ALU|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux7~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~47_cout\,
	cout => \EX_ALU|LessThan0~49_cout\);

-- Location: LCCOMB_X71_Y29_N18
\EX_ALU|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~51_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ & (\Data_forwarding_mux_A|Mux6~1_combout\ & !\EX_ALU|LessThan0~49_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ & ((\Data_forwarding_mux_A|Mux6~1_combout\) # 
-- (!\EX_ALU|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\,
	datab => \Data_forwarding_mux_A|Mux6~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~49_cout\,
	cout => \EX_ALU|LessThan0~51_cout\);

-- Location: LCCOMB_X71_Y29_N20
\EX_ALU|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~53_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ & ((!\EX_ALU|LessThan0~51_cout\) # (!\Data_forwarding_mux_A|Mux5~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ & (!\Data_forwarding_mux_A|Mux5~1_combout\ & 
-- !\EX_ALU|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\,
	datab => \Data_forwarding_mux_A|Mux5~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~51_cout\,
	cout => \EX_ALU|LessThan0~53_cout\);

-- Location: LCCOMB_X71_Y29_N22
\EX_ALU|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~55_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ & (\Data_forwarding_mux_A|Mux4~1_combout\ & !\EX_ALU|LessThan0~53_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ & ((\Data_forwarding_mux_A|Mux4~1_combout\) # 
-- (!\EX_ALU|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\,
	datab => \Data_forwarding_mux_A|Mux4~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~53_cout\,
	cout => \EX_ALU|LessThan0~55_cout\);

-- Location: LCCOMB_X71_Y29_N24
\EX_ALU|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~57_cout\ = CARRY((\Data_forwarding_mux_A|Mux3~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ & !\EX_ALU|LessThan0~55_cout\)) # (!\Data_forwarding_mux_A|Mux3~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\) # 
-- (!\EX_ALU|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux3~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~55_cout\,
	cout => \EX_ALU|LessThan0~57_cout\);

-- Location: LCCOMB_X71_Y29_N26
\EX_ALU|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~59_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ & (\Data_forwarding_mux_A|Mux2~1_combout\ & !\EX_ALU|LessThan0~57_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ & ((\Data_forwarding_mux_A|Mux2~1_combout\) # 
-- (!\EX_ALU|LessThan0~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\,
	datab => \Data_forwarding_mux_A|Mux2~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~57_cout\,
	cout => \EX_ALU|LessThan0~59_cout\);

-- Location: LCCOMB_X71_Y29_N28
\EX_ALU|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~61_cout\ = CARRY((\Data_forwarding_mux_A|Mux1~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ & !\EX_ALU|LessThan0~59_cout\)) # (!\Data_forwarding_mux_A|Mux1~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\) # 
-- (!\EX_ALU|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux1~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~59_cout\,
	cout => \EX_ALU|LessThan0~61_cout\);

-- Location: LCCOMB_X71_Y29_N30
\EX_ALU|LessThan0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~62_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ & ((\EX_ALU|LessThan0~61_cout\) # (!\Data_forwarding_mux_A|Mux0~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ & (\EX_ALU|LessThan0~61_cout\ & 
-- !\Data_forwarding_mux_A|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\,
	datad => \Data_forwarding_mux_A|Mux0~1_combout\,
	cin => \EX_ALU|LessThan0~61_cout\,
	combout => \EX_ALU|LessThan0~62_combout\);

-- Location: LCCOMB_X68_Y25_N30
\EX_ALU|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux31~0_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ $ (\Data_forwarding_mux_A|Mux0~1_combout\ $ (\EX_ALU|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\,
	datac => \Data_forwarding_mux_A|Mux0~1_combout\,
	datad => \EX_ALU|LessThan0~62_combout\,
	combout => \EX_ALU|Mux31~0_combout\);

-- Location: LCCOMB_X68_Y25_N14
\EX_ALU|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux31~3_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & ((\EX_ALU|Mux31~2_combout\ & ((!\EX_ALU|Mux31~0_combout\))) # (!\EX_ALU|Mux31~2_combout\ & (\EX_ALU|Add0~4_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & 
-- (((\EX_ALU|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~4_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \EX_ALU|Mux31~2_combout\,
	datad => \EX_ALU|Mux31~0_combout\,
	combout => \EX_ALU|Mux31~3_combout\);

-- Location: LCCOMB_X68_Y25_N16
\EX_ALU|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux31~4_combout\ = (\EX_ALU_Control|ALU_Control_EX[3]~6_combout\ & ((\EX_ALU|Mult0|auto_generated|w513w\(0)))) # (!\EX_ALU_Control|ALU_Control_EX[3]~6_combout\ & (\EX_ALU|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_ALU_Control|ALU_Control_EX[3]~6_combout\,
	datac => \EX_ALU|Mux31~3_combout\,
	datad => \EX_ALU|Mult0|auto_generated|w513w\(0),
	combout => \EX_ALU|Mux31~4_combout\);

-- Location: LCFF_X68_Y25_N21
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux31~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

-- Location: LCFF_X71_Y25_N23
\MEM_WB_Pipeline_Stage|ALU_Result_WB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(0));

-- Location: LCCOMB_X71_Y25_N20
\MEM_Data_Memory|Read_Data_MEM[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(0) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~1_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~1_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(0),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(0));

-- Location: LCFF_X71_Y25_N11
\MEM_WB_Pipeline_Stage|Read_Data_WB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(0));

-- Location: LCCOMB_X71_Y25_N30
\WB_MemtoReg_Mux|Write_Data_WB[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(0)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(0),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(0),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\);

-- Location: LCCOMB_X65_Y26_N18
\ID_Registers|Read_Data_1_ID[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[0]~0_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(11)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \ID_Registers|register_rtl_0_bypass\(11),
	combout => \ID_Registers|Read_Data_1_ID[0]~0_combout\);

-- Location: LCCOMB_X69_Y26_N24
\ID_Registers|Read_Data_1_ID[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[0]~1_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[0]~0_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	datac => \ID_Registers|Read_Data_1_ID[0]~0_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_1_ID[0]~1_combout\);

-- Location: LCFF_X69_Y26_N13
\ID_EX_Pipeline_Stage|Read_Data_1_EX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_1_ID[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(0));

-- Location: LCCOMB_X69_Y26_N12
\Data_forwarding_mux_A|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux31~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(0),
	datad => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	combout => \Data_forwarding_mux_A|Mux31~0_combout\);

-- Location: LCCOMB_X69_Y26_N18
\Data_forwarding_mux_A|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux31~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (((\Data_forwarding_mux_A|Mux31~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux31~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_forwarding_mux_A|Mux31~0_combout\,
	combout => \Data_forwarding_mux_A|Mux31~1_combout\);

-- Location: LCCOMB_X75_Y29_N24
\EX_ALU|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~13_combout\ = ((\Data_forwarding_mux_A|Mux28~1_combout\ $ (\EX_ALU|Add0~12_combout\ $ (!\EX_ALU|Add0~11\)))) # (GND)
-- \EX_ALU|Add0~14\ = CARRY((\Data_forwarding_mux_A|Mux28~1_combout\ & ((\EX_ALU|Add0~12_combout\) # (!\EX_ALU|Add0~11\))) # (!\Data_forwarding_mux_A|Mux28~1_combout\ & (\EX_ALU|Add0~12_combout\ & !\EX_ALU|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux28~1_combout\,
	datab => \EX_ALU|Add0~12_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~11\,
	combout => \EX_ALU|Add0~13_combout\,
	cout => \EX_ALU|Add0~14\);

-- Location: LCCOMB_X72_Y29_N12
\EX_ALU|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux28~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Mult0|auto_generated|w513w\(3))) # (!\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Add0~13_combout\))))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Mult0|auto_generated|w513w\(3),
	datad => \EX_ALU|Add0~13_combout\,
	combout => \EX_ALU|Mux28~0_combout\);

-- Location: LCCOMB_X72_Y29_N30
\EX_ALU|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux28~1_combout\ = (\Data_forwarding_mux_A|Mux28~1_combout\ & ((\EX_ALU|Mux28~0_combout\) # ((\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ & !\EX_ALU_Control|ALU_Control_EX[1]~3_combout\)))) # (!\Data_forwarding_mux_A|Mux28~1_combout\ & 
-- (\EX_ALU|Mux28~0_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\) # (\EX_ALU_Control|ALU_Control_EX[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux28~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datad => \EX_ALU|Mux28~0_combout\,
	combout => \EX_ALU|Mux28~1_combout\);

-- Location: LCFF_X72_Y29_N25
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux28~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3));

-- Location: LCCOMB_X72_Y29_N2
\ID_Registers|Read_Data_2_ID[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[3]~4_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(17))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~5\,
	datac => \ID_Registers|register_rtl_0_bypass\(17),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a3\,
	combout => \ID_Registers|Read_Data_2_ID[3]~4_combout\);

-- Location: LCCOMB_X72_Y29_N14
\ID_Registers|Read_Data_2_ID[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[3]~5_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\ID_Registers|Read_Data_2_ID[3]~4_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (((\ID_Registers|Read_Data_2_ID[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datad => \ID_Registers|Read_Data_2_ID[3]~4_combout\,
	combout => \ID_Registers|Read_Data_2_ID[3]~5_combout\);

-- Location: LCFF_X72_Y27_N25
\ID_EX_Pipeline_Stage|Read_Data_2_EX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|Read_Data_2_ID[3]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(3));

-- Location: LCCOMB_X72_Y27_N24
\Data_forwarding_mux_B|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux28~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~5_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3))) # (!\Data_Forwarding_unit|Forward_B[1]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(3),
	datad => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	combout => \Data_forwarding_mux_B|Mux28~1_combout\);

-- Location: LCCOMB_X74_Y27_N10
\Data_forwarding_mux_B|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux28~3_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datac => \Data_forwarding_mux_B|Mux28~1_combout\,
	combout => \Data_forwarding_mux_B|Mux28~3_combout\);

-- Location: LCCOMB_X74_Y27_N28
\EX_ALU|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~12_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(23))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- ((\Data_forwarding_mux_B|Mux28~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(23),
	datac => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	datad => \Data_forwarding_mux_B|Mux28~3_combout\,
	combout => \EX_ALU|Add0~12_combout\);

-- Location: LCCOMB_X68_Y28_N22
\EX_ALU|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux27~0_combout\ = (\EX_ALU|Mux30~0_combout\ & ((\EX_ALU|Mux30~1_combout\ & ((\EX_ALU|Mult0|auto_generated|w513w\(4)))) # (!\EX_ALU|Mux30~1_combout\ & (\EX_ALU|Add0~16_combout\)))) # (!\EX_ALU|Mux30~0_combout\ & (\EX_ALU|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux30~0_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Add0~16_combout\,
	datad => \EX_ALU|Mult0|auto_generated|w513w\(4),
	combout => \EX_ALU|Mux27~0_combout\);

-- Location: LCCOMB_X68_Y28_N0
\EX_ALU|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux27~1_combout\ = (\Data_forwarding_mux_A|Mux27~1_combout\ & ((\EX_ALU|Mux27~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[1]~3_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\)))) # (!\Data_forwarding_mux_A|Mux27~1_combout\ & 
-- (\EX_ALU|Mux27~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~3_combout\) # (\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux27~1_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\,
	datad => \EX_ALU|Mux27~0_combout\,
	combout => \EX_ALU|Mux27~1_combout\);

-- Location: LCFF_X68_Y28_N29
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux27~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4));

-- Location: LCFF_X72_Y31_N19
\MEM_WB_Pipeline_Stage|ALU_Result_WB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(4));

-- Location: LCCOMB_X72_Y31_N8
\WB_MemtoReg_Mux|Write_Data_WB[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(4))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(4),
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(4),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\);

-- Location: LCCOMB_X69_Y29_N2
\ID_Registers|Read_Data_2_ID[4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_2_ID[4]~11_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_2_ID[4]~10_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_2_ID[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_2_ID[4]~10_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_2_ID[4]~11_combout\);

-- Location: LCCOMB_X69_Y29_N8
\Forward_D_mux|Forward_D_out[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[4]~5_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[4]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[4]~11_combout\,
	combout => \Forward_D_mux|Forward_D_out[4]~5_combout\);

-- Location: LCCOMB_X69_Y29_N20
\Forward_D_mux|Forward_D_out[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[5]~4_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[5]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[5]~9_combout\,
	combout => \Forward_D_mux|Forward_D_out[5]~4_combout\);

-- Location: LCCOMB_X71_Y23_N0
\Data_Forwarding_unit|Forward_C~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_C~2_combout\ = (\EX_MEM_Pipeline_Stage|Instruction_MEM\(12) & (\ID_Registers|register_rtl_0_bypass\(4) & (\EX_MEM_Pipeline_Stage|Instruction_MEM\(11) $ (!\ID_Registers|register_rtl_0_bypass\(2))))) # 
-- (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(12) & (!\ID_Registers|register_rtl_0_bypass\(4) & (\EX_MEM_Pipeline_Stage|Instruction_MEM\(11) $ (!\ID_Registers|register_rtl_0_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Instruction_MEM\(12),
	datab => \ID_Registers|register_rtl_0_bypass\(4),
	datac => \EX_MEM_Pipeline_Stage|Instruction_MEM\(11),
	datad => \ID_Registers|register_rtl_0_bypass\(2),
	combout => \Data_Forwarding_unit|Forward_C~2_combout\);

-- Location: LCCOMB_X71_Y24_N28
\Data_Forwarding_unit|Forward_C~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_C~1_combout\ = (!\Data_Forwarding_unit|Equal0~0_combout\ & \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_Forwarding_unit|Equal0~0_combout\,
	datad => \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\,
	combout => \Data_Forwarding_unit|Forward_C~1_combout\);

-- Location: LCCOMB_X71_Y24_N6
\Data_Forwarding_unit|Forward_C~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_C~3_combout\ = (\Data_Forwarding_unit|Forward_C~0_combout\ & (\Data_Forwarding_unit|Forward_C~2_combout\ & (\ID_Control|Decoder0~6_combout\ & \Data_Forwarding_unit|Forward_C~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_C~0_combout\,
	datab => \Data_Forwarding_unit|Forward_C~2_combout\,
	datac => \ID_Control|Decoder0~6_combout\,
	datad => \Data_Forwarding_unit|Forward_C~1_combout\,
	combout => \Data_Forwarding_unit|Forward_C~3_combout\);

-- Location: LCCOMB_X69_Y29_N28
\Forward_C_mux|Forward_C_out[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[5]~5_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[5]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	datac => \ID_Registers|Read_Data_1_ID[5]~11_combout\,
	datad => \Data_Forwarding_unit|Forward_C~3_combout\,
	combout => \Forward_C_mux|Forward_C_out[5]~5_combout\);

-- Location: LCCOMB_X69_Y29_N18
\ID_Comparator|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~2_combout\ = (\Forward_C_mux|Forward_C_out[4]~4_combout\ & (\Forward_D_mux|Forward_D_out[4]~5_combout\ & (\Forward_D_mux|Forward_D_out[5]~4_combout\ $ (!\Forward_C_mux|Forward_C_out[5]~5_combout\)))) # 
-- (!\Forward_C_mux|Forward_C_out[4]~4_combout\ & (!\Forward_D_mux|Forward_D_out[4]~5_combout\ & (\Forward_D_mux|Forward_D_out[5]~4_combout\ $ (!\Forward_C_mux|Forward_C_out[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_C_mux|Forward_C_out[4]~4_combout\,
	datab => \Forward_D_mux|Forward_D_out[4]~5_combout\,
	datac => \Forward_D_mux|Forward_D_out[5]~4_combout\,
	datad => \Forward_C_mux|Forward_C_out[5]~5_combout\,
	combout => \ID_Comparator|Equal0~2_combout\);

-- Location: LCCOMB_X70_Y29_N26
\Forward_C_mux|Forward_C_out[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[6]~6_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[6]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_C~3_combout\,
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	datad => \ID_Registers|Read_Data_1_ID[6]~13_combout\,
	combout => \Forward_C_mux|Forward_C_out[6]~6_combout\);

-- Location: LCCOMB_X70_Y29_N24
\Forward_D_mux|Forward_D_out[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[6]~7_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[6]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[6]~15_combout\,
	combout => \Forward_D_mux|Forward_D_out[6]~7_combout\);

-- Location: LCCOMB_X70_Y29_N28
\Forward_D_mux|Forward_D_out[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[7]~6_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[7]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[7]~13_combout\,
	combout => \Forward_D_mux|Forward_D_out[7]~6_combout\);

-- Location: LCCOMB_X70_Y29_N10
\ID_Comparator|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~3_combout\ = (\Forward_C_mux|Forward_C_out[7]~7_combout\ & (\Forward_D_mux|Forward_D_out[7]~6_combout\ & (\Forward_C_mux|Forward_C_out[6]~6_combout\ $ (!\Forward_D_mux|Forward_D_out[6]~7_combout\)))) # 
-- (!\Forward_C_mux|Forward_C_out[7]~7_combout\ & (!\Forward_D_mux|Forward_D_out[7]~6_combout\ & (\Forward_C_mux|Forward_C_out[6]~6_combout\ $ (!\Forward_D_mux|Forward_D_out[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_C_mux|Forward_C_out[7]~7_combout\,
	datab => \Forward_C_mux|Forward_C_out[6]~6_combout\,
	datac => \Forward_D_mux|Forward_D_out[6]~7_combout\,
	datad => \Forward_D_mux|Forward_D_out[7]~6_combout\,
	combout => \ID_Comparator|Equal0~3_combout\);

-- Location: LCCOMB_X69_Y29_N22
\Forward_C_mux|Forward_C_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[1]~1_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_C~3_combout\,
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	datad => \ID_Registers|Read_Data_1_ID[1]~3_combout\,
	combout => \Forward_C_mux|Forward_C_out[1]~1_combout\);

-- Location: LCCOMB_X69_Y29_N16
\Forward_D_mux|Forward_D_out[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[1]~0_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[1]~1_combout\,
	combout => \Forward_D_mux|Forward_D_out[1]~0_combout\);

-- Location: LCCOMB_X69_Y26_N22
\Forward_C_mux|Forward_C_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[0]~0_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	datac => \ID_Registers|Read_Data_1_ID[0]~1_combout\,
	datad => \Data_Forwarding_unit|Forward_C~3_combout\,
	combout => \Forward_C_mux|Forward_C_out[0]~0_combout\);

-- Location: LCCOMB_X69_Y29_N26
\ID_Comparator|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~0_combout\ = (\Forward_D_mux|Forward_D_out[0]~1_combout\ & (\Forward_C_mux|Forward_C_out[0]~0_combout\ & (\Forward_C_mux|Forward_C_out[1]~1_combout\ $ (!\Forward_D_mux|Forward_D_out[1]~0_combout\)))) # 
-- (!\Forward_D_mux|Forward_D_out[0]~1_combout\ & (!\Forward_C_mux|Forward_C_out[0]~0_combout\ & (\Forward_C_mux|Forward_C_out[1]~1_combout\ $ (!\Forward_D_mux|Forward_D_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_D_mux|Forward_D_out[0]~1_combout\,
	datab => \Forward_C_mux|Forward_C_out[1]~1_combout\,
	datac => \Forward_D_mux|Forward_D_out[1]~0_combout\,
	datad => \Forward_C_mux|Forward_C_out[0]~0_combout\,
	combout => \ID_Comparator|Equal0~0_combout\);

-- Location: LCCOMB_X69_Y29_N4
\ID_Comparator|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~4_combout\ = (\ID_Comparator|Equal0~1_combout\ & (\ID_Comparator|Equal0~2_combout\ & (\ID_Comparator|Equal0~3_combout\ & \ID_Comparator|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Comparator|Equal0~1_combout\,
	datab => \ID_Comparator|Equal0~2_combout\,
	datac => \ID_Comparator|Equal0~3_combout\,
	datad => \ID_Comparator|Equal0~0_combout\,
	combout => \ID_Comparator|Equal0~4_combout\);

-- Location: LCCOMB_X70_Y25_N4
\ID_Registers|Read_Data_1_ID[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[9]~19_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_1_ID[9]~18_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_1_ID[9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_1_ID[9]~18_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	combout => \ID_Registers|Read_Data_1_ID[9]~19_combout\);

-- Location: LCCOMB_X70_Y25_N22
\Forward_C_mux|Forward_C_out[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[9]~9_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[9]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	datac => \ID_Registers|Read_Data_1_ID[9]~19_combout\,
	datad => \Data_Forwarding_unit|Forward_C~3_combout\,
	combout => \Forward_C_mux|Forward_C_out[9]~9_combout\);

-- Location: LCCOMB_X70_Y25_N14
\Forward_D_mux|Forward_D_out[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[8]~9_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8)))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & (\ID_Registers|Read_Data_2_ID[8]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_Forwarding_unit|Forward_D~2_combout\,
	datac => \ID_Registers|Read_Data_2_ID[8]~19_combout\,
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	combout => \Forward_D_mux|Forward_D_out[8]~9_combout\);

-- Location: LCCOMB_X70_Y25_N2
\Forward_C_mux|Forward_C_out[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[8]~8_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[8]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	datac => \ID_Registers|Read_Data_1_ID[8]~17_combout\,
	datad => \Data_Forwarding_unit|Forward_C~3_combout\,
	combout => \Forward_C_mux|Forward_C_out[8]~8_combout\);

-- Location: LCCOMB_X70_Y25_N28
\ID_Comparator|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~5_combout\ = (\Forward_D_mux|Forward_D_out[9]~8_combout\ & (\Forward_C_mux|Forward_C_out[9]~9_combout\ & (\Forward_D_mux|Forward_D_out[8]~9_combout\ $ (!\Forward_C_mux|Forward_C_out[8]~8_combout\)))) # 
-- (!\Forward_D_mux|Forward_D_out[9]~8_combout\ & (!\Forward_C_mux|Forward_C_out[9]~9_combout\ & (\Forward_D_mux|Forward_D_out[8]~9_combout\ $ (!\Forward_C_mux|Forward_C_out[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_D_mux|Forward_D_out[9]~8_combout\,
	datab => \Forward_C_mux|Forward_C_out[9]~9_combout\,
	datac => \Forward_D_mux|Forward_D_out[8]~9_combout\,
	datad => \Forward_C_mux|Forward_C_out[8]~8_combout\,
	combout => \ID_Comparator|Equal0~5_combout\);

-- Location: LCCOMB_X71_Y24_N4
\Forward_D_mux|Forward_D_out[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[13]~12_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[13]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[13]~25_combout\,
	combout => \Forward_D_mux|Forward_D_out[13]~12_combout\);

-- Location: LCCOMB_X71_Y24_N8
\Forward_C_mux|Forward_C_out[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[13]~13_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[13]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_C~3_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	datad => \ID_Registers|Read_Data_1_ID[13]~27_combout\,
	combout => \Forward_C_mux|Forward_C_out[13]~13_combout\);

-- Location: LCCOMB_X71_Y24_N0
\Forward_D_mux|Forward_D_out[12]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[12]~13_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[12]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[12]~27_combout\,
	combout => \Forward_D_mux|Forward_D_out[12]~13_combout\);

-- Location: LCCOMB_X71_Y24_N2
\ID_Comparator|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~7_combout\ = (\Forward_C_mux|Forward_C_out[12]~12_combout\ & (\Forward_D_mux|Forward_D_out[12]~13_combout\ & (\Forward_D_mux|Forward_D_out[13]~12_combout\ $ (!\Forward_C_mux|Forward_C_out[13]~13_combout\)))) # 
-- (!\Forward_C_mux|Forward_C_out[12]~12_combout\ & (!\Forward_D_mux|Forward_D_out[12]~13_combout\ & (\Forward_D_mux|Forward_D_out[13]~12_combout\ $ (!\Forward_C_mux|Forward_C_out[13]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_C_mux|Forward_C_out[12]~12_combout\,
	datab => \Forward_D_mux|Forward_D_out[13]~12_combout\,
	datac => \Forward_C_mux|Forward_C_out[13]~13_combout\,
	datad => \Forward_D_mux|Forward_D_out[12]~13_combout\,
	combout => \ID_Comparator|Equal0~7_combout\);

-- Location: LCCOMB_X65_Y27_N22
\ID_Registers|Read_Data_1_ID[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[10]~20_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(31))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0_bypass\(31),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a10\,
	combout => \ID_Registers|Read_Data_1_ID[10]~20_combout\);

-- Location: LCCOMB_X74_Y30_N22
\ID_Registers|Read_Data_1_ID[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[10]~21_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[10]~20_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	datad => \ID_Registers|Read_Data_1_ID[10]~20_combout\,
	combout => \ID_Registers|Read_Data_1_ID[10]~21_combout\);

-- Location: LCCOMB_X74_Y30_N0
\Forward_C_mux|Forward_C_out[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[10]~10_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[10]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	datab => \Data_Forwarding_unit|Forward_C~3_combout\,
	datad => \ID_Registers|Read_Data_1_ID[10]~21_combout\,
	combout => \Forward_C_mux|Forward_C_out[10]~10_combout\);

-- Location: LCCOMB_X74_Y30_N28
\ID_Registers|Read_Data_1_ID[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[11]~22_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(33))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(33),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a11\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[11]~22_combout\);

-- Location: LCCOMB_X74_Y30_N6
\ID_Registers|Read_Data_1_ID[11]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[11]~23_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[11]~22_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	datad => \ID_Registers|Read_Data_1_ID[11]~22_combout\,
	combout => \ID_Registers|Read_Data_1_ID[11]~23_combout\);

-- Location: LCCOMB_X74_Y30_N8
\Forward_C_mux|Forward_C_out[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[11]~11_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[11]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	datac => \Data_Forwarding_unit|Forward_C~3_combout\,
	datad => \ID_Registers|Read_Data_1_ID[11]~23_combout\,
	combout => \Forward_C_mux|Forward_C_out[11]~11_combout\);

-- Location: LCCOMB_X74_Y30_N12
\Forward_D_mux|Forward_D_out[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[11]~10_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[11]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[11]~21_combout\,
	combout => \Forward_D_mux|Forward_D_out[11]~10_combout\);

-- Location: LCCOMB_X74_Y30_N2
\ID_Comparator|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~6_combout\ = (\Forward_D_mux|Forward_D_out[10]~11_combout\ & (\Forward_C_mux|Forward_C_out[10]~10_combout\ & (\Forward_C_mux|Forward_C_out[11]~11_combout\ $ (!\Forward_D_mux|Forward_D_out[11]~10_combout\)))) # 
-- (!\Forward_D_mux|Forward_D_out[10]~11_combout\ & (!\Forward_C_mux|Forward_C_out[10]~10_combout\ & (\Forward_C_mux|Forward_C_out[11]~11_combout\ $ (!\Forward_D_mux|Forward_D_out[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_D_mux|Forward_D_out[10]~11_combout\,
	datab => \Forward_C_mux|Forward_C_out[10]~10_combout\,
	datac => \Forward_C_mux|Forward_C_out[11]~11_combout\,
	datad => \Forward_D_mux|Forward_D_out[11]~10_combout\,
	combout => \ID_Comparator|Equal0~6_combout\);

-- Location: LCCOMB_X70_Y26_N24
\ID_Comparator|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~9_combout\ = (\ID_Comparator|Equal0~8_combout\ & (\ID_Comparator|Equal0~5_combout\ & (\ID_Comparator|Equal0~7_combout\ & \ID_Comparator|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Comparator|Equal0~8_combout\,
	datab => \ID_Comparator|Equal0~5_combout\,
	datac => \ID_Comparator|Equal0~7_combout\,
	datad => \ID_Comparator|Equal0~6_combout\,
	combout => \ID_Comparator|Equal0~9_combout\);

-- Location: LCCOMB_X69_Y28_N0
\Forward_D_mux|Forward_D_out[17]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[17]~16_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[17]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[17]~33_combout\,
	combout => \Forward_D_mux|Forward_D_out[17]~16_combout\);

-- Location: LCCOMB_X69_Y28_N4
\Forward_C_mux|Forward_C_out[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[16]~16_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[16]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	datab => \Data_Forwarding_unit|Forward_C~3_combout\,
	datad => \ID_Registers|Read_Data_1_ID[16]~33_combout\,
	combout => \Forward_C_mux|Forward_C_out[16]~16_combout\);

-- Location: LCCOMB_X69_Y28_N10
\Forward_C_mux|Forward_C_out[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[17]~17_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[17]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	datab => \Data_Forwarding_unit|Forward_C~3_combout\,
	datad => \ID_Registers|Read_Data_1_ID[17]~35_combout\,
	combout => \Forward_C_mux|Forward_C_out[17]~17_combout\);

-- Location: LCCOMB_X69_Y28_N28
\ID_Comparator|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~10_combout\ = (\Forward_D_mux|Forward_D_out[16]~17_combout\ & (\Forward_C_mux|Forward_C_out[16]~16_combout\ & (\Forward_D_mux|Forward_D_out[17]~16_combout\ $ (!\Forward_C_mux|Forward_C_out[17]~17_combout\)))) # 
-- (!\Forward_D_mux|Forward_D_out[16]~17_combout\ & (!\Forward_C_mux|Forward_C_out[16]~16_combout\ & (\Forward_D_mux|Forward_D_out[17]~16_combout\ $ (!\Forward_C_mux|Forward_C_out[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_D_mux|Forward_D_out[16]~17_combout\,
	datab => \Forward_D_mux|Forward_D_out[17]~16_combout\,
	datac => \Forward_C_mux|Forward_C_out[16]~16_combout\,
	datad => \Forward_C_mux|Forward_C_out[17]~17_combout\,
	combout => \ID_Comparator|Equal0~10_combout\);

-- Location: LCCOMB_X70_Y26_N2
\Forward_D_mux|Forward_D_out[18]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[18]~19_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[18]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	datab => \Data_Forwarding_unit|Forward_D~2_combout\,
	datac => \ID_Registers|Read_Data_2_ID[18]~39_combout\,
	combout => \Forward_D_mux|Forward_D_out[18]~19_combout\);

-- Location: LCCOMB_X70_Y26_N4
\Forward_C_mux|Forward_C_out[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[18]~18_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[18]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	datac => \Data_Forwarding_unit|Forward_C~3_combout\,
	datad => \ID_Registers|Read_Data_1_ID[18]~37_combout\,
	combout => \Forward_C_mux|Forward_C_out[18]~18_combout\);

-- Location: LCCOMB_X72_Y30_N2
\Forward_C_mux|Forward_C_out[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[19]~19_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[19]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	datac => \ID_Registers|Read_Data_1_ID[19]~39_combout\,
	datad => \Data_Forwarding_unit|Forward_C~3_combout\,
	combout => \Forward_C_mux|Forward_C_out[19]~19_combout\);

-- Location: LCCOMB_X70_Y26_N20
\ID_Comparator|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~11_combout\ = (\Forward_D_mux|Forward_D_out[19]~18_combout\ & (\Forward_C_mux|Forward_C_out[19]~19_combout\ & (\Forward_D_mux|Forward_D_out[18]~19_combout\ $ (!\Forward_C_mux|Forward_C_out[18]~18_combout\)))) # 
-- (!\Forward_D_mux|Forward_D_out[19]~18_combout\ & (!\Forward_C_mux|Forward_C_out[19]~19_combout\ & (\Forward_D_mux|Forward_D_out[18]~19_combout\ $ (!\Forward_C_mux|Forward_C_out[18]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_D_mux|Forward_D_out[19]~18_combout\,
	datab => \Forward_D_mux|Forward_D_out[18]~19_combout\,
	datac => \Forward_C_mux|Forward_C_out[18]~18_combout\,
	datad => \Forward_C_mux|Forward_C_out[19]~19_combout\,
	combout => \ID_Comparator|Equal0~11_combout\);

-- Location: LCCOMB_X71_Y26_N30
\Forward_D_mux|Forward_D_out[20]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_D_mux|Forward_D_out[20]~21_combout\ = (\Data_Forwarding_unit|Forward_D~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20))) # (!\Data_Forwarding_unit|Forward_D~2_combout\ & ((\ID_Registers|Read_Data_2_ID[20]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	datac => \Data_Forwarding_unit|Forward_D~2_combout\,
	datad => \ID_Registers|Read_Data_2_ID[20]~43_combout\,
	combout => \Forward_D_mux|Forward_D_out[20]~21_combout\);

-- Location: LCCOMB_X71_Y26_N16
\Forward_C_mux|Forward_C_out[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[20]~20_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[20]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_Forwarding_unit|Forward_C~3_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	datad => \ID_Registers|Read_Data_1_ID[20]~41_combout\,
	combout => \Forward_C_mux|Forward_C_out[20]~20_combout\);

-- Location: LCCOMB_X71_Y26_N2
\ID_Registers|Read_Data_1_ID[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[21]~42_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(53))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(53),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a21\,
	combout => \ID_Registers|Read_Data_1_ID[21]~42_combout\);

-- Location: LCCOMB_X71_Y26_N4
\ID_Registers|Read_Data_1_ID[21]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[21]~43_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[21]~42_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[21]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_1_ID[21]~42_combout\,
	combout => \ID_Registers|Read_Data_1_ID[21]~43_combout\);

-- Location: LCCOMB_X71_Y26_N26
\Forward_C_mux|Forward_C_out[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Forward_C_mux|Forward_C_out[21]~21_combout\ = (\Data_Forwarding_unit|Forward_C~3_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21))) # (!\Data_Forwarding_unit|Forward_C~3_combout\ & ((\ID_Registers|Read_Data_1_ID[21]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	datac => \ID_Registers|Read_Data_1_ID[21]~43_combout\,
	datad => \Data_Forwarding_unit|Forward_C~3_combout\,
	combout => \Forward_C_mux|Forward_C_out[21]~21_combout\);

-- Location: LCCOMB_X71_Y26_N20
\ID_Comparator|Equal0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~12_combout\ = (\Forward_D_mux|Forward_D_out[21]~20_combout\ & (\Forward_C_mux|Forward_C_out[21]~21_combout\ & (\Forward_D_mux|Forward_D_out[20]~21_combout\ $ (!\Forward_C_mux|Forward_C_out[20]~20_combout\)))) # 
-- (!\Forward_D_mux|Forward_D_out[21]~20_combout\ & (!\Forward_C_mux|Forward_C_out[21]~21_combout\ & (\Forward_D_mux|Forward_D_out[20]~21_combout\ $ (!\Forward_C_mux|Forward_C_out[20]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Forward_D_mux|Forward_D_out[21]~20_combout\,
	datab => \Forward_D_mux|Forward_D_out[20]~21_combout\,
	datac => \Forward_C_mux|Forward_C_out[20]~20_combout\,
	datad => \Forward_C_mux|Forward_C_out[21]~21_combout\,
	combout => \ID_Comparator|Equal0~12_combout\);

-- Location: LCCOMB_X70_Y26_N26
\ID_Comparator|Equal0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~14_combout\ = (\ID_Comparator|Equal0~13_combout\ & (\ID_Comparator|Equal0~10_combout\ & (\ID_Comparator|Equal0~11_combout\ & \ID_Comparator|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Comparator|Equal0~13_combout\,
	datab => \ID_Comparator|Equal0~10_combout\,
	datac => \ID_Comparator|Equal0~11_combout\,
	datad => \ID_Comparator|Equal0~12_combout\,
	combout => \ID_Comparator|Equal0~14_combout\);

-- Location: LCCOMB_X70_Y26_N28
\ID_Comparator|Equal0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Comparator|Equal0~20_combout\ = (\ID_Comparator|Equal0~19_combout\ & (\ID_Comparator|Equal0~4_combout\ & (\ID_Comparator|Equal0~9_combout\ & \ID_Comparator|Equal0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Comparator|Equal0~19_combout\,
	datab => \ID_Comparator|Equal0~4_combout\,
	datac => \ID_Comparator|Equal0~9_combout\,
	datad => \ID_Comparator|Equal0~14_combout\,
	combout => \ID_Comparator|Equal0~20_combout\);

-- Location: LCCOMB_X65_Y24_N4
\ID_PC_Add|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~0_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & (\ID_PC_Add|Branch_Dest_ID[2]~0_combout\)) # (!\ID_Comparator|Equal0~20_combout\ & ((\IF_PC_Add|PC_Plus_4_IF[2]~0_combout\))))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (((\IF_PC_Add|PC_Plus_4_IF[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[2]~0_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\,
	combout => \ID_PC_Add|Add0~0_combout\);

-- Location: LCCOMB_X65_Y24_N8
\ID_PC_Add|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~1_combout\ = (\ID_Control|Decoder0~2_combout\ & ((\IF_ID_Pipeline_Stage|Instruction_ID\(0)))) # (!\ID_Control|Decoder0~2_combout\ & (\ID_PC_Add|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Control|Decoder0~2_combout\,
	datac => \ID_PC_Add|Add0~0_combout\,
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(0),
	combout => \ID_PC_Add|Add0~1_combout\);

-- Location: LCFF_X65_Y24_N9
\IF_PC_Reg|PC_IF[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~1_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(2));

-- Location: LCCOMB_X65_Y26_N6
\IF_Flush_mux|Instruction_IF[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[1]~4_combout\ = (!\IF_PC_Reg|PC_IF\(4) & (\IF_PC_Reg|PC_IF\(3) & (!\IF_PC_Reg|PC_IF\(2) & \IF_Flush_mux|Instruction_IF[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datab => \IF_PC_Reg|PC_IF\(3),
	datac => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_Flush_mux|Instruction_IF[13]~3_combout\,
	combout => \IF_Flush_mux|Instruction_IF[1]~4_combout\);

-- Location: LCFF_X65_Y26_N7
\IF_ID_Pipeline_Stage|Instruction_ID[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Flush_mux|Instruction_IF[1]~4_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(1));

-- Location: LCCOMB_X67_Y26_N12
\ID_PC_Add|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~2_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & ((\ID_PC_Add|Branch_Dest_ID[3]~2_combout\))) # (!\ID_Comparator|Equal0~20_combout\ & (\IF_PC_Add|PC_Plus_4_IF[3]~2_combout\)))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (\IF_PC_Add|PC_Plus_4_IF[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Control|Decoder0~6_combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\,
	datac => \ID_PC_Add|Branch_Dest_ID[3]~2_combout\,
	datad => \ID_Comparator|Equal0~20_combout\,
	combout => \ID_PC_Add|Add0~2_combout\);

-- Location: LCCOMB_X67_Y26_N24
\ID_PC_Add|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~3_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(1))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Control|Decoder0~2_combout\,
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	datad => \ID_PC_Add|Add0~2_combout\,
	combout => \ID_PC_Add|Add0~3_combout\);

-- Location: LCFF_X67_Y26_N25
\IF_PC_Reg|PC_IF[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~3_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(3));

-- Location: LCCOMB_X65_Y26_N10
\IF_Flush_mux|Instruction_IF[26]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[26]~17_combout\ = (!\IF_PC_Reg|PC_IF\(4) & (!\IF_PC_Reg|PC_IF\(3) & (\IF_PC_Reg|PC_IF\(2) & \IF_Flush_mux|Instruction_IF[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datab => \IF_PC_Reg|PC_IF\(3),
	datac => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_Flush_mux|Instruction_IF[13]~3_combout\,
	combout => \IF_Flush_mux|Instruction_IF[26]~17_combout\);

-- Location: LCFF_X65_Y26_N11
\IF_ID_Pipeline_Stage|Instruction_ID[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Flush_mux|Instruction_IF[26]~17_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(31));

-- Location: LCCOMB_X69_Y25_N30
\ID_Control|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~6_combout\ = (!\IF_ID_Pipeline_Stage|Instruction_ID\(31) & (!\IF_ID_Pipeline_Stage|Instruction_ID\(27) & \ID_Registers|register_rtl_0_bypass\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(31),
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(27),
	datad => \ID_Registers|register_rtl_0_bypass\(6),
	combout => \ID_Control|Decoder0~6_combout\);

-- Location: LCCOMB_X70_Y26_N22
\IF_Flush_mux|Instruction_IF[27]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[27]~1_combout\ = (\IF_Flush_mux|Instruction_IF[27]~0_combout\ & ((!\ID_Comparator|Equal0~20_combout\) # (!\ID_Control|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \IF_Flush_mux|Instruction_IF[27]~0_combout\,
	datad => \ID_Comparator|Equal0~20_combout\,
	combout => \IF_Flush_mux|Instruction_IF[27]~1_combout\);

-- Location: LCCOMB_X66_Y26_N26
\IF_Flush_mux|Instruction_IF[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[4]~8_combout\ = (\IF_Flush_mux|Instruction_IF[4]~7_combout\ & (!\IF_PC_Reg|PC_IF\(0) & (\IF_Flush_mux|Instruction_IF[27]~1_combout\ & !\IF_PC_Reg|PC_IF\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_Flush_mux|Instruction_IF[4]~7_combout\,
	datab => \IF_PC_Reg|PC_IF\(0),
	datac => \IF_Flush_mux|Instruction_IF[27]~1_combout\,
	datad => \IF_PC_Reg|PC_IF\(6),
	combout => \IF_Flush_mux|Instruction_IF[4]~8_combout\);

-- Location: LCFF_X66_Y26_N27
\IF_ID_Pipeline_Stage|Instruction_ID[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Flush_mux|Instruction_IF[4]~8_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(4));

-- Location: LCCOMB_X65_Y24_N22
\ID_PC_Add|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~8_combout\ = (\ID_Comparator|Equal0~20_combout\ & ((\ID_Control|Decoder0~6_combout\ & (\ID_PC_Add|Branch_Dest_ID[6]~8_combout\)) # (!\ID_Control|Decoder0~6_combout\ & ((\IF_PC_Add|PC_Plus_4_IF[6]~8_combout\))))) # 
-- (!\ID_Comparator|Equal0~20_combout\ & (((\IF_PC_Add|PC_Plus_4_IF[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[6]~8_combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \ID_Control|Decoder0~6_combout\,
	combout => \ID_PC_Add|Add0~8_combout\);

-- Location: LCCOMB_X65_Y24_N2
\ID_PC_Add|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~9_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(4))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Control|Decoder0~2_combout\,
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(4),
	datad => \ID_PC_Add|Add0~8_combout\,
	combout => \ID_PC_Add|Add0~9_combout\);

-- Location: LCFF_X65_Y24_N3
\IF_PC_Reg|PC_IF[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~9_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(6));

-- Location: LCCOMB_X66_Y26_N22
\IF_Flush_mux|Instruction_IF[27]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Flush_mux|Instruction_IF[27]~18_combout\ = (\IF_Instruction_Memory|memory~7_combout\ & (!\IF_PC_Reg|PC_IF\(6) & (\IF_Flush_mux|Instruction_IF[27]~1_combout\ & !\IF_PC_Reg|PC_IF\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_Instruction_Memory|memory~7_combout\,
	datab => \IF_PC_Reg|PC_IF\(6),
	datac => \IF_Flush_mux|Instruction_IF[27]~1_combout\,
	datad => \IF_PC_Reg|PC_IF\(4),
	combout => \IF_Flush_mux|Instruction_IF[27]~18_combout\);

-- Location: LCFF_X66_Y26_N23
\IF_ID_Pipeline_Stage|Instruction_ID[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Flush_mux|Instruction_IF[27]~18_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(27));

-- Location: LCCOMB_X69_Y25_N12
\ID_Control|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~2_combout\ = (!\Data_Forwarding_unit|always0~4_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(27) & ((\ID_Control|Decoder0~0_combout\) # (\ID_Control|Decoder0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|always0~4_combout\,
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(27),
	datac => \ID_Control|Decoder0~0_combout\,
	datad => \ID_Control|Decoder0~1_combout\,
	combout => \ID_Control|Decoder0~2_combout\);

-- Location: LCCOMB_X65_Y27_N8
\IF_PC_Mux|Next_PC_IF[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[0]~0_combout\ = (!\ID_Control|Decoder0~2_combout\ & ((\ID_Branch_AND|PCSrc_ID~combout\ & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(0))) # (!\ID_Branch_AND|PCSrc_ID~combout\ & ((\IF_PC_Reg|PC_IF\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(0),
	datab => \ID_Control|Decoder0~2_combout\,
	datac => \IF_PC_Reg|PC_IF\(0),
	datad => \ID_Branch_AND|PCSrc_ID~combout\,
	combout => \IF_PC_Mux|Next_PC_IF[0]~0_combout\);

-- Location: LCFF_X65_Y27_N9
\IF_PC_Reg|PC_IF[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[0]~0_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(0));

-- Location: LCCOMB_X67_Y24_N16
\IF_PC_Add|PC_Plus_4_IF[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\ = (\IF_PC_Reg|PC_IF\(9) & (!\IF_PC_Add|PC_Plus_4_IF[8]~13\)) # (!\IF_PC_Reg|PC_IF\(9) & ((\IF_PC_Add|PC_Plus_4_IF[8]~13\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[9]~15\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[8]~13\) # (!\IF_PC_Reg|PC_IF\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(9),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[8]~13\,
	combout => \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[9]~15\);

-- Location: LCCOMB_X69_Y23_N10
\ID_PC_Add|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~14_combout\ = (!\ID_Control|Decoder0~2_combout\ & ((\ID_Branch_AND|PCSrc_ID~combout\ & (\ID_PC_Add|Branch_Dest_ID[10]~16_combout\)) # (!\ID_Branch_AND|PCSrc_ID~combout\ & ((\IF_PC_Add|PC_Plus_4_IF[10]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[10]~16_combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\,
	datac => \ID_Branch_AND|PCSrc_ID~combout\,
	datad => \ID_Control|Decoder0~2_combout\,
	combout => \ID_PC_Add|Add0~14_combout\);

-- Location: LCFF_X69_Y23_N11
\IF_PC_Reg|PC_IF[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~14_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(10));

-- Location: LCCOMB_X67_Y24_N18
\IF_PC_Add|PC_Plus_4_IF[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\ = (\IF_PC_Reg|PC_IF\(10) & (\IF_PC_Add|PC_Plus_4_IF[9]~15\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(10) & (!\IF_PC_Add|PC_Plus_4_IF[9]~15\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[10]~17\ = CARRY((\IF_PC_Reg|PC_IF\(10) & !\IF_PC_Add|PC_Plus_4_IF[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(10),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[9]~15\,
	combout => \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[10]~17\);

-- Location: LCCOMB_X67_Y24_N0
\ID_PC_Add|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~15_combout\ = (!\ID_Control|Decoder0~2_combout\ & ((\ID_Branch_AND|PCSrc_ID~combout\ & (\ID_PC_Add|Branch_Dest_ID[11]~18_combout\)) # (!\ID_Branch_AND|PCSrc_ID~combout\ & ((\IF_PC_Add|PC_Plus_4_IF[11]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[11]~18_combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\,
	datac => \ID_Branch_AND|PCSrc_ID~combout\,
	datad => \ID_Control|Decoder0~2_combout\,
	combout => \ID_PC_Add|Add0~15_combout\);

-- Location: LCFF_X67_Y24_N1
\IF_PC_Reg|PC_IF[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~15_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(11));

-- Location: LCCOMB_X67_Y24_N20
\IF_PC_Add|PC_Plus_4_IF[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\ = (\IF_PC_Reg|PC_IF\(11) & (!\IF_PC_Add|PC_Plus_4_IF[10]~17\)) # (!\IF_PC_Reg|PC_IF\(11) & ((\IF_PC_Add|PC_Plus_4_IF[10]~17\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[11]~19\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[10]~17\) # (!\IF_PC_Reg|PC_IF\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(11),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[10]~17\,
	combout => \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[11]~19\);

-- Location: LCCOMB_X69_Y23_N12
\ID_PC_Add|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~16_combout\ = (!\ID_Control|Decoder0~2_combout\ & ((\ID_Branch_AND|PCSrc_ID~combout\ & (\ID_PC_Add|Branch_Dest_ID[12]~20_combout\)) # (!\ID_Branch_AND|PCSrc_ID~combout\ & ((\IF_PC_Add|PC_Plus_4_IF[12]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[12]~20_combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\,
	datac => \ID_Branch_AND|PCSrc_ID~combout\,
	datad => \ID_Control|Decoder0~2_combout\,
	combout => \ID_PC_Add|Add0~16_combout\);

-- Location: LCFF_X69_Y23_N13
\IF_PC_Reg|PC_IF[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~16_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(12));

-- Location: LCCOMB_X67_Y24_N22
\IF_PC_Add|PC_Plus_4_IF[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\ = (\IF_PC_Reg|PC_IF\(12) & (\IF_PC_Add|PC_Plus_4_IF[11]~19\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(12) & (!\IF_PC_Add|PC_Plus_4_IF[11]~19\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[12]~21\ = CARRY((\IF_PC_Reg|PC_IF\(12) & !\IF_PC_Add|PC_Plus_4_IF[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(12),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[11]~19\,
	combout => \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[12]~21\);

-- Location: LCFF_X67_Y24_N25
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(13));

-- Location: LCFF_X67_Y24_N23
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(12));

-- Location: LCFF_X67_Y24_N21
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(11));

-- Location: LCFF_X67_Y24_N19
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(10));

-- Location: LCCOMB_X66_Y24_N24
\ID_PC_Add|Branch_Dest_ID[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[13]~22_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(11) & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(13) & (\ID_PC_Add|Branch_Dest_ID[12]~21\ & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(13) & 
-- (!\ID_PC_Add|Branch_Dest_ID[12]~21\)))) # (!\IF_ID_Pipeline_Stage|Instruction_ID\(11) & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(13) & (!\ID_PC_Add|Branch_Dest_ID[12]~21\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(13) & ((\ID_PC_Add|Branch_Dest_ID[12]~21\) # 
-- (GND)))))
-- \ID_PC_Add|Branch_Dest_ID[13]~23\ = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID\(11) & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(13) & !\ID_PC_Add|Branch_Dest_ID[12]~21\)) # (!\IF_ID_Pipeline_Stage|Instruction_ID\(11) & ((!\ID_PC_Add|Branch_Dest_ID[12]~21\) # 
-- (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(11),
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(13),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[12]~21\,
	combout => \ID_PC_Add|Branch_Dest_ID[13]~22_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[13]~23\);

-- Location: LCCOMB_X65_Y23_N16
\ID_PC_Add|Add0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~17_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & ((\ID_PC_Add|Branch_Dest_ID[13]~22_combout\))) # (!\ID_Comparator|Equal0~20_combout\ & (\IF_PC_Add|PC_Plus_4_IF[13]~22_combout\)))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (\IF_PC_Add|PC_Plus_4_IF[13]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \ID_PC_Add|Branch_Dest_ID[13]~22_combout\,
	combout => \ID_PC_Add|Add0~17_combout\);

-- Location: LCCOMB_X65_Y23_N28
\ID_PC_Add|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~18_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(11))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(11),
	datac => \ID_PC_Add|Add0~17_combout\,
	datad => \ID_Control|Decoder0~2_combout\,
	combout => \ID_PC_Add|Add0~18_combout\);

-- Location: LCFF_X65_Y23_N29
\IF_PC_Reg|PC_IF[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~18_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(13));

-- Location: LCCOMB_X67_Y24_N24
\IF_PC_Add|PC_Plus_4_IF[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\ = (\IF_PC_Reg|PC_IF\(13) & (!\IF_PC_Add|PC_Plus_4_IF[12]~21\)) # (!\IF_PC_Reg|PC_IF\(13) & ((\IF_PC_Add|PC_Plus_4_IF[12]~21\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[13]~23\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[12]~21\) # (!\IF_PC_Reg|PC_IF\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(13),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[12]~21\,
	combout => \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[13]~23\);

-- Location: LCCOMB_X66_Y24_N26
\ID_PC_Add|Branch_Dest_ID[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[14]~24_combout\ = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(14) $ (\IF_ID_Pipeline_Stage|Instruction_ID\(12) $ (!\ID_PC_Add|Branch_Dest_ID[13]~23\)))) # (GND)
-- \ID_PC_Add|Branch_Dest_ID[14]~25\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(14) & ((\IF_ID_Pipeline_Stage|Instruction_ID\(12)) # (!\ID_PC_Add|Branch_Dest_ID[13]~23\))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(14) & 
-- (\IF_ID_Pipeline_Stage|Instruction_ID\(12) & !\ID_PC_Add|Branch_Dest_ID[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(14),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(12),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[13]~23\,
	combout => \ID_PC_Add|Branch_Dest_ID[14]~24_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[14]~25\);

-- Location: LCCOMB_X65_Y23_N2
\ID_PC_Add|Add0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~19_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & ((\ID_PC_Add|Branch_Dest_ID[14]~24_combout\))) # (!\ID_Comparator|Equal0~20_combout\ & (\IF_PC_Add|PC_Plus_4_IF[14]~24_combout\)))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (\IF_PC_Add|PC_Plus_4_IF[14]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \ID_PC_Add|Branch_Dest_ID[14]~24_combout\,
	combout => \ID_PC_Add|Add0~19_combout\);

-- Location: LCCOMB_X65_Y23_N22
\ID_PC_Add|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~20_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(12))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(12),
	datab => \ID_Control|Decoder0~2_combout\,
	datad => \ID_PC_Add|Add0~19_combout\,
	combout => \ID_PC_Add|Add0~20_combout\);

-- Location: LCFF_X65_Y23_N23
\IF_PC_Reg|PC_IF[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~20_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(14));

-- Location: LCCOMB_X67_Y24_N26
\IF_PC_Add|PC_Plus_4_IF[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\ = (\IF_PC_Reg|PC_IF\(14) & (\IF_PC_Add|PC_Plus_4_IF[13]~23\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(14) & (!\IF_PC_Add|PC_Plus_4_IF[13]~23\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[14]~25\ = CARRY((\IF_PC_Reg|PC_IF\(14) & !\IF_PC_Add|PC_Plus_4_IF[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(14),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[13]~23\,
	combout => \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[14]~25\);

-- Location: LCCOMB_X65_Y23_N24
\ID_PC_Add|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~21_combout\ = (\ID_Comparator|Equal0~20_combout\ & ((\ID_Control|Decoder0~6_combout\ & (\ID_PC_Add|Branch_Dest_ID[15]~26_combout\)) # (!\ID_Control|Decoder0~6_combout\ & ((\IF_PC_Add|PC_Plus_4_IF[15]~26_combout\))))) # 
-- (!\ID_Comparator|Equal0~20_combout\ & (((\IF_PC_Add|PC_Plus_4_IF[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[15]~26_combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \ID_Control|Decoder0~6_combout\,
	combout => \ID_PC_Add|Add0~21_combout\);

-- Location: LCCOMB_X65_Y23_N4
\ID_PC_Add|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~22_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(18))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	datab => \ID_Control|Decoder0~2_combout\,
	datac => \ID_PC_Add|Add0~21_combout\,
	combout => \ID_PC_Add|Add0~22_combout\);

-- Location: LCFF_X65_Y23_N5
\IF_PC_Reg|PC_IF[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~22_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(15));

-- Location: LCCOMB_X67_Y24_N28
\IF_PC_Add|PC_Plus_4_IF[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\ = (\IF_PC_Reg|PC_IF\(15) & (!\IF_PC_Add|PC_Plus_4_IF[14]~25\)) # (!\IF_PC_Reg|PC_IF\(15) & ((\IF_PC_Add|PC_Plus_4_IF[14]~25\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[15]~27\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[14]~25\) # (!\IF_PC_Reg|PC_IF\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(15),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[14]~25\,
	combout => \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[15]~27\);

-- Location: LCFF_X67_Y24_N31
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(16));

-- Location: LCFF_X67_Y24_N29
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(15));

-- Location: LCCOMB_X66_Y24_N30
\ID_PC_Add|Branch_Dest_ID[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[16]~28_combout\ = ((\IF_ID_Pipeline_Stage|Instruction_ID\(19) $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(16) $ (!\ID_PC_Add|Branch_Dest_ID[15]~27\)))) # (GND)
-- \ID_PC_Add|Branch_Dest_ID[16]~29\ = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID\(19) & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(16)) # (!\ID_PC_Add|Branch_Dest_ID[15]~27\))) # (!\IF_ID_Pipeline_Stage|Instruction_ID\(19) & 
-- (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(16) & !\ID_PC_Add|Branch_Dest_ID[15]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(16),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[15]~27\,
	combout => \ID_PC_Add|Branch_Dest_ID[16]~28_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[16]~29\);

-- Location: LCCOMB_X65_Y23_N6
\ID_PC_Add|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~23_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & ((\ID_PC_Add|Branch_Dest_ID[16]~28_combout\))) # (!\ID_Comparator|Equal0~20_combout\ & (\IF_PC_Add|PC_Plus_4_IF[16]~28_combout\)))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (\IF_PC_Add|PC_Plus_4_IF[16]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \ID_PC_Add|Branch_Dest_ID[16]~28_combout\,
	combout => \ID_PC_Add|Add0~23_combout\);

-- Location: LCCOMB_X65_Y23_N26
\ID_PC_Add|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~24_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(19))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Control|Decoder0~2_combout\,
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	datad => \ID_PC_Add|Add0~23_combout\,
	combout => \ID_PC_Add|Add0~24_combout\);

-- Location: LCFF_X65_Y23_N27
\IF_PC_Reg|PC_IF[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~24_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(16));

-- Location: LCCOMB_X67_Y24_N30
\IF_PC_Add|PC_Plus_4_IF[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\ = (\IF_PC_Reg|PC_IF\(16) & (\IF_PC_Add|PC_Plus_4_IF[15]~27\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(16) & (!\IF_PC_Add|PC_Plus_4_IF[15]~27\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[16]~29\ = CARRY((\IF_PC_Reg|PC_IF\(16) & !\IF_PC_Add|PC_Plus_4_IF[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(16),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[15]~27\,
	combout => \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[16]~29\);

-- Location: LCCOMB_X69_Y23_N18
\ID_PC_Add|Add0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~25_combout\ = (!\ID_Control|Decoder0~2_combout\ & ((\ID_Branch_AND|PCSrc_ID~combout\ & (\ID_PC_Add|Branch_Dest_ID[17]~30_combout\)) # (!\ID_Branch_AND|PCSrc_ID~combout\ & ((\IF_PC_Add|PC_Plus_4_IF[17]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[17]~30_combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\,
	datac => \ID_Branch_AND|PCSrc_ID~combout\,
	datad => \ID_Control|Decoder0~2_combout\,
	combout => \ID_PC_Add|Add0~25_combout\);

-- Location: LCFF_X69_Y23_N19
\IF_PC_Reg|PC_IF[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~25_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(17));

-- Location: LCCOMB_X67_Y23_N0
\IF_PC_Add|PC_Plus_4_IF[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\ = (\IF_PC_Reg|PC_IF\(17) & (!\IF_PC_Add|PC_Plus_4_IF[16]~29\)) # (!\IF_PC_Reg|PC_IF\(17) & ((\IF_PC_Add|PC_Plus_4_IF[16]~29\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[17]~31\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[16]~29\) # (!\IF_PC_Reg|PC_IF\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(17),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[16]~29\,
	combout => \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[17]~31\);

-- Location: LCCOMB_X65_Y23_N8
\ID_PC_Add|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~26_combout\ = (\ID_Comparator|Equal0~20_combout\ & ((\ID_Control|Decoder0~6_combout\ & (\ID_PC_Add|Branch_Dest_ID[18]~32_combout\)) # (!\ID_Control|Decoder0~6_combout\ & ((\IF_PC_Add|PC_Plus_4_IF[18]~32_combout\))))) # 
-- (!\ID_Comparator|Equal0~20_combout\ & (((\IF_PC_Add|PC_Plus_4_IF[18]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[18]~32_combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \ID_Control|Decoder0~6_combout\,
	combout => \ID_PC_Add|Add0~26_combout\);

-- Location: LCCOMB_X65_Y23_N12
\ID_PC_Add|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~27_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(16))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(16),
	datac => \ID_PC_Add|Add0~26_combout\,
	datad => \ID_Control|Decoder0~2_combout\,
	combout => \ID_PC_Add|Add0~27_combout\);

-- Location: LCFF_X65_Y23_N13
\IF_PC_Reg|PC_IF[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~27_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(18));

-- Location: LCCOMB_X67_Y23_N2
\IF_PC_Add|PC_Plus_4_IF[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\ = (\IF_PC_Reg|PC_IF\(18) & (\IF_PC_Add|PC_Plus_4_IF[17]~31\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(18) & (!\IF_PC_Add|PC_Plus_4_IF[17]~31\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[18]~33\ = CARRY((\IF_PC_Reg|PC_IF\(18) & !\IF_PC_Add|PC_Plus_4_IF[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(18),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[17]~31\,
	combout => \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[18]~33\);

-- Location: LCFF_X67_Y23_N1
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(17));

-- Location: LCCOMB_X66_Y23_N4
\ID_PC_Add|Branch_Dest_ID[19]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[19]~34_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(19) & (!\ID_PC_Add|Branch_Dest_ID[18]~33\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(19) & ((\ID_PC_Add|Branch_Dest_ID[18]~33\) # (GND)))
-- \ID_PC_Add|Branch_Dest_ID[19]~35\ = CARRY((!\ID_PC_Add|Branch_Dest_ID[18]~33\) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(19),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[18]~33\,
	combout => \ID_PC_Add|Branch_Dest_ID[19]~34_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[19]~35\);

-- Location: LCCOMB_X65_Y23_N30
\ID_PC_Add|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~28_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & ((\ID_PC_Add|Branch_Dest_ID[19]~34_combout\))) # (!\ID_Comparator|Equal0~20_combout\ & (\IF_PC_Add|PC_Plus_4_IF[19]~34_combout\)))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (\IF_PC_Add|PC_Plus_4_IF[19]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \ID_PC_Add|Branch_Dest_ID[19]~34_combout\,
	combout => \ID_PC_Add|Add0~28_combout\);

-- Location: LCCOMB_X65_Y23_N10
\ID_PC_Add|Add0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~29_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(17))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Control|Decoder0~2_combout\,
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	datad => \ID_PC_Add|Add0~28_combout\,
	combout => \ID_PC_Add|Add0~29_combout\);

-- Location: LCFF_X65_Y23_N11
\IF_PC_Reg|PC_IF[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~29_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(19));

-- Location: LCCOMB_X67_Y23_N4
\IF_PC_Add|PC_Plus_4_IF[19]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\ = (\IF_PC_Reg|PC_IF\(19) & (!\IF_PC_Add|PC_Plus_4_IF[18]~33\)) # (!\IF_PC_Reg|PC_IF\(19) & ((\IF_PC_Add|PC_Plus_4_IF[18]~33\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[19]~35\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[18]~33\) # (!\IF_PC_Reg|PC_IF\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(19),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[18]~33\,
	combout => \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[19]~35\);

-- Location: LCCOMB_X65_Y23_N0
\ID_PC_Add|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~30_combout\ = (\ID_Comparator|Equal0~20_combout\ & ((\ID_Control|Decoder0~6_combout\ & (\ID_PC_Add|Branch_Dest_ID[20]~36_combout\)) # (!\ID_Control|Decoder0~6_combout\ & ((\IF_PC_Add|PC_Plus_4_IF[20]~36_combout\))))) # 
-- (!\ID_Comparator|Equal0~20_combout\ & (((\IF_PC_Add|PC_Plus_4_IF[20]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[20]~36_combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \ID_Control|Decoder0~6_combout\,
	combout => \ID_PC_Add|Add0~30_combout\);

-- Location: LCCOMB_X65_Y23_N20
\ID_PC_Add|Add0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~31_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(18))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Control|Decoder0~2_combout\,
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	datad => \ID_PC_Add|Add0~30_combout\,
	combout => \ID_PC_Add|Add0~31_combout\);

-- Location: LCFF_X65_Y23_N21
\IF_PC_Reg|PC_IF[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~31_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(20));

-- Location: LCCOMB_X67_Y23_N6
\IF_PC_Add|PC_Plus_4_IF[20]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\ = (\IF_PC_Reg|PC_IF\(20) & (\IF_PC_Add|PC_Plus_4_IF[19]~35\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(20) & (!\IF_PC_Add|PC_Plus_4_IF[19]~35\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[20]~37\ = CARRY((\IF_PC_Reg|PC_IF\(20) & !\IF_PC_Add|PC_Plus_4_IF[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(20),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[19]~35\,
	combout => \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[20]~37\);

-- Location: LCFF_X67_Y23_N9
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(21));

-- Location: LCCOMB_X66_Y23_N8
\ID_PC_Add|Branch_Dest_ID[21]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[21]~38_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(21) & (!\ID_PC_Add|Branch_Dest_ID[20]~37\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(21) & ((\ID_PC_Add|Branch_Dest_ID[20]~37\) # (GND)))
-- \ID_PC_Add|Branch_Dest_ID[21]~39\ = CARRY((!\ID_PC_Add|Branch_Dest_ID[20]~37\) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(21),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[20]~37\,
	combout => \ID_PC_Add|Branch_Dest_ID[21]~38_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[21]~39\);

-- Location: LCCOMB_X65_Y23_N18
\ID_PC_Add|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~32_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & ((\ID_PC_Add|Branch_Dest_ID[21]~38_combout\))) # (!\ID_Comparator|Equal0~20_combout\ & (\IF_PC_Add|PC_Plus_4_IF[21]~38_combout\)))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (\IF_PC_Add|PC_Plus_4_IF[21]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \ID_PC_Add|Branch_Dest_ID[21]~38_combout\,
	combout => \ID_PC_Add|Add0~32_combout\);

-- Location: LCCOMB_X65_Y23_N14
\ID_PC_Add|Add0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~33_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|Instruction_ID\(19))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Control|Decoder0~2_combout\,
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	datad => \ID_PC_Add|Add0~32_combout\,
	combout => \ID_PC_Add|Add0~33_combout\);

-- Location: LCFF_X65_Y23_N15
\IF_PC_Reg|PC_IF[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~33_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(21));

-- Location: LCCOMB_X67_Y23_N8
\IF_PC_Add|PC_Plus_4_IF[21]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\ = (\IF_PC_Reg|PC_IF\(21) & (!\IF_PC_Add|PC_Plus_4_IF[20]~37\)) # (!\IF_PC_Reg|PC_IF\(21) & ((\IF_PC_Add|PC_Plus_4_IF[20]~37\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[21]~39\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[20]~37\) # (!\IF_PC_Reg|PC_IF\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(21),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[20]~37\,
	combout => \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[21]~39\);

-- Location: LCCOMB_X69_Y23_N4
\ID_PC_Add|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~34_combout\ = (!\ID_Control|Decoder0~2_combout\ & ((\ID_Branch_AND|PCSrc_ID~combout\ & (\ID_PC_Add|Branch_Dest_ID[22]~40_combout\)) # (!\ID_Branch_AND|PCSrc_ID~combout\ & ((\IF_PC_Add|PC_Plus_4_IF[22]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[22]~40_combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\,
	datac => \ID_Branch_AND|PCSrc_ID~combout\,
	datad => \ID_Control|Decoder0~2_combout\,
	combout => \ID_PC_Add|Add0~34_combout\);

-- Location: LCFF_X69_Y23_N5
\IF_PC_Reg|PC_IF[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~34_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(22));

-- Location: LCCOMB_X67_Y23_N10
\IF_PC_Add|PC_Plus_4_IF[22]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\ = (\IF_PC_Reg|PC_IF\(22) & (\IF_PC_Add|PC_Plus_4_IF[21]~39\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(22) & (!\IF_PC_Add|PC_Plus_4_IF[21]~39\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[22]~41\ = CARRY((\IF_PC_Reg|PC_IF\(22) & !\IF_PC_Add|PC_Plus_4_IF[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(22),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[21]~39\,
	combout => \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[22]~41\);

-- Location: LCFF_X67_Y23_N13
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(23));

-- Location: LCFF_X67_Y23_N11
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(22));

-- Location: LCCOMB_X66_Y23_N12
\ID_PC_Add|Branch_Dest_ID[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[23]~42_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(23) & (!\ID_PC_Add|Branch_Dest_ID[22]~41\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(23) & ((\ID_PC_Add|Branch_Dest_ID[22]~41\) # (GND)))
-- \ID_PC_Add|Branch_Dest_ID[23]~43\ = CARRY((!\ID_PC_Add|Branch_Dest_ID[22]~41\) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(23),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[22]~41\,
	combout => \ID_PC_Add|Branch_Dest_ID[23]~42_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[23]~43\);

-- Location: LCCOMB_X69_Y23_N30
\ID_PC_Add|Add0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~35_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & ((\ID_PC_Add|Branch_Dest_ID[23]~42_combout\))) # (!\ID_Comparator|Equal0~20_combout\ & (\IF_PC_Add|PC_Plus_4_IF[23]~42_combout\)))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (\IF_PC_Add|PC_Plus_4_IF[23]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Control|Decoder0~6_combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\,
	datac => \ID_PC_Add|Branch_Dest_ID[23]~42_combout\,
	datad => \ID_Comparator|Equal0~20_combout\,
	combout => \ID_PC_Add|Add0~35_combout\);

-- Location: LCCOMB_X69_Y23_N22
\ID_PC_Add|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~36_combout\ = (\ID_Control|Decoder0~2_combout\ & (\ID_Registers|register_rtl_0_bypass\(2))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Control|Decoder0~2_combout\,
	datac => \ID_Registers|register_rtl_0_bypass\(2),
	datad => \ID_PC_Add|Add0~35_combout\,
	combout => \ID_PC_Add|Add0~36_combout\);

-- Location: LCFF_X69_Y23_N23
\IF_PC_Reg|PC_IF[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~36_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(23));

-- Location: LCCOMB_X67_Y23_N12
\IF_PC_Add|PC_Plus_4_IF[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\ = (\IF_PC_Reg|PC_IF\(23) & (!\IF_PC_Add|PC_Plus_4_IF[22]~41\)) # (!\IF_PC_Reg|PC_IF\(23) & ((\IF_PC_Add|PC_Plus_4_IF[22]~41\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[23]~43\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[22]~41\) # (!\IF_PC_Reg|PC_IF\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(23),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[22]~41\,
	combout => \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[23]~43\);

-- Location: LCFF_X67_Y23_N15
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(24));

-- Location: LCCOMB_X66_Y23_N14
\ID_PC_Add|Branch_Dest_ID[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[24]~44_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(24) & (\ID_PC_Add|Branch_Dest_ID[23]~43\ $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(24) & (!\ID_PC_Add|Branch_Dest_ID[23]~43\ & VCC))
-- \ID_PC_Add|Branch_Dest_ID[24]~45\ = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(24) & !\ID_PC_Add|Branch_Dest_ID[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(24),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[23]~43\,
	combout => \ID_PC_Add|Branch_Dest_ID[24]~44_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[24]~45\);

-- Location: LCCOMB_X68_Y23_N4
\ID_PC_Add|Add0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~37_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & ((\ID_PC_Add|Branch_Dest_ID[24]~44_combout\))) # (!\ID_Comparator|Equal0~20_combout\ & (\IF_PC_Add|PC_Plus_4_IF[24]~44_combout\)))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (\IF_PC_Add|PC_Plus_4_IF[24]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_PC_Add|Branch_Dest_ID[24]~44_combout\,
	datad => \ID_Comparator|Equal0~20_combout\,
	combout => \ID_PC_Add|Add0~37_combout\);

-- Location: LCCOMB_X68_Y23_N8
\ID_PC_Add|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~38_combout\ = (\ID_Control|Decoder0~2_combout\ & ((\ID_Registers|register_rtl_0_bypass\(4)))) # (!\ID_Control|Decoder0~2_combout\ & (\ID_PC_Add|Add0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Control|Decoder0~2_combout\,
	datac => \ID_PC_Add|Add0~37_combout\,
	datad => \ID_Registers|register_rtl_0_bypass\(4),
	combout => \ID_PC_Add|Add0~38_combout\);

-- Location: LCFF_X68_Y23_N9
\IF_PC_Reg|PC_IF[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~38_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(24));

-- Location: LCCOMB_X67_Y23_N14
\IF_PC_Add|PC_Plus_4_IF[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\ = (\IF_PC_Reg|PC_IF\(24) & (\IF_PC_Add|PC_Plus_4_IF[23]~43\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(24) & (!\IF_PC_Add|PC_Plus_4_IF[23]~43\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[24]~45\ = CARRY((\IF_PC_Reg|PC_IF\(24) & !\IF_PC_Add|PC_Plus_4_IF[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(24),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[23]~43\,
	combout => \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[24]~45\);

-- Location: LCCOMB_X68_Y23_N22
\ID_PC_Add|Add0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~39_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & (\ID_PC_Add|Branch_Dest_ID[25]~46_combout\)) # (!\ID_Comparator|Equal0~20_combout\ & ((\IF_PC_Add|PC_Plus_4_IF[25]~46_combout\))))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (((\IF_PC_Add|PC_Plus_4_IF[25]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[25]~46_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\,
	combout => \ID_PC_Add|Add0~39_combout\);

-- Location: LCCOMB_X68_Y23_N10
\ID_PC_Add|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~40_combout\ = (\ID_Control|Decoder0~2_combout\ & (\ID_Registers|register_rtl_0_bypass\(6))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(6),
	datac => \ID_Control|Decoder0~2_combout\,
	datad => \ID_PC_Add|Add0~39_combout\,
	combout => \ID_PC_Add|Add0~40_combout\);

-- Location: LCFF_X68_Y23_N11
\IF_PC_Reg|PC_IF[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~40_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(25));

-- Location: LCCOMB_X67_Y23_N16
\IF_PC_Add|PC_Plus_4_IF[25]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\ = (\IF_PC_Reg|PC_IF\(25) & (!\IF_PC_Add|PC_Plus_4_IF[24]~45\)) # (!\IF_PC_Reg|PC_IF\(25) & ((\IF_PC_Add|PC_Plus_4_IF[24]~45\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[25]~47\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[24]~45\) # (!\IF_PC_Reg|PC_IF\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(25),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[24]~45\,
	combout => \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[25]~47\);

-- Location: LCCOMB_X69_Y23_N24
\ID_PC_Add|Add0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~41_combout\ = (!\ID_Control|Decoder0~2_combout\ & ((\ID_Branch_AND|PCSrc_ID~combout\ & (\ID_PC_Add|Branch_Dest_ID[26]~48_combout\)) # (!\ID_Branch_AND|PCSrc_ID~combout\ & ((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[26]~48_combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\,
	datac => \ID_Branch_AND|PCSrc_ID~combout\,
	datad => \ID_Control|Decoder0~2_combout\,
	combout => \ID_PC_Add|Add0~41_combout\);

-- Location: LCFF_X69_Y23_N25
\IF_PC_Reg|PC_IF[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~41_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(26));

-- Location: LCCOMB_X67_Y23_N18
\IF_PC_Add|PC_Plus_4_IF[26]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\ = (\IF_PC_Reg|PC_IF\(26) & (\IF_PC_Add|PC_Plus_4_IF[25]~47\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(26) & (!\IF_PC_Add|PC_Plus_4_IF[25]~47\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[26]~49\ = CARRY((\IF_PC_Reg|PC_IF\(26) & !\IF_PC_Add|PC_Plus_4_IF[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(26),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[25]~47\,
	combout => \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[26]~49\);

-- Location: LCCOMB_X68_Y23_N12
\ID_PC_Add|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~46_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & (\ID_PC_Add|Branch_Dest_ID[29]~54_combout\)) # (!\ID_Comparator|Equal0~20_combout\ & ((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout\))))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[29]~54_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\,
	combout => \ID_PC_Add|Add0~46_combout\);

-- Location: LCCOMB_X68_Y23_N20
\ID_PC_Add|Add0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~47_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(30))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(30),
	datac => \ID_Control|Decoder0~2_combout\,
	datad => \ID_PC_Add|Add0~46_combout\,
	combout => \ID_PC_Add|Add0~47_combout\);

-- Location: LCFF_X68_Y23_N21
\IF_PC_Reg|PC_IF[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~47_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(29));

-- Location: LCCOMB_X67_Y23_N20
\IF_PC_Add|PC_Plus_4_IF[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\ = (\IF_PC_Reg|PC_IF\(27) & (!\IF_PC_Add|PC_Plus_4_IF[26]~49\)) # (!\IF_PC_Reg|PC_IF\(27) & ((\IF_PC_Add|PC_Plus_4_IF[26]~49\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[27]~51\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[26]~49\) # (!\IF_PC_Reg|PC_IF\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(27),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[26]~49\,
	combout => \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[27]~51\);

-- Location: LCCOMB_X67_Y23_N22
\IF_PC_Add|PC_Plus_4_IF[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\ = (\IF_PC_Reg|PC_IF\(28) & (\IF_PC_Add|PC_Plus_4_IF[27]~51\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(28) & (!\IF_PC_Add|PC_Plus_4_IF[27]~51\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[28]~53\ = CARRY((\IF_PC_Reg|PC_IF\(28) & !\IF_PC_Add|PC_Plus_4_IF[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(28),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[27]~51\,
	combout => \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[28]~53\);

-- Location: LCCOMB_X67_Y23_N24
\IF_PC_Add|PC_Plus_4_IF[29]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\ = (\IF_PC_Reg|PC_IF\(29) & (!\IF_PC_Add|PC_Plus_4_IF[28]~53\)) # (!\IF_PC_Reg|PC_IF\(29) & ((\IF_PC_Add|PC_Plus_4_IF[28]~53\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[29]~55\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[28]~53\) # (!\IF_PC_Reg|PC_IF\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(29),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[28]~53\,
	combout => \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[29]~55\);

-- Location: LCFF_X67_Y23_N25
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(29));

-- Location: LCCOMB_X68_Y23_N26
\ID_PC_Add|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~44_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & (\ID_PC_Add|Branch_Dest_ID[28]~52_combout\)) # (!\ID_Comparator|Equal0~20_combout\ & ((\IF_PC_Add|PC_Plus_4_IF[28]~52_combout\))))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (((\IF_PC_Add|PC_Plus_4_IF[28]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[28]~52_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\,
	combout => \ID_PC_Add|Add0~44_combout\);

-- Location: LCCOMB_X68_Y23_N30
\ID_PC_Add|Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~45_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(29))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(29),
	datac => \ID_Control|Decoder0~2_combout\,
	datad => \ID_PC_Add|Add0~44_combout\,
	combout => \ID_PC_Add|Add0~45_combout\);

-- Location: LCFF_X68_Y23_N31
\IF_PC_Reg|PC_IF[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~45_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(28));

-- Location: LCFF_X67_Y23_N23
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(28));

-- Location: LCFF_X67_Y23_N21
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(27));

-- Location: LCFF_X67_Y23_N19
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(26));

-- Location: LCCOMB_X66_Y23_N20
\ID_PC_Add|Branch_Dest_ID[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[27]~50_combout\ = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(27) & (!\ID_PC_Add|Branch_Dest_ID[26]~49\)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(27) & ((\ID_PC_Add|Branch_Dest_ID[26]~49\) # (GND)))
-- \ID_PC_Add|Branch_Dest_ID[27]~51\ = CARRY((!\ID_PC_Add|Branch_Dest_ID[26]~49\) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(27),
	datad => VCC,
	cin => \ID_PC_Add|Branch_Dest_ID[26]~49\,
	combout => \ID_PC_Add|Branch_Dest_ID[27]~50_combout\,
	cout => \ID_PC_Add|Branch_Dest_ID[27]~51\);

-- Location: LCCOMB_X68_Y23_N0
\ID_PC_Add|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~42_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & ((\ID_PC_Add|Branch_Dest_ID[27]~50_combout\))) # (!\ID_Comparator|Equal0~20_combout\ & (\IF_PC_Add|PC_Plus_4_IF[27]~50_combout\)))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (\IF_PC_Add|PC_Plus_4_IF[27]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_PC_Add|Branch_Dest_ID[27]~50_combout\,
	datad => \ID_Comparator|Equal0~20_combout\,
	combout => \ID_PC_Add|Add0~42_combout\);

-- Location: LCCOMB_X68_Y23_N28
\ID_PC_Add|Add0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~43_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(28))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(28),
	datac => \ID_Control|Decoder0~2_combout\,
	datad => \ID_PC_Add|Add0~42_combout\,
	combout => \ID_PC_Add|Add0~43_combout\);

-- Location: LCFF_X68_Y23_N29
\IF_PC_Reg|PC_IF[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~43_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(27));

-- Location: LCCOMB_X66_Y23_N28
\ID_PC_Add|Branch_Dest_ID[31]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Branch_Dest_ID[31]~58_combout\ = \ID_PC_Add|Branch_Dest_ID[30]~57\ $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(31),
	cin => \ID_PC_Add|Branch_Dest_ID[30]~57\,
	combout => \ID_PC_Add|Branch_Dest_ID[31]~58_combout\);

-- Location: LCCOMB_X67_Y23_N30
\ID_PC_Add|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~50_combout\ = (!\ID_Control|Decoder0~2_combout\ & ((\ID_Branch_AND|PCSrc_ID~combout\ & ((\ID_PC_Add|Branch_Dest_ID[31]~58_combout\))) # (!\ID_Branch_AND|PCSrc_ID~combout\ & (\IF_PC_Add|PC_Plus_4_IF[31]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Branch_AND|PCSrc_ID~combout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\,
	datac => \ID_Control|Decoder0~2_combout\,
	datad => \ID_PC_Add|Branch_Dest_ID[31]~58_combout\,
	combout => \ID_PC_Add|Add0~50_combout\);

-- Location: LCFF_X67_Y23_N31
\IF_PC_Reg|PC_IF[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~50_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(31));

-- Location: LCCOMB_X67_Y23_N26
\IF_PC_Add|PC_Plus_4_IF[30]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\ = (\IF_PC_Reg|PC_IF\(30) & (\IF_PC_Add|PC_Plus_4_IF[29]~55\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(30) & (!\IF_PC_Add|PC_Plus_4_IF[29]~55\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[30]~57\ = CARRY((\IF_PC_Reg|PC_IF\(30) & !\IF_PC_Add|PC_Plus_4_IF[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(30),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[29]~55\,
	combout => \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[30]~57\);

-- Location: LCCOMB_X67_Y23_N28
\IF_PC_Add|PC_Plus_4_IF[31]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\ = \IF_PC_Add|PC_Plus_4_IF[30]~57\ $ (\IF_PC_Reg|PC_IF\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Reg|PC_IF\(31),
	cin => \IF_PC_Add|PC_Plus_4_IF[30]~57\,
	combout => \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\);

-- Location: LCFF_X67_Y23_N29
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(31));

-- Location: LCCOMB_X68_Y23_N6
\ID_PC_Add|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~48_combout\ = (\ID_Control|Decoder0~6_combout\ & ((\ID_Comparator|Equal0~20_combout\ & (\ID_PC_Add|Branch_Dest_ID[30]~56_combout\)) # (!\ID_Comparator|Equal0~20_combout\ & ((\IF_PC_Add|PC_Plus_4_IF[30]~56_combout\))))) # 
-- (!\ID_Control|Decoder0~6_combout\ & (((\IF_PC_Add|PC_Plus_4_IF[30]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_PC_Add|Branch_Dest_ID[30]~56_combout\,
	datab => \ID_Control|Decoder0~6_combout\,
	datac => \ID_Comparator|Equal0~20_combout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\,
	combout => \ID_PC_Add|Add0~48_combout\);

-- Location: LCCOMB_X68_Y23_N18
\ID_PC_Add|Add0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_PC_Add|Add0~49_combout\ = (\ID_Control|Decoder0~2_combout\ & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID\(31))) # (!\ID_Control|Decoder0~2_combout\ & ((\ID_PC_Add|Add0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(31),
	datac => \ID_Control|Decoder0~2_combout\,
	datad => \ID_PC_Add|Add0~48_combout\,
	combout => \ID_PC_Add|Add0~49_combout\);

-- Location: LCFF_X68_Y23_N19
\IF_PC_Reg|PC_IF[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_PC_Add|Add0~49_combout\,
	ena => \Data_Forwarding_unit|ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(30));

-- Location: LCFF_X68_Y27_N29
\ID_Registers|register_rtl_0_bypass[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(61));

-- Location: LCCOMB_X67_Y27_N26
\ID_Registers|Read_Data_1_ID[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[25]~50_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(61))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(61),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a25\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[25]~50_combout\);

-- Location: LCCOMB_X67_Y27_N28
\ID_Registers|Read_Data_1_ID[25]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[25]~51_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\ID_Registers|Read_Data_1_ID[25]~50_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (((\ID_Registers|Read_Data_1_ID[25]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \ID_Registers|Read_Data_1_ID[25]~50_combout\,
	combout => \ID_Registers|Read_Data_1_ID[25]~51_combout\);

-- Location: LCCOMB_X67_Y27_N24
\ID_Registers|Read_Data_1_ID[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[27]~54_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(65))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0_bypass\(65),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a27\,
	combout => \ID_Registers|Read_Data_1_ID[27]~54_combout\);

-- Location: LCCOMB_X67_Y27_N6
\ID_Registers|Read_Data_1_ID[27]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[27]~55_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (\ID_Registers|Read_Data_1_ID[27]~54_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\ID_Registers|Read_Data_1_ID[27]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_1_ID[27]~54_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	combout => \ID_Registers|Read_Data_1_ID[27]~55_combout\);

-- Location: LCCOMB_X68_Y24_N26
\ID_Registers|Read_Data_1_ID[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[29]~58_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(69))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(69),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a29\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[29]~58_combout\);

-- Location: LCCOMB_X68_Y24_N8
\ID_Registers|Read_Data_1_ID[29]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[29]~59_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & (((\ID_Registers|Read_Data_1_ID[29]~58_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ & ((\ID_Registers|Read_Data_1_ID[29]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	datab => \ID_Registers|Read_Data_1_ID[29]~58_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	combout => \ID_Registers|Read_Data_1_ID[29]~59_combout\);

-- Location: LCCOMB_X35_Y1_N16
\ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(0),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout\);

-- Location: LCFF_X35_Y1_N17
\ID_EX_Pipeline_Stage|Instruction_EX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(0));

-- Location: LCCOMB_X1_Y14_N28
\ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout\);

-- Location: LCFF_X1_Y14_N29
\ID_EX_Pipeline_Stage|Instruction_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(1));

-- Location: LCCOMB_X1_Y16_N28
\ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(2),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout\);

-- Location: LCFF_X1_Y16_N29
\ID_EX_Pipeline_Stage|Instruction_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(2));

-- Location: LCFF_X68_Y23_N25
\ID_EX_Pipeline_Stage|Instruction_EX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register_rtl_0_bypass\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(3));

-- Location: LCCOMB_X91_Y9_N24
\ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(4),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout\);

-- Location: LCFF_X91_Y9_N25
\ID_EX_Pipeline_Stage|Instruction_EX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(4));

-- Location: LCCOMB_X71_Y14_N20
\ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout\ = \ID_Registers|register_rtl_0_bypass\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register_rtl_0_bypass\(2),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout\);

-- Location: LCFF_X71_Y14_N21
\ID_EX_Pipeline_Stage|Instruction_EX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(5));

-- Location: LCFF_X31_Y1_N17
\ID_EX_Pipeline_Stage|Instruction_EX[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(26));

-- Location: LCCOMB_X52_Y1_N16
\ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(27),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout\);

-- Location: LCFF_X52_Y1_N17
\ID_EX_Pipeline_Stage|Instruction_EX[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(27));

-- Location: LCFF_X65_Y24_N1
\ID_EX_Pipeline_Stage|Instruction_EX[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register_rtl_0_bypass\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(28));

-- Location: LCFF_X31_Y1_N11
\ID_EX_Pipeline_Stage|Instruction_EX[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(31));

-- Location: LCCOMB_X68_Y28_N28
\EX_ALU|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~3_combout\ = (!\EX_ALU|Mux24~1_combout\ & (!\EX_ALU|Mux25~1_combout\ & (!\EX_ALU|Mux27~1_combout\ & !\EX_ALU|Mux26~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux24~1_combout\,
	datab => \EX_ALU|Mux25~1_combout\,
	datac => \EX_ALU|Mux27~1_combout\,
	datad => \EX_ALU|Mux26~1_combout\,
	combout => \EX_ALU|Equal0~3_combout\);

-- Location: LCCOMB_X70_Y28_N0
\EX_ALU|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~4_combout\ = (!\EX_ALU|Mux21~1_combout\ & !\EX_ALU|Mux22~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux21~1_combout\,
	datad => \EX_ALU|Mux22~1_combout\,
	combout => \EX_ALU|Equal0~4_combout\);

-- Location: LCCOMB_X68_Y28_N18
\EX_ALU|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~5_combout\ = (!\EX_ALU|Mux19~1_combout\ & (\EX_ALU|Equal0~3_combout\ & (!\EX_ALU|Mux20~1_combout\ & \EX_ALU|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux19~1_combout\,
	datab => \EX_ALU|Equal0~3_combout\,
	datac => \EX_ALU|Mux20~1_combout\,
	datad => \EX_ALU|Equal0~4_combout\,
	combout => \EX_ALU|Equal0~5_combout\);

-- Location: LCCOMB_X75_Y27_N22
\EX_ALU|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~1_combout\ = (!\EX_ALU|Mux2~1_combout\ & !\EX_ALU|Mux3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux2~1_combout\,
	datac => \EX_ALU|Mux3~1_combout\,
	combout => \EX_ALU|Equal0~1_combout\);

-- Location: LCCOMB_X76_Y26_N16
\EX_ALU|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~2_combout\ = (\EX_ALU|Equal0~0_combout\ & (\EX_ALU|Equal0~1_combout\ & (!\EX_ALU|Mux0~1_combout\ & !\EX_ALU|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Equal0~0_combout\,
	datab => \EX_ALU|Equal0~1_combout\,
	datac => \EX_ALU|Mux0~1_combout\,
	datad => \EX_ALU|Mux1~1_combout\,
	combout => \EX_ALU|Equal0~2_combout\);

-- Location: LCCOMB_X76_Y28_N18
\EX_ALU|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~9_combout\ = (!\EX_ALU|Mux28~1_combout\ & (!\EX_ALU|Mux7~1_combout\ & !\EX_ALU|Mux29~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_ALU|Mux28~1_combout\,
	datac => \EX_ALU|Mux7~1_combout\,
	datad => \EX_ALU|Mux29~1_combout\,
	combout => \EX_ALU|Equal0~9_combout\);

-- Location: LCCOMB_X76_Y28_N22
\EX_ALU|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~6_combout\ = (!\EX_ALU|Mux16~1_combout\ & (!\EX_ALU|Mux18~1_combout\ & (!\EX_ALU|Mux15~1_combout\ & !\EX_ALU|Mux17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux16~1_combout\,
	datab => \EX_ALU|Mux18~1_combout\,
	datac => \EX_ALU|Mux15~1_combout\,
	datad => \EX_ALU|Mux17~1_combout\,
	combout => \EX_ALU|Equal0~6_combout\);

-- Location: LCCOMB_X74_Y25_N0
\EX_ALU|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~8_combout\ = (!\EX_ALU|Mux8~1_combout\ & (!\EX_ALU|Mux9~1_combout\ & (!\EX_ALU|Mux23~1_combout\ & !\EX_ALU|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux8~1_combout\,
	datab => \EX_ALU|Mux9~1_combout\,
	datac => \EX_ALU|Mux23~1_combout\,
	datad => \EX_ALU|Mux10~1_combout\,
	combout => \EX_ALU|Equal0~8_combout\);

-- Location: LCCOMB_X76_Y28_N8
\EX_ALU|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~10_combout\ = (\EX_ALU|Equal0~7_combout\ & (\EX_ALU|Equal0~9_combout\ & (\EX_ALU|Equal0~6_combout\ & \EX_ALU|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Equal0~7_combout\,
	datab => \EX_ALU|Equal0~9_combout\,
	datac => \EX_ALU|Equal0~6_combout\,
	datad => \EX_ALU|Equal0~8_combout\,
	combout => \EX_ALU|Equal0~10_combout\);

-- Location: LCCOMB_X68_Y28_N8
\EX_ALU|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~11_combout\ = (!\EX_ALU|Mux31~4_combout\ & (\EX_ALU|Equal0~5_combout\ & (\EX_ALU|Equal0~2_combout\ & \EX_ALU|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux31~4_combout\,
	datab => \EX_ALU|Equal0~5_combout\,
	datac => \EX_ALU|Equal0~2_combout\,
	datad => \EX_ALU|Equal0~10_combout\,
	combout => \EX_ALU|Equal0~11_combout\);

-- Location: LCFF_X71_Y25_N3
\EX_MEM_Pipeline_Stage|Write_Data_MEM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \Data_forwarding_mux_B|Mux31~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(0));

-- Location: LCFF_X72_Y25_N29
\EX_MEM_Pipeline_Stage|Write_Data_MEM[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux30~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(1));

-- Location: LCFF_X72_Y27_N13
\EX_MEM_Pipeline_Stage|Write_Data_MEM[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux29~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(2));

-- Location: LCFF_X74_Y27_N3
\EX_MEM_Pipeline_Stage|Write_Data_MEM[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \Data_forwarding_mux_B|Mux28~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(3));

-- Location: LCCOMB_X72_Y27_N30
\Data_forwarding_mux_B|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux27~3_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	datad => \Data_forwarding_mux_B|Mux27~1_combout\,
	combout => \Data_forwarding_mux_B|Mux27~3_combout\);

-- Location: LCFF_X72_Y27_N31
\EX_MEM_Pipeline_Stage|Write_Data_MEM[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux27~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(4));

-- Location: LCCOMB_X65_Y25_N4
\EX_MEM_Pipeline_Stage|Write_Data_MEM[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Write_Data_MEM[5]~feeder_combout\ = \Data_forwarding_mux_B|Mux26~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Data_forwarding_mux_B|Mux26~3_combout\,
	combout => \EX_MEM_Pipeline_Stage|Write_Data_MEM[5]~feeder_combout\);

-- Location: LCFF_X65_Y25_N5
\EX_MEM_Pipeline_Stage|Write_Data_MEM[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(5));

-- Location: LCCOMB_X70_Y28_N10
\Data_forwarding_mux_B|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux25~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\)) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & ((\Data_forwarding_mux_B|Mux25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	datac => \Data_forwarding_mux_B|Mux25~0_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \Data_forwarding_mux_B|Mux25~1_combout\);

-- Location: LCFF_X70_Y28_N11
\EX_MEM_Pipeline_Stage|Write_Data_MEM[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux25~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(6));

-- Location: LCCOMB_X65_Y25_N14
\Data_forwarding_mux_B|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux24~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & (\Data_forwarding_mux_B|Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux31~3_combout\,
	datac => \Data_forwarding_mux_B|Mux24~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	combout => \Data_forwarding_mux_B|Mux24~1_combout\);

-- Location: LCFF_X65_Y25_N15
\EX_MEM_Pipeline_Stage|Write_Data_MEM[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(7));

-- Location: LCCOMB_X74_Y27_N14
\Data_forwarding_mux_B|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux23~1_combout\ = (\Data_forwarding_mux_B|Mux31~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\))) # (!\Data_forwarding_mux_B|Mux31~3_combout\ & (\Data_forwarding_mux_B|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux23~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	datad => \Data_forwarding_mux_B|Mux31~3_combout\,
	combout => \Data_forwarding_mux_B|Mux23~1_combout\);

-- Location: LCFF_X74_Y27_N15
\EX_MEM_Pipeline_Stage|Write_Data_MEM[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(8));

-- Location: LCCOMB_X71_Y25_N4
\MEM_Data_Memory|Read_Data_MEM~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~7_combout\ = (\MEM_Data_Memory|Read_Data_MEM~6_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~6_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~7_combout\);

-- Location: LCCOMB_X71_Y25_N8
\MEM_Data_Memory|Read_Data_MEM[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(3) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~7_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~7_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(3),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(3));

-- Location: LCCOMB_X66_Y28_N6
\MEM_Data_Memory|Read_Data_MEM~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~9_combout\ = (\MEM_Data_Memory|Read_Data_MEM~8_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~8_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~9_combout\);

-- Location: LCCOMB_X72_Y31_N10
\MEM_Data_Memory|Read_Data_MEM[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(4) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM~9_combout\))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(4),
	datac => \MEM_Data_Memory|Read_Data_MEM~9_combout\,
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(4));

-- Location: LCCOMB_X66_Y28_N18
\MEM_Data_Memory|Read_Data_MEM~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~13_combout\ = (\MEM_Data_Memory|Read_Data_MEM~12_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~12_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~13_combout\);

-- Location: LCCOMB_X66_Y28_N14
\MEM_Data_Memory|Read_Data_MEM[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(6) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~13_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~13_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(6),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(6));

-- Location: LCCOMB_X66_Y28_N0
\MEM_Data_Memory|Read_Data_MEM~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~17_combout\ = (\MEM_Data_Memory|Read_Data_MEM~16_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~16_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~17_combout\);

-- Location: LCCOMB_X66_Y28_N20
\MEM_Data_Memory|Read_Data_MEM[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(8) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~17_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~17_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(8),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(8));

-- Location: LCCOMB_X66_Y28_N28
\MEM_Data_Memory|Read_Data_MEM~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~19_combout\ = (\MEM_Data_Memory|Read_Data_MEM~18_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~18_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~19_combout\);

-- Location: LCCOMB_X74_Y28_N16
\MEM_Data_Memory|Read_Data_MEM[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(9) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~19_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~19_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(9),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(9));

-- Location: LCFF_X68_Y30_N3
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(53));

-- Location: LCCOMB_X68_Y30_N2
\MEM_Data_Memory|Read_Data_MEM~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~34_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17\))) # (!\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(74),
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(53),
	datad => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17\,
	combout => \MEM_Data_Memory|Read_Data_MEM~34_combout\);

-- Location: LCCOMB_X68_Y30_N6
\MEM_Data_Memory|Read_Data_MEM~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~35_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (\MEM_Data_Memory|Read_Data_MEM~34_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~34_combout\,
	datac => \MEM_Data_Memory|always0~3_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~35_combout\);

-- Location: LCCOMB_X68_Y30_N14
\MEM_Data_Memory|Read_Data_MEM[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(17) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~35_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~35_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(17),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(17));

-- Location: LCCOMB_X66_Y28_N10
\MEM_Data_Memory|Read_Data_MEM~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~47_combout\ = (\MEM_Data_Memory|Read_Data_MEM~46_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~46_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~47_combout\);

-- Location: LCCOMB_X66_Y28_N24
\MEM_Data_Memory|Read_Data_MEM[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(23) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~47_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~47_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(23),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(23));

-- Location: LCCOMB_X72_Y23_N20
\MEM_Data_Memory|Read_Data_MEM~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~50_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25\))) # (!\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(69),
	datab => \ID_Registers|register_rtl_0_bypass\(74),
	datad => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25\,
	combout => \MEM_Data_Memory|Read_Data_MEM~50_combout\);

-- Location: LCCOMB_X72_Y23_N30
\MEM_Data_Memory|Read_Data_MEM~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~51_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & \MEM_Data_Memory|Read_Data_MEM~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~4_combout\,
	datac => \MEM_Data_Memory|always0~9_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~50_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~51_combout\);

-- Location: LCCOMB_X72_Y23_N4
\MEM_Data_Memory|Read_Data_MEM[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(25) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~51_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~51_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM\(25),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(25));

-- Location: LCFF_X68_Y26_N1
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(71));

-- Location: LCCOMB_X68_Y26_N20
\MEM_Data_Memory|Read_Data_MEM~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~52_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26\,
	datab => \ID_Registers|register_rtl_0_bypass\(74),
	datad => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(71),
	combout => \MEM_Data_Memory|Read_Data_MEM~52_combout\);

-- Location: LCCOMB_X72_Y23_N2
\MEM_Data_Memory|Read_Data_MEM~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~53_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (\MEM_Data_Memory|Read_Data_MEM~52_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & !\MEM_Data_Memory|always0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~52_combout\,
	datac => \MEM_Data_Memory|always0~9_combout\,
	datad => \MEM_Data_Memory|always0~4_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~53_combout\);

-- Location: LCCOMB_X72_Y23_N14
\MEM_Data_Memory|Read_Data_MEM[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(26) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~53_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~53_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(26),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(26));

-- Location: LCFF_X65_Y24_N27
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(75));

-- Location: LCCOMB_X65_Y24_N26
\MEM_Data_Memory|Read_Data_MEM~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~56_combout\ = (\ID_Registers|register_rtl_0_bypass\(74) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28\)) # (!\ID_Registers|register_rtl_0_bypass\(74) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(75),
	datad => \ID_Registers|register_rtl_0_bypass\(74),
	combout => \MEM_Data_Memory|Read_Data_MEM~56_combout\);

-- Location: LCCOMB_X69_Y24_N10
\MEM_Data_Memory|Read_Data_MEM~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~57_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & \MEM_Data_Memory|Read_Data_MEM~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~4_combout\,
	datac => \MEM_Data_Memory|always0~9_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~56_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~57_combout\);

-- Location: LCCOMB_X74_Y24_N28
\MEM_Data_Memory|Read_Data_MEM[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(28) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~57_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~57_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(28),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(28));

-- Location: LCFF_X72_Y29_N21
\MEM_WB_Pipeline_Stage|Read_Data_WB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(3));

-- Location: LCCOMB_X72_Y31_N12
\MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder_combout\ = \MEM_Data_Memory|Read_Data_MEM\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_Data_Memory|Read_Data_MEM\(4),
	combout => \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder_combout\);

-- Location: LCFF_X72_Y31_N13
\MEM_WB_Pipeline_Stage|Read_Data_WB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(4));

-- Location: LCFF_X70_Y29_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(6));

-- Location: LCFF_X74_Y27_N13
\MEM_WB_Pipeline_Stage|Read_Data_WB[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(8));

-- Location: LCFF_X74_Y28_N11
\MEM_WB_Pipeline_Stage|Read_Data_WB[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(9));

-- Location: LCFF_X69_Y27_N29
\MEM_WB_Pipeline_Stage|Read_Data_WB[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(17));

-- Location: LCFF_X69_Y27_N11
\MEM_WB_Pipeline_Stage|Read_Data_WB[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(23));

-- Location: LCFF_X72_Y23_N21
\MEM_WB_Pipeline_Stage|Read_Data_WB[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(25));

-- Location: LCFF_X68_Y26_N21
\MEM_WB_Pipeline_Stage|Read_Data_WB[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_Data_Memory|Read_Data_MEM\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(26));

-- Location: LCCOMB_X74_Y24_N12
\MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder_combout\ = \MEM_Data_Memory|Read_Data_MEM\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_Data_Memory|Read_Data_MEM\(28),
	combout => \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder_combout\);

-- Location: LCFF_X74_Y24_N13
\MEM_WB_Pipeline_Stage|Read_Data_WB[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(28));

-- Location: LCCOMB_X72_Y31_N24
\MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout\);

-- Location: LCFF_X72_Y31_N25
\MEM_WB_Pipeline_Stage|ALU_Result_WB[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(5));

-- Location: LCCOMB_X71_Y31_N10
\MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout\);

-- Location: LCFF_X71_Y31_N11
\MEM_WB_Pipeline_Stage|ALU_Result_WB[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(11));

-- Location: LCFF_X74_Y28_N13
\MEM_WB_Pipeline_Stage|ALU_Result_WB[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(13));

-- Location: LCFF_X70_Y30_N31
\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(15));

-- Location: LCFF_X72_Y30_N17
\MEM_WB_Pipeline_Stage|ALU_Result_WB[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(19));

-- Location: LCCOMB_X76_Y27_N10
\MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout\);

-- Location: LCFF_X76_Y27_N11
\MEM_WB_Pipeline_Stage|ALU_Result_WB[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(22));

-- Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Reg|PC_IF\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(0));

-- Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Reg|PC_IF\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(1));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(2));

-- Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(3));

-- Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(4));

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(5));

-- Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(6));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(7));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(8));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(9));

-- Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(10));

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(11));

-- Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(12));

-- Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(13));

-- Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(14));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(15));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(16));

-- Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(17));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(18));

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(19));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(20));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(21));

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(22));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(23));

-- Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(24));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(25));

-- Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(26));

-- Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(27));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(28));

-- Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(29));

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(30));

-- Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(31));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(0));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(1));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(2));

-- Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(3));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(4));

-- Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[5]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(5));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(6));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(7));

-- Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(8));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(9));

-- Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(10));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[11]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(11));

-- Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[12]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(12));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(13));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(14));

-- Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(15));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[16]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(16));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(17));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(18));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(19));

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(20));

-- Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[5]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(21));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[22]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(22));

-- Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(23));

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(24));

-- Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(25));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[26]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(26));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[27]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(27));

-- Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(28));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(29));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(30));

-- Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Flush_mux|Instruction_IF[26]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(31));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(0));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(1));

-- Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(2));

-- Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(3));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(4));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(5));

-- Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(6));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(7));

-- Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(8));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(9));

-- Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(10));

-- Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(11));

-- Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(12));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(13));

-- Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(15));

-- Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(16));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(17));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(18));

-- Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(19));

-- Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(20));

-- Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(21));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(22));

-- Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(23));

-- Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(24));

-- Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(25));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(26));

-- Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(27));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(28));

-- Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(29));

-- Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(30));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_PC_Add|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(31));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(0));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(1));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(2));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register_rtl_0_bypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(3));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(4));

-- Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register_rtl_0_bypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(5));

-- Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(6));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(7));

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(8));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(9));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(10));

-- Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(11));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(12));

-- Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(13));

-- Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(14));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(15));

-- Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(16));

-- Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(17));

-- Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(18));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(19));

-- Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(20));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register_rtl_0_bypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(21));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register_rtl_0_bypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(22));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register_rtl_0_bypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(23));

-- Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(24));

-- Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(25));

-- Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(26));

-- Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(27));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register_rtl_0_bypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(28));

-- Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(29));

-- Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(30));

-- Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(31));

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_1_ID[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register_rtl_0_bypass\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_1_ID(0));

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_1_ID[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register_rtl_0_bypass\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_1_ID(1));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_1_ID[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register_rtl_0_bypass\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_1_ID(2));

-- Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_1_ID[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_1_ID(3));

-- Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_1_ID[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_1_ID(4));

-- Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(0));

-- Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(1));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(2));

-- Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(3));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(4));

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(5));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(6));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(7));

-- Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[8]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(8));

-- Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(9));

-- Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[10]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(10));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[11]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(11));

-- Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(12));

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(13));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(14));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(15));

-- Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(16));

-- Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(17));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[18]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(18));

-- Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[19]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(19));

-- Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[20]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(20));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[21]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(21));

-- Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[22]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(22));

-- Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[23]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(23));

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[24]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(24));

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[25]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(25));

-- Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[26]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(26));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[27]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(27));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[28]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(28));

-- Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[29]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(29));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[30]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(30));

-- Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[31]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(31));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUOp_ID[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUOp_ID(0));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUOp_ID[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUOp_ID(1));

-- Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUSrc_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|ALUSrc_ID~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUSrc_ID);

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_ID);

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemRead_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemRead_ID);

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemWrite_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemWrite_ID);

-- Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemtoReg_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemtoReg_ID);

-- Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCSrc_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Branch_AND|PCSrc_ID~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCSrc_ID);

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(0));

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(1));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(2));

-- Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(3));

-- Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(4));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(5));

-- Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(6));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(7));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(8));

-- Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(9));

-- Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(10));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(11));

-- Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(12));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(13));

-- Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(14));

-- Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(15));

-- Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(16));

-- Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(17));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(18));

-- Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(19));

-- Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(20));

-- Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(21));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(22));

-- Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(23));

-- Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(24));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(25));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(26));

-- Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(27));

-- Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(28));

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(29));

-- Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(30));

-- Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(31));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(0));

-- Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(1));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(2));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(3));

-- Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(4));

-- Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(5));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(6));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(7));

-- Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(8));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(9));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(10));

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(11));

-- Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(12));

-- Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(13));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(14));

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(15));

-- Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(16));

-- Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(17));

-- Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(18));

-- Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(19));

-- Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(20));

-- Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(21));

-- Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(22));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(23));

-- Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(24));

-- Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(25));

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(26));

-- Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(27));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(28));

-- Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(29));

-- Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(30));

-- Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(31));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Control_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Control|ALU_Control_EX[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Control_EX(0));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Control_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Control|ALU_Control_EX[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Control_EX(1));

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Control_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Control_EX(2));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Control_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Control|ALU_Control_EX[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Control_EX(3));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(0));

-- Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux30~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(1));

-- Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(2));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(3));

-- Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(4));

-- Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(5));

-- Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux25~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(6));

-- Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(7));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(8));

-- Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(9));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(10));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(11));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(12));

-- Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(13));

-- Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux17~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(14));

-- Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(15));

-- Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(16));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(17));

-- Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(18));

-- Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(19));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(20));

-- Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(21));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(22));

-- Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(23));

-- Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(24));

-- Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(25));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(26));

-- Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(27));

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(28));

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(29));

-- Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(30));

-- Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(31));

-- Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_Dest_Mux|Write_Register_EX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(0));

-- Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_Dest_Mux|Write_Register_EX[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(1));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(2));

-- Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(3));

-- Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(4));

-- Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Zero_EX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Zero_EX);

-- Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(0));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(1));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(2));

-- Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(3));

-- Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(4));

-- Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(5));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(6));

-- Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(7));

-- Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(8));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(9));

-- Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(10));

-- Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(11));

-- Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(12));

-- Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(13));

-- Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(14));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(15));

-- Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(16));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(17));

-- Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(18));

-- Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(19));

-- Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(20));

-- Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(21));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(22));

-- Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(23));

-- Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(24));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(25));

-- Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(26));

-- Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(27));

-- Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(28));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(29));

-- Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(30));

-- Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(31));

-- Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(0));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(1));

-- Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(2));

-- Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(3));

-- Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(4));

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(5));

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(6));

-- Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(7));

-- Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(8));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(9));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(10));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(11));

-- Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(12));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(13));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(14));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(15));

-- Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(16));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(17));

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(18));

-- Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(19));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(20));

-- Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(21));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(22));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(23));

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(24));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(25));

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(26));

-- Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(27));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(28));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(29));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(30));

-- Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(31));

-- Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(0));

-- Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(1));

-- Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(2));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(3));

-- Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(4));

-- Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(5));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(6));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(7));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(8));

-- Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(9));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(10));

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(11));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(12));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(13));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(14));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(15));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(16));

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(17));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(18));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(19));

-- Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(20));

-- Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(21));

-- Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(22));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(23));

-- Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(24));

-- Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(25));

-- Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(26));

-- Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(27));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(28));

-- Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(29));

-- Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(30));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(31));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(0));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(1));

-- Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(2));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(3));

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(4));

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(5));

-- Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(6));

-- Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(7));

-- Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(8));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(9));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(10));

-- Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(11));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(12));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(13));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(14));

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(15));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(16));

-- Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(17));

-- Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(18));

-- Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(19));

-- Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(20));

-- Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(21));

-- Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(22));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(23));

-- Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(24));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(25));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(26));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(27));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(28));

-- Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(29));

-- Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(30));

-- Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(31));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(0));

-- Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(1));

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(2));

-- Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(3));

-- Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(4));

-- Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(5));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(6));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(7));

-- Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(8));

-- Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(9));

-- Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(10));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(11));

-- Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(12));

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(13));

-- Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(14));

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(15));

-- Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(16));

-- Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(17));

-- Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(18));

-- Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(19));

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(20));

-- Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(21));

-- Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(22));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(23));

-- Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(24));

-- Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(25));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(26));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(27));

-- Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(28));

-- Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(29));

-- Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(30));

-- Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(31));

-- Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(0));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(1));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(2));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(3));

-- Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(4));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(5));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(6));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(7));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(8));

-- Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(9));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(10));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(11));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(12));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(13));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(14));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(15));

-- Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(16));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(17));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(18));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(19));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(20));

-- Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(21));

-- Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(22));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(23));

-- Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(24));

-- Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(25));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(26));

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(27));

-- Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(28));

-- Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(29));

-- Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(30));

-- Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(31));

-- Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_A[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_A(0));

-- Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_A[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_A(1));

-- Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_B[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_forwarding_mux_B|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_B(0));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_B[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|Forward_B[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_B(1));

-- Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_MEM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_MEM);

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(0));

-- Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(1));

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(2));

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(3));

-- Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(4));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(5));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(6));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(7));

-- Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(8));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(9));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(10));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(11));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(12));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(13));

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(14));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(15));

-- Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(16));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(17));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(18));

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(19));

-- Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(20));

-- Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(21));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(22));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(23));

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(24));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(25));

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(26));

-- Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(27));

-- Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(28));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(29));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(30));

-- Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(31));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IF_ID_pipeline_stall~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IF_ID_pipeline_stall);

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc_stall~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_stall);

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ID_Control_Noop~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ID_Control_Noop);

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_Reg_Delay[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_Reg_Delay(0));

-- Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_Reg_Delay[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|Forward_Reg_Delay[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_Reg_Delay(1));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_C~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|Forward_C~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_C);

-- Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_D~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|Forward_D~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_D);

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Zero_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Comparator|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Zero_ID);
END structure;


