INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol int_i, assumed default net type wire [C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/openmips.v:596]
INFO: [VRFC 10-2458] undeclared symbol timer_int_o, assumed default net type wire [C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/openmips.v:608]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
