$date
	Wed Feb 28 22:07:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 4 ! out [3:0] $end
$var reg 2 " A [1:0] $end
$var reg 1 # E $end
$scope module ans $end
$var wire 2 $ A [1:0] $end
$var wire 1 # E $end
$var wire 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
b0 $
1#
b0 "
b1 !
$end
#5
b10 !
b10 %
b1 "
b1 $
#10
b100 !
b100 %
b10 "
b10 $
#15
b1000 !
b1000 %
b11 "
b11 $
#20
b0 !
b0 %
b0 "
b0 $
0#
#25
b1 "
b1 $
#30
b10 "
b10 $
#35
b11 "
b11 $
#40
