Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 14 00:11:30 2020
| Host         : Klein_Workspace running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file float_mul_nb_control_sets_placed.rpt
| Design       : float_mul_nb
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    30 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            5 |
| No           | No                    | Yes                    |              16 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1067 |          287 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             266 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                               | mul/bm_11/nrst                |                8 |             16 |
|  clk_IBUF_BUFG | mul/bm_3/E[0]                 | mul/bm_3/dout_valid_reg_0[0]  |                7 |             22 |
|  clk_IBUF_BUFG | mul/bm_5/E[0]                 | mul/bm_5/dout_valid_reg_0[0]  |                6 |             22 |
|  clk_IBUF_BUFG | mul/bm_4/E[0]                 | mul/bm_4/dout_valid_reg_0[0]  |                6 |             22 |
|  clk_IBUF_BUFG | mul/bm_1/E[0]                 | mul/bm_1/dout_valid_reg_0[0]  |                7 |             22 |
|  clk_IBUF_BUFG | mul/bm_2/E[0]                 | mul/bm_2/dout_valid_reg_0[0]  |                6 |             22 |
|  clk_IBUF_BUFG | mul/bm_0/E[0]                 | mul/bm_0/SR[0]                |                7 |             22 |
|  clk_IBUF_BUFG | mul/bm_7/E[0]                 | mul/bm_7/dout_valid_reg_0[0]  |                6 |             22 |
|  clk_IBUF_BUFG | mul/bm_6/E[0]                 | mul/bm_6/dout_valid_reg_0[0]  |                6 |             22 |
|  clk_IBUF_BUFG | mul/bm_8/E[0]                 | mul/bm_8/dout_valid_reg_0[0]  |                6 |             22 |
|  clk_IBUF_BUFG | mul/bm_9/E[0]                 | mul/bm_9/dout_valid_reg_0[0]  |                6 |             22 |
|  clk_IBUF_BUFG | mul/bm_10/E[0]                | mul/bm_10/dout_valid_reg_0[0] |                8 |             22 |
|  clk_IBUF_BUFG | mul/bm_11/dout_valid_reg_0[0] | mul/bm_11/SR[0]               |                8 |             24 |
|  clk_IBUF_BUFG |                               |                               |                6 |             27 |
|  clk_IBUF_BUFG | mul/dout_valid_reg_0[0]       |                               |                8 |             32 |
|  clk_IBUF_BUFG | round_valid                   |                               |               10 |             33 |
|  clk_IBUF_BUFG | mul/bm_11/dout_valid_reg_0[0] |                               |               10 |             48 |
|  clk_IBUF_BUFG | mul/bm_12/E[0]                |                               |               12 |             48 |
|  clk_IBUF_BUFG | din_valid_IBUF                |                               |               18 |             71 |
|  clk_IBUF_BUFG | mul/bm_0/E[0]                 |                               |               23 |             75 |
|  clk_IBUF_BUFG | mul/bm_3/E[0]                 |                               |               21 |             76 |
|  clk_IBUF_BUFG | mul/bm_5/E[0]                 |                               |               22 |             76 |
|  clk_IBUF_BUFG | mul/bm_4/E[0]                 |                               |               21 |             76 |
|  clk_IBUF_BUFG | mul/bm_1/E[0]                 |                               |               19 |             76 |
|  clk_IBUF_BUFG | mul/bm_2/E[0]                 |                               |               24 |             76 |
|  clk_IBUF_BUFG | mul/bm_7/E[0]                 |                               |               21 |             76 |
|  clk_IBUF_BUFG | mul/bm_6/E[0]                 |                               |               20 |             76 |
|  clk_IBUF_BUFG | mul/bm_8/E[0]                 |                               |               19 |             76 |
|  clk_IBUF_BUFG | mul/bm_9/E[0]                 |                               |               19 |             76 |
|  clk_IBUF_BUFG | mul/bm_10/E[0]                |                               |               20 |             76 |
+----------------+-------------------------------+-------------------------------+------------------+----------------+


